
bluetooth_rxtx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008420  00004000  00004000  00004000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .persistent   00000020  10000000  10000000  00018000  2**0
                  ALLOC
  2 .data         0000093e  10000020  0000c420  00010020  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00002918  10000960  0000cd5e  00010960  2**3
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  0001095e  2**0
                  CONTENTS, READONLY
  5 .comment      00000070  00000000  00000000  00010987  2**0
                  CONTENTS, READONLY
  6 .debug_frame  00001ca0  00000000  00000000  000109f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000502c  00000000  00000000  00012698  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000152a  00000000  00000000  000176c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000006c8  00000000  00000000  00018bee  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000005e8  00000000  00000000  000192b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002796  00000000  00000000  0001989e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002208  00000000  00000000  0001c034  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_NVIC_Handler_Functions>:
    4000:	e0 3f 00 10 41 98 00 00 ad 98 00 00 ad 98 00 00     .?..A...........
    4010:	ad 98 00 00 ad 98 00 00 ad 98 00 00 00 00 00 00     ................
    4020:	00 00 00 00 00 00 00 00 00 00 00 00 ad 98 00 00     ................
    4030:	ad 98 00 00 00 00 00 00 ad 98 00 00 ad 98 00 00     ................
    4040:	ad 98 00 00 85 53 00 00 ad 98 00 00 ad 98 00 00     .....S..........
    4050:	ad 98 00 00 ad 98 00 00 ad 98 00 00 ad 98 00 00     ................
    4060:	ad 98 00 00 ad 98 00 00 ad 98 00 00 ad 98 00 00     ................
    4070:	ad 98 00 00 ad 98 00 00 ad 98 00 00 ad 98 00 00     ................
    4080:	ad 98 00 00 ad 98 00 00 ad 98 00 00 ad 98 00 00     ................
    4090:	ad 98 00 00 a1 54 00 00 ad 98 00 00 ad 98 00 00     .....T..........
    40a0:	35 98 00 00 ad 98 00 00 69 59 00 00 ad 98 00 00     5.......iY......
    40b0:	ad 98 00 00 ad 98 00 00 ad 98 00 00 ad 98 00 00     ................
    40c0:	ad 98 00 00 ad 98 00 00 ad 98 00 00                 ............

000040cc <__do_global_dtors_aux>:
    40cc:	b510      	push	{r4, lr}
    40ce:	4c05      	ldr	r4, [pc, #20]	; (40e4 <__do_global_dtors_aux+0x18>)
    40d0:	7823      	ldrb	r3, [r4, #0]
    40d2:	b933      	cbnz	r3, 40e2 <__do_global_dtors_aux+0x16>
    40d4:	4b04      	ldr	r3, [pc, #16]	; (40e8 <__do_global_dtors_aux+0x1c>)
    40d6:	b113      	cbz	r3, 40de <__do_global_dtors_aux+0x12>
    40d8:	4804      	ldr	r0, [pc, #16]	; (40ec <__do_global_dtors_aux+0x20>)
    40da:	f3af 8000 	nop.w
    40de:	2301      	movs	r3, #1
    40e0:	7023      	strb	r3, [r4, #0]
    40e2:	bd10      	pop	{r4, pc}
    40e4:	10000960 	.word	0x10000960
    40e8:	00000000 	.word	0x00000000
    40ec:	0000c3fc 	.word	0x0000c3fc

000040f0 <frame_dummy>:
    40f0:	4b08      	ldr	r3, [pc, #32]	; (4114 <frame_dummy+0x24>)
    40f2:	b510      	push	{r4, lr}
    40f4:	b11b      	cbz	r3, 40fe <frame_dummy+0xe>
    40f6:	4808      	ldr	r0, [pc, #32]	; (4118 <frame_dummy+0x28>)
    40f8:	4908      	ldr	r1, [pc, #32]	; (411c <frame_dummy+0x2c>)
    40fa:	f3af 8000 	nop.w
    40fe:	4808      	ldr	r0, [pc, #32]	; (4120 <frame_dummy+0x30>)
    4100:	6803      	ldr	r3, [r0, #0]
    4102:	b903      	cbnz	r3, 4106 <frame_dummy+0x16>
    4104:	bd10      	pop	{r4, pc}
    4106:	4b07      	ldr	r3, [pc, #28]	; (4124 <frame_dummy+0x34>)
    4108:	2b00      	cmp	r3, #0
    410a:	d0fb      	beq.n	4104 <frame_dummy+0x14>
    410c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    4110:	4718      	bx	r3
    4112:	bf00      	nop
    4114:	00000000 	.word	0x00000000
    4118:	0000c3fc 	.word	0x0000c3fc
    411c:	10000964 	.word	0x10000964
    4120:	10000960 	.word	0x10000960
    4124:	00000000 	.word	0x00000000

00004128 <__libc_init_array>:
    4128:	b570      	push	{r4, r5, r6, lr}
    412a:	4e0f      	ldr	r6, [pc, #60]	; (4168 <__libc_init_array+0x40>)
    412c:	4d0f      	ldr	r5, [pc, #60]	; (416c <__libc_init_array+0x44>)
    412e:	1b76      	subs	r6, r6, r5
    4130:	10b6      	asrs	r6, r6, #2
    4132:	bf18      	it	ne
    4134:	2400      	movne	r4, #0
    4136:	d005      	beq.n	4144 <__libc_init_array+0x1c>
    4138:	3401      	adds	r4, #1
    413a:	f855 3b04 	ldr.w	r3, [r5], #4
    413e:	4798      	blx	r3
    4140:	42a6      	cmp	r6, r4
    4142:	d1f9      	bne.n	4138 <__libc_init_array+0x10>
    4144:	4e0a      	ldr	r6, [pc, #40]	; (4170 <__libc_init_array+0x48>)
    4146:	4d0b      	ldr	r5, [pc, #44]	; (4174 <__libc_init_array+0x4c>)
    4148:	f008 f958 	bl	c3fc <_init>
    414c:	1b76      	subs	r6, r6, r5
    414e:	10b6      	asrs	r6, r6, #2
    4150:	bf18      	it	ne
    4152:	2400      	movne	r4, #0
    4154:	d006      	beq.n	4164 <__libc_init_array+0x3c>
    4156:	3401      	adds	r4, #1
    4158:	f855 3b04 	ldr.w	r3, [r5], #4
    415c:	4798      	blx	r3
    415e:	42a6      	cmp	r6, r4
    4160:	d1f9      	bne.n	4156 <__libc_init_array+0x2e>
    4162:	bd70      	pop	{r4, r5, r6, pc}
    4164:	bd70      	pop	{r4, r5, r6, pc}
    4166:	bf00      	nop
    4168:	0000c408 	.word	0x0000c408
    416c:	0000c408 	.word	0x0000c408
    4170:	0000c410 	.word	0x0000c410
    4174:	0000c408 	.word	0x0000c408

00004178 <memset>:
    4178:	b470      	push	{r4, r5, r6}
    417a:	0784      	lsls	r4, r0, #30
    417c:	d046      	beq.n	420c <memset+0x94>
    417e:	1e54      	subs	r4, r2, #1
    4180:	2a00      	cmp	r2, #0
    4182:	d041      	beq.n	4208 <memset+0x90>
    4184:	b2cd      	uxtb	r5, r1
    4186:	4603      	mov	r3, r0
    4188:	e002      	b.n	4190 <memset+0x18>
    418a:	1e62      	subs	r2, r4, #1
    418c:	b3e4      	cbz	r4, 4208 <memset+0x90>
    418e:	4614      	mov	r4, r2
    4190:	f803 5b01 	strb.w	r5, [r3], #1
    4194:	079a      	lsls	r2, r3, #30
    4196:	d1f8      	bne.n	418a <memset+0x12>
    4198:	2c03      	cmp	r4, #3
    419a:	d92e      	bls.n	41fa <memset+0x82>
    419c:	b2cd      	uxtb	r5, r1
    419e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    41a2:	2c0f      	cmp	r4, #15
    41a4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    41a8:	d919      	bls.n	41de <memset+0x66>
    41aa:	4626      	mov	r6, r4
    41ac:	f103 0210 	add.w	r2, r3, #16
    41b0:	3e10      	subs	r6, #16
    41b2:	2e0f      	cmp	r6, #15
    41b4:	f842 5c10 	str.w	r5, [r2, #-16]
    41b8:	f842 5c0c 	str.w	r5, [r2, #-12]
    41bc:	f842 5c08 	str.w	r5, [r2, #-8]
    41c0:	f842 5c04 	str.w	r5, [r2, #-4]
    41c4:	f102 0210 	add.w	r2, r2, #16
    41c8:	d8f2      	bhi.n	41b0 <memset+0x38>
    41ca:	f1a4 0210 	sub.w	r2, r4, #16
    41ce:	f022 020f 	bic.w	r2, r2, #15
    41d2:	f004 040f 	and.w	r4, r4, #15
    41d6:	3210      	adds	r2, #16
    41d8:	2c03      	cmp	r4, #3
    41da:	4413      	add	r3, r2
    41dc:	d90d      	bls.n	41fa <memset+0x82>
    41de:	461e      	mov	r6, r3
    41e0:	4622      	mov	r2, r4
    41e2:	3a04      	subs	r2, #4
    41e4:	2a03      	cmp	r2, #3
    41e6:	f846 5b04 	str.w	r5, [r6], #4
    41ea:	d8fa      	bhi.n	41e2 <memset+0x6a>
    41ec:	1f22      	subs	r2, r4, #4
    41ee:	f022 0203 	bic.w	r2, r2, #3
    41f2:	3204      	adds	r2, #4
    41f4:	4413      	add	r3, r2
    41f6:	f004 0403 	and.w	r4, r4, #3
    41fa:	b12c      	cbz	r4, 4208 <memset+0x90>
    41fc:	b2c9      	uxtb	r1, r1
    41fe:	441c      	add	r4, r3
    4200:	f803 1b01 	strb.w	r1, [r3], #1
    4204:	42a3      	cmp	r3, r4
    4206:	d1fb      	bne.n	4200 <memset+0x88>
    4208:	bc70      	pop	{r4, r5, r6}
    420a:	4770      	bx	lr
    420c:	4614      	mov	r4, r2
    420e:	4603      	mov	r3, r0
    4210:	e7c2      	b.n	4198 <memset+0x20>
    4212:	bf00      	nop

00004214 <register_fini>:
    4214:	4b02      	ldr	r3, [pc, #8]	; (4220 <register_fini+0xc>)
    4216:	b113      	cbz	r3, 421e <register_fini+0xa>
    4218:	4802      	ldr	r0, [pc, #8]	; (4224 <register_fini+0x10>)
    421a:	f000 b805 	b.w	4228 <atexit>
    421e:	4770      	bx	lr
    4220:	00000000 	.word	0x00000000
    4224:	00004235 	.word	0x00004235

00004228 <atexit>:
    4228:	4601      	mov	r1, r0
    422a:	2000      	movs	r0, #0
    422c:	4602      	mov	r2, r0
    422e:	4603      	mov	r3, r0
    4230:	f000 b816 	b.w	4260 <__register_exitproc>

00004234 <__libc_fini_array>:
    4234:	b538      	push	{r3, r4, r5, lr}
    4236:	4b08      	ldr	r3, [pc, #32]	; (4258 <__libc_fini_array+0x24>)
    4238:	4d08      	ldr	r5, [pc, #32]	; (425c <__libc_fini_array+0x28>)
    423a:	1aed      	subs	r5, r5, r3
    423c:	10ac      	asrs	r4, r5, #2
    423e:	bf18      	it	ne
    4240:	18ed      	addne	r5, r5, r3
    4242:	d005      	beq.n	4250 <__libc_fini_array+0x1c>
    4244:	3c01      	subs	r4, #1
    4246:	f855 3d04 	ldr.w	r3, [r5, #-4]!
    424a:	4798      	blx	r3
    424c:	2c00      	cmp	r4, #0
    424e:	d1f9      	bne.n	4244 <__libc_fini_array+0x10>
    4250:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    4254:	f008 b8dc 	b.w	c410 <_fini>
    4258:	0000c41c 	.word	0x0000c41c
    425c:	0000c420 	.word	0x0000c420

00004260 <__register_exitproc>:
    4260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4264:	4c25      	ldr	r4, [pc, #148]	; (42fc <__register_exitproc+0x9c>)
    4266:	4606      	mov	r6, r0
    4268:	6825      	ldr	r5, [r4, #0]
    426a:	4688      	mov	r8, r1
    426c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
    4270:	4692      	mov	sl, r2
    4272:	4699      	mov	r9, r3
    4274:	b3c4      	cbz	r4, 42e8 <__register_exitproc+0x88>
    4276:	6860      	ldr	r0, [r4, #4]
    4278:	281f      	cmp	r0, #31
    427a:	dc17      	bgt.n	42ac <__register_exitproc+0x4c>
    427c:	1c41      	adds	r1, r0, #1
    427e:	b176      	cbz	r6, 429e <__register_exitproc+0x3e>
    4280:	eb04 0380 	add.w	r3, r4, r0, lsl #2
    4284:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
    4288:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
    428c:	2201      	movs	r2, #1
    428e:	4082      	lsls	r2, r0
    4290:	4315      	orrs	r5, r2
    4292:	2e02      	cmp	r6, #2
    4294:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
    4298:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
    429c:	d01e      	beq.n	42dc <__register_exitproc+0x7c>
    429e:	1c83      	adds	r3, r0, #2
    42a0:	6061      	str	r1, [r4, #4]
    42a2:	2000      	movs	r0, #0
    42a4:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
    42a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    42ac:	4b14      	ldr	r3, [pc, #80]	; (4300 <__register_exitproc+0xa0>)
    42ae:	b303      	cbz	r3, 42f2 <__register_exitproc+0x92>
    42b0:	f44f 70c8 	mov.w	r0, #400	; 0x190
    42b4:	f3af 8000 	nop.w
    42b8:	4604      	mov	r4, r0
    42ba:	b1d0      	cbz	r0, 42f2 <__register_exitproc+0x92>
    42bc:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
    42c0:	2700      	movs	r7, #0
    42c2:	e884 0088 	stmia.w	r4, {r3, r7}
    42c6:	4638      	mov	r0, r7
    42c8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    42cc:	2101      	movs	r1, #1
    42ce:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
    42d2:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
    42d6:	2e00      	cmp	r6, #0
    42d8:	d0e1      	beq.n	429e <__register_exitproc+0x3e>
    42da:	e7d1      	b.n	4280 <__register_exitproc+0x20>
    42dc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
    42e0:	431a      	orrs	r2, r3
    42e2:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
    42e6:	e7da      	b.n	429e <__register_exitproc+0x3e>
    42e8:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
    42ec:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
    42f0:	e7c1      	b.n	4276 <__register_exitproc+0x16>
    42f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    42f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    42fa:	bf00      	nop
    42fc:	0000b970 	.word	0x0000b970
    4300:	00000000 	.word	0x00000000

00004304 <rssi_reset>:
int8_t rssi_min;
uint8_t rssi_count = 0;
int32_t rssi_sum = 0;

static void rssi_reset(void)
{
    4304:	b480      	push	{r7}
    4306:	af00      	add	r7, sp, #0
	rssi_count = 0;
    4308:	4b07      	ldr	r3, [pc, #28]	; (4328 <rssi_reset+0x24>)
    430a:	2200      	movs	r2, #0
    430c:	701a      	strb	r2, [r3, #0]
	rssi_sum = 0;
    430e:	4b07      	ldr	r3, [pc, #28]	; (432c <rssi_reset+0x28>)
    4310:	2200      	movs	r2, #0
    4312:	601a      	str	r2, [r3, #0]
	rssi_max = INT8_MIN;
    4314:	4b06      	ldr	r3, [pc, #24]	; (4330 <rssi_reset+0x2c>)
    4316:	2280      	movs	r2, #128	; 0x80
    4318:	701a      	strb	r2, [r3, #0]
	rssi_min = INT8_MAX;
    431a:	4b06      	ldr	r3, [pc, #24]	; (4334 <rssi_reset+0x30>)
    431c:	227f      	movs	r2, #127	; 0x7f
    431e:	701a      	strb	r2, [r3, #0]
}
    4320:	46bd      	mov	sp, r7
    4322:	f85d 7b04 	ldr.w	r7, [sp], #4
    4326:	4770      	bx	lr
    4328:	10000a49 	.word	0x10000a49
    432c:	10000a4c 	.word	0x10000a4c
    4330:	10000b04 	.word	0x10000b04
    4334:	10000bb8 	.word	0x10000bb8

00004338 <rssi_add>:

static void rssi_add(int8_t v)
{
    4338:	b480      	push	{r7}
    433a:	b083      	sub	sp, #12
    433c:	af00      	add	r7, sp, #0
    433e:	4603      	mov	r3, r0
    4340:	71fb      	strb	r3, [r7, #7]
	rssi_max = (v > rssi_max) ? v : rssi_max;
    4342:	4b14      	ldr	r3, [pc, #80]	; (4394 <rssi_add+0x5c>)
    4344:	781b      	ldrb	r3, [r3, #0]
    4346:	b25a      	sxtb	r2, r3
    4348:	f997 3007 	ldrsb.w	r3, [r7, #7]
    434c:	4293      	cmp	r3, r2
    434e:	bfb8      	it	lt
    4350:	4613      	movlt	r3, r2
    4352:	b2da      	uxtb	r2, r3
    4354:	4b0f      	ldr	r3, [pc, #60]	; (4394 <rssi_add+0x5c>)
    4356:	701a      	strb	r2, [r3, #0]
	rssi_min = (v < rssi_min) ? v : rssi_min;
    4358:	4b0f      	ldr	r3, [pc, #60]	; (4398 <rssi_add+0x60>)
    435a:	781b      	ldrb	r3, [r3, #0]
    435c:	b25a      	sxtb	r2, r3
    435e:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4362:	4293      	cmp	r3, r2
    4364:	bfa8      	it	ge
    4366:	4613      	movge	r3, r2
    4368:	b2da      	uxtb	r2, r3
    436a:	4b0b      	ldr	r3, [pc, #44]	; (4398 <rssi_add+0x60>)
    436c:	701a      	strb	r2, [r3, #0]
	rssi_sum += ((int32_t)v * 256);  // scaled int math (x256)
    436e:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4372:	021a      	lsls	r2, r3, #8
    4374:	4b09      	ldr	r3, [pc, #36]	; (439c <rssi_add+0x64>)
    4376:	681b      	ldr	r3, [r3, #0]
    4378:	4413      	add	r3, r2
    437a:	4a08      	ldr	r2, [pc, #32]	; (439c <rssi_add+0x64>)
    437c:	6013      	str	r3, [r2, #0]
	rssi_count += 1;
    437e:	4b08      	ldr	r3, [pc, #32]	; (43a0 <rssi_add+0x68>)
    4380:	781b      	ldrb	r3, [r3, #0]
    4382:	3301      	adds	r3, #1
    4384:	b2da      	uxtb	r2, r3
    4386:	4b06      	ldr	r3, [pc, #24]	; (43a0 <rssi_add+0x68>)
    4388:	701a      	strb	r2, [r3, #0]
}
    438a:	370c      	adds	r7, #12
    438c:	46bd      	mov	sp, r7
    438e:	f85d 7b04 	ldr.w	r7, [sp], #4
    4392:	4770      	bx	lr
    4394:	10000b04 	.word	0x10000b04
    4398:	10000bb8 	.word	0x10000bb8
    439c:	10000a4c 	.word	0x10000a4c
    43a0:	10000a49 	.word	0x10000a49

000043a4 <rssi_iir_update>:

/* For sweep mode, update IIR per channel. Otherwise, use single value. */
static void rssi_iir_update(void)
{
    43a4:	b480      	push	{r7}
    43a6:	b085      	sub	sp, #20
    43a8:	af00      	add	r7, sp, #0
	int32_t avg;
	int32_t rssi_iir_acc;

	/* Use array to track 79 Bluetooth channels, or just first
	 * slot of array if not sweeping. */
	if (hop_mode > 0)
    43aa:	4b1f      	ldr	r3, [pc, #124]	; (4428 <rssi_iir_update+0x84>)
    43ac:	781b      	ldrb	r3, [r3, #0]
    43ae:	2b00      	cmp	r3, #0
    43b0:	d006      	beq.n	43c0 <rssi_iir_update+0x1c>
		i = channel - 2402;
    43b2:	4b1e      	ldr	r3, [pc, #120]	; (442c <rssi_iir_update+0x88>)
    43b4:	881b      	ldrh	r3, [r3, #0]
    43b6:	b29b      	uxth	r3, r3
    43b8:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    43bc:	60fb      	str	r3, [r7, #12]
    43be:	e001      	b.n	43c4 <rssi_iir_update+0x20>
	else
		i = 0;
    43c0:	2300      	movs	r3, #0
    43c2:	60fb      	str	r3, [r7, #12]

	// IIR using scaled int math (x256)
	if (rssi_count != 0)
    43c4:	4b1a      	ldr	r3, [pc, #104]	; (4430 <rssi_iir_update+0x8c>)
    43c6:	781b      	ldrb	r3, [r3, #0]
    43c8:	2b00      	cmp	r3, #0
    43ca:	d008      	beq.n	43de <rssi_iir_update+0x3a>
		avg = (rssi_sum  + 128) / rssi_count;
    43cc:	4b19      	ldr	r3, [pc, #100]	; (4434 <rssi_iir_update+0x90>)
    43ce:	681b      	ldr	r3, [r3, #0]
    43d0:	3380      	adds	r3, #128	; 0x80
    43d2:	4a17      	ldr	r2, [pc, #92]	; (4430 <rssi_iir_update+0x8c>)
    43d4:	7812      	ldrb	r2, [r2, #0]
    43d6:	fb93 f3f2 	sdiv	r3, r3, r2
    43da:	60bb      	str	r3, [r7, #8]
    43dc:	e001      	b.n	43e2 <rssi_iir_update+0x3e>
	else
		avg = 0; // really an error
    43de:	2300      	movs	r3, #0
    43e0:	60bb      	str	r3, [r7, #8]
	rssi_iir_acc = rssi_iir[i] * (256-RSSI_IIR_ALPHA);
    43e2:	4a15      	ldr	r2, [pc, #84]	; (4438 <rssi_iir_update+0x94>)
    43e4:	68fb      	ldr	r3, [r7, #12]
    43e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    43ea:	b21a      	sxth	r2, r3
    43ec:	4613      	mov	r3, r2
    43ee:	019b      	lsls	r3, r3, #6
    43f0:	1a9b      	subs	r3, r3, r2
    43f2:	009b      	lsls	r3, r3, #2
    43f4:	4413      	add	r3, r2
    43f6:	607b      	str	r3, [r7, #4]
	rssi_iir_acc += avg * RSSI_IIR_ALPHA;
    43f8:	68ba      	ldr	r2, [r7, #8]
    43fa:	4613      	mov	r3, r2
    43fc:	005b      	lsls	r3, r3, #1
    43fe:	4413      	add	r3, r2
    4400:	687a      	ldr	r2, [r7, #4]
    4402:	4413      	add	r3, r2
    4404:	607b      	str	r3, [r7, #4]
	rssi_iir[i] = (int16_t)((rssi_iir_acc + 128) / 256);
    4406:	687b      	ldr	r3, [r7, #4]
    4408:	3380      	adds	r3, #128	; 0x80
    440a:	2b00      	cmp	r3, #0
    440c:	da00      	bge.n	4410 <rssi_iir_update+0x6c>
    440e:	33ff      	adds	r3, #255	; 0xff
    4410:	121b      	asrs	r3, r3, #8
    4412:	b299      	uxth	r1, r3
    4414:	4a08      	ldr	r2, [pc, #32]	; (4438 <rssi_iir_update+0x94>)
    4416:	68fb      	ldr	r3, [r7, #12]
    4418:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
    441c:	3714      	adds	r7, #20
    441e:	46bd      	mov	sp, r7
    4420:	f85d 7b04 	ldr.w	r7, [sp], #4
    4424:	4770      	bx	lr
    4426:	bf00      	nop
    4428:	1000097c 	.word	0x1000097c
    442c:	1000049c 	.word	0x1000049c
    4430:	10000a49 	.word	0x10000a49
    4434:	10000a4c 	.word	0x10000a4c
    4438:	100009a0 	.word	0x100009a0

0000443c <cs_threshold_set>:
/* Set CC2400 carrier sense threshold and store value to
 * global. CC2400 RSSI is determined by 54dBm + level. CS threshold is
 * in 4dBm steps, so the provided level is rounded to the nearest
 * multiple of 4 by adding 56. Useful range is -100 to -20. */
static void cs_threshold_set(int8_t level, u8 samples)
{
    443c:	b580      	push	{r7, lr}
    443e:	b082      	sub	sp, #8
    4440:	af00      	add	r7, sp, #0
    4442:	4603      	mov	r3, r0
    4444:	460a      	mov	r2, r1
    4446:	71fb      	strb	r3, [r7, #7]
    4448:	4613      	mov	r3, r2
    444a:	71bb      	strb	r3, [r7, #6]
	level = MIN(MAX(level,-120),(-20));
    444c:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4450:	f113 0f14 	cmn.w	r3, #20
    4454:	d00d      	beq.n	4472 <cs_threshold_set+0x36>
    4456:	f997 3007 	ldrsb.w	r3, [r7, #7]
    445a:	f113 0f13 	cmn.w	r3, #19
    445e:	da08      	bge.n	4472 <cs_threshold_set+0x36>
    4460:	f997 3007 	ldrsb.w	r3, [r7, #7]
    4464:	f06f 0277 	mvn.w	r2, #119	; 0x77
    4468:	4293      	cmp	r3, r2
    446a:	bfb8      	it	lt
    446c:	4613      	movlt	r3, r2
    446e:	b2db      	uxtb	r3, r3
    4470:	e000      	b.n	4474 <cs_threshold_set+0x38>
    4472:	23ec      	movs	r3, #236	; 0xec
    4474:	71fb      	strb	r3, [r7, #7]
	cc2400_set(RSSI, (uint8_t)((level + 56) & (0x3f << 2)) | (samples&3));
    4476:	79fb      	ldrb	r3, [r7, #7]
    4478:	3338      	adds	r3, #56	; 0x38
    447a:	b2db      	uxtb	r3, r3
    447c:	b29b      	uxth	r3, r3
    447e:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    4482:	b29a      	uxth	r2, r3
    4484:	79bb      	ldrb	r3, [r7, #6]
    4486:	b29b      	uxth	r3, r3
    4488:	f003 0303 	and.w	r3, r3, #3
    448c:	b29b      	uxth	r3, r3
    448e:	4313      	orrs	r3, r2
    4490:	b29b      	uxth	r3, r3
    4492:	b29b      	uxth	r3, r3
    4494:	2006      	movs	r0, #6
    4496:	4619      	mov	r1, r3
    4498:	f005 fbf0 	bl	9c7c <cc2400_set>
	cs_threshold_cur = level;
    449c:	4a08      	ldr	r2, [pc, #32]	; (44c0 <cs_threshold_set+0x84>)
    449e:	79fb      	ldrb	r3, [r7, #7]
    44a0:	7013      	strb	r3, [r2, #0]
	cs_no_squelch = (level <= -120);
    44a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
    44a6:	f113 0f77 	cmn.w	r3, #119	; 0x77
    44aa:	bfb4      	ite	lt
    44ac:	2301      	movlt	r3, #1
    44ae:	2300      	movge	r3, #0
    44b0:	b2db      	uxtb	r3, r3
    44b2:	461a      	mov	r2, r3
    44b4:	4b03      	ldr	r3, [pc, #12]	; (44c4 <cs_threshold_set+0x88>)
    44b6:	701a      	strb	r2, [r3, #0]
}
    44b8:	3708      	adds	r7, #8
    44ba:	46bd      	mov	sp, r7
    44bc:	bd80      	pop	{r7, pc}
    44be:	bf00      	nop
    44c0:	1000044d 	.word	0x1000044d
    44c4:	1000097e 	.word	0x1000097e

000044c8 <enqueue>:

static int enqueue(u8 type, u8 *buf)
{
    44c8:	b580      	push	{r7, lr}
    44ca:	b088      	sub	sp, #32
    44cc:	af00      	add	r7, sp, #0
    44ce:	4603      	mov	r3, r0
    44d0:	6039      	str	r1, [r7, #0]
    44d2:	71fb      	strb	r3, [r7, #7]
	usb_pkt_rx *f = usb_enqueue();
    44d4:	f004 f96a 	bl	87ac <usb_enqueue>
    44d8:	61f8      	str	r0, [r7, #28]

	/* fail if queue is full */
	if (f == NULL) {
    44da:	69fb      	ldr	r3, [r7, #28]
    44dc:	2b00      	cmp	r3, #0
    44de:	d109      	bne.n	44f4 <enqueue+0x2c>
		status |= FIFO_OVERFLOW;
    44e0:	4b4e      	ldr	r3, [pc, #312]	; (461c <enqueue+0x154>)
    44e2:	781b      	ldrb	r3, [r3, #0]
    44e4:	b2db      	uxtb	r3, r3
    44e6:	f043 0304 	orr.w	r3, r3, #4
    44ea:	b2da      	uxtb	r2, r3
    44ec:	4b4b      	ldr	r3, [pc, #300]	; (461c <enqueue+0x154>)
    44ee:	701a      	strb	r2, [r3, #0]
		return 0;
    44f0:	2300      	movs	r3, #0
    44f2:	e08e      	b.n	4612 <enqueue+0x14a>
	}

	f->pkt_type = type;
    44f4:	69fb      	ldr	r3, [r7, #28]
    44f6:	79fa      	ldrb	r2, [r7, #7]
    44f8:	701a      	strb	r2, [r3, #0]
	if(type == SPECAN) {
    44fa:	79fb      	ldrb	r3, [r7, #7]
    44fc:	2b04      	cmp	r3, #4
    44fe:	d113      	bne.n	4528 <enqueue+0x60>
		f->clkn_high = (clkn >> 20) & 0xff;
    4500:	4b47      	ldr	r3, [pc, #284]	; (4620 <enqueue+0x158>)
    4502:	681b      	ldr	r3, [r3, #0]
    4504:	0d1b      	lsrs	r3, r3, #20
    4506:	b2da      	uxtb	r2, r3
    4508:	69fb      	ldr	r3, [r7, #28]
    450a:	70da      	strb	r2, [r3, #3]
		f->clk100ns = CLK100NS;
    450c:	4b44      	ldr	r3, [pc, #272]	; (4620 <enqueue+0x158>)
    450e:	681b      	ldr	r3, [r3, #0]
    4510:	f3c3 0313 	ubfx	r3, r3, #0, #20
    4514:	f640 4235 	movw	r2, #3125	; 0xc35
    4518:	fb02 f203 	mul.w	r2, r2, r3
    451c:	4b41      	ldr	r3, [pc, #260]	; (4624 <enqueue+0x15c>)
    451e:	681b      	ldr	r3, [r3, #0]
    4520:	441a      	add	r2, r3
    4522:	69fb      	ldr	r3, [r7, #28]
    4524:	605a      	str	r2, [r3, #4]
    4526:	e008      	b.n	453a <enqueue+0x72>
	} else {
		f->clkn_high = idle_buf_clkn_high;
    4528:	4b3f      	ldr	r3, [pc, #252]	; (4628 <enqueue+0x160>)
    452a:	681b      	ldr	r3, [r3, #0]
    452c:	b2da      	uxtb	r2, r3
    452e:	69fb      	ldr	r3, [r7, #28]
    4530:	70da      	strb	r2, [r3, #3]
		f->clk100ns = idle_buf_clk100ns;
    4532:	4b3e      	ldr	r3, [pc, #248]	; (462c <enqueue+0x164>)
    4534:	681a      	ldr	r2, [r3, #0]
    4536:	69fb      	ldr	r3, [r7, #28]
    4538:	605a      	str	r2, [r3, #4]
	}
	f->channel = idle_buf_channel - 2402;
    453a:	4b3d      	ldr	r3, [pc, #244]	; (4630 <enqueue+0x168>)
    453c:	881b      	ldrh	r3, [r3, #0]
    453e:	b29b      	uxth	r3, r3
    4540:	b2db      	uxtb	r3, r3
    4542:	3b62      	subs	r3, #98	; 0x62
    4544:	b2da      	uxtb	r2, r3
    4546:	69fb      	ldr	r3, [r7, #28]
    4548:	709a      	strb	r2, [r3, #2]
	f->rssi_min = rssi_min;
    454a:	4b3a      	ldr	r3, [pc, #232]	; (4634 <enqueue+0x16c>)
    454c:	781b      	ldrb	r3, [r3, #0]
    454e:	b2da      	uxtb	r2, r3
    4550:	69fb      	ldr	r3, [r7, #28]
    4552:	725a      	strb	r2, [r3, #9]
	f->rssi_max = rssi_max;
    4554:	4b38      	ldr	r3, [pc, #224]	; (4638 <enqueue+0x170>)
    4556:	781b      	ldrb	r3, [r3, #0]
    4558:	b2da      	uxtb	r2, r3
    455a:	69fb      	ldr	r3, [r7, #28]
    455c:	721a      	strb	r2, [r3, #8]
	f->reserved[0] = device_index;
    455e:	4b37      	ldr	r3, [pc, #220]	; (463c <enqueue+0x174>)
    4560:	781a      	ldrb	r2, [r3, #0]
    4562:	69fb      	ldr	r3, [r7, #28]
    4564:	731a      	strb	r2, [r3, #12]
//	f->rssi_avg = device_index;
	
//	f->rssi_count = device_index;

	USRLED_SET;
    4566:	4b36      	ldr	r3, [pc, #216]	; (4640 <enqueue+0x178>)
    4568:	2202      	movs	r2, #2
    456a:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    456c:	69fb      	ldr	r3, [r7, #28]
    456e:	330e      	adds	r3, #14
    4570:	61bb      	str	r3, [r7, #24]
	u32 *p2 = (u32 *)buf;
    4572:	683b      	ldr	r3, [r7, #0]
    4574:	617b      	str	r3, [r7, #20]
	p1[0] = p2[0];
    4576:	697b      	ldr	r3, [r7, #20]
    4578:	681a      	ldr	r2, [r3, #0]
    457a:	69bb      	ldr	r3, [r7, #24]
    457c:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    457e:	69bb      	ldr	r3, [r7, #24]
    4580:	3304      	adds	r3, #4
    4582:	697a      	ldr	r2, [r7, #20]
    4584:	6852      	ldr	r2, [r2, #4]
    4586:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    4588:	69bb      	ldr	r3, [r7, #24]
    458a:	3308      	adds	r3, #8
    458c:	697a      	ldr	r2, [r7, #20]
    458e:	6892      	ldr	r2, [r2, #8]
    4590:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    4592:	69bb      	ldr	r3, [r7, #24]
    4594:	330c      	adds	r3, #12
    4596:	697a      	ldr	r2, [r7, #20]
    4598:	68d2      	ldr	r2, [r2, #12]
    459a:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    459c:	69bb      	ldr	r3, [r7, #24]
    459e:	3310      	adds	r3, #16
    45a0:	697a      	ldr	r2, [r7, #20]
    45a2:	6912      	ldr	r2, [r2, #16]
    45a4:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    45a6:	69bb      	ldr	r3, [r7, #24]
    45a8:	3314      	adds	r3, #20
    45aa:	697a      	ldr	r2, [r7, #20]
    45ac:	6952      	ldr	r2, [r2, #20]
    45ae:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    45b0:	69bb      	ldr	r3, [r7, #24]
    45b2:	3318      	adds	r3, #24
    45b4:	697a      	ldr	r2, [r7, #20]
    45b6:	6992      	ldr	r2, [r2, #24]
    45b8:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    45ba:	69bb      	ldr	r3, [r7, #24]
    45bc:	331c      	adds	r3, #28
    45be:	697a      	ldr	r2, [r7, #20]
    45c0:	69d2      	ldr	r2, [r2, #28]
    45c2:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    45c4:	69bb      	ldr	r3, [r7, #24]
    45c6:	3320      	adds	r3, #32
    45c8:	697a      	ldr	r2, [r7, #20]
    45ca:	6a12      	ldr	r2, [r2, #32]
    45cc:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    45ce:	69bb      	ldr	r3, [r7, #24]
    45d0:	3324      	adds	r3, #36	; 0x24
    45d2:	697a      	ldr	r2, [r7, #20]
    45d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
    45d6:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    45d8:	69bb      	ldr	r3, [r7, #24]
    45da:	3328      	adds	r3, #40	; 0x28
    45dc:	697a      	ldr	r2, [r7, #20]
    45de:	6a92      	ldr	r2, [r2, #40]	; 0x28
    45e0:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    45e2:	69bb      	ldr	r3, [r7, #24]
    45e4:	332c      	adds	r3, #44	; 0x2c
    45e6:	697a      	ldr	r2, [r7, #20]
    45e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    45ea:	601a      	str	r2, [r3, #0]
	/* Avoid gcc warning about strict-aliasing */
	u16 *p3 = (u16 *)f->data;
    45ec:	69fb      	ldr	r3, [r7, #28]
    45ee:	330e      	adds	r3, #14
    45f0:	613b      	str	r3, [r7, #16]
	u16 *p4 = (u16 *)buf;
    45f2:	683b      	ldr	r3, [r7, #0]
    45f4:	60fb      	str	r3, [r7, #12]
	p3[24] = p4[24];
    45f6:	693b      	ldr	r3, [r7, #16]
    45f8:	3330      	adds	r3, #48	; 0x30
    45fa:	68fa      	ldr	r2, [r7, #12]
    45fc:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    45fe:	801a      	strh	r2, [r3, #0]

	f->status = status;
    4600:	4b06      	ldr	r3, [pc, #24]	; (461c <enqueue+0x154>)
    4602:	781b      	ldrb	r3, [r3, #0]
    4604:	b2da      	uxtb	r2, r3
    4606:	69fb      	ldr	r3, [r7, #28]
    4608:	705a      	strb	r2, [r3, #1]
	status = 0;
    460a:	4b04      	ldr	r3, [pc, #16]	; (461c <enqueue+0x154>)
    460c:	2200      	movs	r2, #0
    460e:	701a      	strb	r2, [r3, #0]

	return 1;
    4610:	2301      	movs	r3, #1
}
    4612:	4618      	mov	r0, r3
    4614:	3720      	adds	r7, #32
    4616:	46bd      	mov	sp, r7
    4618:	bd80      	pop	{r7, pc}
    461a:	bf00      	nop
    461c:	10000a48 	.word	0x10000a48
    4620:	10000be4 	.word	0x10000be4
    4624:	40004008 	.word	0x40004008
    4628:	10001028 	.word	0x10001028
    462c:	10000bc8 	.word	0x10000bc8
    4630:	10000988 	.word	0x10000988
    4634:	10000bb8 	.word	0x10000bb8
    4638:	10000b04 	.word	0x10000b04
    463c:	10000be8 	.word	0x10000be8
    4640:	2009c038 	.word	0x2009c038

00004644 <enqueue_with_ts>:

int enqueue_with_ts(u8 type, u8 *buf, u32 ts)
{
    4644:	b580      	push	{r7, lr}
    4646:	b08a      	sub	sp, #40	; 0x28
    4648:	af00      	add	r7, sp, #0
    464a:	4603      	mov	r3, r0
    464c:	60b9      	str	r1, [r7, #8]
    464e:	607a      	str	r2, [r7, #4]
    4650:	73fb      	strb	r3, [r7, #15]
	usb_pkt_rx *f = usb_enqueue();
    4652:	f004 f8ab 	bl	87ac <usb_enqueue>
    4656:	6278      	str	r0, [r7, #36]	; 0x24

	/* fail if queue is full */
	if (f == NULL) {
    4658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    465a:	2b00      	cmp	r3, #0
    465c:	d109      	bne.n	4672 <enqueue_with_ts+0x2e>
		status |= FIFO_OVERFLOW;
    465e:	4b3c      	ldr	r3, [pc, #240]	; (4750 <enqueue_with_ts+0x10c>)
    4660:	781b      	ldrb	r3, [r3, #0]
    4662:	b2db      	uxtb	r3, r3
    4664:	f043 0304 	orr.w	r3, r3, #4
    4668:	b2da      	uxtb	r2, r3
    466a:	4b39      	ldr	r3, [pc, #228]	; (4750 <enqueue_with_ts+0x10c>)
    466c:	701a      	strb	r2, [r3, #0]
		return 0;
    466e:	2300      	movs	r3, #0
    4670:	e069      	b.n	4746 <enqueue_with_ts+0x102>
	}

	f->clkn_high = 0;
    4672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4674:	2200      	movs	r2, #0
    4676:	70da      	strb	r2, [r3, #3]
	f->clk100ns = ts;
    4678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    467a:	687a      	ldr	r2, [r7, #4]
    467c:	605a      	str	r2, [r3, #4]

	f->channel = channel - 2402;
    467e:	4b35      	ldr	r3, [pc, #212]	; (4754 <enqueue_with_ts+0x110>)
    4680:	881b      	ldrh	r3, [r3, #0]
    4682:	b29b      	uxth	r3, r3
    4684:	b2db      	uxtb	r3, r3
    4686:	3b62      	subs	r3, #98	; 0x62
    4688:	b2da      	uxtb	r2, r3
    468a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    468c:	709a      	strb	r2, [r3, #2]
	f->rssi_avg = 0;
    468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4690:	2200      	movs	r2, #0
    4692:	729a      	strb	r2, [r3, #10]
	f->rssi_count = 0;
    4694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4696:	2200      	movs	r2, #0
    4698:	72da      	strb	r2, [r3, #11]

	USRLED_SET;
    469a:	4b2f      	ldr	r3, [pc, #188]	; (4758 <enqueue_with_ts+0x114>)
    469c:	2202      	movs	r2, #2
    469e:	601a      	str	r2, [r3, #0]

	// Unrolled copy of 50 bytes from buf to fifo
	u32 *p1 = (u32 *)f->data;
    46a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    46a2:	330e      	adds	r3, #14
    46a4:	623b      	str	r3, [r7, #32]
	u32 *p2 = (u32 *)buf;
    46a6:	68bb      	ldr	r3, [r7, #8]
    46a8:	61fb      	str	r3, [r7, #28]
	p1[0] = p2[0];
    46aa:	69fb      	ldr	r3, [r7, #28]
    46ac:	681a      	ldr	r2, [r3, #0]
    46ae:	6a3b      	ldr	r3, [r7, #32]
    46b0:	601a      	str	r2, [r3, #0]
	p1[1] = p2[1];
    46b2:	6a3b      	ldr	r3, [r7, #32]
    46b4:	3304      	adds	r3, #4
    46b6:	69fa      	ldr	r2, [r7, #28]
    46b8:	6852      	ldr	r2, [r2, #4]
    46ba:	601a      	str	r2, [r3, #0]
	p1[2] = p2[2];
    46bc:	6a3b      	ldr	r3, [r7, #32]
    46be:	3308      	adds	r3, #8
    46c0:	69fa      	ldr	r2, [r7, #28]
    46c2:	6892      	ldr	r2, [r2, #8]
    46c4:	601a      	str	r2, [r3, #0]
	p1[3] = p2[3];
    46c6:	6a3b      	ldr	r3, [r7, #32]
    46c8:	330c      	adds	r3, #12
    46ca:	69fa      	ldr	r2, [r7, #28]
    46cc:	68d2      	ldr	r2, [r2, #12]
    46ce:	601a      	str	r2, [r3, #0]
	p1[4] = p2[4];
    46d0:	6a3b      	ldr	r3, [r7, #32]
    46d2:	3310      	adds	r3, #16
    46d4:	69fa      	ldr	r2, [r7, #28]
    46d6:	6912      	ldr	r2, [r2, #16]
    46d8:	601a      	str	r2, [r3, #0]
	p1[5] = p2[5];
    46da:	6a3b      	ldr	r3, [r7, #32]
    46dc:	3314      	adds	r3, #20
    46de:	69fa      	ldr	r2, [r7, #28]
    46e0:	6952      	ldr	r2, [r2, #20]
    46e2:	601a      	str	r2, [r3, #0]
	p1[6] = p2[6];
    46e4:	6a3b      	ldr	r3, [r7, #32]
    46e6:	3318      	adds	r3, #24
    46e8:	69fa      	ldr	r2, [r7, #28]
    46ea:	6992      	ldr	r2, [r2, #24]
    46ec:	601a      	str	r2, [r3, #0]
	p1[7] = p2[7];
    46ee:	6a3b      	ldr	r3, [r7, #32]
    46f0:	331c      	adds	r3, #28
    46f2:	69fa      	ldr	r2, [r7, #28]
    46f4:	69d2      	ldr	r2, [r2, #28]
    46f6:	601a      	str	r2, [r3, #0]
	p1[8] = p2[8];
    46f8:	6a3b      	ldr	r3, [r7, #32]
    46fa:	3320      	adds	r3, #32
    46fc:	69fa      	ldr	r2, [r7, #28]
    46fe:	6a12      	ldr	r2, [r2, #32]
    4700:	601a      	str	r2, [r3, #0]
	p1[9] = p2[9];
    4702:	6a3b      	ldr	r3, [r7, #32]
    4704:	3324      	adds	r3, #36	; 0x24
    4706:	69fa      	ldr	r2, [r7, #28]
    4708:	6a52      	ldr	r2, [r2, #36]	; 0x24
    470a:	601a      	str	r2, [r3, #0]
	p1[10] = p2[10];
    470c:	6a3b      	ldr	r3, [r7, #32]
    470e:	3328      	adds	r3, #40	; 0x28
    4710:	69fa      	ldr	r2, [r7, #28]
    4712:	6a92      	ldr	r2, [r2, #40]	; 0x28
    4714:	601a      	str	r2, [r3, #0]
	p1[11] = p2[11];
    4716:	6a3b      	ldr	r3, [r7, #32]
    4718:	332c      	adds	r3, #44	; 0x2c
    471a:	69fa      	ldr	r2, [r7, #28]
    471c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    471e:	601a      	str	r2, [r3, #0]
	/* Avoid gcc warning about strict-aliasing */
	u16 *p3 = (u16 *)f->data;
    4720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    4722:	330e      	adds	r3, #14
    4724:	61bb      	str	r3, [r7, #24]
	u16 *p4 = (u16 *)buf;
    4726:	68bb      	ldr	r3, [r7, #8]
    4728:	617b      	str	r3, [r7, #20]
	p3[24] = p4[24];
    472a:	69bb      	ldr	r3, [r7, #24]
    472c:	3330      	adds	r3, #48	; 0x30
    472e:	697a      	ldr	r2, [r7, #20]
    4730:	8e12      	ldrh	r2, [r2, #48]	; 0x30
    4732:	801a      	strh	r2, [r3, #0]

	f->status = status;
    4734:	4b06      	ldr	r3, [pc, #24]	; (4750 <enqueue_with_ts+0x10c>)
    4736:	781b      	ldrb	r3, [r3, #0]
    4738:	b2da      	uxtb	r2, r3
    473a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    473c:	705a      	strb	r2, [r3, #1]
	status = 0;
    473e:	4b04      	ldr	r3, [pc, #16]	; (4750 <enqueue_with_ts+0x10c>)
    4740:	2200      	movs	r2, #0
    4742:	701a      	strb	r2, [r3, #0]

	return 1;
    4744:	2301      	movs	r3, #1
}
    4746:	4618      	mov	r0, r3
    4748:	3728      	adds	r7, #40	; 0x28
    474a:	46bd      	mov	sp, r7
    474c:	bd80      	pop	{r7, pc}
    474e:	bf00      	nop
    4750:	10000a48 	.word	0x10000a48
    4754:	1000049c 	.word	0x1000049c
    4758:	2009c038 	.word	0x2009c038

0000475c <cs_threshold_calc_and_set>:

static void cs_threshold_calc_and_set(void)
{
    475c:	b580      	push	{r7, lr}
    475e:	b082      	sub	sp, #8
    4760:	af00      	add	r7, sp, #0

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if ((hop_mode > 0) && (cs_threshold_req > 0)) {
    4762:	4b17      	ldr	r3, [pc, #92]	; (47c0 <cs_threshold_calc_and_set+0x64>)
    4764:	781b      	ldrb	r3, [r3, #0]
    4766:	2b00      	cmp	r3, #0
    4768:	d01d      	beq.n	47a6 <cs_threshold_calc_and_set+0x4a>
    476a:	4b16      	ldr	r3, [pc, #88]	; (47c4 <cs_threshold_calc_and_set+0x68>)
    476c:	781b      	ldrb	r3, [r3, #0]
    476e:	b25b      	sxtb	r3, r3
    4770:	2b00      	cmp	r3, #0
    4772:	dd18      	ble.n	47a6 <cs_threshold_calc_and_set+0x4a>
		int8_t rssi = (int8_t)((rssi_iir[channel-2402] + 128)/256);
    4774:	4b14      	ldr	r3, [pc, #80]	; (47c8 <cs_threshold_calc_and_set+0x6c>)
    4776:	881b      	ldrh	r3, [r3, #0]
    4778:	b29b      	uxth	r3, r3
    477a:	f6a3 1362 	subw	r3, r3, #2402	; 0x962
    477e:	4a13      	ldr	r2, [pc, #76]	; (47cc <cs_threshold_calc_and_set+0x70>)
    4780:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    4784:	b21b      	sxth	r3, r3
    4786:	3380      	adds	r3, #128	; 0x80
    4788:	2b00      	cmp	r3, #0
    478a:	da00      	bge.n	478e <cs_threshold_calc_and_set+0x32>
    478c:	33ff      	adds	r3, #255	; 0xff
    478e:	121b      	asrs	r3, r3, #8
    4790:	71bb      	strb	r3, [r7, #6]
		level = rssi - 54 + cs_threshold_req;
    4792:	79ba      	ldrb	r2, [r7, #6]
    4794:	4b0b      	ldr	r3, [pc, #44]	; (47c4 <cs_threshold_calc_and_set+0x68>)
    4796:	781b      	ldrb	r3, [r3, #0]
    4798:	b2db      	uxtb	r3, r3
    479a:	4413      	add	r3, r2
    479c:	b2db      	uxtb	r3, r3
    479e:	3b36      	subs	r3, #54	; 0x36
    47a0:	b2db      	uxtb	r3, r3
    47a2:	71fb      	strb	r3, [r7, #7]

	/* If threshold is max/avg based (>0), reset here while rx is
	 * off.  TODO - max-to-iir only works in SWEEP mode, where the
	 * channel is known to be in the BT band, i.e., rssi_iir has a
	 * value for it. */
	if ((hop_mode > 0) && (cs_threshold_req > 0)) {
    47a4:	e002      	b.n	47ac <cs_threshold_calc_and_set+0x50>
		int8_t rssi = (int8_t)((rssi_iir[channel-2402] + 128)/256);
		level = rssi - 54 + cs_threshold_req;
	}
	else {
		level = cs_threshold_req;
    47a6:	4b07      	ldr	r3, [pc, #28]	; (47c4 <cs_threshold_calc_and_set+0x68>)
    47a8:	781b      	ldrb	r3, [r3, #0]
    47aa:	71fb      	strb	r3, [r7, #7]
	}
	cs_threshold_set(level, CS_SAMPLES_4);
    47ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
    47b0:	4618      	mov	r0, r3
    47b2:	2103      	movs	r1, #3
    47b4:	f7ff fe42 	bl	443c <cs_threshold_set>
}
    47b8:	3708      	adds	r7, #8
    47ba:	46bd      	mov	sp, r7
    47bc:	bd80      	pop	{r7, pc}
    47be:	bf00      	nop
    47c0:	1000097c 	.word	0x1000097c
    47c4:	1000044c 	.word	0x1000044c
    47c8:	1000049c 	.word	0x1000049c
    47cc:	100009a0 	.word	0x100009a0

000047d0 <cs_trigger_enable>:
/* CS comes from CC2400 GIO6, which is LPC P2.2, active low. GPIO
 * triggers EINT3, which could be used for other things (but is not
 * currently). TODO - EINT3 should be managed globally, not turned on
 * and off here. */
static void cs_trigger_enable(void)
{
    47d0:	b480      	push	{r7}
    47d2:	af00      	add	r7, sp, #0
	cs_trigger = 0;
    47d4:	4b09      	ldr	r3, [pc, #36]	; (47fc <cs_trigger_enable+0x2c>)
    47d6:	2200      	movs	r2, #0
    47d8:	701a      	strb	r2, [r3, #0]
	ISER0 = ISER0_ISE_EINT3;
    47da:	4b09      	ldr	r3, [pc, #36]	; (4800 <cs_trigger_enable+0x30>)
    47dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    47e0:	601a      	str	r2, [r3, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    47e2:	4b08      	ldr	r3, [pc, #32]	; (4804 <cs_trigger_enable+0x34>)
    47e4:	2204      	movs	r2, #4
    47e6:	601a      	str	r2, [r3, #0]
	IO2IntEnF |= PIN_GIO6;     // Enable port 2.2 falling (CS active low)
    47e8:	4a07      	ldr	r2, [pc, #28]	; (4808 <cs_trigger_enable+0x38>)
    47ea:	4b07      	ldr	r3, [pc, #28]	; (4808 <cs_trigger_enable+0x38>)
    47ec:	681b      	ldr	r3, [r3, #0]
    47ee:	f043 0304 	orr.w	r3, r3, #4
    47f2:	6013      	str	r3, [r2, #0]
}
    47f4:	46bd      	mov	sp, r7
    47f6:	f85d 7b04 	ldr.w	r7, [sp], #4
    47fa:	4770      	bx	lr
    47fc:	100010b0 	.word	0x100010b0
    4800:	e000e100 	.word	0xe000e100
    4804:	400280ac 	.word	0x400280ac
    4808:	400280b4 	.word	0x400280b4

0000480c <cs_trigger_disable>:

static void cs_trigger_disable(void)
{
    480c:	b480      	push	{r7}
    480e:	af00      	add	r7, sp, #0
	IO2IntEnF &= ~PIN_GIO6;    // Disable port 2.2 falling (CS active low)
    4810:	4a09      	ldr	r2, [pc, #36]	; (4838 <cs_trigger_disable+0x2c>)
    4812:	4b09      	ldr	r3, [pc, #36]	; (4838 <cs_trigger_disable+0x2c>)
    4814:	681b      	ldr	r3, [r3, #0]
    4816:	f023 0304 	bic.w	r3, r3, #4
    481a:	6013      	str	r3, [r2, #0]
	IO2IntClr = PIN_GIO6;      // Clear pending
    481c:	4b07      	ldr	r3, [pc, #28]	; (483c <cs_trigger_disable+0x30>)
    481e:	2204      	movs	r2, #4
    4820:	601a      	str	r2, [r3, #0]
	ICER0 = ICER0_ICE_EINT3;
    4822:	4b07      	ldr	r3, [pc, #28]	; (4840 <cs_trigger_disable+0x34>)
    4824:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4828:	601a      	str	r2, [r3, #0]
	cs_trigger = 0;
    482a:	4b06      	ldr	r3, [pc, #24]	; (4844 <cs_trigger_disable+0x38>)
    482c:	2200      	movs	r2, #0
    482e:	701a      	strb	r2, [r3, #0]
}
    4830:	46bd      	mov	sp, r7
    4832:	f85d 7b04 	ldr.w	r7, [sp], #4
    4836:	4770      	bx	lr
    4838:	400280b4 	.word	0x400280b4
    483c:	400280ac 	.word	0x400280ac
    4840:	e000e180 	.word	0xe000e180
    4844:	100010b0 	.word	0x100010b0

00004848 <vendor_request_handler>:

static int vendor_request_handler(u8 request, u16 *request_params, u8 *data, int *data_len)
{
    4848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    484c:	b095      	sub	sp, #84	; 0x54
    484e:	af00      	add	r7, sp, #0
    4850:	60b9      	str	r1, [r7, #8]
    4852:	607a      	str	r2, [r7, #4]
    4854:	603b      	str	r3, [r7, #0]
    4856:	4603      	mov	r3, r0
    4858:	73fb      	strb	r3, [r7, #15]
	u64 ac_copy;
	int i; // loop counter
	u32 clock;
	int clock_offset;
	u8 length; // string length
	usb_pkt_rx *p = NULL;
    485a:	2300      	movs	r3, #0
    485c:	647b      	str	r3, [r7, #68]	; 0x44
	u16 reg_val;

	switch (request) {
    485e:	7bfb      	ldrb	r3, [r7, #15]
    4860:	2b3c      	cmp	r3, #60	; 0x3c
    4862:	f200 8551 	bhi.w	5308 <vendor_request_handler+0xac0>
    4866:	a201      	add	r2, pc, #4	; (adr r2, 486c <vendor_request_handler+0x24>)
    4868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    486c:	00004961 	.word	0x00004961
    4870:	0000496b 	.word	0x0000496b
    4874:	00005309 	.word	0x00005309
    4878:	0000497b 	.word	0x0000497b
    487c:	0000499d 	.word	0x0000499d
    4880:	000049b9 	.word	0x000049b9
    4884:	000049db 	.word	0x000049db
    4888:	000049f7 	.word	0x000049f7
    488c:	00004a19 	.word	0x00004a19
    4890:	00004a39 	.word	0x00004a39
    4894:	00004a5b 	.word	0x00004a5b
    4898:	00004cff 	.word	0x00004cff
    489c:	00004d25 	.word	0x00004d25
    48a0:	00004ad1 	.word	0x00004ad1
    48a4:	00004adb 	.word	0x00004adb
    48a8:	00004a7b 	.word	0x00004a7b
    48ac:	00004bb9 	.word	0x00004bb9
    48b0:	00004bd9 	.word	0x00004bd9
    48b4:	00004c11 	.word	0x00004c11
    48b8:	00004c31 	.word	0x00004c31
    48bc:	00004c4d 	.word	0x00004c4d
    48c0:	00004cd9 	.word	0x00004cd9
    48c4:	00004ce1 	.word	0x00004ce1
    48c8:	00004cf3 	.word	0x00004cf3
    48cc:	00004daf 	.word	0x00004daf
    48d0:	00004dcd 	.word	0x00004dcd
    48d4:	00005309 	.word	0x00005309
    48d8:	00004dd9 	.word	0x00004dd9
    48dc:	00004c55 	.word	0x00004c55
    48e0:	00004c71 	.word	0x00004c71
    48e4:	00004c99 	.word	0x00004c99
    48e8:	00004c91 	.word	0x00004c91
    48ec:	00004ca1 	.word	0x00004ca1
    48f0:	00004e9d 	.word	0x00004e9d
    48f4:	00004e35 	.word	0x00004e35
    48f8:	00004f11 	.word	0x00004f11
    48fc:	00004f1f 	.word	0x00004f1f
    4900:	00004f2f 	.word	0x00004f2f
    4904:	00004f41 	.word	0x00004f41
    4908:	0000500d 	.word	0x0000500d
    490c:	00005053 	.word	0x00005053
    4910:	000050e1 	.word	0x000050e1
    4914:	00005115 	.word	0x00005115
    4918:	00005137 	.word	0x00005137
    491c:	0000518f 	.word	0x0000518f
    4920:	0000530d 	.word	0x0000530d
    4924:	000051c1 	.word	0x000051c1
    4928:	000051d7 	.word	0x000051d7
    492c:	000051f3 	.word	0x000051f3
    4930:	00005209 	.word	0x00005209
    4934:	00005235 	.word	0x00005235
    4938:	00005085 	.word	0x00005085
    493c:	000050b7 	.word	0x000050b7
    4940:	00005251 	.word	0x00005251
    4944:	00005295 	.word	0x00005295
    4948:	00004edf 	.word	0x00004edf
    494c:	000052a7 	.word	0x000052a7
    4950:	00005309 	.word	0x00005309
    4954:	0000527f 	.word	0x0000527f
    4958:	000052eb 	.word	0x000052eb
    495c:	000052f7 	.word	0x000052f7

	case UBERTOOTH_PING:
		*data_len = 0;
    4960:	683b      	ldr	r3, [r7, #0]
    4962:	2200      	movs	r2, #0
    4964:	601a      	str	r2, [r3, #0]
		break;
    4966:	f000 bcd2 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_RX_SYMBOLS:
		requested_mode = MODE_RX_SYMBOLS;
    496a:	4ba1      	ldr	r3, [pc, #644]	; (4bf0 <vendor_request_handler+0x3a8>)
    496c:	2201      	movs	r2, #1
    496e:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4970:	683b      	ldr	r3, [r7, #0]
    4972:	2200      	movs	r2, #0
    4974:	601a      	str	r2, [r3, #0]
		break;
    4976:	f000 bcca 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_USRLED:
		data[0] = (USRLED) ? 1 : 0;
    497a:	4b9e      	ldr	r3, [pc, #632]	; (4bf4 <vendor_request_handler+0x3ac>)
    497c:	681b      	ldr	r3, [r3, #0]
    497e:	f003 0302 	and.w	r3, r3, #2
    4982:	2b00      	cmp	r3, #0
    4984:	bf14      	ite	ne
    4986:	2301      	movne	r3, #1
    4988:	2300      	moveq	r3, #0
    498a:	b2db      	uxtb	r3, r3
    498c:	461a      	mov	r2, r3
    498e:	687b      	ldr	r3, [r7, #4]
    4990:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4992:	683b      	ldr	r3, [r7, #0]
    4994:	2201      	movs	r2, #1
    4996:	601a      	str	r2, [r3, #0]
		break;
    4998:	f000 bcb9 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
    499c:	68bb      	ldr	r3, [r7, #8]
    499e:	881b      	ldrh	r3, [r3, #0]
    49a0:	2b00      	cmp	r3, #0
    49a2:	d004      	beq.n	49ae <vendor_request_handler+0x166>
			USRLED_SET;
    49a4:	4b94      	ldr	r3, [pc, #592]	; (4bf8 <vendor_request_handler+0x3b0>)
    49a6:	2202      	movs	r2, #2
    49a8:	601a      	str	r2, [r3, #0]
		else
			USRLED_CLR;
		break;
    49aa:	f000 bcb0 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_USRLED:
		if (request_params[0])
			USRLED_SET;
		else
			USRLED_CLR;
    49ae:	4b93      	ldr	r3, [pc, #588]	; (4bfc <vendor_request_handler+0x3b4>)
    49b0:	2202      	movs	r2, #2
    49b2:	601a      	str	r2, [r3, #0]
		break;
    49b4:	f000 bcab 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_RXLED:
		data[0] = (RXLED) ? 1 : 0;
    49b8:	4b8e      	ldr	r3, [pc, #568]	; (4bf4 <vendor_request_handler+0x3ac>)
    49ba:	681b      	ldr	r3, [r3, #0]
    49bc:	f003 0310 	and.w	r3, r3, #16
    49c0:	2b00      	cmp	r3, #0
    49c2:	bf14      	ite	ne
    49c4:	2301      	movne	r3, #1
    49c6:	2300      	moveq	r3, #0
    49c8:	b2db      	uxtb	r3, r3
    49ca:	461a      	mov	r2, r3
    49cc:	687b      	ldr	r3, [r7, #4]
    49ce:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    49d0:	683b      	ldr	r3, [r7, #0]
    49d2:	2201      	movs	r2, #1
    49d4:	601a      	str	r2, [r3, #0]
		break;
    49d6:	f000 bc9a 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
    49da:	68bb      	ldr	r3, [r7, #8]
    49dc:	881b      	ldrh	r3, [r3, #0]
    49de:	2b00      	cmp	r3, #0
    49e0:	d004      	beq.n	49ec <vendor_request_handler+0x1a4>
			RXLED_SET;
    49e2:	4b85      	ldr	r3, [pc, #532]	; (4bf8 <vendor_request_handler+0x3b0>)
    49e4:	2210      	movs	r2, #16
    49e6:	601a      	str	r2, [r3, #0]
		else
			RXLED_CLR;
		break;
    49e8:	f000 bc91 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_RXLED:
		if (request_params[0])
			RXLED_SET;
		else
			RXLED_CLR;
    49ec:	4b83      	ldr	r3, [pc, #524]	; (4bfc <vendor_request_handler+0x3b4>)
    49ee:	2210      	movs	r2, #16
    49f0:	601a      	str	r2, [r3, #0]
		break;
    49f2:	f000 bc8c 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_TXLED:
		data[0] = (TXLED) ? 1 : 0;
    49f6:	4b7f      	ldr	r3, [pc, #508]	; (4bf4 <vendor_request_handler+0x3ac>)
    49f8:	681b      	ldr	r3, [r3, #0]
    49fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
    49fe:	2b00      	cmp	r3, #0
    4a00:	bf14      	ite	ne
    4a02:	2301      	movne	r3, #1
    4a04:	2300      	moveq	r3, #0
    4a06:	b2db      	uxtb	r3, r3
    4a08:	461a      	mov	r2, r3
    4a0a:	687b      	ldr	r3, [r7, #4]
    4a0c:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4a0e:	683b      	ldr	r3, [r7, #0]
    4a10:	2201      	movs	r2, #1
    4a12:	601a      	str	r2, [r3, #0]
		break;
    4a14:	f000 bc7b 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
    4a18:	68bb      	ldr	r3, [r7, #8]
    4a1a:	881b      	ldrh	r3, [r3, #0]
    4a1c:	2b00      	cmp	r3, #0
    4a1e:	d005      	beq.n	4a2c <vendor_request_handler+0x1e4>
			TXLED_SET;
    4a20:	4b75      	ldr	r3, [pc, #468]	; (4bf8 <vendor_request_handler+0x3b0>)
    4a22:	f44f 7280 	mov.w	r2, #256	; 0x100
    4a26:	601a      	str	r2, [r3, #0]
		else
			TXLED_CLR;
		break;
    4a28:	f000 bc71 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_TXLED:
		if (request_params[0])
			TXLED_SET;
		else
			TXLED_CLR;
    4a2c:	4b73      	ldr	r3, [pc, #460]	; (4bfc <vendor_request_handler+0x3b4>)
    4a2e:	f44f 7280 	mov.w	r2, #256	; 0x100
    4a32:	601a      	str	r2, [r3, #0]
		break;
    4a34:	f000 bc6b 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_1V8:
		data[0] = (CC1V8) ? 1 : 0;
    4a38:	4b6e      	ldr	r3, [pc, #440]	; (4bf4 <vendor_request_handler+0x3ac>)
    4a3a:	681b      	ldr	r3, [r3, #0]
    4a3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4a40:	2b00      	cmp	r3, #0
    4a42:	bf14      	ite	ne
    4a44:	2301      	movne	r3, #1
    4a46:	2300      	moveq	r3, #0
    4a48:	b2db      	uxtb	r3, r3
    4a4a:	461a      	mov	r2, r3
    4a4c:	687b      	ldr	r3, [r7, #4]
    4a4e:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4a50:	683b      	ldr	r3, [r7, #0]
    4a52:	2201      	movs	r2, #1
    4a54:	601a      	str	r2, [r3, #0]
		break;
    4a56:	f000 bc5a 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
    4a5a:	68bb      	ldr	r3, [r7, #8]
    4a5c:	881b      	ldrh	r3, [r3, #0]
    4a5e:	2b00      	cmp	r3, #0
    4a60:	d005      	beq.n	4a6e <vendor_request_handler+0x226>
			CC1V8_SET;
    4a62:	4b65      	ldr	r3, [pc, #404]	; (4bf8 <vendor_request_handler+0x3b0>)
    4a64:	f44f 7200 	mov.w	r2, #512	; 0x200
    4a68:	601a      	str	r2, [r3, #0]
		else
			CC1V8_CLR;
		break;
    4a6a:	f000 bc50 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_1V8:
		if (request_params[0])
			CC1V8_SET;
		else
			CC1V8_CLR;
    4a6e:	4b63      	ldr	r3, [pc, #396]	; (4bfc <vendor_request_handler+0x3b4>)
    4a70:	f44f 7200 	mov.w	r2, #512	; 0x200
    4a74:	601a      	str	r2, [r3, #0]
		break;
    4a76:	f000 bc4a 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_PARTNUM:
		command[0] = 54; /* read part number */
    4a7a:	2336      	movs	r3, #54	; 0x36
    4a7c:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4a7e:	4b60      	ldr	r3, [pc, #384]	; (4c00 <vendor_request_handler+0x3b8>)
    4a80:	681b      	ldr	r3, [r3, #0]
    4a82:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4a86:	f107 0210 	add.w	r2, r7, #16
    4a8a:	4608      	mov	r0, r1
    4a8c:	4611      	mov	r1, r2
    4a8e:	4798      	blx	r3
		data[0] = result[0] & 0xFF; /* status */
    4a90:	693b      	ldr	r3, [r7, #16]
    4a92:	b2da      	uxtb	r2, r3
    4a94:	687b      	ldr	r3, [r7, #4]
    4a96:	701a      	strb	r2, [r3, #0]
		data[1] = result[1] & 0xFF;
    4a98:	687b      	ldr	r3, [r7, #4]
    4a9a:	3301      	adds	r3, #1
    4a9c:	697a      	ldr	r2, [r7, #20]
    4a9e:	b2d2      	uxtb	r2, r2
    4aa0:	701a      	strb	r2, [r3, #0]
		data[2] = (result[1] >> 8) & 0xFF;
    4aa2:	687b      	ldr	r3, [r7, #4]
    4aa4:	3302      	adds	r3, #2
    4aa6:	697a      	ldr	r2, [r7, #20]
    4aa8:	0a12      	lsrs	r2, r2, #8
    4aaa:	b2d2      	uxtb	r2, r2
    4aac:	701a      	strb	r2, [r3, #0]
		data[3] = (result[1] >> 16) & 0xFF;
    4aae:	687b      	ldr	r3, [r7, #4]
    4ab0:	3303      	adds	r3, #3
    4ab2:	697a      	ldr	r2, [r7, #20]
    4ab4:	0c12      	lsrs	r2, r2, #16
    4ab6:	b2d2      	uxtb	r2, r2
    4ab8:	701a      	strb	r2, [r3, #0]
		data[4] = (result[1] >> 24) & 0xFF;
    4aba:	687b      	ldr	r3, [r7, #4]
    4abc:	3304      	adds	r3, #4
    4abe:	697a      	ldr	r2, [r7, #20]
    4ac0:	0e12      	lsrs	r2, r2, #24
    4ac2:	b2d2      	uxtb	r2, r2
    4ac4:	701a      	strb	r2, [r3, #0]
		*data_len = 5;
    4ac6:	683b      	ldr	r3, [r7, #0]
    4ac8:	2205      	movs	r2, #5
    4aca:	601a      	str	r2, [r3, #0]
		break;
    4acc:	f000 bc1f 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_RESET:
		requested_mode = MODE_RESET;
    4ad0:	4b47      	ldr	r3, [pc, #284]	; (4bf0 <vendor_request_handler+0x3a8>)
    4ad2:	220b      	movs	r2, #11
    4ad4:	701a      	strb	r2, [r3, #0]
		break;
    4ad6:	f000 bc1a 	b.w	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_SERIAL:
		command[0] = 58; /* read device serial number */
    4ada:	233a      	movs	r3, #58	; 0x3a
    4adc:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4ade:	4b48      	ldr	r3, [pc, #288]	; (4c00 <vendor_request_handler+0x3b8>)
    4ae0:	681b      	ldr	r3, [r3, #0]
    4ae2:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4ae6:	f107 0210 	add.w	r2, r7, #16
    4aea:	4608      	mov	r0, r1
    4aec:	4611      	mov	r1, r2
    4aee:	4798      	blx	r3
		data[0] = result[0] & 0xFF; /* status */
    4af0:	693b      	ldr	r3, [r7, #16]
    4af2:	b2da      	uxtb	r2, r3
    4af4:	687b      	ldr	r3, [r7, #4]
    4af6:	701a      	strb	r2, [r3, #0]
		data[1] = result[1] & 0xFF;
    4af8:	687b      	ldr	r3, [r7, #4]
    4afa:	3301      	adds	r3, #1
    4afc:	697a      	ldr	r2, [r7, #20]
    4afe:	b2d2      	uxtb	r2, r2
    4b00:	701a      	strb	r2, [r3, #0]
		data[2] = (result[1] >> 8) & 0xFF;
    4b02:	687b      	ldr	r3, [r7, #4]
    4b04:	3302      	adds	r3, #2
    4b06:	697a      	ldr	r2, [r7, #20]
    4b08:	0a12      	lsrs	r2, r2, #8
    4b0a:	b2d2      	uxtb	r2, r2
    4b0c:	701a      	strb	r2, [r3, #0]
		data[3] = (result[1] >> 16) & 0xFF;
    4b0e:	687b      	ldr	r3, [r7, #4]
    4b10:	3303      	adds	r3, #3
    4b12:	697a      	ldr	r2, [r7, #20]
    4b14:	0c12      	lsrs	r2, r2, #16
    4b16:	b2d2      	uxtb	r2, r2
    4b18:	701a      	strb	r2, [r3, #0]
		data[4] = (result[1] >> 24) & 0xFF;
    4b1a:	687b      	ldr	r3, [r7, #4]
    4b1c:	3304      	adds	r3, #4
    4b1e:	697a      	ldr	r2, [r7, #20]
    4b20:	0e12      	lsrs	r2, r2, #24
    4b22:	b2d2      	uxtb	r2, r2
    4b24:	701a      	strb	r2, [r3, #0]
		data[5] = result[2] & 0xFF;
    4b26:	687b      	ldr	r3, [r7, #4]
    4b28:	3305      	adds	r3, #5
    4b2a:	69ba      	ldr	r2, [r7, #24]
    4b2c:	b2d2      	uxtb	r2, r2
    4b2e:	701a      	strb	r2, [r3, #0]
		data[6] = (result[2] >> 8) & 0xFF;
    4b30:	687b      	ldr	r3, [r7, #4]
    4b32:	3306      	adds	r3, #6
    4b34:	69ba      	ldr	r2, [r7, #24]
    4b36:	0a12      	lsrs	r2, r2, #8
    4b38:	b2d2      	uxtb	r2, r2
    4b3a:	701a      	strb	r2, [r3, #0]
		data[7] = (result[2] >> 16) & 0xFF;
    4b3c:	687b      	ldr	r3, [r7, #4]
    4b3e:	3307      	adds	r3, #7
    4b40:	69ba      	ldr	r2, [r7, #24]
    4b42:	0c12      	lsrs	r2, r2, #16
    4b44:	b2d2      	uxtb	r2, r2
    4b46:	701a      	strb	r2, [r3, #0]
		data[8] = (result[2] >> 24) & 0xFF;
    4b48:	687b      	ldr	r3, [r7, #4]
    4b4a:	3308      	adds	r3, #8
    4b4c:	69ba      	ldr	r2, [r7, #24]
    4b4e:	0e12      	lsrs	r2, r2, #24
    4b50:	b2d2      	uxtb	r2, r2
    4b52:	701a      	strb	r2, [r3, #0]
		data[9] = result[3] & 0xFF;
    4b54:	687b      	ldr	r3, [r7, #4]
    4b56:	3309      	adds	r3, #9
    4b58:	69fa      	ldr	r2, [r7, #28]
    4b5a:	b2d2      	uxtb	r2, r2
    4b5c:	701a      	strb	r2, [r3, #0]
		data[10] = (result[3] >> 8) & 0xFF;
    4b5e:	687b      	ldr	r3, [r7, #4]
    4b60:	330a      	adds	r3, #10
    4b62:	69fa      	ldr	r2, [r7, #28]
    4b64:	0a12      	lsrs	r2, r2, #8
    4b66:	b2d2      	uxtb	r2, r2
    4b68:	701a      	strb	r2, [r3, #0]
		data[11] = (result[3] >> 16) & 0xFF;
    4b6a:	687b      	ldr	r3, [r7, #4]
    4b6c:	330b      	adds	r3, #11
    4b6e:	69fa      	ldr	r2, [r7, #28]
    4b70:	0c12      	lsrs	r2, r2, #16
    4b72:	b2d2      	uxtb	r2, r2
    4b74:	701a      	strb	r2, [r3, #0]
		data[12] = (result[3] >> 24) & 0xFF;
    4b76:	687b      	ldr	r3, [r7, #4]
    4b78:	330c      	adds	r3, #12
    4b7a:	69fa      	ldr	r2, [r7, #28]
    4b7c:	0e12      	lsrs	r2, r2, #24
    4b7e:	b2d2      	uxtb	r2, r2
    4b80:	701a      	strb	r2, [r3, #0]
		data[13] = result[4] & 0xFF;
    4b82:	687b      	ldr	r3, [r7, #4]
    4b84:	330d      	adds	r3, #13
    4b86:	6a3a      	ldr	r2, [r7, #32]
    4b88:	b2d2      	uxtb	r2, r2
    4b8a:	701a      	strb	r2, [r3, #0]
		data[14] = (result[4] >> 8) & 0xFF;
    4b8c:	687b      	ldr	r3, [r7, #4]
    4b8e:	330e      	adds	r3, #14
    4b90:	6a3a      	ldr	r2, [r7, #32]
    4b92:	0a12      	lsrs	r2, r2, #8
    4b94:	b2d2      	uxtb	r2, r2
    4b96:	701a      	strb	r2, [r3, #0]
		data[15] = (result[4] >> 16) & 0xFF;
    4b98:	687b      	ldr	r3, [r7, #4]
    4b9a:	330f      	adds	r3, #15
    4b9c:	6a3a      	ldr	r2, [r7, #32]
    4b9e:	0c12      	lsrs	r2, r2, #16
    4ba0:	b2d2      	uxtb	r2, r2
    4ba2:	701a      	strb	r2, [r3, #0]
		data[16] = (result[4] >> 24) & 0xFF;
    4ba4:	687b      	ldr	r3, [r7, #4]
    4ba6:	3310      	adds	r3, #16
    4ba8:	6a3a      	ldr	r2, [r7, #32]
    4baa:	0e12      	lsrs	r2, r2, #24
    4bac:	b2d2      	uxtb	r2, r2
    4bae:	701a      	strb	r2, [r3, #0]
		*data_len = 17;
    4bb0:	683b      	ldr	r3, [r7, #0]
    4bb2:	2211      	movs	r2, #17
    4bb4:	601a      	str	r2, [r3, #0]
		break;
    4bb6:	e3aa      	b.n	530e <vendor_request_handler+0xac6>

#ifdef UBERTOOTH_ONE
	case UBERTOOTH_GET_PAEN:
		data[0] = (PAEN) ? 1 : 0;
    4bb8:	4b12      	ldr	r3, [pc, #72]	; (4c04 <vendor_request_handler+0x3bc>)
    4bba:	681b      	ldr	r3, [r3, #0]
    4bbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
    4bc0:	2b00      	cmp	r3, #0
    4bc2:	bf14      	ite	ne
    4bc4:	2301      	movne	r3, #1
    4bc6:	2300      	moveq	r3, #0
    4bc8:	b2db      	uxtb	r3, r3
    4bca:	461a      	mov	r2, r3
    4bcc:	687b      	ldr	r3, [r7, #4]
    4bce:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4bd0:	683b      	ldr	r3, [r7, #0]
    4bd2:	2201      	movs	r2, #1
    4bd4:	601a      	str	r2, [r3, #0]
		break;
    4bd6:	e39a      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
    4bd8:	68bb      	ldr	r3, [r7, #8]
    4bda:	881b      	ldrh	r3, [r3, #0]
    4bdc:	2b00      	cmp	r3, #0
    4bde:	d003      	beq.n	4be8 <vendor_request_handler+0x3a0>
			PAEN_SET;
    4be0:	4b09      	ldr	r3, [pc, #36]	; (4c08 <vendor_request_handler+0x3c0>)
    4be2:	2280      	movs	r2, #128	; 0x80
    4be4:	601a      	str	r2, [r3, #0]
		else
			PAEN_CLR;
		break;
    4be6:	e392      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PAEN:
		if (request_params[0])
			PAEN_SET;
		else
			PAEN_CLR;
    4be8:	4b08      	ldr	r3, [pc, #32]	; (4c0c <vendor_request_handler+0x3c4>)
    4bea:	2280      	movs	r2, #128	; 0x80
    4bec:	601a      	str	r2, [r3, #0]
		break;
    4bee:	e38e      	b.n	530e <vendor_request_handler+0xac6>
    4bf0:	10000a3f 	.word	0x10000a3f
    4bf4:	2009c034 	.word	0x2009c034
    4bf8:	2009c038 	.word	0x2009c038
    4bfc:	2009c03c 	.word	0x2009c03c
    4c00:	10000448 	.word	0x10000448
    4c04:	2009c054 	.word	0x2009c054
    4c08:	2009c058 	.word	0x2009c058
    4c0c:	2009c05c 	.word	0x2009c05c

	case UBERTOOTH_GET_HGM:
		data[0] = (HGM) ? 1 : 0;
    4c10:	4b92      	ldr	r3, [pc, #584]	; (4e5c <vendor_request_handler+0x614>)
    4c12:	681b      	ldr	r3, [r3, #0]
    4c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4c18:	2b00      	cmp	r3, #0
    4c1a:	bf14      	ite	ne
    4c1c:	2301      	movne	r3, #1
    4c1e:	2300      	moveq	r3, #0
    4c20:	b2db      	uxtb	r3, r3
    4c22:	461a      	mov	r2, r3
    4c24:	687b      	ldr	r3, [r7, #4]
    4c26:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4c28:	683b      	ldr	r3, [r7, #0]
    4c2a:	2201      	movs	r2, #1
    4c2c:	601a      	str	r2, [r3, #0]
		break;
    4c2e:	e36e      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
    4c30:	68bb      	ldr	r3, [r7, #8]
    4c32:	881b      	ldrh	r3, [r3, #0]
    4c34:	2b00      	cmp	r3, #0
    4c36:	d004      	beq.n	4c42 <vendor_request_handler+0x3fa>
			HGM_SET;
    4c38:	4b89      	ldr	r3, [pc, #548]	; (4e60 <vendor_request_handler+0x618>)
    4c3a:	f44f 7280 	mov.w	r2, #256	; 0x100
    4c3e:	601a      	str	r2, [r3, #0]
		else
			HGM_CLR;
		break;
    4c40:	e365      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_HGM:
		if (request_params[0])
			HGM_SET;
		else
			HGM_CLR;
    4c42:	4b88      	ldr	r3, [pc, #544]	; (4e64 <vendor_request_handler+0x61c>)
    4c44:	f44f 7280 	mov.w	r2, #256	; 0x100
    4c48:	601a      	str	r2, [r3, #0]
		break;
    4c4a:	e360      	b.n	530e <vendor_request_handler+0xac6>
#endif

#ifdef TX_ENABLE
	case UBERTOOTH_TX_TEST:
		requested_mode = MODE_TX_TEST;
    4c4c:	4b86      	ldr	r3, [pc, #536]	; (4e68 <vendor_request_handler+0x620>)
    4c4e:	2203      	movs	r2, #3
    4c50:	701a      	strb	r2, [r3, #0]
		break;
    4c52:	e35c      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_PALEVEL:
		data[0] = cc2400_get(FREND) & 0x7;
    4c54:	2005      	movs	r0, #5
    4c56:	f004 fffb 	bl	9c50 <cc2400_get>
    4c5a:	4603      	mov	r3, r0
    4c5c:	b2db      	uxtb	r3, r3
    4c5e:	f003 0307 	and.w	r3, r3, #7
    4c62:	b2da      	uxtb	r2, r3
    4c64:	687b      	ldr	r3, [r7, #4]
    4c66:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4c68:	683b      	ldr	r3, [r7, #0]
    4c6a:	2201      	movs	r2, #1
    4c6c:	601a      	str	r2, [r3, #0]
		break;
    4c6e:	e34e      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
    4c70:	68bb      	ldr	r3, [r7, #8]
    4c72:	881b      	ldrh	r3, [r3, #0]
    4c74:	2b07      	cmp	r3, #7
    4c76:	d809      	bhi.n	4c8c <vendor_request_handler+0x444>
			cc2400_set(FREND, 8 | request_params[0]);
    4c78:	68bb      	ldr	r3, [r7, #8]
    4c7a:	881b      	ldrh	r3, [r3, #0]
    4c7c:	f043 0308 	orr.w	r3, r3, #8
    4c80:	b29b      	uxth	r3, r3
    4c82:	2005      	movs	r0, #5
    4c84:	4619      	mov	r1, r3
    4c86:	f004 fff9 	bl	9c7c <cc2400_set>
		} else {
			return 0;
		}
		break;
    4c8a:	e340      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_PALEVEL:
		if( request_params[0] < 8 ) {
			cc2400_set(FREND, 8 | request_params[0]);
		} else {
			return 0;
    4c8c:	2300      	movs	r3, #0
    4c8e:	e33f      	b.n	5310 <vendor_request_handler+0xac8>
		}
		break;

	case UBERTOOTH_RANGE_TEST:
		requested_mode = MODE_RANGE_TEST;
    4c90:	4b75      	ldr	r3, [pc, #468]	; (4e68 <vendor_request_handler+0x620>)
    4c92:	2205      	movs	r2, #5
    4c94:	701a      	strb	r2, [r3, #0]
		break;
    4c96:	e33a      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_REPEATER:
		requested_mode = MODE_REPEATER;
    4c98:	4b73      	ldr	r3, [pc, #460]	; (4e68 <vendor_request_handler+0x620>)
    4c9a:	2206      	movs	r2, #6
    4c9c:	701a      	strb	r2, [r3, #0]
		break;
    4c9e:	e336      	b.n	530e <vendor_request_handler+0xac6>
#endif

	case UBERTOOTH_RANGE_CHECK:
		data[0] = rr.valid;
    4ca0:	4b72      	ldr	r3, [pc, #456]	; (4e6c <vendor_request_handler+0x624>)
    4ca2:	781a      	ldrb	r2, [r3, #0]
    4ca4:	687b      	ldr	r3, [r7, #4]
    4ca6:	701a      	strb	r2, [r3, #0]
		data[1] = rr.request_pa;
    4ca8:	687b      	ldr	r3, [r7, #4]
    4caa:	3301      	adds	r3, #1
    4cac:	4a6f      	ldr	r2, [pc, #444]	; (4e6c <vendor_request_handler+0x624>)
    4cae:	7852      	ldrb	r2, [r2, #1]
    4cb0:	701a      	strb	r2, [r3, #0]
		data[2] = rr.request_num;
    4cb2:	687b      	ldr	r3, [r7, #4]
    4cb4:	3302      	adds	r3, #2
    4cb6:	4a6d      	ldr	r2, [pc, #436]	; (4e6c <vendor_request_handler+0x624>)
    4cb8:	7892      	ldrb	r2, [r2, #2]
    4cba:	701a      	strb	r2, [r3, #0]
		data[3] = rr.reply_pa;
    4cbc:	687b      	ldr	r3, [r7, #4]
    4cbe:	3303      	adds	r3, #3
    4cc0:	4a6a      	ldr	r2, [pc, #424]	; (4e6c <vendor_request_handler+0x624>)
    4cc2:	78d2      	ldrb	r2, [r2, #3]
    4cc4:	701a      	strb	r2, [r3, #0]
		data[4] = rr.reply_num;
    4cc6:	687b      	ldr	r3, [r7, #4]
    4cc8:	3304      	adds	r3, #4
    4cca:	4a68      	ldr	r2, [pc, #416]	; (4e6c <vendor_request_handler+0x624>)
    4ccc:	7912      	ldrb	r2, [r2, #4]
    4cce:	701a      	strb	r2, [r3, #0]
		*data_len = 5;
    4cd0:	683b      	ldr	r3, [r7, #0]
    4cd2:	2205      	movs	r2, #5
    4cd4:	601a      	str	r2, [r3, #0]
		break;
    4cd6:	e31a      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_STOP:
		requested_mode = MODE_IDLE;
    4cd8:	4b63      	ldr	r3, [pc, #396]	; (4e68 <vendor_request_handler+0x620>)
    4cda:	2200      	movs	r2, #0
    4cdc:	701a      	strb	r2, [r3, #0]
		break;
    4cde:	e316      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_MOD:
		data[0] = modulation;
    4ce0:	4b63      	ldr	r3, [pc, #396]	; (4e70 <vendor_request_handler+0x628>)
    4ce2:	781b      	ldrb	r3, [r3, #0]
    4ce4:	b2da      	uxtb	r2, r3
    4ce6:	687b      	ldr	r3, [r7, #4]
    4ce8:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4cea:	683b      	ldr	r3, [r7, #0]
    4cec:	2201      	movs	r2, #1
    4cee:	601a      	str	r2, [r3, #0]
		break;
    4cf0:	e30d      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_MOD:
		modulation = request_params[0];
    4cf2:	68bb      	ldr	r3, [r7, #8]
    4cf4:	881b      	ldrh	r3, [r3, #0]
    4cf6:	b2da      	uxtb	r2, r3
    4cf8:	4b5d      	ldr	r3, [pc, #372]	; (4e70 <vendor_request_handler+0x628>)
    4cfa:	701a      	strb	r2, [r3, #0]
		break;
    4cfc:	e307      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_CHANNEL:
		data[0] = channel & 0xFF;
    4cfe:	4b5d      	ldr	r3, [pc, #372]	; (4e74 <vendor_request_handler+0x62c>)
    4d00:	881b      	ldrh	r3, [r3, #0]
    4d02:	b29b      	uxth	r3, r3
    4d04:	b2da      	uxtb	r2, r3
    4d06:	687b      	ldr	r3, [r7, #4]
    4d08:	701a      	strb	r2, [r3, #0]
		data[1] = (channel >> 8) & 0xFF;
    4d0a:	687b      	ldr	r3, [r7, #4]
    4d0c:	3301      	adds	r3, #1
    4d0e:	4a59      	ldr	r2, [pc, #356]	; (4e74 <vendor_request_handler+0x62c>)
    4d10:	8812      	ldrh	r2, [r2, #0]
    4d12:	b292      	uxth	r2, r2
    4d14:	0a12      	lsrs	r2, r2, #8
    4d16:	b292      	uxth	r2, r2
    4d18:	b2d2      	uxtb	r2, r2
    4d1a:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    4d1c:	683b      	ldr	r3, [r7, #0]
    4d1e:	2202      	movs	r2, #2
    4d20:	601a      	str	r2, [r3, #0]
		break;
    4d22:	e2f4      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_CHANNEL:
		requested_channel = request_params[0];
    4d24:	68bb      	ldr	r3, [r7, #8]
    4d26:	881a      	ldrh	r2, [r3, #0]
    4d28:	4b53      	ldr	r3, [pc, #332]	; (4e78 <vendor_request_handler+0x630>)
    4d2a:	801a      	strh	r2, [r3, #0]
		/* bluetooth band sweep mode, start at channel 2402 */
		if (requested_channel > MAX_FREQ) {
    4d2c:	4b52      	ldr	r3, [pc, #328]	; (4e78 <vendor_request_handler+0x630>)
    4d2e:	881b      	ldrh	r3, [r3, #0]
    4d30:	b29b      	uxth	r3, r3
    4d32:	f640 22ea 	movw	r2, #2794	; 0xaea
    4d36:	4293      	cmp	r3, r2
    4d38:	d907      	bls.n	4d4a <vendor_request_handler+0x502>
			hop_mode = HOP_SWEEP;
    4d3a:	4b50      	ldr	r3, [pc, #320]	; (4e7c <vendor_request_handler+0x634>)
    4d3c:	2201      	movs	r2, #1
    4d3e:	701a      	strb	r2, [r3, #0]
			requested_channel = 2402;
    4d40:	4b4d      	ldr	r3, [pc, #308]	; (4e78 <vendor_request_handler+0x630>)
    4d42:	f640 1262 	movw	r2, #2402	; 0x962
    4d46:	801a      	strh	r2, [r3, #0]
    4d48:	e020      	b.n	4d8c <vendor_request_handler+0x544>
		}
		/* fixed channel mode, can be outside bluetooth band */
		else {
			hop_mode = HOP_NONE;
    4d4a:	4b4c      	ldr	r3, [pc, #304]	; (4e7c <vendor_request_handler+0x634>)
    4d4c:	2200      	movs	r2, #0
    4d4e:	701a      	strb	r2, [r3, #0]
			requested_channel = MAX(requested_channel, MIN_FREQ);
    4d50:	4b49      	ldr	r3, [pc, #292]	; (4e78 <vendor_request_handler+0x630>)
    4d52:	881b      	ldrh	r3, [r3, #0]
    4d54:	b29b      	uxth	r3, r3
    4d56:	f640 02dc 	movw	r2, #2268	; 0x8dc
    4d5a:	4293      	cmp	r3, r2
    4d5c:	d903      	bls.n	4d66 <vendor_request_handler+0x51e>
    4d5e:	4b46      	ldr	r3, [pc, #280]	; (4e78 <vendor_request_handler+0x630>)
    4d60:	881b      	ldrh	r3, [r3, #0]
    4d62:	b29b      	uxth	r3, r3
    4d64:	e001      	b.n	4d6a <vendor_request_handler+0x522>
    4d66:	f640 03dc 	movw	r3, #2268	; 0x8dc
    4d6a:	4a43      	ldr	r2, [pc, #268]	; (4e78 <vendor_request_handler+0x630>)
    4d6c:	8013      	strh	r3, [r2, #0]
			requested_channel = MIN(requested_channel, MAX_FREQ);
    4d6e:	4b42      	ldr	r3, [pc, #264]	; (4e78 <vendor_request_handler+0x630>)
    4d70:	881b      	ldrh	r3, [r3, #0]
    4d72:	b29b      	uxth	r3, r3
    4d74:	f640 22e9 	movw	r2, #2793	; 0xae9
    4d78:	4293      	cmp	r3, r2
    4d7a:	d803      	bhi.n	4d84 <vendor_request_handler+0x53c>
    4d7c:	4b3e      	ldr	r3, [pc, #248]	; (4e78 <vendor_request_handler+0x630>)
    4d7e:	881b      	ldrh	r3, [r3, #0]
    4d80:	b29b      	uxth	r3, r3
    4d82:	e001      	b.n	4d88 <vendor_request_handler+0x540>
    4d84:	f640 23ea 	movw	r3, #2794	; 0xaea
    4d88:	4a3b      	ldr	r2, [pc, #236]	; (4e78 <vendor_request_handler+0x630>)
    4d8a:	8013      	strh	r3, [r2, #0]
		}

		if (mode != MODE_BT_FOLLOW_LE) {
    4d8c:	4b3c      	ldr	r3, [pc, #240]	; (4e80 <vendor_request_handler+0x638>)
    4d8e:	781b      	ldrb	r3, [r3, #0]
    4d90:	b2db      	uxtb	r3, r3
    4d92:	2b09      	cmp	r3, #9
    4d94:	d00a      	beq.n	4dac <vendor_request_handler+0x564>
			channel = requested_channel;
    4d96:	4b38      	ldr	r3, [pc, #224]	; (4e78 <vendor_request_handler+0x630>)
    4d98:	881b      	ldrh	r3, [r3, #0]
    4d9a:	b29a      	uxth	r2, r3
    4d9c:	4b35      	ldr	r3, [pc, #212]	; (4e74 <vendor_request_handler+0x62c>)
    4d9e:	801a      	strh	r2, [r3, #0]
			requested_channel = 0;
    4da0:	4b35      	ldr	r3, [pc, #212]	; (4e78 <vendor_request_handler+0x630>)
    4da2:	2200      	movs	r2, #0
    4da4:	801a      	strh	r2, [r3, #0]

			/* CS threshold is mode-dependent. Update it after
			 * possible mode change. TODO - kludgy. */
			cs_threshold_calc_and_set();
    4da6:	f7ff fcd9 	bl	475c <cs_threshold_calc_and_set>
		}
		break;
    4daa:	e2b0      	b.n	530e <vendor_request_handler+0xac6>
    4dac:	e2af      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_ISP:
		command[0] = 57;
    4dae:	2339      	movs	r3, #57	; 0x39
    4db0:	627b      	str	r3, [r7, #36]	; 0x24
		iap_entry(command, result);
    4db2:	4b34      	ldr	r3, [pc, #208]	; (4e84 <vendor_request_handler+0x63c>)
    4db4:	681b      	ldr	r3, [r3, #0]
    4db6:	f107 0124 	add.w	r1, r7, #36	; 0x24
    4dba:	f107 0210 	add.w	r2, r7, #16
    4dbe:	4608      	mov	r0, r1
    4dc0:	4611      	mov	r1, r2
    4dc2:	4798      	blx	r3
		*data_len = 0; /* should never return */
    4dc4:	683b      	ldr	r3, [r7, #0]
    4dc6:	2200      	movs	r2, #0
    4dc8:	601a      	str	r2, [r3, #0]
		break;
    4dca:	e2a0      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_FLASH:
		bootloader_ctrl = DFU_MODE;
    4dcc:	4b2e      	ldr	r3, [pc, #184]	; (4e88 <vendor_request_handler+0x640>)
    4dce:	4a2f      	ldr	r2, [pc, #188]	; (4e8c <vendor_request_handler+0x644>)
    4dd0:	601a      	str	r2, [r3, #0]
		reset();
    4dd2:	f005 f91f 	bl	a014 <reset>
		break;
    4dd6:	e29a      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
    4dd8:	68bb      	ldr	r3, [r7, #8]
    4dda:	881b      	ldrh	r3, [r3, #0]
    4ddc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    4de0:	d917      	bls.n	4e12 <vendor_request_handler+0x5ca>
    4de2:	68bb      	ldr	r3, [r7, #8]
    4de4:	881b      	ldrh	r3, [r3, #0]
    4de6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
    4dea:	d812      	bhi.n	4e12 <vendor_request_handler+0x5ca>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4dec:	68bb      	ldr	r3, [r7, #8]
    4dee:	3302      	adds	r3, #2
    4df0:	881b      	ldrh	r3, [r3, #0]
		bootloader_ctrl = DFU_MODE;
		reset();
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
    4df2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    4df6:	d90c      	bls.n	4e12 <vendor_request_handler+0x5ca>
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4df8:	68bb      	ldr	r3, [r7, #8]
    4dfa:	3302      	adds	r3, #2
    4dfc:	881b      	ldrh	r3, [r3, #0]
    4dfe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
    4e02:	d806      	bhi.n	4e12 <vendor_request_handler+0x5ca>
				request_params[1] < request_params[0])
    4e04:	68bb      	ldr	r3, [r7, #8]
    4e06:	3302      	adds	r3, #2
    4e08:	881a      	ldrh	r2, [r3, #0]
    4e0a:	68bb      	ldr	r3, [r7, #8]
    4e0c:	881b      	ldrh	r3, [r3, #0]
		reset();
		break;

	case UBERTOOTH_SPECAN:
		if (request_params[0] < 2049 || request_params[0] > 3072 || 
				request_params[1] < 2049 || request_params[1] > 3072 ||
    4e0e:	429a      	cmp	r2, r3
    4e10:	d201      	bcs.n	4e16 <vendor_request_handler+0x5ce>
				request_params[1] < request_params[0])
			return 0;
    4e12:	2300      	movs	r3, #0
    4e14:	e27c      	b.n	5310 <vendor_request_handler+0xac8>
		low_freq = request_params[0];
    4e16:	68bb      	ldr	r3, [r7, #8]
    4e18:	881a      	ldrh	r2, [r3, #0]
    4e1a:	4b1d      	ldr	r3, [pc, #116]	; (4e90 <vendor_request_handler+0x648>)
    4e1c:	801a      	strh	r2, [r3, #0]
		high_freq = request_params[1];
    4e1e:	68bb      	ldr	r3, [r7, #8]
    4e20:	885a      	ldrh	r2, [r3, #2]
    4e22:	4b1c      	ldr	r3, [pc, #112]	; (4e94 <vendor_request_handler+0x64c>)
    4e24:	801a      	strh	r2, [r3, #0]
		requested_mode = MODE_SPECAN;
    4e26:	4b10      	ldr	r3, [pc, #64]	; (4e68 <vendor_request_handler+0x620>)
    4e28:	2204      	movs	r2, #4
    4e2a:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4e2c:	683b      	ldr	r3, [r7, #0]
    4e2e:	2200      	movs	r2, #0
    4e30:	601a      	str	r2, [r3, #0]
		break;
    4e32:	e26c      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_LED_SPECAN:
		if (request_params[0] > 256)
    4e34:	68bb      	ldr	r3, [r7, #8]
    4e36:	881b      	ldrh	r3, [r3, #0]
    4e38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4e3c:	d901      	bls.n	4e42 <vendor_request_handler+0x5fa>
			return 0;
    4e3e:	2300      	movs	r3, #0
    4e40:	e266      	b.n	5310 <vendor_request_handler+0xac8>
		rssi_threshold = (int8_t)request_params[0];
    4e42:	68bb      	ldr	r3, [r7, #8]
    4e44:	881b      	ldrh	r3, [r3, #0]
    4e46:	b2da      	uxtb	r2, r3
    4e48:	4b13      	ldr	r3, [pc, #76]	; (4e98 <vendor_request_handler+0x650>)
    4e4a:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_LED_SPECAN;
    4e4c:	4b06      	ldr	r3, [pc, #24]	; (4e68 <vendor_request_handler+0x620>)
    4e4e:	2207      	movs	r2, #7
    4e50:	701a      	strb	r2, [r3, #0]
		*data_len = 0;
    4e52:	683b      	ldr	r3, [r7, #0]
    4e54:	2200      	movs	r2, #0
    4e56:	601a      	str	r2, [r3, #0]
		break;
    4e58:	e259      	b.n	530e <vendor_request_handler+0xac6>
    4e5a:	bf00      	nop
    4e5c:	2009c054 	.word	0x2009c054
    4e60:	2009c058 	.word	0x2009c058
    4e64:	2009c05c 	.word	0x2009c05c
    4e68:	10000a3f 	.word	0x10000a3f
    4e6c:	10001070 	.word	0x10001070
    4e70:	10000a42 	.word	0x10000a42
    4e74:	1000049c 	.word	0x1000049c
    4e78:	10000a44 	.word	0x10000a44
    4e7c:	1000097c 	.word	0x1000097c
    4e80:	10000a3e 	.word	0x10000a3e
    4e84:	10000448 	.word	0x10000448
    4e88:	1000001c 	.word	0x1000001c
    4e8c:	4305bb21 	.word	0x4305bb21
    4e90:	1000049e 	.word	0x1000049e
    4e94:	100004a0 	.word	0x100004a0
    4e98:	100004a2 	.word	0x100004a2

	case UBERTOOTH_GET_REV_NUM:
		data[0] = 0x00;
    4e9c:	687b      	ldr	r3, [r7, #4]
    4e9e:	2200      	movs	r2, #0
    4ea0:	701a      	strb	r2, [r3, #0]
		data[1] = 0x00;
    4ea2:	687b      	ldr	r3, [r7, #4]
    4ea4:	3301      	adds	r3, #1
    4ea6:	2200      	movs	r2, #0
    4ea8:	701a      	strb	r2, [r3, #0]

		length = (u8)strlen(GIT_REVISION);
    4eaa:	48a4      	ldr	r0, [pc, #656]	; (513c <vendor_request_handler+0x8f4>)
    4eac:	f006 fd30 	bl	b910 <strlen>
    4eb0:	4603      	mov	r3, r0
    4eb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		data[2] = length;
    4eb6:	687b      	ldr	r3, [r7, #4]
    4eb8:	3302      	adds	r3, #2
    4eba:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
    4ebe:	701a      	strb	r2, [r3, #0]

		memcpy(&data[3], GIT_REVISION, length);
    4ec0:	687b      	ldr	r3, [r7, #4]
    4ec2:	1cda      	adds	r2, r3, #3
    4ec4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4ec8:	4610      	mov	r0, r2
    4eca:	499c      	ldr	r1, [pc, #624]	; (513c <vendor_request_handler+0x8f4>)
    4ecc:	461a      	mov	r2, r3
    4ece:	f006 fca9 	bl	b824 <memcpy>

		*data_len = 2 + 1 + length;
    4ed2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4ed6:	1cda      	adds	r2, r3, #3
    4ed8:	683b      	ldr	r3, [r7, #0]
    4eda:	601a      	str	r2, [r3, #0]
		break;
    4edc:	e217      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_COMPILE_INFO:
		length = (u8)strlen(compile_info);
    4ede:	4898      	ldr	r0, [pc, #608]	; (5140 <vendor_request_handler+0x8f8>)
    4ee0:	f006 fd16 	bl	b910 <strlen>
    4ee4:	4603      	mov	r3, r0
    4ee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		data[0] = length;
    4eea:	687b      	ldr	r3, [r7, #4]
    4eec:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
    4ef0:	701a      	strb	r2, [r3, #0]
		memcpy(&data[1], compile_info, length);
    4ef2:	687b      	ldr	r3, [r7, #4]
    4ef4:	1c5a      	adds	r2, r3, #1
    4ef6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4efa:	4610      	mov	r0, r2
    4efc:	4990      	ldr	r1, [pc, #576]	; (5140 <vendor_request_handler+0x8f8>)
    4efe:	461a      	mov	r2, r3
    4f00:	f006 fc90 	bl	b824 <memcpy>
		*data_len = 1 + length;
    4f04:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    4f08:	1c5a      	adds	r2, r3, #1
    4f0a:	683b      	ldr	r3, [r7, #0]
    4f0c:	601a      	str	r2, [r3, #0]
		break;
    4f0e:	e1fe      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_BOARD_ID:
		data[0] = BOARD_ID;
    4f10:	687b      	ldr	r3, [r7, #4]
    4f12:	2201      	movs	r2, #1
    4f14:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4f16:	683b      	ldr	r3, [r7, #0]
    4f18:	2201      	movs	r2, #1
    4f1a:	601a      	str	r2, [r3, #0]
		break;
    4f1c:	e1f7      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_SQUELCH:
		cs_threshold_req = (int8_t)request_params[0];
    4f1e:	68bb      	ldr	r3, [r7, #8]
    4f20:	881b      	ldrh	r3, [r3, #0]
    4f22:	b2da      	uxtb	r2, r3
    4f24:	4b87      	ldr	r3, [pc, #540]	; (5144 <vendor_request_handler+0x8fc>)
    4f26:	701a      	strb	r2, [r3, #0]
		cs_threshold_calc_and_set();
    4f28:	f7ff fc18 	bl	475c <cs_threshold_calc_and_set>
		break;
    4f2c:	e1ef      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_SQUELCH:
		data[0] = cs_threshold_req;
    4f2e:	4b85      	ldr	r3, [pc, #532]	; (5144 <vendor_request_handler+0x8fc>)
    4f30:	781b      	ldrb	r3, [r3, #0]
    4f32:	b2da      	uxtb	r2, r3
    4f34:	687b      	ldr	r3, [r7, #4]
    4f36:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    4f38:	683b      	ldr	r3, [r7, #0]
    4f3a:	2201      	movs	r2, #1
    4f3c:	601a      	str	r2, [r3, #0]
		break;
    4f3e:	e1e6      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
    4f40:	4981      	ldr	r1, [pc, #516]	; (5148 <vendor_request_handler+0x900>)
    4f42:	f04f 0200 	mov.w	r2, #0
    4f46:	f04f 0300 	mov.w	r3, #0
    4f4a:	e9c1 2300 	strd	r2, r3, [r1]
		target.access_code = 0;
    4f4e:	497e      	ldr	r1, [pc, #504]	; (5148 <vendor_request_handler+0x900>)
    4f50:	f04f 0200 	mov.w	r2, #0
    4f54:	f04f 0300 	mov.w	r3, #0
    4f58:	e9c1 2302 	strd	r2, r3, [r1, #8]
		for(i=0; i < 8; i++) {
    4f5c:	2300      	movs	r3, #0
    4f5e:	64fb      	str	r3, [r7, #76]	; 0x4c
    4f60:	e025      	b.n	4fae <vendor_request_handler+0x766>
			target.address |= (uint64_t)data[i] << 8*i;
    4f62:	4b79      	ldr	r3, [pc, #484]	; (5148 <vendor_request_handler+0x900>)
    4f64:	e9d3 ab00 	ldrd	sl, fp, [r3]
    4f68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4f6a:	687a      	ldr	r2, [r7, #4]
    4f6c:	4413      	add	r3, r2
    4f6e:	781b      	ldrb	r3, [r3, #0]
    4f70:	b2da      	uxtb	r2, r3
    4f72:	f04f 0300 	mov.w	r3, #0
    4f76:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    4f78:	00c9      	lsls	r1, r1, #3
    4f7a:	f1a1 0620 	sub.w	r6, r1, #32
    4f7e:	f1c1 0020 	rsb	r0, r1, #32
    4f82:	fa03 f901 	lsl.w	r9, r3, r1
    4f86:	fa02 f606 	lsl.w	r6, r2, r6
    4f8a:	ea49 0906 	orr.w	r9, r9, r6
    4f8e:	fa22 f000 	lsr.w	r0, r2, r0
    4f92:	ea49 0900 	orr.w	r9, r9, r0
    4f96:	fa02 f801 	lsl.w	r8, r2, r1
    4f9a:	ea4a 0208 	orr.w	r2, sl, r8
    4f9e:	ea4b 0309 	orr.w	r3, fp, r9
    4fa2:	4969      	ldr	r1, [pc, #420]	; (5148 <vendor_request_handler+0x900>)
    4fa4:	e9c1 2300 	strd	r2, r3, [r1]
		break;

	case UBERTOOTH_SET_BDADDR:
		target.address = 0;
		target.access_code = 0;
		for(i=0; i < 8; i++) {
    4fa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4faa:	3301      	adds	r3, #1
    4fac:	64fb      	str	r3, [r7, #76]	; 0x4c
    4fae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4fb0:	2b07      	cmp	r3, #7
    4fb2:	ddd6      	ble.n	4f62 <vendor_request_handler+0x71a>
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(i=0; i < 8; i++) {
    4fb4:	2300      	movs	r3, #0
    4fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
    4fb8:	e024      	b.n	5004 <vendor_request_handler+0x7bc>
			target.access_code |= (uint64_t)data[i+8] << 8*i;
    4fba:	4b63      	ldr	r3, [pc, #396]	; (5148 <vendor_request_handler+0x900>)
    4fbc:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
    4fc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    4fc2:	3308      	adds	r3, #8
    4fc4:	687a      	ldr	r2, [r7, #4]
    4fc6:	4413      	add	r3, r2
    4fc8:	781b      	ldrb	r3, [r3, #0]
    4fca:	b2da      	uxtb	r2, r3
    4fcc:	f04f 0300 	mov.w	r3, #0
    4fd0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    4fd2:	00c9      	lsls	r1, r1, #3
    4fd4:	f1a1 0620 	sub.w	r6, r1, #32
    4fd8:	f1c1 0020 	rsb	r0, r1, #32
    4fdc:	fa03 f501 	lsl.w	r5, r3, r1
    4fe0:	fa02 f606 	lsl.w	r6, r2, r6
    4fe4:	4335      	orrs	r5, r6
    4fe6:	fa22 f000 	lsr.w	r0, r2, r0
    4fea:	4305      	orrs	r5, r0
    4fec:	fa02 f401 	lsl.w	r4, r2, r1
    4ff0:	ea48 0204 	orr.w	r2, r8, r4
    4ff4:	ea49 0305 	orr.w	r3, r9, r5
    4ff8:	4953      	ldr	r1, [pc, #332]	; (5148 <vendor_request_handler+0x900>)
    4ffa:	e9c1 2302 	strd	r2, r3, [r1, #8]
		target.address = 0;
		target.access_code = 0;
		for(i=0; i < 8; i++) {
			target.address |= (uint64_t)data[i] << 8*i;
		}
		for(i=0; i < 8; i++) {
    4ffe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5000:	3301      	adds	r3, #1
    5002:	64fb      	str	r3, [r7, #76]	; 0x4c
    5004:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5006:	2b07      	cmp	r3, #7
    5008:	ddd7      	ble.n	4fba <vendor_request_handler+0x772>
			target.access_code |= (uint64_t)data[i+8] << 8*i;
		}
		break;
    500a:	e180      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_START_HOPPING:
		clock_offset = 0;
    500c:	2300      	movs	r3, #0
    500e:	64bb      	str	r3, [r7, #72]	; 0x48
		for(i=0; i < 4; i++) {
    5010:	2300      	movs	r3, #0
    5012:	64fb      	str	r3, [r7, #76]	; 0x4c
    5014:	e00d      	b.n	5032 <vendor_request_handler+0x7ea>
			clock_offset <<= 8;
    5016:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5018:	021b      	lsls	r3, r3, #8
    501a:	64bb      	str	r3, [r7, #72]	; 0x48
			clock_offset |= data[i];
    501c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    501e:	687a      	ldr	r2, [r7, #4]
    5020:	4413      	add	r3, r2
    5022:	781b      	ldrb	r3, [r3, #0]
    5024:	461a      	mov	r2, r3
    5026:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    5028:	4313      	orrs	r3, r2
    502a:	64bb      	str	r3, [r7, #72]	; 0x48
		}
		break;

	case UBERTOOTH_START_HOPPING:
		clock_offset = 0;
		for(i=0; i < 4; i++) {
    502c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    502e:	3301      	adds	r3, #1
    5030:	64fb      	str	r3, [r7, #76]	; 0x4c
    5032:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5034:	2b03      	cmp	r3, #3
    5036:	ddee      	ble.n	5016 <vendor_request_handler+0x7ce>
			clock_offset <<= 8;
			clock_offset |= data[i];
		}
		clkn += clock_offset;
    5038:	4b44      	ldr	r3, [pc, #272]	; (514c <vendor_request_handler+0x904>)
    503a:	681a      	ldr	r2, [r3, #0]
    503c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    503e:	4413      	add	r3, r2
    5040:	4a42      	ldr	r2, [pc, #264]	; (514c <vendor_request_handler+0x904>)
    5042:	6013      	str	r3, [r2, #0]
		hop_mode = HOP_BLUETOOTH;
    5044:	4b42      	ldr	r3, [pc, #264]	; (5150 <vendor_request_handler+0x908>)
    5046:	2202      	movs	r2, #2
    5048:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW;
    504a:	4b42      	ldr	r3, [pc, #264]	; (5154 <vendor_request_handler+0x90c>)
    504c:	2208      	movs	r2, #8
    504e:	701a      	strb	r2, [r3, #0]
		break;
    5050:	e15d      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_CLOCK:
		clock = data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
    5052:	687b      	ldr	r3, [r7, #4]
    5054:	781b      	ldrb	r3, [r3, #0]
    5056:	461a      	mov	r2, r3
    5058:	687b      	ldr	r3, [r7, #4]
    505a:	3301      	adds	r3, #1
    505c:	781b      	ldrb	r3, [r3, #0]
    505e:	021b      	lsls	r3, r3, #8
    5060:	431a      	orrs	r2, r3
    5062:	687b      	ldr	r3, [r7, #4]
    5064:	3302      	adds	r3, #2
    5066:	781b      	ldrb	r3, [r3, #0]
    5068:	041b      	lsls	r3, r3, #16
    506a:	431a      	orrs	r2, r3
    506c:	687b      	ldr	r3, [r7, #4]
    506e:	3303      	adds	r3, #3
    5070:	781b      	ldrb	r3, [r3, #0]
    5072:	061b      	lsls	r3, r3, #24
    5074:	4313      	orrs	r3, r2
    5076:	63fb      	str	r3, [r7, #60]	; 0x3c
		clkn = clock;
    5078:	4a34      	ldr	r2, [pc, #208]	; (514c <vendor_request_handler+0x904>)
    507a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    507c:	6013      	str	r3, [r2, #0]
		cs_threshold_calc_and_set();
    507e:	f7ff fb6d 	bl	475c <cs_threshold_calc_and_set>
		break;
    5082:	e144      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_AFHMAP:
		for(i=0; i < 10; i++) {
    5084:	2300      	movs	r3, #0
    5086:	64fb      	str	r3, [r7, #76]	; 0x4c
    5088:	e00b      	b.n	50a2 <vendor_request_handler+0x85a>
			afh_map[i] = data[i];
    508a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    508c:	687a      	ldr	r2, [r7, #4]
    508e:	4413      	add	r3, r2
    5090:	7819      	ldrb	r1, [r3, #0]
    5092:	4a31      	ldr	r2, [pc, #196]	; (5158 <vendor_request_handler+0x910>)
    5094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5096:	4413      	add	r3, r2
    5098:	460a      	mov	r2, r1
    509a:	701a      	strb	r2, [r3, #0]
		clkn = clock;
		cs_threshold_calc_and_set();
		break;

	case UBERTOOTH_SET_AFHMAP:
		for(i=0; i < 10; i++) {
    509c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    509e:	3301      	adds	r3, #1
    50a0:	64fb      	str	r3, [r7, #76]	; 0x4c
    50a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50a4:	2b09      	cmp	r3, #9
    50a6:	ddf0      	ble.n	508a <vendor_request_handler+0x842>
			afh_map[i] = data[i];
		}
		afh_enabled = 1;
    50a8:	4b2c      	ldr	r3, [pc, #176]	; (515c <vendor_request_handler+0x914>)
    50aa:	2201      	movs	r2, #1
    50ac:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
    50ae:	683b      	ldr	r3, [r7, #0]
    50b0:	220a      	movs	r2, #10
    50b2:	601a      	str	r2, [r3, #0]
		break;
    50b4:	e12b      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_CLEAR_AFHMAP:
		for(i=0; i < 10; i++) {
    50b6:	2300      	movs	r3, #0
    50b8:	64fb      	str	r3, [r7, #76]	; 0x4c
    50ba:	e007      	b.n	50cc <vendor_request_handler+0x884>
			afh_map[i] = 0;
    50bc:	4a26      	ldr	r2, [pc, #152]	; (5158 <vendor_request_handler+0x910>)
    50be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50c0:	4413      	add	r3, r2
    50c2:	2200      	movs	r2, #0
    50c4:	701a      	strb	r2, [r3, #0]
		afh_enabled = 1;
		*data_len = 10;
		break;

	case UBERTOOTH_CLEAR_AFHMAP:
		for(i=0; i < 10; i++) {
    50c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50c8:	3301      	adds	r3, #1
    50ca:	64fb      	str	r3, [r7, #76]	; 0x4c
    50cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50ce:	2b09      	cmp	r3, #9
    50d0:	ddf4      	ble.n	50bc <vendor_request_handler+0x874>
			afh_map[i] = 0;
		}
		afh_enabled = 0;
    50d2:	4b22      	ldr	r3, [pc, #136]	; (515c <vendor_request_handler+0x914>)
    50d4:	2200      	movs	r2, #0
    50d6:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
    50d8:	683b      	ldr	r3, [r7, #0]
    50da:	220a      	movs	r2, #10
    50dc:	601a      	str	r2, [r3, #0]
		break;
    50de:	e116      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
    50e0:	4b1a      	ldr	r3, [pc, #104]	; (514c <vendor_request_handler+0x904>)
    50e2:	681b      	ldr	r3, [r3, #0]
    50e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		for(i=0; i < 4; i++) {
    50e6:	2300      	movs	r3, #0
    50e8:	64fb      	str	r3, [r7, #76]	; 0x4c
    50ea:	e00c      	b.n	5106 <vendor_request_handler+0x8be>
			data[i] = (clock >> (8*i)) & 0xff;
    50ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    50ee:	687a      	ldr	r2, [r7, #4]
    50f0:	4413      	add	r3, r2
    50f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    50f4:	00d2      	lsls	r2, r2, #3
    50f6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    50f8:	fa21 f202 	lsr.w	r2, r1, r2
    50fc:	b2d2      	uxtb	r2, r2
    50fe:	701a      	strb	r2, [r3, #0]
		*data_len = 10;
		break;

	case UBERTOOTH_GET_CLOCK:
		clock = clkn;
		for(i=0; i < 4; i++) {
    5100:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5102:	3301      	adds	r3, #1
    5104:	64fb      	str	r3, [r7, #76]	; 0x4c
    5106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5108:	2b03      	cmp	r3, #3
    510a:	ddef      	ble.n	50ec <vendor_request_handler+0x8a4>
			data[i] = (clock >> (8*i)) & 0xff;
		}
		*data_len = 4;
    510c:	683b      	ldr	r3, [r7, #0]
    510e:	2204      	movs	r2, #4
    5110:	601a      	str	r2, [r3, #0]
		break;
    5112:	e0fc      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_SNIFFING:
		*data_len = 0;
    5114:	683b      	ldr	r3, [r7, #0]
    5116:	2200      	movs	r2, #0
    5118:	601a      	str	r2, [r3, #0]

		do_hop = 0;
    511a:	4b11      	ldr	r3, [pc, #68]	; (5160 <vendor_request_handler+0x918>)
    511c:	2200      	movs	r2, #0
    511e:	701a      	strb	r2, [r3, #0]
		hop_mode = HOP_BTLE;
    5120:	4b0b      	ldr	r3, [pc, #44]	; (5150 <vendor_request_handler+0x908>)
    5122:	2203      	movs	r2, #3
    5124:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_FOLLOW_LE;
    5126:	4b0b      	ldr	r3, [pc, #44]	; (5154 <vendor_request_handler+0x90c>)
    5128:	2209      	movs	r2, #9
    512a:	701a      	strb	r2, [r3, #0]

		queue_init();
    512c:	f003 fb2e 	bl	878c <queue_init>
		cs_threshold_calc_and_set();
    5130:	f7ff fb14 	bl	475c <cs_threshold_calc_and_set>
		break;
    5134:	e0eb      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(i=0; i < 4; i++) {
    5136:	2300      	movs	r3, #0
    5138:	64fb      	str	r3, [r7, #76]	; 0x4c
    513a:	e021      	b.n	5180 <vendor_request_handler+0x938>
    513c:	0000c248 	.word	0x0000c248
    5140:	0000c204 	.word	0x0000c204
    5144:	1000044c 	.word	0x1000044c
    5148:	100010b8 	.word	0x100010b8
    514c:	10000be4 	.word	0x10000be4
    5150:	1000097c 	.word	0x1000097c
    5154:	10000a3f 	.word	0x10000a3f
    5158:	10000bbc 	.word	0x10000bbc
    515c:	10001024 	.word	0x10001024
    5160:	1000097d 	.word	0x1000097d
			data[i] = (le.access_address >> (8*i)) & 0xff;
    5164:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5166:	687a      	ldr	r2, [r7, #4]
    5168:	4413      	add	r3, r2
    516a:	4a6c      	ldr	r2, [pc, #432]	; (531c <vendor_request_handler+0xad4>)
    516c:	6811      	ldr	r1, [r2, #0]
    516e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    5170:	00d2      	lsls	r2, r2, #3
    5172:	fa21 f202 	lsr.w	r2, r1, r2
    5176:	b2d2      	uxtb	r2, r2
    5178:	701a      	strb	r2, [r3, #0]
		queue_init();
		cs_threshold_calc_and_set();
		break;

	case UBERTOOTH_GET_ACCESS_ADDRESS:
		for(i=0; i < 4; i++) {
    517a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    517c:	3301      	adds	r3, #1
    517e:	64fb      	str	r3, [r7, #76]	; 0x4c
    5180:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    5182:	2b03      	cmp	r3, #3
    5184:	ddee      	ble.n	5164 <vendor_request_handler+0x91c>
			data[i] = (le.access_address >> (8*i)) & 0xff;
		}
		*data_len = 4;
    5186:	683b      	ldr	r3, [r7, #0]
    5188:	2204      	movs	r2, #4
    518a:	601a      	str	r2, [r3, #0]
		break;
    518c:	e0bf      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_ACCESS_ADDRESS:
		le_set_access_address(data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24);
    518e:	687b      	ldr	r3, [r7, #4]
    5190:	781b      	ldrb	r3, [r3, #0]
    5192:	461a      	mov	r2, r3
    5194:	687b      	ldr	r3, [r7, #4]
    5196:	3301      	adds	r3, #1
    5198:	781b      	ldrb	r3, [r3, #0]
    519a:	021b      	lsls	r3, r3, #8
    519c:	431a      	orrs	r2, r3
    519e:	687b      	ldr	r3, [r7, #4]
    51a0:	3302      	adds	r3, #2
    51a2:	781b      	ldrb	r3, [r3, #0]
    51a4:	041b      	lsls	r3, r3, #16
    51a6:	431a      	orrs	r2, r3
    51a8:	687b      	ldr	r3, [r7, #4]
    51aa:	3303      	adds	r3, #3
    51ac:	781b      	ldrb	r3, [r3, #0]
    51ae:	061b      	lsls	r3, r3, #24
    51b0:	4313      	orrs	r3, r2
    51b2:	4618      	mov	r0, r3
    51b4:	f001 fa02 	bl	65bc <le_set_access_address>
		le.target_set = 1;
    51b8:	4b58      	ldr	r3, [pc, #352]	; (531c <vendor_request_handler+0xad4>)
    51ba:	2201      	movs	r2, #1
    51bc:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
    51be:	e0a6      	b.n	530e <vendor_request_handler+0xac6>
		break;

	case UBERTOOTH_DO_SOMETHING_REPLY:
		// after you do something, tell me what you did!
		// don't commit here please
		data[0] = 0x13;
    51c0:	687b      	ldr	r3, [r7, #4]
    51c2:	2213      	movs	r2, #19
    51c4:	701a      	strb	r2, [r3, #0]
		data[1] = 0x37;
    51c6:	687b      	ldr	r3, [r7, #4]
    51c8:	3301      	adds	r3, #1
    51ca:	2237      	movs	r2, #55	; 0x37
    51cc:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    51ce:	683b      	ldr	r3, [r7, #0]
    51d0:	2202      	movs	r2, #2
    51d2:	601a      	str	r2, [r3, #0]
		break;
    51d4:	e09b      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_GET_CRC_VERIFY:
		data[0] = le.crc_verify ? 1 : 0;
    51d6:	4b51      	ldr	r3, [pc, #324]	; (531c <vendor_request_handler+0xad4>)
    51d8:	691b      	ldr	r3, [r3, #16]
    51da:	2b00      	cmp	r3, #0
    51dc:	bf14      	ite	ne
    51de:	2301      	movne	r3, #1
    51e0:	2300      	moveq	r3, #0
    51e2:	b2db      	uxtb	r3, r3
    51e4:	461a      	mov	r2, r3
    51e6:	687b      	ldr	r3, [r7, #4]
    51e8:	701a      	strb	r2, [r3, #0]
		*data_len = 1;
    51ea:	683b      	ldr	r3, [r7, #0]
    51ec:	2201      	movs	r2, #1
    51ee:	601a      	str	r2, [r3, #0]
		break;
    51f0:	e08d      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_SET_CRC_VERIFY:
		le.crc_verify = request_params[0] ? 1 : 0;
    51f2:	68bb      	ldr	r3, [r7, #8]
    51f4:	881b      	ldrh	r3, [r3, #0]
    51f6:	2b00      	cmp	r3, #0
    51f8:	bf14      	ite	ne
    51fa:	2301      	movne	r3, #1
    51fc:	2300      	moveq	r3, #0
    51fe:	b2db      	uxtb	r3, r3
    5200:	461a      	mov	r2, r3
    5202:	4b46      	ldr	r3, [pc, #280]	; (531c <vendor_request_handler+0xad4>)
    5204:	611a      	str	r2, [r3, #16]
		break;
    5206:	e082      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_POLL:
		p = dequeue();
    5208:	f003 fb00 	bl	880c <dequeue>
    520c:	6478      	str	r0, [r7, #68]	; 0x44
		if (p != NULL) {
    520e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    5210:	2b00      	cmp	r3, #0
    5212:	d008      	beq.n	5226 <vendor_request_handler+0x9de>
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
    5214:	6878      	ldr	r0, [r7, #4]
    5216:	6c79      	ldr	r1, [r7, #68]	; 0x44
    5218:	2240      	movs	r2, #64	; 0x40
    521a:	f006 fb03 	bl	b824 <memcpy>
			*data_len = sizeof(usb_pkt_rx);
    521e:	683b      	ldr	r3, [r7, #0]
    5220:	2240      	movs	r2, #64	; 0x40
    5222:	601a      	str	r2, [r3, #0]
		} else {
			data[0] = 0;
			*data_len = 1;
		}
		break;
    5224:	e073      	b.n	530e <vendor_request_handler+0xac6>
		p = dequeue();
		if (p != NULL) {
			memcpy(data, (void *)p, sizeof(usb_pkt_rx));
			*data_len = sizeof(usb_pkt_rx);
		} else {
			data[0] = 0;
    5226:	687b      	ldr	r3, [r7, #4]
    5228:	2200      	movs	r2, #0
    522a:	701a      	strb	r2, [r3, #0]
			*data_len = 1;
    522c:	683b      	ldr	r3, [r7, #0]
    522e:	2201      	movs	r2, #1
    5230:	601a      	str	r2, [r3, #0]
		}
		break;
    5232:	e06c      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_PROMISC:
		*data_len = 0;
    5234:	683b      	ldr	r3, [r7, #0]
    5236:	2200      	movs	r2, #0
    5238:	601a      	str	r2, [r3, #0]

		hop_mode = HOP_NONE;
    523a:	4b39      	ldr	r3, [pc, #228]	; (5320 <vendor_request_handler+0xad8>)
    523c:	2200      	movs	r2, #0
    523e:	701a      	strb	r2, [r3, #0]
		requested_mode = MODE_BT_PROMISC_LE;
    5240:	4b38      	ldr	r3, [pc, #224]	; (5324 <vendor_request_handler+0xadc>)
    5242:	220a      	movs	r2, #10
    5244:	701a      	strb	r2, [r3, #0]

		queue_init();
    5246:	f003 faa1 	bl	878c <queue_init>
		cs_threshold_calc_and_set();
    524a:	f7ff fa87 	bl	475c <cs_threshold_calc_and_set>
		break;
    524e:	e05e      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_READ_REGISTER:
		reg_val = cc2400_get(request_params[0]);
    5250:	68bb      	ldr	r3, [r7, #8]
    5252:	881b      	ldrh	r3, [r3, #0]
    5254:	b2db      	uxtb	r3, r3
    5256:	4618      	mov	r0, r3
    5258:	f004 fcfa 	bl	9c50 <cc2400_get>
    525c:	4603      	mov	r3, r0
    525e:	877b      	strh	r3, [r7, #58]	; 0x3a
		data[0] = (reg_val >> 8) & 0xff;
    5260:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
    5262:	0a1b      	lsrs	r3, r3, #8
    5264:	b29b      	uxth	r3, r3
    5266:	b2da      	uxtb	r2, r3
    5268:	687b      	ldr	r3, [r7, #4]
    526a:	701a      	strb	r2, [r3, #0]
		data[1] = reg_val & 0xff;
    526c:	687b      	ldr	r3, [r7, #4]
    526e:	3301      	adds	r3, #1
    5270:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
    5272:	b2d2      	uxtb	r2, r2
    5274:	701a      	strb	r2, [r3, #0]
		*data_len = 2;
    5276:	683b      	ldr	r3, [r7, #0]
    5278:	2202      	movs	r2, #2
    527a:	601a      	str	r2, [r3, #0]
		break;
    527c:	e047      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_WRITE_REGISTER:
		cc2400_set(request_params[0] & 0xff, request_params[1]);
    527e:	68bb      	ldr	r3, [r7, #8]
    5280:	881b      	ldrh	r3, [r3, #0]
    5282:	b2da      	uxtb	r2, r3
    5284:	68bb      	ldr	r3, [r7, #8]
    5286:	3302      	adds	r3, #2
    5288:	881b      	ldrh	r3, [r3, #0]
    528a:	4610      	mov	r0, r2
    528c:	4619      	mov	r1, r3
    528e:	f004 fcf5 	bl	9c7c <cc2400_set>
		break;
    5292:	e03c      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_SLAVE:
		memcpy(slave_mac_address, data, 6);
    5294:	4824      	ldr	r0, [pc, #144]	; (5328 <vendor_request_handler+0xae0>)
    5296:	6879      	ldr	r1, [r7, #4]
    5298:	2206      	movs	r2, #6
    529a:	f006 fac3 	bl	b824 <memcpy>
		requested_mode = MODE_BT_SLAVE_LE;
    529e:	4b21      	ldr	r3, [pc, #132]	; (5324 <vendor_request_handler+0xadc>)
    52a0:	220c      	movs	r2, #12
    52a2:	701a      	strb	r2, [r3, #0]
		break;
    52a4:	e033      	b.n	530e <vendor_request_handler+0xac6>

	case UBERTOOTH_BTLE_SET_TARGET:
		// Addresses appear in packets in reverse-octet order.
		// Store the target address in reverse order so that we can do a simple memcmp later
		le.target[0] = data[5];
    52a6:	687b      	ldr	r3, [r7, #4]
    52a8:	795a      	ldrb	r2, [r3, #5]
    52aa:	4b1c      	ldr	r3, [pc, #112]	; (531c <vendor_request_handler+0xad4>)
    52ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		le.target[1] = data[4];
    52b0:	687b      	ldr	r3, [r7, #4]
    52b2:	791a      	ldrb	r2, [r3, #4]
    52b4:	4b19      	ldr	r3, [pc, #100]	; (531c <vendor_request_handler+0xad4>)
    52b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		le.target[2] = data[3];
    52ba:	687b      	ldr	r3, [r7, #4]
    52bc:	78da      	ldrb	r2, [r3, #3]
    52be:	4b17      	ldr	r3, [pc, #92]	; (531c <vendor_request_handler+0xad4>)
    52c0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
		le.target[3] = data[2];
    52c4:	687b      	ldr	r3, [r7, #4]
    52c6:	789a      	ldrb	r2, [r3, #2]
    52c8:	4b14      	ldr	r3, [pc, #80]	; (531c <vendor_request_handler+0xad4>)
    52ca:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		le.target[4] = data[1];
    52ce:	687b      	ldr	r3, [r7, #4]
    52d0:	785a      	ldrb	r2, [r3, #1]
    52d2:	4b12      	ldr	r3, [pc, #72]	; (531c <vendor_request_handler+0xad4>)
    52d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		le.target[5] = data[0];
    52d8:	687b      	ldr	r3, [r7, #4]
    52da:	781a      	ldrb	r2, [r3, #0]
    52dc:	4b0f      	ldr	r3, [pc, #60]	; (531c <vendor_request_handler+0xad4>)
    52de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		le.target_set = 1;
    52e2:	4b0e      	ldr	r3, [pc, #56]	; (531c <vendor_request_handler+0xad4>)
    52e4:	2201      	movs	r2, #1
    52e6:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
    52e8:	e011      	b.n	530e <vendor_request_handler+0xac6>

#ifdef TX_ENABLE
	case UBERTOOTH_JAM_MODE:
		jam_mode = request_params[0];
    52ea:	68bb      	ldr	r3, [r7, #8]
    52ec:	881b      	ldrh	r3, [r3, #0]
    52ee:	b2da      	uxtb	r2, r3
    52f0:	4b0e      	ldr	r3, [pc, #56]	; (532c <vendor_request_handler+0xae4>)
    52f2:	701a      	strb	r2, [r3, #0]
		break;
    52f4:	e00b      	b.n	530e <vendor_request_handler+0xac6>
	case UBERTOOTH_EGO:
#ifndef TX_ENABLE
		if (ego_mode == EGO_JAM)
			return 0;
#endif
		requested_mode = MODE_EGO;
    52f6:	4b0b      	ldr	r3, [pc, #44]	; (5324 <vendor_request_handler+0xadc>)
    52f8:	220d      	movs	r2, #13
    52fa:	701a      	strb	r2, [r3, #0]
		ego_mode = request_params[0];
    52fc:	68bb      	ldr	r3, [r7, #8]
    52fe:	881b      	ldrh	r3, [r3, #0]
    5300:	b2da      	uxtb	r2, r3
    5302:	4b0b      	ldr	r3, [pc, #44]	; (5330 <vendor_request_handler+0xae8>)
    5304:	701a      	strb	r2, [r3, #0]
		break;
    5306:	e002      	b.n	530e <vendor_request_handler+0xac6>

	default:
		return 0;
    5308:	2300      	movs	r3, #0
    530a:	e001      	b.n	5310 <vendor_request_handler+0xac8>
		le.target_set = 1;
		break;

	case UBERTOOTH_DO_SOMETHING:
		// do something! just don't commit anything here
		break;
    530c:	bf00      	nop
		break;

	default:
		return 0;
	}
	return 1;
    530e:	2301      	movs	r3, #1
}
    5310:	4618      	mov	r0, r3
    5312:	3754      	adds	r7, #84	; 0x54
    5314:	46bd      	mov	sp, r7
    5316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    531a:	bf00      	nop
    531c:	10000458 	.word	0x10000458
    5320:	1000097c 	.word	0x1000097c
    5324:	10000a3f 	.word	0x10000a3f
    5328:	1000098c 	.word	0x1000098c
    532c:	10000a40 	.word	0x10000a40
    5330:	10000a41 	.word	0x10000a41

00005334 <clkn_init>:

static void clkn_init()
{
    5334:	b480      	push	{r7}
    5336:	af00      	add	r7, sp, #0
	 * and in timer mode.  The TIMER0 peripheral clock should have been set by
	 * clock_start().
	 */

	/* stop and reset the timer to zero */
	T0TCR = TCR_Counter_Reset;
    5338:	4b0c      	ldr	r3, [pc, #48]	; (536c <clkn_init+0x38>)
    533a:	2202      	movs	r2, #2
    533c:	601a      	str	r2, [r3, #0]
	clkn = 0;
    533e:	4b0c      	ldr	r3, [pc, #48]	; (5370 <clkn_init+0x3c>)
    5340:	2200      	movs	r2, #0
    5342:	601a      	str	r2, [r3, #0]
#else
	/*
	 * The peripheral clock has a period of 20ns.  5 pclk periods
	 * makes one CLK100NS period (100 ns).
	 */
	T0PR = 4;
    5344:	4b0b      	ldr	r3, [pc, #44]	; (5374 <clkn_init+0x40>)
    5346:	2204      	movs	r2, #4
    5348:	601a      	str	r2, [r3, #0]
#endif
	/* 3125 * 100 ns = 312.5 us, the Bluetooth clock (CLKN). */
	T0MR0 = 3124;
    534a:	4b0b      	ldr	r3, [pc, #44]	; (5378 <clkn_init+0x44>)
    534c:	f640 4234 	movw	r2, #3124	; 0xc34
    5350:	601a      	str	r2, [r3, #0]
	T0MCR = TMCR_MR0R | TMCR_MR0I;
    5352:	4b0a      	ldr	r3, [pc, #40]	; (537c <clkn_init+0x48>)
    5354:	2203      	movs	r2, #3
    5356:	601a      	str	r2, [r3, #0]
	ISER0 = ISER0_ISE_TIMER0;
    5358:	4b09      	ldr	r3, [pc, #36]	; (5380 <clkn_init+0x4c>)
    535a:	2202      	movs	r2, #2
    535c:	601a      	str	r2, [r3, #0]

	/* start timer */
	T0TCR = TCR_Counter_Enable;
    535e:	4b03      	ldr	r3, [pc, #12]	; (536c <clkn_init+0x38>)
    5360:	2201      	movs	r2, #1
    5362:	601a      	str	r2, [r3, #0]
}
    5364:	46bd      	mov	sp, r7
    5366:	f85d 7b04 	ldr.w	r7, [sp], #4
    536a:	4770      	bx	lr
    536c:	40004004 	.word	0x40004004
    5370:	10000be4 	.word	0x10000be4
    5374:	4000400c 	.word	0x4000400c
    5378:	40004018 	.word	0x40004018
    537c:	40004014 	.word	0x40004014
    5380:	e000e100 	.word	0xe000e100

00005384 <TIMER0_IRQHandler>:

/* Update CLKN. */
void TIMER0_IRQHandler()
{
    5384:	b480      	push	{r7}
    5386:	b083      	sub	sp, #12
    5388:	af00      	add	r7, sp, #0
	// Use non-volatile working register to shave off a couple instructions
	u32 next;
	u32 le_clk;

	if (T0IR & TIR_MR0_Interrupt) {
    538a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    538e:	681b      	ldr	r3, [r3, #0]
    5390:	f003 0301 	and.w	r3, r3, #1
    5394:	2b00      	cmp	r3, #0
    5396:	d06d      	beq.n	5474 <TIMER0_IRQHandler+0xf0>

		clkn++;
    5398:	4b39      	ldr	r3, [pc, #228]	; (5480 <TIMER0_IRQHandler+0xfc>)
    539a:	681b      	ldr	r3, [r3, #0]
    539c:	3301      	adds	r3, #1
    539e:	4a38      	ldr	r2, [pc, #224]	; (5480 <TIMER0_IRQHandler+0xfc>)
    53a0:	6013      	str	r3, [r2, #0]
		next = clkn;
    53a2:	4b37      	ldr	r3, [pc, #220]	; (5480 <TIMER0_IRQHandler+0xfc>)
    53a4:	681b      	ldr	r3, [r3, #0]
    53a6:	607b      	str	r3, [r7, #4]
		le_clk = (next - le.conn_epoch) & 0x03;
    53a8:	4b36      	ldr	r3, [pc, #216]	; (5484 <TIMER0_IRQHandler+0x100>)
    53aa:	699b      	ldr	r3, [r3, #24]
    53ac:	687a      	ldr	r2, [r7, #4]
    53ae:	1ad3      	subs	r3, r2, r3
    53b0:	f003 0303 	and.w	r3, r3, #3
    53b4:	603b      	str	r3, [r7, #0]

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
    53b6:	4b34      	ldr	r3, [pc, #208]	; (5488 <TIMER0_IRQHandler+0x104>)
    53b8:	781b      	ldrb	r3, [r3, #0]
    53ba:	2b00      	cmp	r3, #0
    53bc:	d003      	beq.n	53c6 <TIMER0_IRQHandler+0x42>
    53be:	4b32      	ldr	r3, [pc, #200]	; (5488 <TIMER0_IRQHandler+0x104>)
    53c0:	781b      	ldrb	r3, [r3, #0]
    53c2:	2b01      	cmp	r3, #1
    53c4:	d109      	bne.n	53da <TIMER0_IRQHandler+0x56>
			if ((next & 0x7f) == 0)
    53c6:	687b      	ldr	r3, [r7, #4]
    53c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    53cc:	2b00      	cmp	r3, #0
    53ce:	d103      	bne.n	53d8 <TIMER0_IRQHandler+0x54>
				do_hop = 1;
    53d0:	4b2e      	ldr	r3, [pc, #184]	; (548c <TIMER0_IRQHandler+0x108>)
    53d2:	2201      	movs	r2, #1
    53d4:	701a      	strb	r2, [r3, #0]

		/* Trigger hop based on mode */

		/* NONE or SWEEP -> 25 Hz */
		if (hop_mode == HOP_NONE || hop_mode == HOP_SWEEP) {
			if ((next & 0x7f) == 0)
    53d6:	e037      	b.n	5448 <TIMER0_IRQHandler+0xc4>
    53d8:	e036      	b.n	5448 <TIMER0_IRQHandler+0xc4>
				do_hop = 1;
		}
		/* BLUETOOTH -> 1600 Hz */
		else if (hop_mode == HOP_BLUETOOTH) {
    53da:	4b2b      	ldr	r3, [pc, #172]	; (5488 <TIMER0_IRQHandler+0x104>)
    53dc:	781b      	ldrb	r3, [r3, #0]
    53de:	2b02      	cmp	r3, #2
    53e0:	d108      	bne.n	53f4 <TIMER0_IRQHandler+0x70>
			if ((next & 0x1) == 0)
    53e2:	687b      	ldr	r3, [r7, #4]
    53e4:	f003 0301 	and.w	r3, r3, #1
    53e8:	2b00      	cmp	r3, #0
    53ea:	d12d      	bne.n	5448 <TIMER0_IRQHandler+0xc4>
				do_hop = 1;
    53ec:	4b27      	ldr	r3, [pc, #156]	; (548c <TIMER0_IRQHandler+0x108>)
    53ee:	2201      	movs	r2, #1
    53f0:	701a      	strb	r2, [r3, #0]
    53f2:	e029      	b.n	5448 <TIMER0_IRQHandler+0xc4>
		}
		/* BLUETOOTH Low Energy -> 7.5ms - 4.0s in multiples of 1.25 ms */
		else if (hop_mode == HOP_BTLE) {
    53f4:	4b24      	ldr	r3, [pc, #144]	; (5488 <TIMER0_IRQHandler+0x104>)
    53f6:	781b      	ldrb	r3, [r3, #0]
    53f8:	2b03      	cmp	r3, #3
    53fa:	d125      	bne.n	5448 <TIMER0_IRQHandler+0xc4>
			// Only hop if connected
			if (le.link_state == LINK_CONNECTED && le_clk == 0) {
    53fc:	4b21      	ldr	r3, [pc, #132]	; (5484 <TIMER0_IRQHandler+0x100>)
    53fe:	7d1b      	ldrb	r3, [r3, #20]
    5400:	2b03      	cmp	r3, #3
    5402:	d121      	bne.n	5448 <TIMER0_IRQHandler+0xc4>
    5404:	683b      	ldr	r3, [r7, #0]
    5406:	2b00      	cmp	r3, #0
    5408:	d11e      	bne.n	5448 <TIMER0_IRQHandler+0xc4>
				--le.interval_timer;
    540a:	4b1e      	ldr	r3, [pc, #120]	; (5484 <TIMER0_IRQHandler+0x100>)
    540c:	8b9b      	ldrh	r3, [r3, #28]
    540e:	b29b      	uxth	r3, r3
    5410:	3b01      	subs	r3, #1
    5412:	b29a      	uxth	r2, r3
    5414:	4b1b      	ldr	r3, [pc, #108]	; (5484 <TIMER0_IRQHandler+0x100>)
    5416:	839a      	strh	r2, [r3, #28]
				if (le.interval_timer == 0) {
    5418:	4b1a      	ldr	r3, [pc, #104]	; (5484 <TIMER0_IRQHandler+0x100>)
    541a:	8b9b      	ldrh	r3, [r3, #28]
    541c:	b29b      	uxth	r3, r3
    541e:	2b00      	cmp	r3, #0
    5420:	d10e      	bne.n	5440 <TIMER0_IRQHandler+0xbc>
					do_hop = 1;
    5422:	4b1a      	ldr	r3, [pc, #104]	; (548c <TIMER0_IRQHandler+0x108>)
    5424:	2201      	movs	r2, #1
    5426:	701a      	strb	r2, [r3, #0]
					++le.conn_count;
    5428:	4b16      	ldr	r3, [pc, #88]	; (5484 <TIMER0_IRQHandler+0x100>)
    542a:	8c1b      	ldrh	r3, [r3, #32]
    542c:	b29b      	uxth	r3, r3
    542e:	3301      	adds	r3, #1
    5430:	b29a      	uxth	r2, r3
    5432:	4b14      	ldr	r3, [pc, #80]	; (5484 <TIMER0_IRQHandler+0x100>)
    5434:	841a      	strh	r2, [r3, #32]
					le.interval_timer = le.conn_interval;
    5436:	4b13      	ldr	r3, [pc, #76]	; (5484 <TIMER0_IRQHandler+0x100>)
    5438:	8bda      	ldrh	r2, [r3, #30]
    543a:	4b12      	ldr	r3, [pc, #72]	; (5484 <TIMER0_IRQHandler+0x100>)
    543c:	839a      	strh	r2, [r3, #28]
    543e:	e003      	b.n	5448 <TIMER0_IRQHandler+0xc4>
				} else {
					TXLED_CLR; // hack!
    5440:	4b13      	ldr	r3, [pc, #76]	; (5490 <TIMER0_IRQHandler+0x10c>)
    5442:	f44f 7280 	mov.w	r2, #256	; 0x100
    5446:	601a      	str	r2, [r3, #0]
				}
			}
		}

		/* Keepalive trigger fires at 3200/2^9 = 6.25 Hz */
		if ((next & 0x1ff) == 0)
    5448:	687b      	ldr	r3, [r7, #4]
    544a:	f3c3 0308 	ubfx	r3, r3, #0, #9
    544e:	2b00      	cmp	r3, #0
    5450:	d102      	bne.n	5458 <TIMER0_IRQHandler+0xd4>
			keepalive_trigger = 1;
    5452:	4b10      	ldr	r3, [pc, #64]	; (5494 <TIMER0_IRQHandler+0x110>)
    5454:	2201      	movs	r2, #1
    5456:	701a      	strb	r2, [r3, #0]

		/* Ack interrupt */
		T0MR0 = 3124 - clock_trim;
    5458:	4a0f      	ldr	r2, [pc, #60]	; (5498 <TIMER0_IRQHandler+0x114>)
    545a:	4b10      	ldr	r3, [pc, #64]	; (549c <TIMER0_IRQHandler+0x118>)
    545c:	681b      	ldr	r3, [r3, #0]
    545e:	f5c3 6343 	rsb	r3, r3, #3120	; 0xc30
    5462:	3304      	adds	r3, #4
    5464:	6013      	str	r3, [r2, #0]
		clock_trim = 0;
    5466:	4b0d      	ldr	r3, [pc, #52]	; (549c <TIMER0_IRQHandler+0x118>)
    5468:	2200      	movs	r2, #0
    546a:	601a      	str	r2, [r3, #0]
		T0IR = TIR_MR0_Interrupt;
    546c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    5470:	2201      	movs	r2, #1
    5472:	601a      	str	r2, [r3, #0]
	}
}
    5474:	370c      	adds	r7, #12
    5476:	46bd      	mov	sp, r7
    5478:	f85d 7b04 	ldr.w	r7, [sp], #4
    547c:	4770      	bx	lr
    547e:	bf00      	nop
    5480:	10000be4 	.word	0x10000be4
    5484:	10000458 	.word	0x10000458
    5488:	1000097c 	.word	0x1000097c
    548c:	1000097d 	.word	0x1000097d
    5490:	2009c03c 	.word	0x2009c03c
    5494:	10000be0 	.word	0x10000be0
    5498:	40004018 	.word	0x40004018
    549c:	10000984 	.word	0x10000984

000054a0 <EINT3_IRQHandler>:

/* EINT3 handler is also defined in ubertooth.c for TC13BADGE. */
#ifndef TC13BADGE
//static volatile u8 txledstate = 1;
void EINT3_IRQHandler()
{
    54a0:	b480      	push	{r7}
    54a2:	af00      	add	r7, sp, #0
	/* TODO - check specific source of shared interrupt */
	IO2IntClr = PIN_GIO6;            // clear interrupt
    54a4:	4b0b      	ldr	r3, [pc, #44]	; (54d4 <EINT3_IRQHandler+0x34>)
    54a6:	2204      	movs	r2, #4
    54a8:	601a      	str	r2, [r3, #0]
	cs_trigger = 1;                  // signal trigger
    54aa:	4b0b      	ldr	r3, [pc, #44]	; (54d8 <EINT3_IRQHandler+0x38>)
    54ac:	2201      	movs	r2, #1
    54ae:	701a      	strb	r2, [r3, #0]
	cs_timestamp = CLK100NS;         // time at trigger
    54b0:	4b0a      	ldr	r3, [pc, #40]	; (54dc <EINT3_IRQHandler+0x3c>)
    54b2:	681b      	ldr	r3, [r3, #0]
    54b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
    54b8:	f640 4235 	movw	r2, #3125	; 0xc35
    54bc:	fb02 f203 	mul.w	r2, r2, r3
    54c0:	4b07      	ldr	r3, [pc, #28]	; (54e0 <EINT3_IRQHandler+0x40>)
    54c2:	681b      	ldr	r3, [r3, #0]
    54c4:	4413      	add	r3, r2
    54c6:	4a07      	ldr	r2, [pc, #28]	; (54e4 <EINT3_IRQHandler+0x44>)
    54c8:	6013      	str	r3, [r2, #0]
}
    54ca:	46bd      	mov	sp, r7
    54cc:	f85d 7b04 	ldr.w	r7, [sp], #4
    54d0:	4770      	bx	lr
    54d2:	bf00      	nop
    54d4:	400280ac 	.word	0x400280ac
    54d8:	100010b0 	.word	0x100010b0
    54dc:	10000be4 	.word	0x10000be4
    54e0:	40004008 	.word	0x40004008
    54e4:	10000bdc 	.word	0x10000bdc

000054e8 <msleep>:

/* Sleep (busy wait) for 'millis' milliseconds. The 'wait' routines in
 * ubertooth.c are matched to the clock setup at boot time and can not
 * be used while the board is running at 100MHz. */
static void msleep(uint32_t millis)
{
    54e8:	b5b0      	push	{r4, r5, r7, lr}
    54ea:	b084      	sub	sp, #16
    54ec:	af00      	add	r7, sp, #0
    54ee:	6078      	str	r0, [r7, #4]
	uint32_t stop_at = clkn + millis * 312.5 / 1000;  // millis -> clkn ticks
    54f0:	4b1b      	ldr	r3, [pc, #108]	; (5560 <msleep+0x78>)
    54f2:	681b      	ldr	r3, [r3, #0]
    54f4:	4618      	mov	r0, r3
    54f6:	f005 febb 	bl	b270 <__aeabi_ui2d>
    54fa:	4604      	mov	r4, r0
    54fc:	460d      	mov	r5, r1
    54fe:	6878      	ldr	r0, [r7, #4]
    5500:	f005 feb6 	bl	b270 <__aeabi_ui2d>
    5504:	4602      	mov	r2, r0
    5506:	460b      	mov	r3, r1
    5508:	4610      	mov	r0, r2
    550a:	4619      	mov	r1, r3
    550c:	a312      	add	r3, pc, #72	; (adr r3, 5558 <msleep+0x70>)
    550e:	e9d3 2300 	ldrd	r2, r3, [r3]
    5512:	f005 ff23 	bl	b35c <__aeabi_dmul>
    5516:	4602      	mov	r2, r0
    5518:	460b      	mov	r3, r1
    551a:	4610      	mov	r0, r2
    551c:	4619      	mov	r1, r3
    551e:	f04f 0200 	mov.w	r2, #0
    5522:	4b10      	ldr	r3, [pc, #64]	; (5564 <msleep+0x7c>)
    5524:	f006 f844 	bl	b5b0 <__aeabi_ddiv>
    5528:	4602      	mov	r2, r0
    552a:	460b      	mov	r3, r1
    552c:	4620      	mov	r0, r4
    552e:	4629      	mov	r1, r5
    5530:	f005 fd62 	bl	aff8 <__adddf3>
    5534:	4602      	mov	r2, r0
    5536:	460b      	mov	r3, r1
    5538:	4610      	mov	r0, r2
    553a:	4619      	mov	r1, r3
    553c:	f006 f920 	bl	b780 <__aeabi_d2uiz>
    5540:	4603      	mov	r3, r0
    5542:	60fb      	str	r3, [r7, #12]
	do { } while (clkn < stop_at);                   // TODO: handle wrapping
    5544:	4b06      	ldr	r3, [pc, #24]	; (5560 <msleep+0x78>)
    5546:	681a      	ldr	r2, [r3, #0]
    5548:	68fb      	ldr	r3, [r7, #12]
    554a:	429a      	cmp	r2, r3
    554c:	d3fa      	bcc.n	5544 <msleep+0x5c>
}
    554e:	3710      	adds	r7, #16
    5550:	46bd      	mov	sp, r7
    5552:	bdb0      	pop	{r4, r5, r7, pc}
    5554:	f3af 8000 	nop.w
    5558:	00000000 	.word	0x00000000
    555c:	40738800 	.word	0x40738800
    5560:	10000be4 	.word	0x10000be4
    5564:	408f4000 	.word	0x408f4000

00005568 <dma_init>:

static void dma_init()
{
    5568:	b480      	push	{r7}
    556a:	af00      	add	r7, sp, #0
	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    556c:	4a3f      	ldr	r2, [pc, #252]	; (566c <dma_init+0x104>)
    556e:	4b3f      	ldr	r3, [pc, #252]	; (566c <dma_init+0x104>)
    5570:	681b      	ldr	r3, [r3, #0]
    5572:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    5576:	6013      	str	r3, [r2, #0]

	/* zero out channel configs and clear interrupts */
	DMACC0Config = 0;
    5578:	4b3d      	ldr	r3, [pc, #244]	; (5670 <dma_init+0x108>)
    557a:	2200      	movs	r2, #0
    557c:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    557e:	4b3d      	ldr	r3, [pc, #244]	; (5674 <dma_init+0x10c>)
    5580:	2200      	movs	r2, #0
    5582:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    5584:	4b3c      	ldr	r3, [pc, #240]	; (5678 <dma_init+0x110>)
    5586:	2200      	movs	r2, #0
    5588:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    558a:	4b3c      	ldr	r3, [pc, #240]	; (567c <dma_init+0x114>)
    558c:	2200      	movs	r2, #0
    558e:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    5590:	4b3b      	ldr	r3, [pc, #236]	; (5680 <dma_init+0x118>)
    5592:	2200      	movs	r2, #0
    5594:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    5596:	4b3b      	ldr	r3, [pc, #236]	; (5684 <dma_init+0x11c>)
    5598:	2200      	movs	r2, #0
    559a:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    559c:	4b3a      	ldr	r3, [pc, #232]	; (5688 <dma_init+0x120>)
    559e:	2200      	movs	r2, #0
    55a0:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    55a2:	4b3a      	ldr	r3, [pc, #232]	; (568c <dma_init+0x124>)
    55a4:	2200      	movs	r2, #0
    55a6:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    55a8:	4b39      	ldr	r3, [pc, #228]	; (5690 <dma_init+0x128>)
    55aa:	22ff      	movs	r2, #255	; 0xff
    55ac:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    55ae:	4b39      	ldr	r3, [pc, #228]	; (5694 <dma_init+0x12c>)
    55b0:	22ff      	movs	r2, #255	; 0xff
    55b2:	601a      	str	r2, [r3, #0]

	/* DMA linked lists */
	rx_dma_lli1.src = (u32)&(DIO_SSP_DR);
    55b4:	4b38      	ldr	r3, [pc, #224]	; (5698 <dma_init+0x130>)
    55b6:	4a39      	ldr	r2, [pc, #228]	; (569c <dma_init+0x134>)
    55b8:	601a      	str	r2, [r3, #0]
	rx_dma_lli1.dest = (u32)&rxbuf1[0];
    55ba:	4a39      	ldr	r2, [pc, #228]	; (56a0 <dma_init+0x138>)
    55bc:	4b36      	ldr	r3, [pc, #216]	; (5698 <dma_init+0x130>)
    55be:	605a      	str	r2, [r3, #4]
	rx_dma_lli1.next_lli = (u32)&rx_dma_lli2;
    55c0:	4a38      	ldr	r2, [pc, #224]	; (56a4 <dma_init+0x13c>)
    55c2:	4b35      	ldr	r3, [pc, #212]	; (5698 <dma_init+0x130>)
    55c4:	609a      	str	r2, [r3, #8]
	rx_dma_lli1.control = (DMA_SIZE) |
    55c6:	4b34      	ldr	r3, [pc, #208]	; (5698 <dma_init+0x130>)
    55c8:	4a37      	ldr	r2, [pc, #220]	; (56a8 <dma_init+0x140>)
    55ca:	60da      	str	r2, [r3, #12]
			(0 << 18) |        /* source width 8 bits */
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	rx_dma_lli2.src = (u32)&(DIO_SSP_DR);
    55cc:	4b35      	ldr	r3, [pc, #212]	; (56a4 <dma_init+0x13c>)
    55ce:	4a33      	ldr	r2, [pc, #204]	; (569c <dma_init+0x134>)
    55d0:	601a      	str	r2, [r3, #0]
	rx_dma_lli2.dest = (u32)&rxbuf2[0];
    55d2:	4a36      	ldr	r2, [pc, #216]	; (56ac <dma_init+0x144>)
    55d4:	4b33      	ldr	r3, [pc, #204]	; (56a4 <dma_init+0x13c>)
    55d6:	605a      	str	r2, [r3, #4]
	rx_dma_lli2.next_lli = (u32)&rx_dma_lli1;
    55d8:	4a2f      	ldr	r2, [pc, #188]	; (5698 <dma_init+0x130>)
    55da:	4b32      	ldr	r3, [pc, #200]	; (56a4 <dma_init+0x13c>)
    55dc:	609a      	str	r2, [r3, #8]
	rx_dma_lli2.control = (DMA_SIZE) |
    55de:	4b31      	ldr	r3, [pc, #196]	; (56a4 <dma_init+0x13c>)
    55e0:	4a31      	ldr	r2, [pc, #196]	; (56a8 <dma_init+0x140>)
    55e2:	60da      	str	r2, [r3, #12]
			(0 << 21) |        /* destination width 8 bits */
			DMACCxControl_DI | /* destination increment */
			DMACCxControl_I;   /* terminal count interrupt enable */

	/* disable DMA interrupts */
	ICER0 = ICER0_ICE_DMA;
    55e4:	4b32      	ldr	r3, [pc, #200]	; (56b0 <dma_init+0x148>)
    55e6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    55ea:	601a      	str	r2, [r3, #0]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    55ec:	4b31      	ldr	r3, [pc, #196]	; (56b4 <dma_init+0x14c>)
    55ee:	2201      	movs	r2, #1
    55f0:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    55f2:	bf00      	nop
    55f4:	4b2f      	ldr	r3, [pc, #188]	; (56b4 <dma_init+0x14c>)
    55f6:	681b      	ldr	r3, [r3, #0]
    55f8:	f003 0301 	and.w	r3, r3, #1
    55fc:	2b00      	cmp	r3, #0
    55fe:	d0f9      	beq.n	55f4 <dma_init+0x8c>

	/* configure DMA channel 1 */
	DMACC0SrcAddr = rx_dma_lli1.src;
    5600:	4a2d      	ldr	r2, [pc, #180]	; (56b8 <dma_init+0x150>)
    5602:	4b25      	ldr	r3, [pc, #148]	; (5698 <dma_init+0x130>)
    5604:	681b      	ldr	r3, [r3, #0]
    5606:	6013      	str	r3, [r2, #0]
	DMACC0DestAddr = rx_dma_lli1.dest;
    5608:	4a2c      	ldr	r2, [pc, #176]	; (56bc <dma_init+0x154>)
    560a:	4b23      	ldr	r3, [pc, #140]	; (5698 <dma_init+0x130>)
    560c:	685b      	ldr	r3, [r3, #4]
    560e:	6013      	str	r3, [r2, #0]
	DMACC0LLI = rx_dma_lli1.next_lli;
    5610:	4a2b      	ldr	r2, [pc, #172]	; (56c0 <dma_init+0x158>)
    5612:	4b21      	ldr	r3, [pc, #132]	; (5698 <dma_init+0x130>)
    5614:	689b      	ldr	r3, [r3, #8]
    5616:	6013      	str	r3, [r2, #0]
	DMACC0Control = rx_dma_lli1.control;
    5618:	4a2a      	ldr	r2, [pc, #168]	; (56c4 <dma_init+0x15c>)
    561a:	4b1f      	ldr	r3, [pc, #124]	; (5698 <dma_init+0x130>)
    561c:	68db      	ldr	r3, [r3, #12]
    561e:	6013      	str	r3, [r2, #0]
	DMACC0Config =
    5620:	4b13      	ldr	r3, [pc, #76]	; (5670 <dma_init+0x108>)
    5622:	f24d 0206 	movw	r2, #53254	; 0xd006
    5626:	601a      	str	r2, [r3, #0]
			DIO_SSP_SRC |
			(0x2 << 11) |           /* peripheral to memory */
			DMACCxConfig_IE |       /* allow error interrupts */
			DMACCxConfig_ITC;       /* allow terminal count interrupts */

	active_buf_clkn_high = (clkn >> 20) & 0xff;
    5628:	4b27      	ldr	r3, [pc, #156]	; (56c8 <dma_init+0x160>)
    562a:	681b      	ldr	r3, [r3, #0]
    562c:	0d1b      	lsrs	r3, r3, #20
    562e:	b2db      	uxtb	r3, r3
    5630:	4a26      	ldr	r2, [pc, #152]	; (56cc <dma_init+0x164>)
    5632:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    5634:	4b24      	ldr	r3, [pc, #144]	; (56c8 <dma_init+0x160>)
    5636:	681b      	ldr	r3, [r3, #0]
    5638:	f3c3 0313 	ubfx	r3, r3, #0, #20
    563c:	f640 4235 	movw	r2, #3125	; 0xc35
    5640:	fb02 f203 	mul.w	r2, r2, r3
    5644:	4b22      	ldr	r3, [pc, #136]	; (56d0 <dma_init+0x168>)
    5646:	681b      	ldr	r3, [r3, #0]
    5648:	4413      	add	r3, r2
    564a:	4a22      	ldr	r2, [pc, #136]	; (56d4 <dma_init+0x16c>)
    564c:	6013      	str	r3, [r2, #0]
	active_buf_channel = channel;
    564e:	4b22      	ldr	r3, [pc, #136]	; (56d8 <dma_init+0x170>)
    5650:	881b      	ldrh	r3, [r3, #0]
    5652:	b29a      	uxth	r2, r3
    5654:	4b21      	ldr	r3, [pc, #132]	; (56dc <dma_init+0x174>)
    5656:	801a      	strh	r2, [r3, #0]

	/* reset interrupt counters */
	rx_tc = 0;
    5658:	4b21      	ldr	r3, [pc, #132]	; (56e0 <dma_init+0x178>)
    565a:	2200      	movs	r2, #0
    565c:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    565e:	4b21      	ldr	r3, [pc, #132]	; (56e4 <dma_init+0x17c>)
    5660:	2200      	movs	r2, #0
    5662:	601a      	str	r2, [r3, #0]
}
    5664:	46bd      	mov	sp, r7
    5666:	f85d 7b04 	ldr.w	r7, [sp], #4
    566a:	4770      	bx	lr
    566c:	400fc0c4 	.word	0x400fc0c4
    5670:	50004110 	.word	0x50004110
    5674:	50004130 	.word	0x50004130
    5678:	50004150 	.word	0x50004150
    567c:	50004170 	.word	0x50004170
    5680:	50004190 	.word	0x50004190
    5684:	500041b0 	.word	0x500041b0
    5688:	500041d0 	.word	0x500041d0
    568c:	500041f0 	.word	0x500041f0
    5690:	50004008 	.word	0x50004008
    5694:	50004010 	.word	0x50004010
    5698:	10001060 	.word	0x10001060
    569c:	40030008 	.word	0x40030008
    56a0:	10001078 	.word	0x10001078
    56a4:	10000bcc 	.word	0x10000bcc
    56a8:	88009032 	.word	0x88009032
    56ac:	1000102c 	.word	0x1000102c
    56b0:	e000e180 	.word	0xe000e180
    56b4:	50004030 	.word	0x50004030
    56b8:	50004100 	.word	0x50004100
    56bc:	50004104 	.word	0x50004104
    56c0:	50004108 	.word	0x50004108
    56c4:	5000410c 	.word	0x5000410c
    56c8:	10000be4 	.word	0x10000be4
    56cc:	10000bec 	.word	0x10000bec
    56d0:	40004008 	.word	0x40004008
    56d4:	10001020 	.word	0x10001020
    56d8:	1000049c 	.word	0x1000049c
    56dc:	1000098a 	.word	0x1000098a
    56e0:	10000b00 	.word	0x10000b00
    56e4:	100010ac 	.word	0x100010ac

000056e8 <dma_init_le>:

static void dma_init_le()
{
    56e8:	b480      	push	{r7}
    56ea:	b083      	sub	sp, #12
    56ec:	af00      	add	r7, sp, #0
	int i;

	/* power up GPDMA controller */
	PCONP |= PCONP_PCGPDMA;
    56ee:	4a4b      	ldr	r2, [pc, #300]	; (581c <dma_init_le+0x134>)
    56f0:	4b4a      	ldr	r3, [pc, #296]	; (581c <dma_init_le+0x134>)
    56f2:	681b      	ldr	r3, [r3, #0]
    56f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    56f8:	6013      	str	r3, [r2, #0]

	/* zero out channel configs and clear interrupts */
	DMACC0Config = 0;
    56fa:	4b49      	ldr	r3, [pc, #292]	; (5820 <dma_init_le+0x138>)
    56fc:	2200      	movs	r2, #0
    56fe:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5700:	4b48      	ldr	r3, [pc, #288]	; (5824 <dma_init_le+0x13c>)
    5702:	2200      	movs	r2, #0
    5704:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    5706:	4b48      	ldr	r3, [pc, #288]	; (5828 <dma_init_le+0x140>)
    5708:	2200      	movs	r2, #0
    570a:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    570c:	4b47      	ldr	r3, [pc, #284]	; (582c <dma_init_le+0x144>)
    570e:	2200      	movs	r2, #0
    5710:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    5712:	4b47      	ldr	r3, [pc, #284]	; (5830 <dma_init_le+0x148>)
    5714:	2200      	movs	r2, #0
    5716:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    5718:	4b46      	ldr	r3, [pc, #280]	; (5834 <dma_init_le+0x14c>)
    571a:	2200      	movs	r2, #0
    571c:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    571e:	4b46      	ldr	r3, [pc, #280]	; (5838 <dma_init_le+0x150>)
    5720:	2200      	movs	r2, #0
    5722:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    5724:	4b45      	ldr	r3, [pc, #276]	; (583c <dma_init_le+0x154>)
    5726:	2200      	movs	r2, #0
    5728:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    572a:	4b45      	ldr	r3, [pc, #276]	; (5840 <dma_init_le+0x158>)
    572c:	22ff      	movs	r2, #255	; 0xff
    572e:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    5730:	4b44      	ldr	r3, [pc, #272]	; (5844 <dma_init_le+0x15c>)
    5732:	22ff      	movs	r2, #255	; 0xff
    5734:	601a      	str	r2, [r3, #0]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
    5736:	4b44      	ldr	r3, [pc, #272]	; (5848 <dma_init_le+0x160>)
    5738:	2201      	movs	r2, #1
    573a:	601a      	str	r2, [r3, #0]
	while (!(DMACConfig & DMACConfig_E));
    573c:	bf00      	nop
    573e:	4b42      	ldr	r3, [pc, #264]	; (5848 <dma_init_le+0x160>)
    5740:	681b      	ldr	r3, [r3, #0]
    5742:	f003 0301 	and.w	r3, r3, #1
    5746:	2b00      	cmp	r3, #0
    5748:	d0f9      	beq.n	573e <dma_init_le+0x56>

	for (i = 0; i < 11; ++i) {
    574a:	2300      	movs	r3, #0
    574c:	607b      	str	r3, [r7, #4]
    574e:	e02a      	b.n	57a6 <dma_init_le+0xbe>
		le_dma_lli[i].src = (u32)&(DIO_SSP_DR);
    5750:	4a3e      	ldr	r2, [pc, #248]	; (584c <dma_init_le+0x164>)
    5752:	687b      	ldr	r3, [r7, #4]
    5754:	011b      	lsls	r3, r3, #4
    5756:	4413      	add	r3, r2
    5758:	4a3d      	ldr	r2, [pc, #244]	; (5850 <dma_init_le+0x168>)
    575a:	601a      	str	r2, [r3, #0]
		le_dma_lli[i].dest = (u32)&rxbuf1[4 * i];
    575c:	687b      	ldr	r3, [r7, #4]
    575e:	009b      	lsls	r3, r3, #2
    5760:	4a3c      	ldr	r2, [pc, #240]	; (5854 <dma_init_le+0x16c>)
    5762:	4413      	add	r3, r2
    5764:	4619      	mov	r1, r3
    5766:	4a39      	ldr	r2, [pc, #228]	; (584c <dma_init_le+0x164>)
    5768:	687b      	ldr	r3, [r7, #4]
    576a:	011b      	lsls	r3, r3, #4
    576c:	4413      	add	r3, r2
    576e:	6059      	str	r1, [r3, #4]
		le_dma_lli[i].next_lli = i < 10 ? (u32)&le_dma_lli[i+1] : 0;
    5770:	687b      	ldr	r3, [r7, #4]
    5772:	2b09      	cmp	r3, #9
    5774:	dc06      	bgt.n	5784 <dma_init_le+0x9c>
    5776:	687b      	ldr	r3, [r7, #4]
    5778:	3301      	adds	r3, #1
    577a:	011b      	lsls	r3, r3, #4
    577c:	4a33      	ldr	r2, [pc, #204]	; (584c <dma_init_le+0x164>)
    577e:	4413      	add	r3, r2
    5780:	461a      	mov	r2, r3
    5782:	e000      	b.n	5786 <dma_init_le+0x9e>
    5784:	2200      	movs	r2, #0
    5786:	4931      	ldr	r1, [pc, #196]	; (584c <dma_init_le+0x164>)
    5788:	687b      	ldr	r3, [r7, #4]
    578a:	011b      	lsls	r3, r3, #4
    578c:	440b      	add	r3, r1
    578e:	3308      	adds	r3, #8
    5790:	601a      	str	r2, [r3, #0]
		le_dma_lli[i].control = 4 |
    5792:	4a2e      	ldr	r2, [pc, #184]	; (584c <dma_init_le+0x164>)
    5794:	687b      	ldr	r3, [r7, #4]
    5796:	011b      	lsls	r3, r3, #4
    5798:	4413      	add	r3, r2
    579a:	3308      	adds	r3, #8
    579c:	4a2e      	ldr	r2, [pc, #184]	; (5858 <dma_init_le+0x170>)
    579e:	605a      	str	r2, [r3, #4]

	/* enable DMA globally */
	DMACConfig = DMACConfig_E;
	while (!(DMACConfig & DMACConfig_E));

	for (i = 0; i < 11; ++i) {
    57a0:	687b      	ldr	r3, [r7, #4]
    57a2:	3301      	adds	r3, #1
    57a4:	607b      	str	r3, [r7, #4]
    57a6:	687b      	ldr	r3, [r7, #4]
    57a8:	2b0a      	cmp	r3, #10
    57aa:	ddd1      	ble.n	5750 <dma_init_le+0x68>
				DMACCxControl_DI | /* destination increment */
				DMACCxControl_I;   /* terminal count interrupt enable */
	}

	/* configure DMA channel 0 */
	DMACC0SrcAddr = le_dma_lli[0].src;
    57ac:	4a2b      	ldr	r2, [pc, #172]	; (585c <dma_init_le+0x174>)
    57ae:	4b27      	ldr	r3, [pc, #156]	; (584c <dma_init_le+0x164>)
    57b0:	681b      	ldr	r3, [r3, #0]
    57b2:	6013      	str	r3, [r2, #0]
	DMACC0DestAddr = le_dma_lli[0].dest;
    57b4:	4a2a      	ldr	r2, [pc, #168]	; (5860 <dma_init_le+0x178>)
    57b6:	4b25      	ldr	r3, [pc, #148]	; (584c <dma_init_le+0x164>)
    57b8:	685b      	ldr	r3, [r3, #4]
    57ba:	6013      	str	r3, [r2, #0]
	DMACC0LLI = le_dma_lli[0].next_lli;
    57bc:	4a29      	ldr	r2, [pc, #164]	; (5864 <dma_init_le+0x17c>)
    57be:	4b23      	ldr	r3, [pc, #140]	; (584c <dma_init_le+0x164>)
    57c0:	689b      	ldr	r3, [r3, #8]
    57c2:	6013      	str	r3, [r2, #0]
	DMACC0Control = le_dma_lli[0].control;
    57c4:	4a28      	ldr	r2, [pc, #160]	; (5868 <dma_init_le+0x180>)
    57c6:	4b21      	ldr	r3, [pc, #132]	; (584c <dma_init_le+0x164>)
    57c8:	68db      	ldr	r3, [r3, #12]
    57ca:	6013      	str	r3, [r2, #0]
	DMACC0Config =
    57cc:	4b14      	ldr	r3, [pc, #80]	; (5820 <dma_init_le+0x138>)
    57ce:	f24d 0206 	movw	r2, #53254	; 0xd006
    57d2:	601a      	str	r2, [r3, #0]
			DIO_SSP_SRC |
			(0x2 << 11) |           /* peripheral to memory */
			DMACCxConfig_IE |       /* allow error interrupts */
			DMACCxConfig_ITC;       /* allow terminal count interrupts */

	active_buf_clkn_high = (clkn >> 20) & 0xff;
    57d4:	4b25      	ldr	r3, [pc, #148]	; (586c <dma_init_le+0x184>)
    57d6:	681b      	ldr	r3, [r3, #0]
    57d8:	0d1b      	lsrs	r3, r3, #20
    57da:	b2db      	uxtb	r3, r3
    57dc:	4a24      	ldr	r2, [pc, #144]	; (5870 <dma_init_le+0x188>)
    57de:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    57e0:	4b22      	ldr	r3, [pc, #136]	; (586c <dma_init_le+0x184>)
    57e2:	681b      	ldr	r3, [r3, #0]
    57e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
    57e8:	f640 4235 	movw	r2, #3125	; 0xc35
    57ec:	fb02 f203 	mul.w	r2, r2, r3
    57f0:	4b20      	ldr	r3, [pc, #128]	; (5874 <dma_init_le+0x18c>)
    57f2:	681b      	ldr	r3, [r3, #0]
    57f4:	4413      	add	r3, r2
    57f6:	4a20      	ldr	r2, [pc, #128]	; (5878 <dma_init_le+0x190>)
    57f8:	6013      	str	r3, [r2, #0]
	active_buf_channel = channel;
    57fa:	4b20      	ldr	r3, [pc, #128]	; (587c <dma_init_le+0x194>)
    57fc:	881b      	ldrh	r3, [r3, #0]
    57fe:	b29a      	uxth	r2, r3
    5800:	4b1f      	ldr	r3, [pc, #124]	; (5880 <dma_init_le+0x198>)
    5802:	801a      	strh	r2, [r3, #0]

	/* reset interrupt counters */
	rx_tc = 0;
    5804:	4b1f      	ldr	r3, [pc, #124]	; (5884 <dma_init_le+0x19c>)
    5806:	2200      	movs	r2, #0
    5808:	601a      	str	r2, [r3, #0]
	rx_err = 0;
    580a:	4b1f      	ldr	r3, [pc, #124]	; (5888 <dma_init_le+0x1a0>)
    580c:	2200      	movs	r2, #0
    580e:	601a      	str	r2, [r3, #0]
}
    5810:	370c      	adds	r7, #12
    5812:	46bd      	mov	sp, r7
    5814:	f85d 7b04 	ldr.w	r7, [sp], #4
    5818:	4770      	bx	lr
    581a:	bf00      	nop
    581c:	400fc0c4 	.word	0x400fc0c4
    5820:	50004110 	.word	0x50004110
    5824:	50004130 	.word	0x50004130
    5828:	50004150 	.word	0x50004150
    582c:	50004170 	.word	0x50004170
    5830:	50004190 	.word	0x50004190
    5834:	500041b0 	.word	0x500041b0
    5838:	500041d0 	.word	0x500041d0
    583c:	500041f0 	.word	0x500041f0
    5840:	50004008 	.word	0x50004008
    5844:	50004010 	.word	0x50004010
    5848:	50004030 	.word	0x50004030
    584c:	10000b08 	.word	0x10000b08
    5850:	40030008 	.word	0x40030008
    5854:	10001078 	.word	0x10001078
    5858:	88001004 	.word	0x88001004
    585c:	50004100 	.word	0x50004100
    5860:	50004104 	.word	0x50004104
    5864:	50004108 	.word	0x50004108
    5868:	5000410c 	.word	0x5000410c
    586c:	10000be4 	.word	0x10000be4
    5870:	10000bec 	.word	0x10000bec
    5874:	40004008 	.word	0x40004008
    5878:	10001020 	.word	0x10001020
    587c:	1000049c 	.word	0x1000049c
    5880:	1000098a 	.word	0x1000098a
    5884:	10000b00 	.word	0x10000b00
    5888:	100010ac 	.word	0x100010ac

0000588c <bt_stream_dma_handler>:

void bt_stream_dma_handler(void) {
    588c:	b480      	push	{r7}
    588e:	af00      	add	r7, sp, #0
	idle_buf_clkn_high = active_buf_clkn_high;
    5890:	4b25      	ldr	r3, [pc, #148]	; (5928 <bt_stream_dma_handler+0x9c>)
    5892:	681b      	ldr	r3, [r3, #0]
    5894:	4a25      	ldr	r2, [pc, #148]	; (592c <bt_stream_dma_handler+0xa0>)
    5896:	6013      	str	r3, [r2, #0]
	active_buf_clkn_high = (clkn >> 20) & 0xff;
    5898:	4b25      	ldr	r3, [pc, #148]	; (5930 <bt_stream_dma_handler+0xa4>)
    589a:	681b      	ldr	r3, [r3, #0]
    589c:	0d1b      	lsrs	r3, r3, #20
    589e:	b2db      	uxtb	r3, r3
    58a0:	4a21      	ldr	r2, [pc, #132]	; (5928 <bt_stream_dma_handler+0x9c>)
    58a2:	6013      	str	r3, [r2, #0]

	idle_buf_clk100ns = active_buf_clk100ns;
    58a4:	4b23      	ldr	r3, [pc, #140]	; (5934 <bt_stream_dma_handler+0xa8>)
    58a6:	681b      	ldr	r3, [r3, #0]
    58a8:	4a23      	ldr	r2, [pc, #140]	; (5938 <bt_stream_dma_handler+0xac>)
    58aa:	6013      	str	r3, [r2, #0]
	active_buf_clk100ns = CLK100NS;
    58ac:	4b20      	ldr	r3, [pc, #128]	; (5930 <bt_stream_dma_handler+0xa4>)
    58ae:	681b      	ldr	r3, [r3, #0]
    58b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
    58b4:	f640 4235 	movw	r2, #3125	; 0xc35
    58b8:	fb02 f203 	mul.w	r2, r2, r3
    58bc:	4b1f      	ldr	r3, [pc, #124]	; (593c <bt_stream_dma_handler+0xb0>)
    58be:	681b      	ldr	r3, [r3, #0]
    58c0:	4413      	add	r3, r2
    58c2:	4a1c      	ldr	r2, [pc, #112]	; (5934 <bt_stream_dma_handler+0xa8>)
    58c4:	6013      	str	r3, [r2, #0]

	idle_buf_channel = active_buf_channel;
    58c6:	4b1e      	ldr	r3, [pc, #120]	; (5940 <bt_stream_dma_handler+0xb4>)
    58c8:	881b      	ldrh	r3, [r3, #0]
    58ca:	b29a      	uxth	r2, r3
    58cc:	4b1d      	ldr	r3, [pc, #116]	; (5944 <bt_stream_dma_handler+0xb8>)
    58ce:	801a      	strh	r2, [r3, #0]
	active_buf_channel = channel;
    58d0:	4b1d      	ldr	r3, [pc, #116]	; (5948 <bt_stream_dma_handler+0xbc>)
    58d2:	881b      	ldrh	r3, [r3, #0]
    58d4:	b29a      	uxth	r2, r3
    58d6:	4b1a      	ldr	r3, [pc, #104]	; (5940 <bt_stream_dma_handler+0xb4>)
    58d8:	801a      	strh	r2, [r3, #0]

	/* interrupt on channel 0 */
	if (DMACIntStat & (1 << 0)) {
    58da:	4b1c      	ldr	r3, [pc, #112]	; (594c <bt_stream_dma_handler+0xc0>)
    58dc:	681b      	ldr	r3, [r3, #0]
    58de:	f003 0301 	and.w	r3, r3, #1
    58e2:	2b00      	cmp	r3, #0
    58e4:	d01b      	beq.n	591e <bt_stream_dma_handler+0x92>
		if (DMACIntTCStat & (1 << 0)) {
    58e6:	4b1a      	ldr	r3, [pc, #104]	; (5950 <bt_stream_dma_handler+0xc4>)
    58e8:	681b      	ldr	r3, [r3, #0]
    58ea:	f003 0301 	and.w	r3, r3, #1
    58ee:	2b00      	cmp	r3, #0
    58f0:	d007      	beq.n	5902 <bt_stream_dma_handler+0x76>
			DMACIntTCClear = (1 << 0);
    58f2:	4b18      	ldr	r3, [pc, #96]	; (5954 <bt_stream_dma_handler+0xc8>)
    58f4:	2201      	movs	r2, #1
    58f6:	601a      	str	r2, [r3, #0]
			++rx_tc;
    58f8:	4b17      	ldr	r3, [pc, #92]	; (5958 <bt_stream_dma_handler+0xcc>)
    58fa:	681b      	ldr	r3, [r3, #0]
    58fc:	3301      	adds	r3, #1
    58fe:	4a16      	ldr	r2, [pc, #88]	; (5958 <bt_stream_dma_handler+0xcc>)
    5900:	6013      	str	r3, [r2, #0]
		}
		if (DMACIntErrStat & (1 << 0)) {
    5902:	4b16      	ldr	r3, [pc, #88]	; (595c <bt_stream_dma_handler+0xd0>)
    5904:	681b      	ldr	r3, [r3, #0]
    5906:	f003 0301 	and.w	r3, r3, #1
    590a:	2b00      	cmp	r3, #0
    590c:	d007      	beq.n	591e <bt_stream_dma_handler+0x92>
			DMACIntErrClr = (1 << 0);
    590e:	4b14      	ldr	r3, [pc, #80]	; (5960 <bt_stream_dma_handler+0xd4>)
    5910:	2201      	movs	r2, #1
    5912:	601a      	str	r2, [r3, #0]
			++rx_err;
    5914:	4b13      	ldr	r3, [pc, #76]	; (5964 <bt_stream_dma_handler+0xd8>)
    5916:	681b      	ldr	r3, [r3, #0]
    5918:	3301      	adds	r3, #1
    591a:	4a12      	ldr	r2, [pc, #72]	; (5964 <bt_stream_dma_handler+0xd8>)
    591c:	6013      	str	r3, [r2, #0]
		}
	}
}
    591e:	46bd      	mov	sp, r7
    5920:	f85d 7b04 	ldr.w	r7, [sp], #4
    5924:	4770      	bx	lr
    5926:	bf00      	nop
    5928:	10000bec 	.word	0x10000bec
    592c:	10001028 	.word	0x10001028
    5930:	10000be4 	.word	0x10000be4
    5934:	10001020 	.word	0x10001020
    5938:	10000bc8 	.word	0x10000bc8
    593c:	40004008 	.word	0x40004008
    5940:	1000098a 	.word	0x1000098a
    5944:	10000988 	.word	0x10000988
    5948:	1000049c 	.word	0x1000049c
    594c:	50004000 	.word	0x50004000
    5950:	50004004 	.word	0x50004004
    5954:	50004008 	.word	0x50004008
    5958:	10000b00 	.word	0x10000b00
    595c:	5000400c 	.word	0x5000400c
    5960:	50004010 	.word	0x50004010
    5964:	100010ac 	.word	0x100010ac

00005968 <DMA_IRQHandler>:

void DMA_IRQHandler()
{
    5968:	b580      	push	{r7, lr}
    596a:	af00      	add	r7, sp, #0
	switch (mode) {
    596c:	4b12      	ldr	r3, [pc, #72]	; (59b8 <DMA_IRQHandler+0x50>)
    596e:	781b      	ldrb	r3, [r3, #0]
    5970:	b2db      	uxtb	r3, r3
    5972:	3b01      	subs	r3, #1
    5974:	2b0b      	cmp	r3, #11
    5976:	d81e      	bhi.n	59b6 <DMA_IRQHandler+0x4e>
    5978:	a201      	add	r2, pc, #4	; (adr r2, 5980 <DMA_IRQHandler+0x18>)
    597a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    597e:	bf00      	nop
    5980:	000059b1 	.word	0x000059b1
    5984:	000059b7 	.word	0x000059b7
    5988:	000059b7 	.word	0x000059b7
    598c:	000059b1 	.word	0x000059b1
    5990:	000059b7 	.word	0x000059b7
    5994:	000059b7 	.word	0x000059b7
    5998:	000059b7 	.word	0x000059b7
    599c:	000059b1 	.word	0x000059b1
    59a0:	000059b1 	.word	0x000059b1
    59a4:	000059b1 	.word	0x000059b1
    59a8:	000059b7 	.word	0x000059b7
    59ac:	000059b1 	.word	0x000059b1
		case MODE_SPECAN:
		case MODE_BT_FOLLOW:
		case MODE_BT_FOLLOW_LE:
		case MODE_BT_PROMISC_LE:
		case MODE_BT_SLAVE_LE:
			bt_stream_dma_handler();
    59b0:	f7ff ff6c 	bl	588c <bt_stream_dma_handler>
			break;
    59b4:	bf00      	nop
	}
}
    59b6:	bd80      	pop	{r7, pc}
    59b8:	10000a3e 	.word	0x10000a3e

000059bc <dio_ssp_start>:

static void dio_ssp_start()
{
    59bc:	b480      	push	{r7}
    59be:	af00      	add	r7, sp, #0
	/* make sure the (active low) slave select signal is not active */
	DIO_SSEL_SET;
    59c0:	4b10      	ldr	r3, [pc, #64]	; (5a04 <dio_ssp_start+0x48>)
    59c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    59c6:	601a      	str	r2, [r3, #0]

	/* enable rx DMA on DIO_SSP */
	DIO_SSP_DMACR |= SSPDMACR_RXDMAE;
    59c8:	4a0f      	ldr	r2, [pc, #60]	; (5a08 <dio_ssp_start+0x4c>)
    59ca:	4b0f      	ldr	r3, [pc, #60]	; (5a08 <dio_ssp_start+0x4c>)
    59cc:	681b      	ldr	r3, [r3, #0]
    59ce:	f043 0301 	orr.w	r3, r3, #1
    59d2:	6013      	str	r3, [r2, #0]
	DIO_SSP_CR1 |= SSPCR1_SSE;
    59d4:	4a0d      	ldr	r2, [pc, #52]	; (5a0c <dio_ssp_start+0x50>)
    59d6:	4b0d      	ldr	r3, [pc, #52]	; (5a0c <dio_ssp_start+0x50>)
    59d8:	681b      	ldr	r3, [r3, #0]
    59da:	f043 0302 	orr.w	r3, r3, #2
    59de:	6013      	str	r3, [r2, #0]
	
	/* enable DMA */
	DMACC0Config |= DMACCxConfig_E;
    59e0:	4a0b      	ldr	r2, [pc, #44]	; (5a10 <dio_ssp_start+0x54>)
    59e2:	4b0b      	ldr	r3, [pc, #44]	; (5a10 <dio_ssp_start+0x54>)
    59e4:	681b      	ldr	r3, [r3, #0]
    59e6:	f043 0301 	orr.w	r3, r3, #1
    59ea:	6013      	str	r3, [r2, #0]
	ISER0 = ISER0_ISE_DMA;
    59ec:	4b09      	ldr	r3, [pc, #36]	; (5a14 <dio_ssp_start+0x58>)
    59ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    59f2:	601a      	str	r2, [r3, #0]

	/* activate slave select pin */
	DIO_SSEL_CLR;
    59f4:	4b08      	ldr	r3, [pc, #32]	; (5a18 <dio_ssp_start+0x5c>)
    59f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    59fa:	601a      	str	r2, [r3, #0]
}
    59fc:	46bd      	mov	sp, r7
    59fe:	f85d 7b04 	ldr.w	r7, [sp], #4
    5a02:	4770      	bx	lr
    5a04:	2009c098 	.word	0x2009c098
    5a08:	40030024 	.word	0x40030024
    5a0c:	40030004 	.word	0x40030004
    5a10:	50004110 	.word	0x50004110
    5a14:	e000e100 	.word	0xe000e100
    5a18:	2009c09c 	.word	0x2009c09c

00005a1c <dio_ssp_stop>:

static void dio_ssp_stop()
{
    5a1c:	b480      	push	{r7}
    5a1e:	af00      	add	r7, sp, #0
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    5a20:	4b21      	ldr	r3, [pc, #132]	; (5aa8 <dio_ssp_stop+0x8c>)
    5a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5a26:	601a      	str	r2, [r3, #0]

	// disable DMA on SSP; disable SSP
	DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    5a28:	4a20      	ldr	r2, [pc, #128]	; (5aac <dio_ssp_stop+0x90>)
    5a2a:	4b20      	ldr	r3, [pc, #128]	; (5aac <dio_ssp_stop+0x90>)
    5a2c:	681b      	ldr	r3, [r3, #0]
    5a2e:	f023 0301 	bic.w	r3, r3, #1
    5a32:	6013      	str	r3, [r2, #0]
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    5a34:	4a1e      	ldr	r2, [pc, #120]	; (5ab0 <dio_ssp_stop+0x94>)
    5a36:	4b1e      	ldr	r3, [pc, #120]	; (5ab0 <dio_ssp_stop+0x94>)
    5a38:	681b      	ldr	r3, [r3, #0]
    5a3a:	f023 0302 	bic.w	r3, r3, #2
    5a3e:	6013      	str	r3, [r2, #0]

	// disable DMA engine:
	// refer to UM10360 LPC17xx User Manual Ch 31 Sec 31.6.1, PDF page 607

	// disable DMA interrupts
	ICER0 = ICER0_ICE_DMA;
    5a40:	4b1c      	ldr	r3, [pc, #112]	; (5ab4 <dio_ssp_stop+0x98>)
    5a42:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    5a46:	601a      	str	r2, [r3, #0]

	// disable active channels
	DMACC0Config = 0;
    5a48:	4b1b      	ldr	r3, [pc, #108]	; (5ab8 <dio_ssp_stop+0x9c>)
    5a4a:	2200      	movs	r2, #0
    5a4c:	601a      	str	r2, [r3, #0]
	DMACC1Config = 0;
    5a4e:	4b1b      	ldr	r3, [pc, #108]	; (5abc <dio_ssp_stop+0xa0>)
    5a50:	2200      	movs	r2, #0
    5a52:	601a      	str	r2, [r3, #0]
	DMACC2Config = 0;
    5a54:	4b1a      	ldr	r3, [pc, #104]	; (5ac0 <dio_ssp_stop+0xa4>)
    5a56:	2200      	movs	r2, #0
    5a58:	601a      	str	r2, [r3, #0]
	DMACC3Config = 0;
    5a5a:	4b1a      	ldr	r3, [pc, #104]	; (5ac4 <dio_ssp_stop+0xa8>)
    5a5c:	2200      	movs	r2, #0
    5a5e:	601a      	str	r2, [r3, #0]
	DMACC4Config = 0;
    5a60:	4b19      	ldr	r3, [pc, #100]	; (5ac8 <dio_ssp_stop+0xac>)
    5a62:	2200      	movs	r2, #0
    5a64:	601a      	str	r2, [r3, #0]
	DMACC5Config = 0;
    5a66:	4b19      	ldr	r3, [pc, #100]	; (5acc <dio_ssp_stop+0xb0>)
    5a68:	2200      	movs	r2, #0
    5a6a:	601a      	str	r2, [r3, #0]
	DMACC6Config = 0;
    5a6c:	4b18      	ldr	r3, [pc, #96]	; (5ad0 <dio_ssp_stop+0xb4>)
    5a6e:	2200      	movs	r2, #0
    5a70:	601a      	str	r2, [r3, #0]
	DMACC7Config = 0;
    5a72:	4b18      	ldr	r3, [pc, #96]	; (5ad4 <dio_ssp_stop+0xb8>)
    5a74:	2200      	movs	r2, #0
    5a76:	601a      	str	r2, [r3, #0]
	DMACIntTCClear = 0xFF;
    5a78:	4b17      	ldr	r3, [pc, #92]	; (5ad8 <dio_ssp_stop+0xbc>)
    5a7a:	22ff      	movs	r2, #255	; 0xff
    5a7c:	601a      	str	r2, [r3, #0]
	DMACIntErrClr = 0xFF;
    5a7e:	4b17      	ldr	r3, [pc, #92]	; (5adc <dio_ssp_stop+0xc0>)
    5a80:	22ff      	movs	r2, #255	; 0xff
    5a82:	601a      	str	r2, [r3, #0]

	// Disable the DMA controller by writing 0 to the DMA Enable bit in the DMACConfig
	// register.
	DMACConfig &= ~DMACConfig_E;
    5a84:	4a16      	ldr	r2, [pc, #88]	; (5ae0 <dio_ssp_stop+0xc4>)
    5a86:	4b16      	ldr	r3, [pc, #88]	; (5ae0 <dio_ssp_stop+0xc4>)
    5a88:	681b      	ldr	r3, [r3, #0]
    5a8a:	f023 0301 	bic.w	r3, r3, #1
    5a8e:	6013      	str	r3, [r2, #0]
	while (DMACConfig & DMACConfig_E);
    5a90:	bf00      	nop
    5a92:	4b13      	ldr	r3, [pc, #76]	; (5ae0 <dio_ssp_stop+0xc4>)
    5a94:	681b      	ldr	r3, [r3, #0]
    5a96:	f003 0301 	and.w	r3, r3, #1
    5a9a:	2b00      	cmp	r3, #0
    5a9c:	d1f9      	bne.n	5a92 <dio_ssp_stop+0x76>
}
    5a9e:	46bd      	mov	sp, r7
    5aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
    5aa4:	4770      	bx	lr
    5aa6:	bf00      	nop
    5aa8:	2009c098 	.word	0x2009c098
    5aac:	40030024 	.word	0x40030024
    5ab0:	40030004 	.word	0x40030004
    5ab4:	e000e180 	.word	0xe000e180
    5ab8:	50004110 	.word	0x50004110
    5abc:	50004130 	.word	0x50004130
    5ac0:	50004150 	.word	0x50004150
    5ac4:	50004170 	.word	0x50004170
    5ac8:	50004190 	.word	0x50004190
    5acc:	500041b0 	.word	0x500041b0
    5ad0:	500041d0 	.word	0x500041d0
    5ad4:	500041f0 	.word	0x500041f0
    5ad8:	50004008 	.word	0x50004008
    5adc:	50004010 	.word	0x50004010
    5ae0:	50004030 	.word	0x50004030

00005ae4 <cc2400_idle>:

static void cc2400_idle()
{
    5ae4:	b580      	push	{r7, lr}
    5ae6:	af00      	add	r7, sp, #0
	cc2400_strobe(SRFOFF);
    5ae8:	2064      	movs	r0, #100	; 0x64
    5aea:	f004 f989 	bl	9e00 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    5aee:	bf00      	nop
    5af0:	f004 f97c 	bl	9dec <cc2400_status>
    5af4:	4603      	mov	r3, r0
    5af6:	f003 0304 	and.w	r3, r3, #4
    5afa:	2b00      	cmp	r3, #0
    5afc:	d1f8      	bne.n	5af0 <cc2400_idle+0xc>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    5afe:	4b0a      	ldr	r3, [pc, #40]	; (5b28 <cc2400_idle+0x44>)
    5b00:	2280      	movs	r2, #128	; 0x80
    5b02:	601a      	str	r2, [r3, #0]
	HGM_CLR;
    5b04:	4b08      	ldr	r3, [pc, #32]	; (5b28 <cc2400_idle+0x44>)
    5b06:	f44f 7280 	mov.w	r2, #256	; 0x100
    5b0a:	601a      	str	r2, [r3, #0]
#endif

	RXLED_CLR;
    5b0c:	4b07      	ldr	r3, [pc, #28]	; (5b2c <cc2400_idle+0x48>)
    5b0e:	2210      	movs	r2, #16
    5b10:	601a      	str	r2, [r3, #0]
	TXLED_CLR;
    5b12:	4b06      	ldr	r3, [pc, #24]	; (5b2c <cc2400_idle+0x48>)
    5b14:	f44f 7280 	mov.w	r2, #256	; 0x100
    5b18:	601a      	str	r2, [r3, #0]
	USRLED_CLR;
    5b1a:	4b04      	ldr	r3, [pc, #16]	; (5b2c <cc2400_idle+0x48>)
    5b1c:	2202      	movs	r2, #2
    5b1e:	601a      	str	r2, [r3, #0]
	mode = MODE_IDLE;
    5b20:	4b03      	ldr	r3, [pc, #12]	; (5b30 <cc2400_idle+0x4c>)
    5b22:	2200      	movs	r2, #0
    5b24:	701a      	strb	r2, [r3, #0]
}
    5b26:	bd80      	pop	{r7, pc}
    5b28:	2009c05c 	.word	0x2009c05c
    5b2c:	2009c03c 	.word	0x2009c03c
    5b30:	10000a3e 	.word	0x10000a3e

00005b34 <cc2400_rx>:

/* start un-buffered rx */
static void cc2400_rx()
{
    5b34:	b580      	push	{r7, lr}
    5b36:	b082      	sub	sp, #8
    5b38:	af00      	add	r7, sp, #0
	u16 mdmctrl;
	if (modulation == MOD_BT_BASIC_RATE) {
    5b3a:	4b2a      	ldr	r3, [pc, #168]	; (5be4 <cc2400_rx+0xb0>)
    5b3c:	781b      	ldrb	r3, [r3, #0]
    5b3e:	b2db      	uxtb	r3, r3
    5b40:	2b00      	cmp	r3, #0
    5b42:	d102      	bne.n	5b4a <cc2400_rx+0x16>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    5b44:	2329      	movs	r3, #41	; 0x29
    5b46:	80fb      	strh	r3, [r7, #6]
    5b48:	e008      	b.n	5b5c <cc2400_rx+0x28>
	} else if (modulation == MOD_BT_LOW_ENERGY) {
    5b4a:	4b26      	ldr	r3, [pc, #152]	; (5be4 <cc2400_rx+0xb0>)
    5b4c:	781b      	ldrb	r3, [r3, #0]
    5b4e:	b2db      	uxtb	r3, r3
    5b50:	2b01      	cmp	r3, #1
    5b52:	d102      	bne.n	5b5a <cc2400_rx+0x26>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    5b54:	2340      	movs	r3, #64	; 0x40
    5b56:	80fb      	strh	r3, [r7, #6]
    5b58:	e000      	b.n	5b5c <cc2400_rx+0x28>
	} else {
		/* oops */
		return;
    5b5a:	e040      	b.n	5bde <cc2400_rx+0xaa>
	}

	cc2400_set(MANAND,  0x7fff);
    5b5c:	200d      	movs	r0, #13
    5b5e:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5b62:	f004 f88b 	bl	9c7c <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    5b66:	2012      	movs	r0, #18
    5b68:	f642 3122 	movw	r1, #11042	; 0x2b22
    5b6c:	f004 f886 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    5b70:	2014      	movs	r0, #20
    5b72:	f241 314b 	movw	r1, #4939	; 0x134b
    5b76:	f004 f881 	bl	9c7c <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    5b7a:	2020      	movs	r0, #32
    5b7c:	f240 1101 	movw	r1, #257	; 0x101
    5b80:	f004 f87c 	bl	9c7c <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 2 preamble bytes of 01010101
	//      |  +-----------------> not packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    5b84:	4b18      	ldr	r3, [pc, #96]	; (5be8 <cc2400_rx+0xb4>)
    5b86:	881b      	ldrh	r3, [r3, #0]
    5b88:	b29b      	uxth	r3, r3
    5b8a:	3b01      	subs	r3, #1
    5b8c:	b29b      	uxth	r3, r3
    5b8e:	2002      	movs	r0, #2
    5b90:	4619      	mov	r1, r3
    5b92:	f004 f873 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    5b96:	88fb      	ldrh	r3, [r7, #6]
    5b98:	2003      	movs	r0, #3
    5b9a:	4619      	mov	r1, r3
    5b9c:	f004 f86e 	bl	9c7c <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set();
    5ba0:	f7fe fddc 	bl	475c <cs_threshold_calc_and_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5ba4:	bf00      	nop
    5ba6:	f004 f921 	bl	9dec <cc2400_status>
    5baa:	4603      	mov	r3, r0
    5bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5bb0:	2b00      	cmp	r3, #0
    5bb2:	d0f8      	beq.n	5ba6 <cc2400_rx+0x72>
	cc2400_strobe(SFSON);
    5bb4:	2061      	movs	r0, #97	; 0x61
    5bb6:	f004 f923 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5bba:	bf00      	nop
    5bbc:	f004 f916 	bl	9dec <cc2400_status>
    5bc0:	4603      	mov	r3, r0
    5bc2:	f003 0304 	and.w	r3, r3, #4
    5bc6:	2b00      	cmp	r3, #0
    5bc8:	d0f8      	beq.n	5bbc <cc2400_rx+0x88>
	cc2400_strobe(SRX);
    5bca:	2062      	movs	r0, #98	; 0x62
    5bcc:	f004 f918 	bl	9e00 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5bd0:	4b06      	ldr	r3, [pc, #24]	; (5bec <cc2400_rx+0xb8>)
    5bd2:	2280      	movs	r2, #128	; 0x80
    5bd4:	601a      	str	r2, [r3, #0]
	HGM_SET;
    5bd6:	4b05      	ldr	r3, [pc, #20]	; (5bec <cc2400_rx+0xb8>)
    5bd8:	f44f 7280 	mov.w	r2, #256	; 0x100
    5bdc:	601a      	str	r2, [r3, #0]
#endif
}
    5bde:	3708      	adds	r7, #8
    5be0:	46bd      	mov	sp, r7
    5be2:	bd80      	pop	{r7, pc}
    5be4:	10000a42 	.word	0x10000a42
    5be8:	1000049c 	.word	0x1000049c
    5bec:	2009c058 	.word	0x2009c058

00005bf0 <cc2400_rx_sync>:

/* start un-buffered rx */
static void cc2400_rx_sync(u32 sync)
{
    5bf0:	b580      	push	{r7, lr}
    5bf2:	b084      	sub	sp, #16
    5bf4:	af00      	add	r7, sp, #0
    5bf6:	6078      	str	r0, [r7, #4]
	u16 grmdm, mdmctrl;

	if (modulation == MOD_BT_BASIC_RATE) {
    5bf8:	4b33      	ldr	r3, [pc, #204]	; (5cc8 <cc2400_rx_sync+0xd8>)
    5bfa:	781b      	ldrb	r3, [r3, #0]
    5bfc:	b2db      	uxtb	r3, r3
    5bfe:	2b00      	cmp	r3, #0
    5c00:	d105      	bne.n	5c0e <cc2400_rx_sync+0x1e>
		mdmctrl = 0x0029; // 160 kHz frequency deviation
    5c02:	2329      	movs	r3, #41	; 0x29
    5c04:	81bb      	strh	r3, [r7, #12]
		grmdm = 0x0461; // un-buffered mode, packet w/ sync word detection
    5c06:	f240 4361 	movw	r3, #1121	; 0x461
    5c0a:	81fb      	strh	r3, [r7, #14]
    5c0c:	e00b      	b.n	5c26 <cc2400_rx_sync+0x36>
		//   |  |  | +---------------> 0 preamble bytes of 01010101
		//   |  |  +-----------------> packet mode
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else if (modulation == MOD_BT_LOW_ENERGY) {
    5c0e:	4b2e      	ldr	r3, [pc, #184]	; (5cc8 <cc2400_rx_sync+0xd8>)
    5c10:	781b      	ldrb	r3, [r3, #0]
    5c12:	b2db      	uxtb	r3, r3
    5c14:	2b01      	cmp	r3, #1
    5c16:	d105      	bne.n	5c24 <cc2400_rx_sync+0x34>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    5c18:	2340      	movs	r3, #64	; 0x40
    5c1a:	81bb      	strh	r3, [r7, #12]
		grmdm = 0x0561; // un-buffered mode, packet w/ sync word detection
    5c1c:	f240 5361 	movw	r3, #1377	; 0x561
    5c20:	81fb      	strh	r3, [r7, #14]
    5c22:	e000      	b.n	5c26 <cc2400_rx_sync+0x36>
		//   |  +--------------------> un-buffered mode
		//   +-----------------------> sync error bits: 0

	} else {
		/* oops */
		return;
    5c24:	e04d      	b.n	5cc2 <cc2400_rx_sync+0xd2>
	}

	cc2400_set(MANAND,  0x7fff);
    5c26:	200d      	movs	r0, #13
    5c28:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5c2c:	f004 f826 	bl	9c7c <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    5c30:	2012      	movs	r0, #18
    5c32:	f642 3122 	movw	r1, #11042	; 0x2b22
    5c36:	f004 f821 	bl	9c7c <cc2400_set>

	cc2400_set(MDMTST0, 0x124b);
    5c3a:	2014      	movs	r0, #20
    5c3c:	f241 214b 	movw	r1, #4683	; 0x124b
    5c40:	f004 f81c 	bl	9c7c <cc2400_set>
	//    +--------------------> PRNG off
	//
	// ref: CC2400 datasheet page 67
	// AFC settling explained page 41/42

	cc2400_set(GRMDM,   grmdm);
    5c44:	89fb      	ldrh	r3, [r7, #14]
    5c46:	2020      	movs	r0, #32
    5c48:	4619      	mov	r1, r3
    5c4a:	f004 f817 	bl	9c7c <cc2400_set>

	cc2400_set(SYNCL,   sync & 0xffff);
    5c4e:	687b      	ldr	r3, [r7, #4]
    5c50:	b29b      	uxth	r3, r3
    5c52:	202c      	movs	r0, #44	; 0x2c
    5c54:	4619      	mov	r1, r3
    5c56:	f004 f811 	bl	9c7c <cc2400_set>
	cc2400_set(SYNCH,   (sync >> 16) & 0xffff);
    5c5a:	687b      	ldr	r3, [r7, #4]
    5c5c:	0c1b      	lsrs	r3, r3, #16
    5c5e:	b29b      	uxth	r3, r3
    5c60:	202d      	movs	r0, #45	; 0x2d
    5c62:	4619      	mov	r1, r3
    5c64:	f004 f80a 	bl	9c7c <cc2400_set>
	
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    5c68:	4b18      	ldr	r3, [pc, #96]	; (5ccc <cc2400_rx_sync+0xdc>)
    5c6a:	881b      	ldrh	r3, [r3, #0]
    5c6c:	b29b      	uxth	r3, r3
    5c6e:	3b01      	subs	r3, #1
    5c70:	b29b      	uxth	r3, r3
    5c72:	2002      	movs	r0, #2
    5c74:	4619      	mov	r1, r3
    5c76:	f004 f801 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl);
    5c7a:	89bb      	ldrh	r3, [r7, #12]
    5c7c:	2003      	movs	r0, #3
    5c7e:	4619      	mov	r1, r3
    5c80:	f003 fffc 	bl	9c7c <cc2400_set>

	// Set up CS register
	cs_threshold_calc_and_set();
    5c84:	f7fe fd6a 	bl	475c <cs_threshold_calc_and_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5c88:	bf00      	nop
    5c8a:	f004 f8af 	bl	9dec <cc2400_status>
    5c8e:	4603      	mov	r3, r0
    5c90:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5c94:	2b00      	cmp	r3, #0
    5c96:	d0f8      	beq.n	5c8a <cc2400_rx_sync+0x9a>
	cc2400_strobe(SFSON);
    5c98:	2061      	movs	r0, #97	; 0x61
    5c9a:	f004 f8b1 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5c9e:	bf00      	nop
    5ca0:	f004 f8a4 	bl	9dec <cc2400_status>
    5ca4:	4603      	mov	r3, r0
    5ca6:	f003 0304 	and.w	r3, r3, #4
    5caa:	2b00      	cmp	r3, #0
    5cac:	d0f8      	beq.n	5ca0 <cc2400_rx_sync+0xb0>
	cc2400_strobe(SRX);
    5cae:	2062      	movs	r0, #98	; 0x62
    5cb0:	f004 f8a6 	bl	9e00 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5cb4:	4b06      	ldr	r3, [pc, #24]	; (5cd0 <cc2400_rx_sync+0xe0>)
    5cb6:	2280      	movs	r2, #128	; 0x80
    5cb8:	601a      	str	r2, [r3, #0]
	HGM_SET;
    5cba:	4b05      	ldr	r3, [pc, #20]	; (5cd0 <cc2400_rx_sync+0xe0>)
    5cbc:	f44f 7280 	mov.w	r2, #256	; 0x100
    5cc0:	601a      	str	r2, [r3, #0]
#endif
}
    5cc2:	3710      	adds	r7, #16
    5cc4:	46bd      	mov	sp, r7
    5cc6:	bd80      	pop	{r7, pc}
    5cc8:	10000a42 	.word	0x10000a42
    5ccc:	1000049c 	.word	0x1000049c
    5cd0:	2009c058 	.word	0x2009c058

00005cd4 <le_transmit>:
 * All modulation parameters are set within this function. The data
 * should not be pre-whitened, but the CRC should be calculated and
 * included in the data length.
 */
void le_transmit(u32 aa, u8 len, u8 *data)
{
    5cd4:	b580      	push	{r7, lr}
    5cd6:	b09a      	sub	sp, #104	; 0x68
    5cd8:	af00      	add	r7, sp, #0
    5cda:	60f8      	str	r0, [r7, #12]
    5cdc:	460b      	mov	r3, r1
    5cde:	607a      	str	r2, [r7, #4]
    5ce0:	72fb      	strb	r3, [r7, #11]
	u8 tx_len;
	u8 byte;
	u16 gio_save;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    5ce2:	2300      	movs	r3, #0
    5ce4:	667b      	str	r3, [r7, #100]	; 0x64
    5ce6:	e035      	b.n	5d54 <le_transmit+0x80>
		byte = aa & 0xff;
    5ce8:	68fb      	ldr	r3, [r7, #12]
    5cea:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		aa >>= 8;
    5cee:	68fb      	ldr	r3, [r7, #12]
    5cf0:	0a1b      	lsrs	r3, r3, #8
    5cf2:	60fb      	str	r3, [r7, #12]
		txbuf[i] = 0;
    5cf4:	f107 0210 	add.w	r2, r7, #16
    5cf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5cfa:	4413      	add	r3, r2
    5cfc:	2200      	movs	r2, #0
    5cfe:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 8; ++j) {
    5d00:	2300      	movs	r3, #0
    5d02:	663b      	str	r3, [r7, #96]	; 0x60
    5d04:	e020      	b.n	5d48 <le_transmit+0x74>
			txbuf[i] |= (byte & 1) << (7 - j);
    5d06:	f107 0210 	add.w	r2, r7, #16
    5d0a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d0c:	4413      	add	r3, r2
    5d0e:	781b      	ldrb	r3, [r3, #0]
    5d10:	b2d9      	uxtb	r1, r3
    5d12:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5d16:	f003 0301 	and.w	r3, r3, #1
    5d1a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    5d1c:	f1c2 0207 	rsb	r2, r2, #7
    5d20:	4093      	lsls	r3, r2
    5d22:	b2db      	uxtb	r3, r3
    5d24:	460a      	mov	r2, r1
    5d26:	4313      	orrs	r3, r2
    5d28:	b2db      	uxtb	r3, r3
    5d2a:	b2d9      	uxtb	r1, r3
    5d2c:	f107 0210 	add.w	r2, r7, #16
    5d30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d32:	4413      	add	r3, r2
    5d34:	460a      	mov	r2, r1
    5d36:	701a      	strb	r2, [r3, #0]
			byte >>= 1;
    5d38:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5d3c:	085b      	lsrs	r3, r3, #1
    5d3e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
		byte = aa & 0xff;
		aa >>= 8;
		txbuf[i] = 0;
		for (j = 0; j < 8; ++j) {
    5d42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5d44:	3301      	adds	r3, #1
    5d46:	663b      	str	r3, [r7, #96]	; 0x60
    5d48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5d4a:	2b07      	cmp	r3, #7
    5d4c:	d9db      	bls.n	5d06 <le_transmit+0x32>
	u8 tx_len;
	u8 byte;
	u16 gio_save;

	// first four bytes: AA
	for (i = 0; i < 4; ++i) {
    5d4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d50:	3301      	adds	r3, #1
    5d52:	667b      	str	r3, [r7, #100]	; 0x64
    5d54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d56:	2b03      	cmp	r3, #3
    5d58:	d9c6      	bls.n	5ce8 <le_transmit+0x14>
			byte >>= 1;
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
    5d5a:	4b93      	ldr	r3, [pc, #588]	; (5fa8 <le_transmit+0x2d4>)
    5d5c:	881b      	ldrh	r3, [r3, #0]
    5d5e:	b29b      	uxth	r3, r3
    5d60:	b2db      	uxtb	r3, r3
    5d62:	3b62      	subs	r3, #98	; 0x62
    5d64:	b2db      	uxtb	r3, r3
    5d66:	4618      	mov	r0, r3
    5d68:	f002 fb90 	bl	848c <btle_channel_index>
    5d6c:	4603      	mov	r3, r0
    5d6e:	461a      	mov	r2, r3
    5d70:	4b8e      	ldr	r3, [pc, #568]	; (5fac <le_transmit+0x2d8>)
    5d72:	5c9b      	ldrb	r3, [r3, r2]
    5d74:	65bb      	str	r3, [r7, #88]	; 0x58
	for (i = 0; i < len; ++i) {
    5d76:	2300      	movs	r3, #0
    5d78:	667b      	str	r3, [r7, #100]	; 0x64
    5d7a:	e050      	b.n	5e1e <le_transmit+0x14a>
		byte = data[i];
    5d7c:	687a      	ldr	r2, [r7, #4]
    5d7e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d80:	4413      	add	r3, r2
    5d82:	781b      	ldrb	r3, [r3, #0]
    5d84:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
		txbuf[i+4] = 0;
    5d88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5d8a:	3304      	adds	r3, #4
    5d8c:	f107 0268 	add.w	r2, r7, #104	; 0x68
    5d90:	4413      	add	r3, r2
    5d92:	2200      	movs	r2, #0
    5d94:	f803 2c58 	strb.w	r2, [r3, #-88]
		for (j = 0; j < 8; ++j) {
    5d98:	2300      	movs	r3, #0
    5d9a:	663b      	str	r3, [r7, #96]	; 0x60
    5d9c:	e039      	b.n	5e12 <le_transmit+0x13e>
			bit = (byte & 1) ^ whitening[idx];
    5d9e:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5da2:	f003 0301 	and.w	r3, r3, #1
    5da6:	4982      	ldr	r1, [pc, #520]	; (5fb0 <le_transmit+0x2dc>)
    5da8:	6dba      	ldr	r2, [r7, #88]	; 0x58
    5daa:	440a      	add	r2, r1
    5dac:	7812      	ldrb	r2, [r2, #0]
    5dae:	4053      	eors	r3, r2
    5db0:	657b      	str	r3, [r7, #84]	; 0x54
			idx = (idx + 1) % sizeof(whitening);
    5db2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    5db4:	3301      	adds	r3, #1
    5db6:	4619      	mov	r1, r3
    5db8:	4b7e      	ldr	r3, [pc, #504]	; (5fb4 <le_transmit+0x2e0>)
    5dba:	fba1 2303 	umull	r2, r3, r1, r3
    5dbe:	1ac8      	subs	r0, r1, r3
    5dc0:	0840      	lsrs	r0, r0, #1
    5dc2:	4403      	add	r3, r0
    5dc4:	099a      	lsrs	r2, r3, #6
    5dc6:	4613      	mov	r3, r2
    5dc8:	01db      	lsls	r3, r3, #7
    5dca:	1a9b      	subs	r3, r3, r2
    5dcc:	1aca      	subs	r2, r1, r3
    5dce:	65ba      	str	r2, [r7, #88]	; 0x58
			byte >>= 1;
    5dd0:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
    5dd4:	085b      	lsrs	r3, r3, #1
    5dd6:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			txbuf[i+4] |= bit << (7 - j);
    5dda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5ddc:	3304      	adds	r3, #4
    5dde:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    5de0:	3204      	adds	r2, #4
    5de2:	f107 0168 	add.w	r1, r7, #104	; 0x68
    5de6:	440a      	add	r2, r1
    5de8:	f812 2c58 	ldrb.w	r2, [r2, #-88]
    5dec:	b2d1      	uxtb	r1, r2
    5dee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    5df0:	f1c2 0207 	rsb	r2, r2, #7
    5df4:	4610      	mov	r0, r2
    5df6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    5df8:	4082      	lsls	r2, r0
    5dfa:	b2d2      	uxtb	r2, r2
    5dfc:	430a      	orrs	r2, r1
    5dfe:	b2d2      	uxtb	r2, r2
    5e00:	b2d2      	uxtb	r2, r2
    5e02:	f107 0168 	add.w	r1, r7, #104	; 0x68
    5e06:	440b      	add	r3, r1
    5e08:	f803 2c58 	strb.w	r2, [r3, #-88]
	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
	for (i = 0; i < len; ++i) {
		byte = data[i];
		txbuf[i+4] = 0;
		for (j = 0; j < 8; ++j) {
    5e0c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5e0e:	3301      	adds	r3, #1
    5e10:	663b      	str	r3, [r7, #96]	; 0x60
    5e12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    5e14:	2b07      	cmp	r3, #7
    5e16:	d9c2      	bls.n	5d9e <le_transmit+0xca>
		}
	}

	// whiten the data and copy it into the txbuf
	int idx = whitening_index[btle_channel_index(channel-2402)];
	for (i = 0; i < len; ++i) {
    5e18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5e1a:	3301      	adds	r3, #1
    5e1c:	667b      	str	r3, [r7, #100]	; 0x64
    5e1e:	7afa      	ldrb	r2, [r7, #11]
    5e20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5e22:	429a      	cmp	r2, r3
    5e24:	d8aa      	bhi.n	5d7c <le_transmit+0xa8>
			byte >>= 1;
			txbuf[i+4] |= bit << (7 - j);
		}
	}

	len += 4; // include the AA in len
    5e26:	7afb      	ldrb	r3, [r7, #11]
    5e28:	3304      	adds	r3, #4
    5e2a:	72fb      	strb	r3, [r7, #11]

	// Bluetooth-like modulation
	cc2400_set(MANAND,  0x7fff);
    5e2c:	200d      	movs	r0, #13
    5e2e:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5e32:	f003 ff23 	bl	9c7c <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5e36:	2012      	movs	r0, #18
    5e38:	f642 3122 	movw	r1, #11042	; 0x2b22
    5e3c:	f003 ff1e 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);    // no PRNG
    5e40:	2014      	movs	r0, #20
    5e42:	f241 314b 	movw	r1, #4939	; 0x134b
    5e46:	f003 ff19 	bl	9c7c <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5e4a:	2020      	movs	r0, #32
    5e4c:	f640 4101 	movw	r1, #3073	; 0xc01
    5e50:	f003 ff14 	bl	9c7c <cc2400_set>
	//      |  | |   +-----------> sync word: 8 MSB bits of SYNC_WORD
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	cc2400_set(FSDIV,   channel);
    5e54:	4b54      	ldr	r3, [pc, #336]	; (5fa8 <le_transmit+0x2d4>)
    5e56:	881b      	ldrh	r3, [r3, #0]
    5e58:	b29b      	uxth	r3, r3
    5e5a:	2002      	movs	r0, #2
    5e5c:	4619      	mov	r1, r3
    5e5e:	f003 ff0d 	bl	9c7c <cc2400_set>
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    5e62:	2005      	movs	r0, #5
    5e64:	210b      	movs	r1, #11
    5e66:	f003 ff09 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    5e6a:	2003      	movs	r0, #3
    5e6c:	2140      	movs	r1, #64	; 0x40
    5e6e:	f003 ff05 	bl	9c7c <cc2400_set>
	cc2400_set(INT,     0x0014);	// FIFO_THRESHOLD: 20 bytes
    5e72:	2023      	movs	r0, #35	; 0x23
    5e74:	2114      	movs	r1, #20
    5e76:	f003 ff01 	bl	9c7c <cc2400_set>

	// sync byte depends on the first transmitted bit of the AA
	if (aa & 1)
    5e7a:	68fb      	ldr	r3, [r7, #12]
    5e7c:	f003 0301 	and.w	r3, r3, #1
    5e80:	2b00      	cmp	r3, #0
    5e82:	d005      	beq.n	5e90 <le_transmit+0x1bc>
		cc2400_set(SYNCH,   0xaaaa);
    5e84:	202d      	movs	r0, #45	; 0x2d
    5e86:	f64a 21aa 	movw	r1, #43690	; 0xaaaa
    5e8a:	f003 fef7 	bl	9c7c <cc2400_set>
    5e8e:	e004      	b.n	5e9a <le_transmit+0x1c6>
	else
		cc2400_set(SYNCH,   0x5555);
    5e90:	202d      	movs	r0, #45	; 0x2d
    5e92:	f245 5155 	movw	r1, #21845	; 0x5555
    5e96:	f003 fef1 	bl	9c7c <cc2400_set>

	// set GIO to FIFO_FULL
	gio_save = cc2400_get(IOCFG);
    5e9a:	2008      	movs	r0, #8
    5e9c:	f003 fed8 	bl	9c50 <cc2400_get>
    5ea0:	4603      	mov	r3, r0
    5ea2:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	cc2400_set(IOCFG, (GIO_FIFO_FULL << 9) | (gio_save & 0x1ff));
    5ea6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
    5eaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
    5eae:	b29b      	uxth	r3, r3
    5eb0:	f443 439c 	orr.w	r3, r3, #19968	; 0x4e00
    5eb4:	b29b      	uxth	r3, r3
    5eb6:	b29b      	uxth	r3, r3
    5eb8:	2008      	movs	r0, #8
    5eba:	4619      	mov	r1, r3
    5ebc:	f003 fede 	bl	9c7c <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    5ec0:	bf00      	nop
    5ec2:	f003 ff93 	bl	9dec <cc2400_status>
    5ec6:	4603      	mov	r3, r0
    5ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5ecc:	2b00      	cmp	r3, #0
    5ece:	d0f8      	beq.n	5ec2 <le_transmit+0x1ee>
	cc2400_strobe(SFSON);
    5ed0:	2061      	movs	r0, #97	; 0x61
    5ed2:	f003 ff95 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    5ed6:	bf00      	nop
    5ed8:	f003 ff88 	bl	9dec <cc2400_status>
    5edc:	4603      	mov	r3, r0
    5ede:	f003 0304 	and.w	r3, r3, #4
    5ee2:	2b00      	cmp	r3, #0
    5ee4:	d0f8      	beq.n	5ed8 <le_transmit+0x204>
	TXLED_SET;
    5ee6:	4b34      	ldr	r3, [pc, #208]	; (5fb8 <le_transmit+0x2e4>)
    5ee8:	f44f 7280 	mov.w	r2, #256	; 0x100
    5eec:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    5eee:	4b33      	ldr	r3, [pc, #204]	; (5fbc <le_transmit+0x2e8>)
    5ef0:	2280      	movs	r2, #128	; 0x80
    5ef2:	601a      	str	r2, [r3, #0]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5ef4:	bf00      	nop
    5ef6:	200e      	movs	r0, #14
    5ef8:	f003 feaa 	bl	9c50 <cc2400_get>
    5efc:	4603      	mov	r3, r0
    5efe:	f003 031f 	and.w	r3, r3, #31
    5f02:	2b0f      	cmp	r3, #15
    5f04:	d1f7      	bne.n	5ef6 <le_transmit+0x222>
	cc2400_strobe(STX);
    5f06:	2063      	movs	r0, #99	; 0x63
    5f08:	f003 ff7a 	bl	9e00 <cc2400_strobe>

	// put the packet into the FIFO
	for (i = 0; i < len; i += 16) {
    5f0c:	2300      	movs	r3, #0
    5f0e:	667b      	str	r3, [r7, #100]	; 0x64
    5f10:	e021      	b.n	5f56 <le_transmit+0x282>
		while (GIO6) ; // wait for the FIFO to drain (FIFO_FULL false)
    5f12:	bf00      	nop
    5f14:	4b2a      	ldr	r3, [pc, #168]	; (5fc0 <le_transmit+0x2ec>)
    5f16:	681b      	ldr	r3, [r3, #0]
    5f18:	f003 0304 	and.w	r3, r3, #4
    5f1c:	2b00      	cmp	r3, #0
    5f1e:	d1f9      	bne.n	5f14 <le_transmit+0x240>
		tx_len = len - i;
    5f20:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f22:	b2db      	uxtb	r3, r3
    5f24:	7afa      	ldrb	r2, [r7, #11]
    5f26:	1ad3      	subs	r3, r2, r3
    5f28:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (tx_len > 16)
    5f2c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
    5f30:	2b10      	cmp	r3, #16
    5f32:	d902      	bls.n	5f3a <le_transmit+0x266>
			tx_len = 16;
    5f34:	2310      	movs	r3, #16
    5f36:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		cc2400_spi_buf(FIFOREG, tx_len, txbuf + i);
    5f3a:	f107 0210 	add.w	r2, r7, #16
    5f3e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f40:	4413      	add	r3, r2
    5f42:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
    5f46:	2070      	movs	r0, #112	; 0x70
    5f48:	4611      	mov	r1, r2
    5f4a:	461a      	mov	r2, r3
    5f4c:	f003 fed8 	bl	9d00 <cc2400_spi_buf>
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
	cc2400_strobe(STX);

	// put the packet into the FIFO
	for (i = 0; i < len; i += 16) {
    5f50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f52:	3310      	adds	r3, #16
    5f54:	667b      	str	r3, [r7, #100]	; 0x64
    5f56:	7afa      	ldrb	r2, [r7, #11]
    5f58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    5f5a:	429a      	cmp	r2, r3
    5f5c:	d8d9      	bhi.n	5f12 <le_transmit+0x23e>
		if (tx_len > 16)
			tx_len = 16;
		cc2400_spi_buf(FIFOREG, tx_len, txbuf + i);
	}

	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    5f5e:	bf00      	nop
    5f60:	200e      	movs	r0, #14
    5f62:	f003 fe75 	bl	9c50 <cc2400_get>
    5f66:	4603      	mov	r3, r0
    5f68:	f003 031f 	and.w	r3, r3, #31
    5f6c:	2b0f      	cmp	r3, #15
    5f6e:	d1f7      	bne.n	5f60 <le_transmit+0x28c>
	TXLED_CLR;
    5f70:	4b14      	ldr	r3, [pc, #80]	; (5fc4 <le_transmit+0x2f0>)
    5f72:	f44f 7280 	mov.w	r2, #256	; 0x100
    5f76:	601a      	str	r2, [r3, #0]

	cc2400_strobe(SRFOFF);
    5f78:	2064      	movs	r0, #100	; 0x64
    5f7a:	f003 ff41 	bl	9e00 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    5f7e:	bf00      	nop
    5f80:	f003 ff34 	bl	9dec <cc2400_status>
    5f84:	4603      	mov	r3, r0
    5f86:	f003 0304 	and.w	r3, r3, #4
    5f8a:	2b00      	cmp	r3, #0
    5f8c:	d1f8      	bne.n	5f80 <le_transmit+0x2ac>

#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    5f8e:	4b0e      	ldr	r3, [pc, #56]	; (5fc8 <le_transmit+0x2f4>)
    5f90:	2280      	movs	r2, #128	; 0x80
    5f92:	601a      	str	r2, [r3, #0]
#endif

	// reset GIO
	cc2400_set(IOCFG, gio_save);
    5f94:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
    5f98:	2008      	movs	r0, #8
    5f9a:	4619      	mov	r1, r3
    5f9c:	f003 fe6e 	bl	9c7c <cc2400_set>
}
    5fa0:	3768      	adds	r7, #104	; 0x68
    5fa2:	46bd      	mov	sp, r7
    5fa4:	bd80      	pop	{r7, pc}
    5fa6:	bf00      	nop
    5fa8:	1000049c 	.word	0x1000049c
    5fac:	0000ba34 	.word	0x0000ba34
    5fb0:	0000b9b4 	.word	0x0000b9b4
    5fb4:	02040811 	.word	0x02040811
    5fb8:	2009c038 	.word	0x2009c038
    5fbc:	2009c058 	.word	0x2009c058
    5fc0:	2009c054 	.word	0x2009c054
    5fc4:	2009c03c 	.word	0x2009c03c
    5fc8:	2009c05c 	.word	0x2009c05c

00005fcc <le_jam>:

void le_jam(void) {
    5fcc:	b580      	push	{r7, lr}
    5fce:	af00      	add	r7, sp, #0
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    5fd0:	200d      	movs	r0, #13
    5fd2:	f647 71ff 	movw	r1, #32767	; 0x7fff
    5fd6:	f003 fe51 	bl	9c7c <cc2400_set>
	cc2400_set(LMTST,   0x2b22);    // LNA and receive mixers test register
    5fda:	2012      	movs	r0, #18
    5fdc:	f642 3122 	movw	r1, #11042	; 0x2b22
    5fe0:	f003 fe4c 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x234b);    // PRNG, 1 MHz offset
    5fe4:	2014      	movs	r0, #20
    5fe6:	f242 314b 	movw	r1, #9035	; 0x234b
    5fea:	f003 fe47 	bl	9c7c <cc2400_set>

	cc2400_set(GRMDM,   0x0c01);
    5fee:	2020      	movs	r0, #32
    5ff0:	f640 4101 	movw	r1, #3073	; 0xc01
    5ff4:	f003 fe42 	bl	9c7c <cc2400_set>
	//      |  | +---------------> 0 preamble bytes of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> buffered mode

	// cc2400_set(FSDIV,   channel);
	cc2400_set(FREND,   0b1011);    // amplifier level (-7 dBm, picked from hat)
    5ff8:	2005      	movs	r0, #5
    5ffa:	210b      	movs	r1, #11
    5ffc:	f003 fe3e 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040);    // 250 kHz frequency deviation
    6000:	2003      	movs	r0, #3
    6002:	2140      	movs	r1, #64	; 0x40
    6004:	f003 fe3a 	bl	9c7c <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    6008:	bf00      	nop
    600a:	f003 feef 	bl	9dec <cc2400_status>
    600e:	4603      	mov	r3, r0
    6010:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6014:	2b00      	cmp	r3, #0
    6016:	d0f8      	beq.n	600a <le_jam+0x3e>
	cc2400_strobe(SFSON);
    6018:	2061      	movs	r0, #97	; 0x61
    601a:	f003 fef1 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    601e:	bf00      	nop
    6020:	f003 fee4 	bl	9dec <cc2400_status>
    6024:	4603      	mov	r3, r0
    6026:	f003 0304 	and.w	r3, r3, #4
    602a:	2b00      	cmp	r3, #0
    602c:	d0f8      	beq.n	6020 <le_jam+0x54>
	TXLED_SET;
    602e:	4b0a      	ldr	r3, [pc, #40]	; (6058 <le_jam+0x8c>)
    6030:	f44f 7280 	mov.w	r2, #256	; 0x100
    6034:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    6036:	4b09      	ldr	r3, [pc, #36]	; (605c <le_jam+0x90>)
    6038:	2280      	movs	r2, #128	; 0x80
    603a:	601a      	str	r2, [r3, #0]
#endif
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    603c:	bf00      	nop
    603e:	200e      	movs	r0, #14
    6040:	f003 fe06 	bl	9c50 <cc2400_get>
    6044:	4603      	mov	r3, r0
    6046:	f003 031f 	and.w	r3, r3, #31
    604a:	2b0f      	cmp	r3, #15
    604c:	d1f7      	bne.n	603e <le_jam+0x72>
	cc2400_strobe(STX);
    604e:	2063      	movs	r0, #99	; 0x63
    6050:	f003 fed6 	bl	9e00 <cc2400_strobe>
#endif
}
    6054:	bd80      	pop	{r7, pc}
    6056:	bf00      	nop
    6058:	2009c038 	.word	0x2009c038
    605c:	2009c058 	.word	0x2009c058

00006060 <hop>:

/* TODO - return whether hop happened, or should caller have to keep
 * track of this? */
void hop(void)
{
    6060:	b580      	push	{r7, lr}
    6062:	af00      	add	r7, sp, #0
	do_hop = 0;
    6064:	4b41      	ldr	r3, [pc, #260]	; (616c <hop+0x10c>)
    6066:	2200      	movs	r2, #0
    6068:	701a      	strb	r2, [r3, #0]

	// No hopping, if channel is set correctly, do nothing
	if (hop_mode == HOP_NONE) {
    606a:	4b41      	ldr	r3, [pc, #260]	; (6170 <hop+0x110>)
    606c:	781b      	ldrb	r3, [r3, #0]
    606e:	2b00      	cmp	r3, #0
    6070:	d10b      	bne.n	608a <hop+0x2a>
		if (cc2400_get(FSDIV) == (channel - 1))
    6072:	2002      	movs	r0, #2
    6074:	f003 fdec 	bl	9c50 <cc2400_get>
    6078:	4603      	mov	r3, r0
    607a:	461a      	mov	r2, r3
    607c:	4b3d      	ldr	r3, [pc, #244]	; (6174 <hop+0x114>)
    607e:	881b      	ldrh	r3, [r3, #0]
    6080:	b29b      	uxth	r3, r3
    6082:	3b01      	subs	r3, #1
    6084:	429a      	cmp	r2, r3
    6086:	d147      	bne.n	6118 <hop+0xb8>
			return;
    6088:	e06e      	b.n	6168 <hop+0x108>
	}

	// Slow sweep (100 hops/sec)
	else if (hop_mode == HOP_SWEEP) {
    608a:	4b39      	ldr	r3, [pc, #228]	; (6170 <hop+0x110>)
    608c:	781b      	ldrb	r3, [r3, #0]
    608e:	2b01      	cmp	r3, #1
    6090:	d114      	bne.n	60bc <hop+0x5c>
		channel += 32;
    6092:	4b38      	ldr	r3, [pc, #224]	; (6174 <hop+0x114>)
    6094:	881b      	ldrh	r3, [r3, #0]
    6096:	b29b      	uxth	r3, r3
    6098:	3320      	adds	r3, #32
    609a:	b29a      	uxth	r2, r3
    609c:	4b35      	ldr	r3, [pc, #212]	; (6174 <hop+0x114>)
    609e:	801a      	strh	r2, [r3, #0]
		if (channel > 2480)
    60a0:	4b34      	ldr	r3, [pc, #208]	; (6174 <hop+0x114>)
    60a2:	881b      	ldrh	r3, [r3, #0]
    60a4:	b29b      	uxth	r3, r3
    60a6:	f5b3 6f1b 	cmp.w	r3, #2480	; 0x9b0
    60aa:	d935      	bls.n	6118 <hop+0xb8>
			channel -= 79;
    60ac:	4b31      	ldr	r3, [pc, #196]	; (6174 <hop+0x114>)
    60ae:	881b      	ldrh	r3, [r3, #0]
    60b0:	b29b      	uxth	r3, r3
    60b2:	3b4f      	subs	r3, #79	; 0x4f
    60b4:	b29a      	uxth	r2, r3
    60b6:	4b2f      	ldr	r3, [pc, #188]	; (6174 <hop+0x114>)
    60b8:	801a      	strh	r2, [r3, #0]
    60ba:	e02d      	b.n	6118 <hop+0xb8>
	}

	else if (hop_mode == HOP_BLUETOOTH) {
    60bc:	4b2c      	ldr	r3, [pc, #176]	; (6170 <hop+0x110>)
    60be:	781b      	ldrb	r3, [r3, #0]
    60c0:	2b02      	cmp	r3, #2
    60c2:	d10d      	bne.n	60e0 <hop+0x80>
		TXLED_SET;
    60c4:	4b2c      	ldr	r3, [pc, #176]	; (6178 <hop+0x118>)
    60c6:	f44f 7280 	mov.w	r2, #256	; 0x100
    60ca:	601a      	str	r2, [r3, #0]
		channel = next_hop(clkn);
    60cc:	4b2b      	ldr	r3, [pc, #172]	; (617c <hop+0x11c>)
    60ce:	681b      	ldr	r3, [r3, #0]
    60d0:	4618      	mov	r0, r3
    60d2:	f002 f8ed 	bl	82b0 <next_hop>
    60d6:	4603      	mov	r3, r0
    60d8:	461a      	mov	r2, r3
    60da:	4b26      	ldr	r3, [pc, #152]	; (6174 <hop+0x114>)
    60dc:	801a      	strh	r2, [r3, #0]
    60de:	e01b      	b.n	6118 <hop+0xb8>
	}

	else if (hop_mode == HOP_BTLE) {
    60e0:	4b23      	ldr	r3, [pc, #140]	; (6170 <hop+0x110>)
    60e2:	781b      	ldrb	r3, [r3, #0]
    60e4:	2b03      	cmp	r3, #3
    60e6:	d10b      	bne.n	6100 <hop+0xa0>
		TXLED_SET;
    60e8:	4b23      	ldr	r3, [pc, #140]	; (6178 <hop+0x118>)
    60ea:	f44f 7280 	mov.w	r2, #256	; 0x100
    60ee:	601a      	str	r2, [r3, #0]
		channel = btle_next_hop(&le);
    60f0:	4823      	ldr	r0, [pc, #140]	; (6180 <hop+0x120>)
    60f2:	f002 f9a3 	bl	843c <btle_next_hop>
    60f6:	4603      	mov	r3, r0
    60f8:	461a      	mov	r2, r3
    60fa:	4b1e      	ldr	r3, [pc, #120]	; (6174 <hop+0x114>)
    60fc:	801a      	strh	r2, [r3, #0]
    60fe:	e00b      	b.n	6118 <hop+0xb8>
	}

	else if (hop_mode == HOP_DIRECT) {
    6100:	4b1b      	ldr	r3, [pc, #108]	; (6170 <hop+0x110>)
    6102:	781b      	ldrb	r3, [r3, #0]
    6104:	2b04      	cmp	r3, #4
    6106:	d107      	bne.n	6118 <hop+0xb8>
		TXLED_SET;
    6108:	4b1b      	ldr	r3, [pc, #108]	; (6178 <hop+0x118>)
    610a:	f44f 7280 	mov.w	r2, #256	; 0x100
    610e:	601a      	str	r2, [r3, #0]
		channel = hop_direct_channel;
    6110:	4b1c      	ldr	r3, [pc, #112]	; (6184 <hop+0x124>)
    6112:	881a      	ldrh	r2, [r3, #0]
    6114:	4b17      	ldr	r3, [pc, #92]	; (6174 <hop+0x114>)
    6116:	801a      	strh	r2, [r3, #0]
	}

        /* IDLE mode, but leave amp on, so don't call cc2400_idle(). */
	cc2400_strobe(SRFOFF);
    6118:	2064      	movs	r0, #100	; 0x64
    611a:	f003 fe71 	bl	9e00 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    611e:	bf00      	nop
    6120:	f003 fe64 	bl	9dec <cc2400_status>
    6124:	4603      	mov	r3, r0
    6126:	f003 0304 	and.w	r3, r3, #4
    612a:	2b00      	cmp	r3, #0
    612c:	d1f8      	bne.n	6120 <hop+0xc0>

	/* Retune */
	cc2400_set(FSDIV, channel - 1);
    612e:	4b11      	ldr	r3, [pc, #68]	; (6174 <hop+0x114>)
    6130:	881b      	ldrh	r3, [r3, #0]
    6132:	b29b      	uxth	r3, r3
    6134:	3b01      	subs	r3, #1
    6136:	b29b      	uxth	r3, r3
    6138:	2002      	movs	r0, #2
    613a:	4619      	mov	r1, r3
    613c:	f003 fd9e 	bl	9c7c <cc2400_set>
	
	/* Update CS register if hopping.  */
	if (hop_mode > 0) {
    6140:	4b0b      	ldr	r3, [pc, #44]	; (6170 <hop+0x110>)
    6142:	781b      	ldrb	r3, [r3, #0]
    6144:	2b00      	cmp	r3, #0
    6146:	d001      	beq.n	614c <hop+0xec>
		cs_threshold_calc_and_set();
    6148:	f7fe fb08 	bl	475c <cs_threshold_calc_and_set>
	}

	/* Wait for lock */
	cc2400_strobe(SFSON);
    614c:	2061      	movs	r0, #97	; 0x61
    614e:	f003 fe57 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    6152:	bf00      	nop
    6154:	f003 fe4a 	bl	9dec <cc2400_status>
    6158:	4603      	mov	r3, r0
    615a:	f003 0304 	and.w	r3, r3, #4
    615e:	2b00      	cmp	r3, #0
    6160:	d0f8      	beq.n	6154 <hop+0xf4>
	
	/* RX mode */
	cc2400_strobe(SRX);
    6162:	2062      	movs	r0, #98	; 0x62
    6164:	f003 fe4c 	bl	9e00 <cc2400_strobe>

}
    6168:	bd80      	pop	{r7, pc}
    616a:	bf00      	nop
    616c:	1000097d 	.word	0x1000097d
    6170:	1000097c 	.word	0x1000097c
    6174:	1000049c 	.word	0x1000049c
    6178:	2009c038 	.word	0x2009c038
    617c:	10000be4 	.word	0x10000be4
    6180:	10000458 	.word	0x10000458
    6184:	10000980 	.word	0x10000980

00006188 <cc2400_spi_rev>:


u32 cc2400_spi_rev(u8 len, u32 data)
{
    6188:	b480      	push	{r7}
    618a:	b085      	sub	sp, #20
    618c:	af00      	add	r7, sp, #0
    618e:	4603      	mov	r3, r0
    6190:	6039      	str	r1, [r7, #0]
    6192:	71fb      	strb	r3, [r7, #7]
    //    u32 first_ts, second_ts, diff;


        u32 msb = 1 << (len - 1);
    6194:	79fb      	ldrb	r3, [r7, #7]
    6196:	3b01      	subs	r3, #1
    6198:	2201      	movs	r2, #1
    619a:	fa02 f303 	lsl.w	r3, r2, r3
    619e:	60fb      	str	r3, [r7, #12]

        /* start transaction by dropping CSN */
        CSN_CLR;
    61a0:	4b18      	ldr	r3, [pc, #96]	; (6204 <cc2400_spi_rev+0x7c>)
    61a2:	2220      	movs	r2, #32
    61a4:	601a      	str	r2, [r3, #0]

//      first_ts = CLK100NS;
        while (len--) {
    61a6:	e01e      	b.n	61e6 <cc2400_spi_rev+0x5e>
                if (data & msb)
    61a8:	683a      	ldr	r2, [r7, #0]
    61aa:	68fb      	ldr	r3, [r7, #12]
    61ac:	4013      	ands	r3, r2
    61ae:	2b00      	cmp	r3, #0
    61b0:	d003      	beq.n	61ba <cc2400_spi_rev+0x32>
                        MOSI_SET;
    61b2:	4b15      	ldr	r3, [pc, #84]	; (6208 <cc2400_spi_rev+0x80>)
    61b4:	2201      	movs	r2, #1
    61b6:	601a      	str	r2, [r3, #0]
    61b8:	e002      	b.n	61c0 <cc2400_spi_rev+0x38>
                else
                        MOSI_CLR;
    61ba:	4b12      	ldr	r3, [pc, #72]	; (6204 <cc2400_spi_rev+0x7c>)
    61bc:	2201      	movs	r2, #1
    61be:	601a      	str	r2, [r3, #0]
                data <<= 1;
    61c0:	683b      	ldr	r3, [r7, #0]
    61c2:	005b      	lsls	r3, r3, #1
    61c4:	603b      	str	r3, [r7, #0]

                SCLK_SET;
    61c6:	4b10      	ldr	r3, [pc, #64]	; (6208 <cc2400_spi_rev+0x80>)
    61c8:	2210      	movs	r2, #16
    61ca:	601a      	str	r2, [r3, #0]
                if (MISO)
    61cc:	4b0f      	ldr	r3, [pc, #60]	; (620c <cc2400_spi_rev+0x84>)
    61ce:	681b      	ldr	r3, [r3, #0]
    61d0:	f003 0302 	and.w	r3, r3, #2
    61d4:	2b00      	cmp	r3, #0
    61d6:	d003      	beq.n	61e0 <cc2400_spi_rev+0x58>
                        data |= 1;
    61d8:	683b      	ldr	r3, [r7, #0]
    61da:	f043 0301 	orr.w	r3, r3, #1
    61de:	603b      	str	r3, [r7, #0]

                SCLK_CLR;
    61e0:	4b08      	ldr	r3, [pc, #32]	; (6204 <cc2400_spi_rev+0x7c>)
    61e2:	2210      	movs	r2, #16
    61e4:	601a      	str	r2, [r3, #0]

        /* start transaction by dropping CSN */
        CSN_CLR;

//      first_ts = CLK100NS;
        while (len--) {
    61e6:	79fb      	ldrb	r3, [r7, #7]
    61e8:	1e5a      	subs	r2, r3, #1
    61ea:	71fa      	strb	r2, [r7, #7]
    61ec:	2b00      	cmp	r3, #0
    61ee:	d1db      	bne.n	61a8 <cc2400_spi_rev+0x20>
                SCLK_CLR;
        }
//      second_ts = CLK100NS;
//      diff_ts = second_ts - first_ts;

        CSN_SET;
    61f0:	4b05      	ldr	r3, [pc, #20]	; (6208 <cc2400_spi_rev+0x80>)
    61f2:	2220      	movs	r2, #32
    61f4:	601a      	str	r2, [r3, #0]
        return data;
    61f6:	683b      	ldr	r3, [r7, #0]
}
    61f8:	4618      	mov	r0, r3
    61fa:	3714      	adds	r7, #20
    61fc:	46bd      	mov	sp, r7
    61fe:	f85d 7b04 	ldr.w	r7, [sp], #4
    6202:	4770      	bx	lr
    6204:	2009c05c 	.word	0x2009c05c
    6208:	2009c058 	.word	0x2009c058
    620c:	2009c054 	.word	0x2009c054

00006210 <cc2400_get_rev>:

u8 cc2400_get_rev(u8 reg)
{
    6210:	b580      	push	{r7, lr}
    6212:	b084      	sub	sp, #16
    6214:	af00      	add	r7, sp, #0
    6216:	4603      	mov	r3, r0
    6218:	71fb      	strb	r3, [r7, #7]
        u32 in;

        u32 out = (reg | 0x80) << 8;
    621a:	79fb      	ldrb	r3, [r7, #7]
    621c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6220:	b2db      	uxtb	r3, r3
    6222:	021b      	lsls	r3, r3, #8
    6224:	60fb      	str	r3, [r7, #12]
        in = cc2400_spi_rev(16, out);
    6226:	2010      	movs	r0, #16
    6228:	68f9      	ldr	r1, [r7, #12]
    622a:	f7ff ffad 	bl	6188 <cc2400_spi_rev>
    622e:	60b8      	str	r0, [r7, #8]
        return in & 0xFF;
    6230:	68bb      	ldr	r3, [r7, #8]
    6232:	b2db      	uxtb	r3, r3
}
    6234:	4618      	mov	r0, r3
    6236:	3710      	adds	r7, #16
    6238:	46bd      	mov	sp, r7
    623a:	bd80      	pop	{r7, pc}

0000623c <bt_stream_rx>:


/* Bluetooth packet monitoring */
// wpson
void bt_stream_rx()
{
    623c:	b590      	push	{r4, r7, lr}
    623e:	b0a1      	sub	sp, #132	; 0x84
    6240:	af00      	add	r7, sp, #0
//	TXLED_SET;
	RXLED_CLR;
    6242:	4bb8      	ldr	r3, [pc, #736]	; (6524 <bt_stream_rx+0x2e8>)
    6244:	2210      	movs	r2, #16
    6246:	601a      	str	r2, [r3, #0]
	int i;
	
	u8 freq_buf[45];
	queue_init();
    6248:	f002 faa0 	bl	878c <queue_init>
	dio_ssp_init();
    624c:	f003 fc44 	bl	9ad8 <dio_ssp_init>
	dma_init_le();
    6250:	f7ff fa4a 	bl	56e8 <dma_init_le>
	dio_ssp_start();
    6254:	f7ff fbb2 	bl	59bc <dio_ssp_start>
	
	cc2400_set(MANAND, 0x7fff);
    6258:	200d      	movs	r0, #13
    625a:	f647 71ff 	movw	r1, #32767	; 0x7fff
    625e:	f003 fd0d 	bl	9c7c <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    6262:	2012      	movs	r0, #18
    6264:	f642 3122 	movw	r1, #11042	; 0x2b22
    6268:	f003 fd08 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x124b); // without PRNG
    626c:	2014      	movs	r0, #20
    626e:	f241 214b 	movw	r1, #4683	; 0x124b
    6272:	f003 fd03 	bl	9c7c <cc2400_set>
	cc2400_set(GRMDM,   0x0561); // un-buffered mode, GFSK
    6276:	2020      	movs	r0, #32
    6278:	f240 5161 	movw	r1, #1377	; 0x561
    627c:	f003 fcfe 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, 0x0040); // 160 kHz frequency deviation
    6280:	2003      	movs	r0, #3
    6282:	2140      	movs	r1, #64	; 0x40
    6284:	f003 fcfa 	bl	9c7c <cc2400_set>

//	cc2400_set(SYNCH, 0xf9ae);
//	cc2400_set(SYNCL, 0x1584);
	
	cc2400_set(SYNCL,   rbit(0x8e89bed6) & 0xffff);
    6288:	48a7      	ldr	r0, [pc, #668]	; (6528 <bt_stream_rx+0x2ec>)
    628a:	f003 fb25 	bl	98d8 <rbit>
    628e:	4603      	mov	r3, r0
    6290:	b29b      	uxth	r3, r3
    6292:	202c      	movs	r0, #44	; 0x2c
    6294:	4619      	mov	r1, r3
    6296:	f003 fcf1 	bl	9c7c <cc2400_set>
	cc2400_set(SYNCH,   (rbit(0x8e89bed6) >> 16) & 0xffff);
    629a:	48a3      	ldr	r0, [pc, #652]	; (6528 <bt_stream_rx+0x2ec>)
    629c:	f003 fb1c 	bl	98d8 <rbit>
    62a0:	4603      	mov	r3, r0
    62a2:	0c1b      	lsrs	r3, r3, #16
    62a4:	b29b      	uxth	r3, r3
    62a6:	202d      	movs	r0, #45	; 0x2d
    62a8:	4619      	mov	r1, r3
    62aa:	f003 fce7 	bl	9c7c <cc2400_set>
	
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    62ae:	4b9f      	ldr	r3, [pc, #636]	; (652c <bt_stream_rx+0x2f0>)
    62b0:	2280      	movs	r2, #128	; 0x80
    62b2:	601a      	str	r2, [r3, #0]
//	HGM_SET;
#endif

	while (!(cc2400_status() & XOSC16M_STABLE));
    62b4:	bf00      	nop
    62b6:	f003 fd99 	bl	9dec <cc2400_status>
    62ba:	4603      	mov	r3, r0
    62bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    62c0:	2b00      	cmp	r3, #0
    62c2:	d0f8      	beq.n	62b6 <bt_stream_rx+0x7a>
	while ((cc2400_status() & FS_LOCK));
    62c4:	bf00      	nop
    62c6:	f003 fd91 	bl	9dec <cc2400_status>
    62ca:	4603      	mov	r3, r0
    62cc:	f003 0304 	and.w	r3, r3, #4
    62d0:	2b00      	cmp	r3, #0
    62d2:	d1f8      	bne.n	62c6 <bt_stream_rx+0x8a>

	cc2400_set(FSDIV, channel - 1);
    62d4:	4b96      	ldr	r3, [pc, #600]	; (6530 <bt_stream_rx+0x2f4>)
    62d6:	881b      	ldrh	r3, [r3, #0]
    62d8:	b29b      	uxth	r3, r3
    62da:	3b01      	subs	r3, #1
    62dc:	b29b      	uxth	r3, r3
    62de:	2002      	movs	r0, #2
    62e0:	4619      	mov	r1, r3
    62e2:	f003 fccb 	bl	9c7c <cc2400_set>
	cc2400_strobe(SFSON);
    62e6:	2061      	movs	r0, #97	; 0x61
    62e8:	f003 fd8a 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    62ec:	bf00      	nop
    62ee:	f003 fd7d 	bl	9dec <cc2400_status>
    62f2:	4603      	mov	r3, r0
    62f4:	f003 0304 	and.w	r3, r3, #4
    62f8:	2b00      	cmp	r3, #0
    62fa:	d0f8      	beq.n	62ee <bt_stream_rx+0xb2>
	cc2400_strobe(SRX);
    62fc:	2062      	movs	r0, #98	; 0x62
    62fe:	f003 fd7f 	bl	9e00 <cc2400_strobe>
	
//	cc2400_rx();
	while (requested_mode == MODE_RX_SYMBOLS) {
    6302:	e144      	b.n	658e <bt_stream_rx+0x352>
		
		while (!(cc2400_status () & SYNC_RECEIVED));
    6304:	bf00      	nop
    6306:	f003 fd71 	bl	9dec <cc2400_status>
    630a:	4603      	mov	r3, r0
    630c:	f003 0310 	and.w	r3, r3, #16
    6310:	2b00      	cmp	r3, #0
    6312:	d0f8      	beq.n	6306 <bt_stream_rx+0xca>
                        out = rssi;
                if (out < 0)
		  goto rx_flush;
*/

		for (i = 0; i < 45; i++)
    6314:	2300      	movs	r3, #0
    6316:	67fb      	str	r3, [r7, #124]	; 0x7c
    6318:	e00d      	b.n	6336 <bt_stream_rx+0xfa>
		{
			freq_buf[i] = cc2400_get_rev(FREQEST);	
    631a:	2007      	movs	r0, #7
    631c:	f7ff ff78 	bl	6210 <cc2400_get_rev>
    6320:	4603      	mov	r3, r0
    6322:	4619      	mov	r1, r3
    6324:	f107 0234 	add.w	r2, r7, #52	; 0x34
    6328:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    632a:	4413      	add	r3, r2
    632c:	460a      	mov	r2, r1
    632e:	701a      	strb	r2, [r3, #0]
                        out = rssi;
                if (out < 0)
		  goto rx_flush;
*/

		for (i = 0; i < 45; i++)
    6330:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    6332:	3301      	adds	r3, #1
    6334:	67fb      	str	r3, [r7, #124]	; 0x7c
    6336:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    6338:	2b2c      	cmp	r3, #44	; 0x2c
    633a:	ddee      	ble.n	631a <bt_stream_rx+0xde>
		{
			freq_buf[i] = cc2400_get_rev(FREQEST);	
		}


		while (!rx_tc);
    633c:	bf00      	nop
    633e:	4b7d      	ldr	r3, [pc, #500]	; (6534 <bt_stream_rx+0x2f8>)
    6340:	681b      	ldr	r3, [r3, #0]
    6342:	2b00      	cmp	r3, #0
    6344:	d0fb      	beq.n	633e <bt_stream_rx+0x102>
	
		RXLED_SET;
    6346:	4b7c      	ldr	r3, [pc, #496]	; (6538 <bt_stream_rx+0x2fc>)
    6348:	2210      	movs	r2, #16
    634a:	601a      	str	r2, [r3, #0]
		if (rx_err) {
    634c:	4b7b      	ldr	r3, [pc, #492]	; (653c <bt_stream_rx+0x300>)
    634e:	681b      	ldr	r3, [r3, #0]
    6350:	2b00      	cmp	r3, #0
    6352:	d007      	beq.n	6364 <bt_stream_rx+0x128>
		status |= DMA_ERROR;
    6354:	4b7a      	ldr	r3, [pc, #488]	; (6540 <bt_stream_rx+0x304>)
    6356:	781b      	ldrb	r3, [r3, #0]
    6358:	b2db      	uxtb	r3, r3
    635a:	f043 0302 	orr.w	r3, r3, #2
    635e:	b2da      	uxtb	r2, r3
    6360:	4b77      	ldr	r3, [pc, #476]	; (6540 <bt_stream_rx+0x304>)
    6362:	701a      	strb	r2, [r3, #0]
		}	
		if (rx_tc > 1)
    6364:	4b73      	ldr	r3, [pc, #460]	; (6534 <bt_stream_rx+0x2f8>)
    6366:	681b      	ldr	r3, [r3, #0]
    6368:	2b01      	cmp	r3, #1
    636a:	d907      	bls.n	637c <bt_stream_rx+0x140>
			status |= DMA_OVERFLOW;
    636c:	4b74      	ldr	r3, [pc, #464]	; (6540 <bt_stream_rx+0x304>)
    636e:	781b      	ldrb	r3, [r3, #0]
    6370:	b2db      	uxtb	r3, r3
    6372:	f043 0301 	orr.w	r3, r3, #1
    6376:	b2da      	uxtb	r2, r3
    6378:	4b71      	ldr	r3, [pc, #452]	; (6540 <bt_stream_rx+0x304>)
    637a:	701a      	strb	r2, [r3, #0]
		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
    637c:	463b      	mov	r3, r7
    637e:	67bb      	str	r3, [r7, #120]	; 0x78
		packet[0] = le.access_address;
    6380:	4b70      	ldr	r3, [pc, #448]	; (6544 <bt_stream_rx+0x308>)
    6382:	681b      	ldr	r3, [r3, #0]
    6384:	603b      	str	r3, [r7, #0]

                while (DMACC0Config & DMACCxConfig_E && rx_err == 0);
    6386:	bf00      	nop
    6388:	4b6f      	ldr	r3, [pc, #444]	; (6548 <bt_stream_rx+0x30c>)
    638a:	681b      	ldr	r3, [r3, #0]
    638c:	f003 0301 	and.w	r3, r3, #1
    6390:	2b00      	cmp	r3, #0
    6392:	d003      	beq.n	639c <bt_stream_rx+0x160>
    6394:	4b69      	ldr	r3, [pc, #420]	; (653c <bt_stream_rx+0x300>)
    6396:	681b      	ldr	r3, [r3, #0]
    6398:	2b00      	cmp	r3, #0
    639a:	d0f5      	beq.n	6388 <bt_stream_rx+0x14c>
                
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    639c:	4a6b      	ldr	r2, [pc, #428]	; (654c <bt_stream_rx+0x310>)
    639e:	4b6b      	ldr	r3, [pc, #428]	; (654c <bt_stream_rx+0x310>)
    63a0:	681b      	ldr	r3, [r3, #0]
    63a2:	f023 0301 	bic.w	r3, r3, #1
    63a6:	6013      	str	r3, [r2, #0]
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    63a8:	4b61      	ldr	r3, [pc, #388]	; (6530 <bt_stream_rx+0x2f4>)
    63aa:	881b      	ldrh	r3, [r3, #0]
    63ac:	b29b      	uxth	r3, r3
    63ae:	b2db      	uxtb	r3, r3
    63b0:	3b62      	subs	r3, #98	; 0x62
    63b2:	b2db      	uxtb	r3, r3
    63b4:	4618      	mov	r0, r3
    63b6:	f002 f869 	bl	848c <btle_channel_index>
    63ba:	4603      	mov	r3, r0
    63bc:	461a      	mov	r2, r3
    63be:	4613      	mov	r3, r2
    63c0:	005b      	lsls	r3, r3, #1
    63c2:	4413      	add	r3, r2
    63c4:	011b      	lsls	r3, r3, #4
    63c6:	4a62      	ldr	r2, [pc, #392]	; (6550 <bt_stream_rx+0x314>)
    63c8:	4413      	add	r3, r2
    63ca:	677b      	str	r3, [r7, #116]	; 0x74
		for (i = 0; i < 44; i += 4) {
    63cc:	2300      	movs	r3, #0
    63ce:	67fb      	str	r3, [r7, #124]	; 0x7c
    63d0:	e034      	b.n	643c <bt_stream_rx+0x200>
			uint32_t v = rxbuf1[i+0] << 24
    63d2:	4a60      	ldr	r2, [pc, #384]	; (6554 <bt_stream_rx+0x318>)
    63d4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    63d6:	4413      	add	r3, r2
    63d8:	781b      	ldrb	r3, [r3, #0]
    63da:	061a      	lsls	r2, r3, #24
                                          | rxbuf1[i+1] << 16
    63dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    63de:	3301      	adds	r3, #1
    63e0:	495c      	ldr	r1, [pc, #368]	; (6554 <bt_stream_rx+0x318>)
    63e2:	5ccb      	ldrb	r3, [r1, r3]
    63e4:	041b      	lsls	r3, r3, #16
    63e6:	431a      	orrs	r2, r3
                                      | rxbuf1[i+2] << 8
    63e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    63ea:	3302      	adds	r3, #2
    63ec:	4959      	ldr	r1, [pc, #356]	; (6554 <bt_stream_rx+0x318>)
    63ee:	5ccb      	ldrb	r3, [r1, r3]
    63f0:	021b      	lsls	r3, r3, #8
    63f2:	4313      	orrs	r3, r2
                                          | rxbuf1[i+3] << 0;
    63f4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    63f6:	3203      	adds	r2, #3
    63f8:	4956      	ldr	r1, [pc, #344]	; (6554 <bt_stream_rx+0x318>)
    63fa:	5c8a      	ldrb	r2, [r1, r2]
    63fc:	4313      	orrs	r3, r2
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    63fe:	673b      	str	r3, [r7, #112]	; 0x70
                                          | rxbuf1[i+1] << 16
                                      | rxbuf1[i+2] << 8
                                          | rxbuf1[i+3] << 0;
                        packet[i/4+1] = rbit(v) ^ whit[i/4];
    6400:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    6402:	2b00      	cmp	r3, #0
    6404:	da00      	bge.n	6408 <bt_stream_rx+0x1cc>
    6406:	3303      	adds	r3, #3
    6408:	109b      	asrs	r3, r3, #2
    640a:	1c5c      	adds	r4, r3, #1
    640c:	6f38      	ldr	r0, [r7, #112]	; 0x70
    640e:	f003 fa63 	bl	98d8 <rbit>
    6412:	4601      	mov	r1, r0
    6414:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    6416:	2b00      	cmp	r3, #0
    6418:	da00      	bge.n	641c <bt_stream_rx+0x1e0>
    641a:	3303      	adds	r3, #3
    641c:	109b      	asrs	r3, r3, #2
    641e:	009b      	lsls	r3, r3, #2
    6420:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    6422:	4413      	add	r3, r2
    6424:	681b      	ldr	r3, [r3, #0]
    6426:	ea81 0203 	eor.w	r2, r1, r3
    642a:	00a3      	lsls	r3, r4, #2
    642c:	f107 0180 	add.w	r1, r7, #128	; 0x80
    6430:	440b      	add	r3, r1
    6432:	f843 2c80 	str.w	r2, [r3, #-128]
                
			
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
	
		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 44; i += 4) {
    6436:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    6438:	3304      	adds	r3, #4
    643a:	67fb      	str	r3, [r7, #124]	; 0x7c
    643c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    643e:	2b2b      	cmp	r3, #43	; 0x2b
    6440:	ddc7      	ble.n	63d2 <bt_stream_rx+0x196>
                                      | eddystone[i+2] << 8
                                          | eddystone[i+3] << 0;
                        packet[i/4+1] = rbit(v) ^ whit[i/4];
		}
*/
		unsigned len = (p[5] & 0x3f) + 2;
    6442:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    6444:	3305      	adds	r3, #5
    6446:	781b      	ldrb	r3, [r3, #0]
    6448:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    644c:	3302      	adds	r3, #2
    644e:	66fb      	str	r3, [r7, #108]	; 0x6c
		
		if (len > 39)
    6450:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    6452:	2b27      	cmp	r3, #39	; 0x27
    6454:	d900      	bls.n	6458 <bt_stream_rx+0x21c>
			goto rx_flush;
    6456:	e040      	b.n	64da <bt_stream_rx+0x29e>

		u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    6458:	4b3a      	ldr	r3, [pc, #232]	; (6544 <bt_stream_rx+0x308>)
    645a:	68d9      	ldr	r1, [r3, #12]
    645c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    645e:	1d1a      	adds	r2, r3, #4
    6460:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    6462:	4608      	mov	r0, r1
    6464:	4611      	mov	r1, r2
    6466:	461a      	mov	r2, r3
    6468:	f002 f914 	bl	8694 <btle_crcgen_lut>
    646c:	66b8      	str	r0, [r7, #104]	; 0x68
		u32 wire_crc = (p[4+len+2] << 16)
    646e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    6470:	3306      	adds	r3, #6
    6472:	6fba      	ldr	r2, [r7, #120]	; 0x78
    6474:	4413      	add	r3, r2
    6476:	781b      	ldrb	r3, [r3, #0]
    6478:	041a      	lsls	r2, r3, #16
                                                 | (p[4+len+1] << 8)
    647a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    647c:	3305      	adds	r3, #5
    647e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
    6480:	440b      	add	r3, r1
    6482:	781b      	ldrb	r3, [r3, #0]
    6484:	021b      	lsls	r3, r3, #8
    6486:	4313      	orrs	r3, r2
                                                 | (p[4+len+0] << 0);
    6488:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    648a:	3204      	adds	r2, #4
    648c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
    648e:	440a      	add	r2, r1
    6490:	7812      	ldrb	r2, [r2, #0]
    6492:	4313      	orrs	r3, r2
		
		if (len > 39)
			goto rx_flush;

		u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
		u32 wire_crc = (p[4+len+2] << 16)
    6494:	667b      	str	r3, [r7, #100]	; 0x64
                                                 | (p[4+len+1] << 8)
                                                 | (p[4+len+0] << 0);
                if (calc_crc != wire_crc) // skip packets with a bad CRC
    6496:	6eba      	ldr	r2, [r7, #104]	; 0x68
    6498:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    649a:	429a      	cmp	r2, r3
    649c:	d000      	beq.n	64a0 <bt_stream_rx+0x264>
                        goto rx_flush;
    649e:	e01c      	b.n	64da <bt_stream_rx+0x29e>

		
		if (p[38] == 0x00 && p[39] == 0x3d)
    64a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    64a2:	3326      	adds	r3, #38	; 0x26
    64a4:	781b      	ldrb	r3, [r3, #0]
    64a6:	2b00      	cmp	r3, #0
    64a8:	d114      	bne.n	64d4 <bt_stream_rx+0x298>
    64aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    64ac:	3327      	adds	r3, #39	; 0x27
    64ae:	781b      	ldrb	r3, [r3, #0]
    64b0:	2b3d      	cmp	r3, #61	; 0x3d
    64b2:	d10f      	bne.n	64d4 <bt_stream_rx+0x298>
		{
			device_index = p[40];
    64b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    64b6:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    64ba:	4b27      	ldr	r3, [pc, #156]	; (6558 <bt_stream_rx+0x31c>)
    64bc:	701a      	strb	r2, [r3, #0]
//		enqueue (BR_PACKET, (uint8_t*)packet);
			enqueue (MESSAGE, freq_buf);
    64be:	f107 0334 	add.w	r3, r7, #52	; 0x34
    64c2:	2002      	movs	r0, #2
    64c4:	4619      	mov	r1, r3
    64c6:	f7fd ffff 	bl	44c8 <enqueue>
//		enqueue (BR_PACKET, (uint8_t*)rxbuf1);
			handle_usb(clkn);
    64ca:	4b24      	ldr	r3, [pc, #144]	; (655c <bt_stream_rx+0x320>)
    64cc:	681b      	ldr	r3, [r3, #0]
    64ce:	4618      	mov	r0, r3
    64d0:	f002 f9fc 	bl	88cc <handle_usb>
		}
//		enqueue (MESSAGE, rssi_buf);
//		handle_usb(clkn);
		RXLED_CLR;
    64d4:	4b13      	ldr	r3, [pc, #76]	; (6524 <bt_stream_rx+0x2e8>)
    64d6:	2210      	movs	r2, #16
    64d8:	601a      	str	r2, [r3, #0]
	       
	rx_flush:
		cc2400_strobe (SRFOFF);
    64da:	2064      	movs	r0, #100	; 0x64
    64dc:	f003 fc90 	bl	9e00 <cc2400_strobe>
                while ((cc2400_status () & FS_LOCK));
    64e0:	bf00      	nop
    64e2:	f003 fc83 	bl	9dec <cc2400_status>
    64e6:	4603      	mov	r3, r0
    64e8:	f003 0304 	and.w	r3, r3, #4
    64ec:	2b00      	cmp	r3, #0
    64ee:	d1f8      	bne.n	64e2 <bt_stream_rx+0x2a6>

                while (!(cc2400_status () & XOSC16M_STABLE));
    64f0:	bf00      	nop
    64f2:	f003 fc7b 	bl	9dec <cc2400_status>
    64f6:	4603      	mov	r3, r0
    64f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    64fc:	2b00      	cmp	r3, #0
    64fe:	d0f8      	beq.n	64f2 <bt_stream_rx+0x2b6>

                cc2400_strobe (SFSON);
    6500:	2061      	movs	r0, #97	; 0x61
    6502:	f003 fc7d 	bl	9e00 <cc2400_strobe>
                while (!(cc2400_status () & FS_LOCK));
    6506:	bf00      	nop
    6508:	f003 fc70 	bl	9dec <cc2400_status>
    650c:	4603      	mov	r3, r0
    650e:	f003 0304 	and.w	r3, r3, #4
    6512:	2b00      	cmp	r3, #0
    6514:	d0f8      	beq.n	6508 <bt_stream_rx+0x2cc>

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6516:	4a0d      	ldr	r2, [pc, #52]	; (654c <bt_stream_rx+0x310>)
    6518:	4b0c      	ldr	r3, [pc, #48]	; (654c <bt_stream_rx+0x310>)
    651a:	681b      	ldr	r3, [r3, #0]
    651c:	f023 0301 	bic.w	r3, r3, #1
    6520:	6013      	str	r3, [r2, #0]
		while (SSP1SR & SSPSR_RNE) {
    6522:	e021      	b.n	6568 <bt_stream_rx+0x32c>
    6524:	2009c03c 	.word	0x2009c03c
    6528:	8e89bed6 	.word	0x8e89bed6
    652c:	2009c058 	.word	0x2009c058
    6530:	1000049c 	.word	0x1000049c
    6534:	10000b00 	.word	0x10000b00
    6538:	2009c038 	.word	0x2009c038
    653c:	100010ac 	.word	0x100010ac
    6540:	10000a48 	.word	0x10000a48
    6544:	10000458 	.word	0x10000458
    6548:	50004110 	.word	0x50004110
    654c:	40030024 	.word	0x40030024
    6550:	0000ba84 	.word	0x0000ba84
    6554:	10001078 	.word	0x10001078
    6558:	10000be8 	.word	0x10000be8
    655c:	10000be4 	.word	0x10000be4
                        u8 tmp = (u8)DIO_SSP_DR;
    6560:	4b11      	ldr	r3, [pc, #68]	; (65a8 <bt_stream_rx+0x36c>)
    6562:	681b      	ldr	r3, [r3, #0]
    6564:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

                cc2400_strobe (SFSON);
                while (!(cc2400_status () & FS_LOCK));

		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
    6568:	4b10      	ldr	r3, [pc, #64]	; (65ac <bt_stream_rx+0x370>)
    656a:	681b      	ldr	r3, [r3, #0]
    656c:	f003 0304 	and.w	r3, r3, #4
    6570:	2b00      	cmp	r3, #0
    6572:	d1f5      	bne.n	6560 <bt_stream_rx+0x324>
                        u8 tmp = (u8)DIO_SSP_DR;
                }
		dma_init_le();
    6574:	f7ff f8b8 	bl	56e8 <dma_init_le>
		dio_ssp_start();
    6578:	f7ff fa20 	bl	59bc <dio_ssp_start>
		
//              msleep(500);    
                cc2400_strobe (SRX);
    657c:	2062      	movs	r0, #98	; 0x62
    657e:	f003 fc3f 	bl	9e00 <cc2400_strobe>
		rx_tc = 0;
    6582:	4b0b      	ldr	r3, [pc, #44]	; (65b0 <bt_stream_rx+0x374>)
    6584:	2200      	movs	r2, #0
    6586:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6588:	4b0a      	ldr	r3, [pc, #40]	; (65b4 <bt_stream_rx+0x378>)
    658a:	2200      	movs	r2, #0
    658c:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SFSON);
	while (!(cc2400_status() & FS_LOCK));
	cc2400_strobe(SRX);
	
//	cc2400_rx();
	while (requested_mode == MODE_RX_SYMBOLS) {
    658e:	4b0a      	ldr	r3, [pc, #40]	; (65b8 <bt_stream_rx+0x37c>)
    6590:	781b      	ldrb	r3, [r3, #0]
    6592:	b2db      	uxtb	r3, r3
    6594:	2b01      	cmp	r3, #1
    6596:	f43f aeb5 	beq.w	6304 <bt_stream_rx+0xc8>
		rx_tc = 0;
		rx_err = 0;
	 
	
	}
	dio_ssp_stop ();
    659a:	f7ff fa3f 	bl	5a1c <dio_ssp_stop>
	cs_trigger_disable ();
    659e:	f7fe f935 	bl	480c <cs_trigger_disable>
}
    65a2:	3784      	adds	r7, #132	; 0x84
    65a4:	46bd      	mov	sp, r7
    65a6:	bd90      	pop	{r4, r7, pc}
    65a8:	40030008 	.word	0x40030008
    65ac:	4003000c 	.word	0x4003000c
    65b0:	10000b00 	.word	0x10000b00
    65b4:	100010ac 	.word	0x100010ac
    65b8:	10000a3f 	.word	0x10000a3f

000065bc <le_set_access_address>:
}
*/


/* set LE access address */
static void le_set_access_address(u32 aa) {
    65bc:	b580      	push	{r7, lr}
    65be:	b084      	sub	sp, #16
    65c0:	af00      	add	r7, sp, #0
    65c2:	6078      	str	r0, [r7, #4]
	u32 aa_rev;

	le.access_address = aa;
    65c4:	4a09      	ldr	r2, [pc, #36]	; (65ec <le_set_access_address+0x30>)
    65c6:	687b      	ldr	r3, [r7, #4]
    65c8:	6013      	str	r3, [r2, #0]
	aa_rev = rbit(aa);
    65ca:	6878      	ldr	r0, [r7, #4]
    65cc:	f003 f984 	bl	98d8 <rbit>
    65d0:	60f8      	str	r0, [r7, #12]
	le.syncl = aa_rev & 0xffff;
    65d2:	68fb      	ldr	r3, [r7, #12]
    65d4:	b29a      	uxth	r2, r3
    65d6:	4b05      	ldr	r3, [pc, #20]	; (65ec <le_set_access_address+0x30>)
    65d8:	80da      	strh	r2, [r3, #6]
	le.synch = aa_rev >> 16;
    65da:	68fb      	ldr	r3, [r7, #12]
    65dc:	0c1b      	lsrs	r3, r3, #16
    65de:	b29a      	uxth	r2, r3
    65e0:	4b02      	ldr	r3, [pc, #8]	; (65ec <le_set_access_address+0x30>)
    65e2:	809a      	strh	r2, [r3, #4]
}
    65e4:	3710      	adds	r7, #16
    65e6:	46bd      	mov	sp, r7
    65e8:	bd80      	pop	{r7, pc}
    65ea:	bf00      	nop
    65ec:	10000458 	.word	0x10000458

000065f0 <reset_le>:

/* reset le state, called by bt_generic_le and bt_follow_le() */
void reset_le() {
    65f0:	b580      	push	{r7, lr}
    65f2:	af00      	add	r7, sp, #0
	le_set_access_address(0x8e89bed6);     // advertising channel access address
    65f4:	481f      	ldr	r0, [pc, #124]	; (6674 <reset_le+0x84>)
    65f6:	f7ff ffe1 	bl	65bc <le_set_access_address>
	le.crc_init  = 0x555555;	       // advertising channel CRCInit
    65fa:	4b1f      	ldr	r3, [pc, #124]	; (6678 <reset_le+0x88>)
    65fc:	4a1f      	ldr	r2, [pc, #124]	; (667c <reset_le+0x8c>)
    65fe:	609a      	str	r2, [r3, #8]
	le.crc_init_reversed = 0xAAAAAA;
    6600:	4b1d      	ldr	r3, [pc, #116]	; (6678 <reset_le+0x88>)
    6602:	4a1f      	ldr	r2, [pc, #124]	; (6680 <reset_le+0x90>)
    6604:	60da      	str	r2, [r3, #12]
	le.crc_verify = 1;
    6606:	4b1c      	ldr	r3, [pc, #112]	; (6678 <reset_le+0x88>)
    6608:	2201      	movs	r2, #1
    660a:	611a      	str	r2, [r3, #16]
	le.last_packet = 0;
    660c:	4b1a      	ldr	r3, [pc, #104]	; (6678 <reset_le+0x88>)
    660e:	2200      	movs	r2, #0
    6610:	641a      	str	r2, [r3, #64]	; 0x40

	le.link_state = LINK_INACTIVE;
    6612:	4b19      	ldr	r3, [pc, #100]	; (6678 <reset_le+0x88>)
    6614:	2200      	movs	r2, #0
    6616:	751a      	strb	r2, [r3, #20]

	le.channel_idx = 0;
    6618:	4b17      	ldr	r3, [pc, #92]	; (6678 <reset_le+0x88>)
    661a:	2200      	movs	r2, #0
    661c:	755a      	strb	r2, [r3, #21]
	le.channel_increment = 0;
    661e:	4b16      	ldr	r3, [pc, #88]	; (6678 <reset_le+0x88>)
    6620:	2200      	movs	r2, #0
    6622:	759a      	strb	r2, [r3, #22]

	le.conn_epoch = 0;
    6624:	4b14      	ldr	r3, [pc, #80]	; (6678 <reset_le+0x88>)
    6626:	2200      	movs	r2, #0
    6628:	619a      	str	r2, [r3, #24]
	le.interval_timer = 0;
    662a:	4b13      	ldr	r3, [pc, #76]	; (6678 <reset_le+0x88>)
    662c:	2200      	movs	r2, #0
    662e:	839a      	strh	r2, [r3, #28]
	le.conn_interval = 0;
    6630:	4b11      	ldr	r3, [pc, #68]	; (6678 <reset_le+0x88>)
    6632:	2200      	movs	r2, #0
    6634:	83da      	strh	r2, [r3, #30]
	le.conn_interval = 0;
    6636:	4b10      	ldr	r3, [pc, #64]	; (6678 <reset_le+0x88>)
    6638:	2200      	movs	r2, #0
    663a:	83da      	strh	r2, [r3, #30]
	le.conn_count = 0;
    663c:	4b0e      	ldr	r3, [pc, #56]	; (6678 <reset_le+0x88>)
    663e:	2200      	movs	r2, #0
    6640:	841a      	strh	r2, [r3, #32]

	le.win_size = 0;
    6642:	4b0d      	ldr	r3, [pc, #52]	; (6678 <reset_le+0x88>)
    6644:	2200      	movs	r2, #0
    6646:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	le.win_offset = 0;
    664a:	4b0b      	ldr	r3, [pc, #44]	; (6678 <reset_le+0x88>)
    664c:	2200      	movs	r2, #0
    664e:	849a      	strh	r2, [r3, #36]	; 0x24

	le.update_pending = 0;
    6650:	4b09      	ldr	r3, [pc, #36]	; (6678 <reset_le+0x88>)
    6652:	2200      	movs	r2, #0
    6654:	629a      	str	r2, [r3, #40]	; 0x28
	le.update_instant = 0;
    6656:	4b08      	ldr	r3, [pc, #32]	; (6678 <reset_le+0x88>)
    6658:	2200      	movs	r2, #0
    665a:	859a      	strh	r2, [r3, #44]	; 0x2c
	le.interval_update = 0;
    665c:	4b06      	ldr	r3, [pc, #24]	; (6678 <reset_le+0x88>)
    665e:	2200      	movs	r2, #0
    6660:	85da      	strh	r2, [r3, #46]	; 0x2e
	le.win_size_update = 0;
    6662:	4b05      	ldr	r3, [pc, #20]	; (6678 <reset_le+0x88>)
    6664:	2200      	movs	r2, #0
    6666:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	le.win_offset_update;

	do_hop = 0;
    666a:	4b06      	ldr	r3, [pc, #24]	; (6684 <reset_le+0x94>)
    666c:	2200      	movs	r2, #0
    666e:	701a      	strb	r2, [r3, #0]
}
    6670:	bd80      	pop	{r7, pc}
    6672:	bf00      	nop
    6674:	8e89bed6 	.word	0x8e89bed6
    6678:	10000458 	.word	0x10000458
    667c:	00555555 	.word	0x00555555
    6680:	00aaaaaa 	.word	0x00aaaaaa
    6684:	1000097d 	.word	0x1000097d

00006688 <reset_le_promisc>:

// reset LE Promisc state
void reset_le_promisc(void) {
    6688:	b580      	push	{r7, lr}
    668a:	af00      	add	r7, sp, #0
	memset(&le_promisc, 0, sizeof(le_promisc));
    668c:	4805      	ldr	r0, [pc, #20]	; (66a4 <reset_le_promisc+0x1c>)
    668e:	2100      	movs	r1, #0
    6690:	f44f 7284 	mov.w	r2, #264	; 0x108
    6694:	f7fd fd70 	bl	4178 <memset>
	le_promisc.smallest_hop_interval = 0xffffffff;
    6698:	4b02      	ldr	r3, [pc, #8]	; (66a4 <reset_le_promisc+0x1c>)
    669a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    669e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    66a2:	bd80      	pop	{r7, pc}
    66a4:	10000bf0 	.word	0x10000bf0

000066a8 <bt_generic_le>:

/* generic le mode */
void bt_generic_le(u8 active_mode)
{
    66a8:	b580      	push	{r7, lr}
    66aa:	b088      	sub	sp, #32
    66ac:	af00      	add	r7, sp, #0
    66ae:	4603      	mov	r3, r0
    66b0:	71fb      	strb	r3, [r7, #7]
	u8 *tmp = NULL;
    66b2:	2300      	movs	r3, #0
    66b4:	60fb      	str	r3, [r7, #12]
	u8 hold;
	int i, j;
	int8_t rssi, rssi_at_trigger;

	modulation = MOD_BT_LOW_ENERGY;
    66b6:	4ba4      	ldr	r3, [pc, #656]	; (6948 <bt_generic_le+0x2a0>)
    66b8:	2201      	movs	r2, #1
    66ba:	701a      	strb	r2, [r3, #0]
	mode = active_mode;
    66bc:	4aa3      	ldr	r2, [pc, #652]	; (694c <bt_generic_le+0x2a4>)
    66be:	79fb      	ldrb	r3, [r7, #7]
    66c0:	7013      	strb	r3, [r2, #0]

	reset_le();
    66c2:	f7ff ff95 	bl	65f0 <reset_le>

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    66c6:	4ba2      	ldr	r3, [pc, #648]	; (6950 <bt_generic_le+0x2a8>)
    66c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    66cc:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    66ce:	4ba1      	ldr	r3, [pc, #644]	; (6954 <bt_generic_le+0x2ac>)
    66d0:	2210      	movs	r2, #16
    66d2:	601a      	str	r2, [r3, #0]

	queue_init();
    66d4:	f002 f85a 	bl	878c <queue_init>
	dio_ssp_init();
    66d8:	f003 f9fe 	bl	9ad8 <dio_ssp_init>
	dma_init();
    66dc:	f7fe ff44 	bl	5568 <dma_init>
	dio_ssp_start();
    66e0:	f7ff f96c 	bl	59bc <dio_ssp_start>
	cc2400_rx();
    66e4:	f7ff fa26 	bl	5b34 <cc2400_rx>

	cs_trigger_enable();
    66e8:	f7fe f872 	bl	47d0 <cs_trigger_enable>

	hold = 0;
    66ec:	2300      	movs	r3, #0
    66ee:	77fb      	strb	r3, [r7, #31]

	while (requested_mode == active_mode) {
    66f0:	e115      	b.n	691e <bt_generic_le+0x276>
		if (requested_channel != 0) {
    66f2:	4b99      	ldr	r3, [pc, #612]	; (6958 <bt_generic_le+0x2b0>)
    66f4:	881b      	ldrh	r3, [r3, #0]
    66f6:	b29b      	uxth	r3, r3
    66f8:	2b00      	cmp	r3, #0
    66fa:	d024      	beq.n	6746 <bt_generic_le+0x9e>
			cc2400_strobe(SRFOFF);
    66fc:	2064      	movs	r0, #100	; 0x64
    66fe:	f003 fb7f 	bl	9e00 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    6702:	bf00      	nop
    6704:	f003 fb72 	bl	9dec <cc2400_status>
    6708:	4603      	mov	r3, r0
    670a:	f003 0304 	and.w	r3, r3, #4
    670e:	2b00      	cmp	r3, #0
    6710:	d1f8      	bne.n	6704 <bt_generic_le+0x5c>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    6712:	4b92      	ldr	r3, [pc, #584]	; (695c <bt_generic_le+0x2b4>)
    6714:	881b      	ldrh	r3, [r3, #0]
    6716:	b29b      	uxth	r3, r3
    6718:	3b01      	subs	r3, #1
    671a:	b29b      	uxth	r3, r3
    671c:	2002      	movs	r0, #2
    671e:	4619      	mov	r1, r3
    6720:	f003 faac 	bl	9c7c <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    6724:	2061      	movs	r0, #97	; 0x61
    6726:	f003 fb6b 	bl	9e00 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    672a:	bf00      	nop
    672c:	f003 fb5e 	bl	9dec <cc2400_status>
    6730:	4603      	mov	r3, r0
    6732:	f003 0304 	and.w	r3, r3, #4
    6736:	2b00      	cmp	r3, #0
    6738:	d0f8      	beq.n	672c <bt_generic_le+0x84>

			/* RX mode */
			cc2400_strobe(SRX);
    673a:	2062      	movs	r0, #98	; 0x62
    673c:	f003 fb60 	bl	9e00 <cc2400_strobe>

			requested_channel = 0;
    6740:	4b85      	ldr	r3, [pc, #532]	; (6958 <bt_generic_le+0x2b0>)
    6742:	2200      	movs	r2, #0
    6744:	801a      	strh	r2, [r3, #0]
		}

		if (do_hop) {
    6746:	4b86      	ldr	r3, [pc, #536]	; (6960 <bt_generic_le+0x2b8>)
    6748:	781b      	ldrb	r3, [r3, #0]
    674a:	b2db      	uxtb	r3, r3
    674c:	2b00      	cmp	r3, #0
    674e:	d002      	beq.n	6756 <bt_generic_le+0xae>
			hop();
    6750:	f7ff fc86 	bl	6060 <hop>
    6754:	e003      	b.n	675e <bt_generic_le+0xb6>
		} else {
			TXLED_CLR;
    6756:	4b7f      	ldr	r3, [pc, #508]	; (6954 <bt_generic_le+0x2ac>)
    6758:	f44f 7280 	mov.w	r2, #256	; 0x100
    675c:	601a      	str	r2, [r3, #0]
		}

		RXLED_CLR;
    675e:	4b7d      	ldr	r3, [pc, #500]	; (6954 <bt_generic_le+0x2ac>)
    6760:	2210      	movs	r2, #16
    6762:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    6764:	f7fd fdce 	bl	4304 <rssi_reset>
		rssi_at_trigger = INT8_MIN;
    6768:	2380      	movs	r3, #128	; 0x80
    676a:	74bb      	strb	r3, [r7, #18]
		while ((rx_tc == 0) && (rx_err == 0))
    676c:	e022      	b.n	67b4 <bt_generic_le+0x10c>
		{
			rssi = (int8_t)(cc2400_get(RSSI) >> 8);
    676e:	2006      	movs	r0, #6
    6770:	f003 fa6e 	bl	9c50 <cc2400_get>
    6774:	4603      	mov	r3, r0
    6776:	0a1b      	lsrs	r3, r3, #8
    6778:	b29b      	uxth	r3, r3
    677a:	74fb      	strb	r3, [r7, #19]
			if (cs_trigger && (rssi_at_trigger == INT8_MIN)) {
    677c:	4b79      	ldr	r3, [pc, #484]	; (6964 <bt_generic_le+0x2bc>)
    677e:	781b      	ldrb	r3, [r3, #0]
    6780:	b2db      	uxtb	r3, r3
    6782:	2b00      	cmp	r3, #0
    6784:	d011      	beq.n	67aa <bt_generic_le+0x102>
    6786:	f997 3012 	ldrsb.w	r3, [r7, #18]
    678a:	f113 0f80 	cmn.w	r3, #128	; 0x80
    678e:	d10c      	bne.n	67aa <bt_generic_le+0x102>
				rssi = MAX(rssi,(cs_threshold_cur+54));
    6790:	4b75      	ldr	r3, [pc, #468]	; (6968 <bt_generic_le+0x2c0>)
    6792:	781b      	ldrb	r3, [r3, #0]
    6794:	b25b      	sxtb	r3, r3
    6796:	f103 0236 	add.w	r2, r3, #54	; 0x36
    679a:	f997 3013 	ldrsb.w	r3, [r7, #19]
    679e:	4293      	cmp	r3, r2
    67a0:	bfb8      	it	lt
    67a2:	4613      	movlt	r3, r2
    67a4:	74fb      	strb	r3, [r7, #19]
				rssi_at_trigger = rssi;
    67a6:	7cfb      	ldrb	r3, [r7, #19]
    67a8:	74bb      	strb	r3, [r7, #18]
			}
			rssi_add(rssi);
    67aa:	f997 3013 	ldrsb.w	r3, [r7, #19]
    67ae:	4618      	mov	r0, r3
    67b0:	f7fd fdc2 	bl	4338 <rssi_add>
		RXLED_CLR;

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
		rssi_at_trigger = INT8_MIN;
		while ((rx_tc == 0) && (rx_err == 0))
    67b4:	4b6d      	ldr	r3, [pc, #436]	; (696c <bt_generic_le+0x2c4>)
    67b6:	681b      	ldr	r3, [r3, #0]
    67b8:	2b00      	cmp	r3, #0
    67ba:	d103      	bne.n	67c4 <bt_generic_le+0x11c>
    67bc:	4b6c      	ldr	r3, [pc, #432]	; (6970 <bt_generic_le+0x2c8>)
    67be:	681b      	ldr	r3, [r3, #0]
    67c0:	2b00      	cmp	r3, #0
    67c2:	d0d4      	beq.n	676e <bt_generic_le+0xc6>
			}
			rssi_add(rssi);
		}

		/* Keep buffer swapping in sync with DMA. */
		if (rx_tc % 2) {
    67c4:	4b69      	ldr	r3, [pc, #420]	; (696c <bt_generic_le+0x2c4>)
    67c6:	681b      	ldr	r3, [r3, #0]
    67c8:	f003 0301 	and.w	r3, r3, #1
    67cc:	2b00      	cmp	r3, #0
    67ce:	d009      	beq.n	67e4 <bt_generic_le+0x13c>
			tmp = active_rxbuf;
    67d0:	4b68      	ldr	r3, [pc, #416]	; (6974 <bt_generic_le+0x2cc>)
    67d2:	681b      	ldr	r3, [r3, #0]
    67d4:	60fb      	str	r3, [r7, #12]
			active_rxbuf = idle_rxbuf;
    67d6:	4b68      	ldr	r3, [pc, #416]	; (6978 <bt_generic_le+0x2d0>)
    67d8:	681b      	ldr	r3, [r3, #0]
    67da:	4a66      	ldr	r2, [pc, #408]	; (6974 <bt_generic_le+0x2cc>)
    67dc:	6013      	str	r3, [r2, #0]
			idle_rxbuf = tmp;
    67de:	4a66      	ldr	r2, [pc, #408]	; (6978 <bt_generic_le+0x2d0>)
    67e0:	68fb      	ldr	r3, [r7, #12]
    67e2:	6013      	str	r3, [r2, #0]
		}

		if (rx_err) {
    67e4:	4b62      	ldr	r3, [pc, #392]	; (6970 <bt_generic_le+0x2c8>)
    67e6:	681b      	ldr	r3, [r3, #0]
    67e8:	2b00      	cmp	r3, #0
    67ea:	d007      	beq.n	67fc <bt_generic_le+0x154>
			status |= DMA_ERROR;
    67ec:	4b63      	ldr	r3, [pc, #396]	; (697c <bt_generic_le+0x2d4>)
    67ee:	781b      	ldrb	r3, [r3, #0]
    67f0:	b2db      	uxtb	r3, r3
    67f2:	f043 0302 	orr.w	r3, r3, #2
    67f6:	b2da      	uxtb	r2, r3
    67f8:	4b60      	ldr	r3, [pc, #384]	; (697c <bt_generic_le+0x2d4>)
    67fa:	701a      	strb	r2, [r3, #0]
		}

		/* No DMA transfer? */
		if (!rx_tc)
    67fc:	4b5b      	ldr	r3, [pc, #364]	; (696c <bt_generic_le+0x2c4>)
    67fe:	681b      	ldr	r3, [r3, #0]
    6800:	2b00      	cmp	r3, #0
    6802:	d100      	bne.n	6806 <bt_generic_le+0x15e>
			goto rx_continue;
    6804:	e085      	b.n	6912 <bt_generic_le+0x26a>

		/* Missed a DMA trasfer? */
		if (rx_tc > 1)
    6806:	4b59      	ldr	r3, [pc, #356]	; (696c <bt_generic_le+0x2c4>)
    6808:	681b      	ldr	r3, [r3, #0]
    680a:	2b01      	cmp	r3, #1
    680c:	d907      	bls.n	681e <bt_generic_le+0x176>
			status |= DMA_OVERFLOW;
    680e:	4b5b      	ldr	r3, [pc, #364]	; (697c <bt_generic_le+0x2d4>)
    6810:	781b      	ldrb	r3, [r3, #0]
    6812:	b2db      	uxtb	r3, r3
    6814:	f043 0301 	orr.w	r3, r3, #1
    6818:	b2da      	uxtb	r2, r3
    681a:	4b58      	ldr	r3, [pc, #352]	; (697c <bt_generic_le+0x2d4>)
    681c:	701a      	strb	r2, [r3, #0]

		rssi_iir_update();
    681e:	f7fd fdc1 	bl	43a4 <rssi_iir_update>

		/* Set squelch hold if there was either a CS trigger, squelch
		 * is disabled, or if the current rssi_max is above the same
		 * threshold. Currently, this is redundant, but allows for
		 * per-channel or other rssi triggers in the future. */
		if (cs_trigger || cs_no_squelch) {
    6822:	4b50      	ldr	r3, [pc, #320]	; (6964 <bt_generic_le+0x2bc>)
    6824:	781b      	ldrb	r3, [r3, #0]
    6826:	b2db      	uxtb	r3, r3
    6828:	2b00      	cmp	r3, #0
    682a:	d103      	bne.n	6834 <bt_generic_le+0x18c>
    682c:	4b54      	ldr	r3, [pc, #336]	; (6980 <bt_generic_le+0x2d8>)
    682e:	781b      	ldrb	r3, [r3, #0]
    6830:	2b00      	cmp	r3, #0
    6832:	d00c      	beq.n	684e <bt_generic_le+0x1a6>
			status |= CS_TRIGGER;
    6834:	4b51      	ldr	r3, [pc, #324]	; (697c <bt_generic_le+0x2d4>)
    6836:	781b      	ldrb	r3, [r3, #0]
    6838:	b2db      	uxtb	r3, r3
    683a:	f043 0308 	orr.w	r3, r3, #8
    683e:	b2da      	uxtb	r2, r3
    6840:	4b4e      	ldr	r3, [pc, #312]	; (697c <bt_generic_le+0x2d4>)
    6842:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    6844:	2302      	movs	r3, #2
    6846:	77fb      	strb	r3, [r7, #31]
			cs_trigger = 0;
    6848:	4b46      	ldr	r3, [pc, #280]	; (6964 <bt_generic_le+0x2bc>)
    684a:	2200      	movs	r2, #0
    684c:	701a      	strb	r2, [r3, #0]
		}

		if (rssi_max >= (cs_threshold_cur + 54)) {
    684e:	4b4d      	ldr	r3, [pc, #308]	; (6984 <bt_generic_le+0x2dc>)
    6850:	781b      	ldrb	r3, [r3, #0]
    6852:	b25a      	sxtb	r2, r3
    6854:	4b44      	ldr	r3, [pc, #272]	; (6968 <bt_generic_le+0x2c0>)
    6856:	781b      	ldrb	r3, [r3, #0]
    6858:	b25b      	sxtb	r3, r3
    685a:	3336      	adds	r3, #54	; 0x36
    685c:	429a      	cmp	r2, r3
    685e:	db09      	blt.n	6874 <bt_generic_le+0x1cc>
			status |= RSSI_TRIGGER;
    6860:	4b46      	ldr	r3, [pc, #280]	; (697c <bt_generic_le+0x2d4>)
    6862:	781b      	ldrb	r3, [r3, #0]
    6864:	b2db      	uxtb	r3, r3
    6866:	f043 0310 	orr.w	r3, r3, #16
    686a:	b2da      	uxtb	r2, r3
    686c:	4b43      	ldr	r3, [pc, #268]	; (697c <bt_generic_le+0x2d4>)
    686e:	701a      	strb	r2, [r3, #0]
			hold = CS_HOLD_TIME;
    6870:	2302      	movs	r3, #2
    6872:	77fb      	strb	r3, [r7, #31]
		}

		/* Send a packet once in a while (6.25 Hz) to keep
		 * host USB reads from timing out. */
		if (keepalive_trigger) {
    6874:	4b44      	ldr	r3, [pc, #272]	; (6988 <bt_generic_le+0x2e0>)
    6876:	781b      	ldrb	r3, [r3, #0]
    6878:	b2db      	uxtb	r3, r3
    687a:	2b00      	cmp	r3, #0
    687c:	d007      	beq.n	688e <bt_generic_le+0x1e6>
			if (hold == 0)
    687e:	7ffb      	ldrb	r3, [r7, #31]
    6880:	2b00      	cmp	r3, #0
    6882:	d101      	bne.n	6888 <bt_generic_le+0x1e0>
				hold = 1;
    6884:	2301      	movs	r3, #1
    6886:	77fb      	strb	r3, [r7, #31]
			keepalive_trigger = 0;
    6888:	4b3f      	ldr	r3, [pc, #252]	; (6988 <bt_generic_le+0x2e0>)
    688a:	2200      	movs	r2, #0
    688c:	701a      	strb	r2, [r3, #0]
		}

		/* Hold expired? Ignore data. */
		if (hold == 0) {
    688e:	7ffb      	ldrb	r3, [r7, #31]
    6890:	2b00      	cmp	r3, #0
    6892:	d100      	bne.n	6896 <bt_generic_le+0x1ee>
			goto rx_continue;
    6894:	e03d      	b.n	6912 <bt_generic_le+0x26a>
		}
		hold--;
    6896:	7ffb      	ldrb	r3, [r7, #31]
    6898:	3b01      	subs	r3, #1
    689a:	77fb      	strb	r3, [r7, #31]

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);
    689c:	483b      	ldr	r0, [pc, #236]	; (698c <bt_generic_le+0x2e4>)
    689e:	493c      	ldr	r1, [pc, #240]	; (6990 <bt_generic_le+0x2e8>)
    68a0:	f44f 72c8 	mov.w	r2, #400	; 0x190
    68a4:	f004 ffbe 	bl	b824 <memcpy>

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    68a8:	2300      	movs	r3, #0
    68aa:	61bb      	str	r3, [r7, #24]
    68ac:	e025      	b.n	68fa <bt_generic_le+0x252>
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    68ae:	2300      	movs	r3, #0
    68b0:	617b      	str	r3, [r7, #20]
    68b2:	e01c      	b.n	68ee <bt_generic_le+0x246>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
    68b4:	69bb      	ldr	r3, [r7, #24]
    68b6:	3332      	adds	r3, #50	; 0x32
    68b8:	00da      	lsls	r2, r3, #3
    68ba:	697b      	ldr	r3, [r7, #20]
    68bc:	4413      	add	r3, r2
    68be:	4a2e      	ldr	r2, [pc, #184]	; (6978 <bt_generic_le+0x2d0>)
    68c0:	6811      	ldr	r1, [r2, #0]
    68c2:	69ba      	ldr	r2, [r7, #24]
    68c4:	440a      	add	r2, r1
    68c6:	7812      	ldrb	r2, [r2, #0]
    68c8:	09d2      	lsrs	r2, r2, #7
    68ca:	b2d1      	uxtb	r1, r2
    68cc:	4a2f      	ldr	r2, [pc, #188]	; (698c <bt_generic_le+0x2e4>)
    68ce:	54d1      	strb	r1, [r2, r3]
				idle_rxbuf[i] <<= 1;
    68d0:	4b29      	ldr	r3, [pc, #164]	; (6978 <bt_generic_le+0x2d0>)
    68d2:	681a      	ldr	r2, [r3, #0]
    68d4:	69bb      	ldr	r3, [r7, #24]
    68d6:	4413      	add	r3, r2
    68d8:	4a27      	ldr	r2, [pc, #156]	; (6978 <bt_generic_le+0x2d0>)
    68da:	6811      	ldr	r1, [r2, #0]
    68dc:	69ba      	ldr	r2, [r7, #24]
    68de:	440a      	add	r2, r1
    68e0:	7812      	ldrb	r2, [r2, #0]
    68e2:	0052      	lsls	r2, r2, #1
    68e4:	b2d2      	uxtb	r2, r2
    68e6:	701a      	strb	r2, [r3, #0]
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
			/* output one byte for each received symbol (0x00 or 0x01) */
			for (j = 0; j < 8; ++j) {
    68e8:	697b      	ldr	r3, [r7, #20]
    68ea:	3301      	adds	r3, #1
    68ec:	617b      	str	r3, [r7, #20]
    68ee:	697b      	ldr	r3, [r7, #20]
    68f0:	2b07      	cmp	r3, #7
    68f2:	dddf      	ble.n	68b4 <bt_generic_le+0x20c>

		// copy the previously unpacked symbols to the front of the buffer
		memcpy(unpacked, unpacked + DMA_SIZE*8, DMA_SIZE*8);

		// unpack the new packet to the end of the buffer
		for (i = 0; i < DMA_SIZE; ++i) {
    68f4:	69bb      	ldr	r3, [r7, #24]
    68f6:	3301      	adds	r3, #1
    68f8:	61bb      	str	r3, [r7, #24]
    68fa:	69bb      	ldr	r3, [r7, #24]
    68fc:	2b31      	cmp	r3, #49	; 0x31
    68fe:	ddd6      	ble.n	68ae <bt_generic_le+0x206>
				unpacked[DMA_SIZE*8 + i * 8 + j] = (idle_rxbuf[i] & 0x80) >> 7;
				idle_rxbuf[i] <<= 1;
			}
		}

		int ret = data_cb(unpacked);
    6900:	4b24      	ldr	r3, [pc, #144]	; (6994 <bt_generic_le+0x2ec>)
    6902:	681b      	ldr	r3, [r3, #0]
    6904:	4821      	ldr	r0, [pc, #132]	; (698c <bt_generic_le+0x2e4>)
    6906:	4798      	blx	r3
    6908:	60b8      	str	r0, [r7, #8]
		if (!ret) break;
    690a:	68bb      	ldr	r3, [r7, #8]
    690c:	2b00      	cmp	r3, #0
    690e:	d100      	bne.n	6912 <bt_generic_le+0x26a>
    6910:	e00c      	b.n	692c <bt_generic_le+0x284>

	rx_continue:
		rx_tc = 0;
    6912:	4b16      	ldr	r3, [pc, #88]	; (696c <bt_generic_le+0x2c4>)
    6914:	2200      	movs	r2, #0
    6916:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6918:	4b15      	ldr	r3, [pc, #84]	; (6970 <bt_generic_le+0x2c8>)
    691a:	2200      	movs	r2, #0
    691c:	601a      	str	r2, [r3, #0]

	cs_trigger_enable();

	hold = 0;

	while (requested_mode == active_mode) {
    691e:	4b1e      	ldr	r3, [pc, #120]	; (6998 <bt_generic_le+0x2f0>)
    6920:	781b      	ldrb	r3, [r3, #0]
    6922:	b2db      	uxtb	r3, r3
    6924:	79fa      	ldrb	r2, [r7, #7]
    6926:	429a      	cmp	r2, r3
    6928:	f43f aee3 	beq.w	66f2 <bt_generic_le+0x4a>
		rx_tc = 0;
		rx_err = 0;
	}

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    692c:	4b1b      	ldr	r3, [pc, #108]	; (699c <bt_generic_le+0x2f4>)
    692e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6932:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    6934:	f7ff f8d6 	bl	5ae4 <cc2400_idle>
	dio_ssp_stop();
    6938:	f7ff f870 	bl	5a1c <dio_ssp_stop>
	cs_trigger_disable();
    693c:	f7fd ff66 	bl	480c <cs_trigger_disable>
}
    6940:	3720      	adds	r7, #32
    6942:	46bd      	mov	sp, r7
    6944:	bd80      	pop	{r7, pc}
    6946:	bf00      	nop
    6948:	10000a42 	.word	0x10000a42
    694c:	10000a3e 	.word	0x10000a3e
    6950:	e000e100 	.word	0xe000e100
    6954:	2009c03c 	.word	0x2009c03c
    6958:	10000a44 	.word	0x10000a44
    695c:	1000049c 	.word	0x1000049c
    6960:	1000097d 	.word	0x1000097d
    6964:	100010b0 	.word	0x100010b0
    6968:	1000044d 	.word	0x1000044d
    696c:	10000b00 	.word	0x10000b00
    6970:	100010ac 	.word	0x100010ac
    6974:	10000450 	.word	0x10000450
    6978:	10000454 	.word	0x10000454
    697c:	10000a48 	.word	0x10000a48
    6980:	1000097e 	.word	0x1000097e
    6984:	10000b04 	.word	0x10000b04
    6988:	10000be0 	.word	0x10000be0
    698c:	10000d00 	.word	0x10000d00
    6990:	10000e90 	.word	0x10000e90
    6994:	10000998 	.word	0x10000998
    6998:	10000a3f 	.word	0x10000a3f
    699c:	e000e180 	.word	0xe000e180

000069a0 <bt_le_sync>:


void bt_le_sync(u8 active_mode)
{
    69a0:	b590      	push	{r4, r7, lr}
    69a2:	b09b      	sub	sp, #108	; 0x6c
    69a4:	af00      	add	r7, sp, #0
    69a6:	4603      	mov	r3, r0
    69a8:	71fb      	strb	r3, [r7, #7]
	int i;
	int8_t rssi;
	static int restart_jamming = 0;

	modulation = MOD_BT_LOW_ENERGY;
    69aa:	4b87      	ldr	r3, [pc, #540]	; (6bc8 <bt_le_sync+0x228>)
    69ac:	2201      	movs	r2, #1
    69ae:	701a      	strb	r2, [r3, #0]
	mode = active_mode;
    69b0:	4a86      	ldr	r2, [pc, #536]	; (6bcc <bt_le_sync+0x22c>)
    69b2:	79fb      	ldrb	r3, [r7, #7]
    69b4:	7013      	strb	r3, [r2, #0]

	le.link_state = LINK_LISTENING;
    69b6:	4b86      	ldr	r3, [pc, #536]	; (6bd0 <bt_le_sync+0x230>)
    69b8:	2201      	movs	r2, #1
    69ba:	751a      	strb	r2, [r3, #20]

	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    69bc:	4b85      	ldr	r3, [pc, #532]	; (6bd4 <bt_le_sync+0x234>)
    69be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    69c2:	601a      	str	r2, [r3, #0]

	RXLED_CLR;
    69c4:	4b84      	ldr	r3, [pc, #528]	; (6bd8 <bt_le_sync+0x238>)
    69c6:	2210      	movs	r2, #16
    69c8:	601a      	str	r2, [r3, #0]

	queue_init();
    69ca:	f001 fedf 	bl	878c <queue_init>
	dio_ssp_init();
    69ce:	f003 f883 	bl	9ad8 <dio_ssp_init>
	dma_init_le();
    69d2:	f7fe fe89 	bl	56e8 <dma_init_le>
	dio_ssp_start();
    69d6:	f7fe fff1 	bl	59bc <dio_ssp_start>

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address
    69da:	4b7d      	ldr	r3, [pc, #500]	; (6bd0 <bt_le_sync+0x230>)
    69dc:	681b      	ldr	r3, [r3, #0]
    69de:	4618      	mov	r0, r3
    69e0:	f002 ff7a 	bl	98d8 <rbit>
    69e4:	4603      	mov	r3, r0
    69e6:	4618      	mov	r0, r3
    69e8:	f7ff f902 	bl	5bf0 <cc2400_rx_sync>

	while (requested_mode == active_mode) {
    69ec:	e247      	b.n	6e7e <bt_le_sync+0x4de>
		if (requested_channel != 0) {
    69ee:	4b7b      	ldr	r3, [pc, #492]	; (6bdc <bt_le_sync+0x23c>)
    69f0:	881b      	ldrh	r3, [r3, #0]
    69f2:	b29b      	uxth	r3, r3
    69f4:	2b00      	cmp	r3, #0
    69f6:	d029      	beq.n	6a4c <bt_le_sync+0xac>
			cc2400_strobe(SRFOFF);
    69f8:	2064      	movs	r0, #100	; 0x64
    69fa:	f003 fa01 	bl	9e00 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK)); // need to wait for unlock?
    69fe:	bf00      	nop
    6a00:	f003 f9f4 	bl	9dec <cc2400_status>
    6a04:	4603      	mov	r3, r0
    6a06:	f003 0304 	and.w	r3, r3, #4
    6a0a:	2b00      	cmp	r3, #0
    6a0c:	d1f8      	bne.n	6a00 <bt_le_sync+0x60>

			/* Retune */
			cc2400_set(FSDIV, channel - 1);
    6a0e:	4b74      	ldr	r3, [pc, #464]	; (6be0 <bt_le_sync+0x240>)
    6a10:	881b      	ldrh	r3, [r3, #0]
    6a12:	b29b      	uxth	r3, r3
    6a14:	3b01      	subs	r3, #1
    6a16:	b29b      	uxth	r3, r3
    6a18:	2002      	movs	r0, #2
    6a1a:	4619      	mov	r1, r3
    6a1c:	f003 f92e 	bl	9c7c <cc2400_set>

			/* Wait for lock */
			cc2400_strobe(SFSON);
    6a20:	2061      	movs	r0, #97	; 0x61
    6a22:	f003 f9ed 	bl	9e00 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    6a26:	bf00      	nop
    6a28:	f003 f9e0 	bl	9dec <cc2400_status>
    6a2c:	4603      	mov	r3, r0
    6a2e:	f003 0304 	and.w	r3, r3, #4
    6a32:	2b00      	cmp	r3, #0
    6a34:	d0f8      	beq.n	6a28 <bt_le_sync+0x88>

			/* RX mode */
			cc2400_strobe(SRX);
    6a36:	2062      	movs	r0, #98	; 0x62
    6a38:	f003 f9e2 	bl	9e00 <cc2400_strobe>

			saved_request = requested_channel;
    6a3c:	4b67      	ldr	r3, [pc, #412]	; (6bdc <bt_le_sync+0x23c>)
    6a3e:	881b      	ldrh	r3, [r3, #0]
    6a40:	b29a      	uxth	r2, r3
    6a42:	4b68      	ldr	r3, [pc, #416]	; (6be4 <bt_le_sync+0x244>)
    6a44:	801a      	strh	r2, [r3, #0]
			requested_channel = 0;
    6a46:	4b65      	ldr	r3, [pc, #404]	; (6bdc <bt_le_sync+0x23c>)
    6a48:	2200      	movs	r2, #0
    6a4a:	801a      	strh	r2, [r3, #0]
		}

		RXLED_CLR;
    6a4c:	4b62      	ldr	r3, [pc, #392]	; (6bd8 <bt_le_sync+0x238>)
    6a4e:	2210      	movs	r2, #16
    6a50:	601a      	str	r2, [r3, #0]

		/* Wait for DMA. Meanwhile keep track of RSSI. */
		rssi_reset();
    6a52:	f7fd fc57 	bl	4304 <rssi_reset>
		while ((rx_tc == 0) && (rx_err == 0) && (do_hop == 0) && requested_mode == active_mode)
    6a56:	bf00      	nop
    6a58:	4b63      	ldr	r3, [pc, #396]	; (6be8 <bt_le_sync+0x248>)
    6a5a:	681b      	ldr	r3, [r3, #0]
    6a5c:	2b00      	cmp	r3, #0
    6a5e:	d10e      	bne.n	6a7e <bt_le_sync+0xde>
    6a60:	4b62      	ldr	r3, [pc, #392]	; (6bec <bt_le_sync+0x24c>)
    6a62:	681b      	ldr	r3, [r3, #0]
    6a64:	2b00      	cmp	r3, #0
    6a66:	d10a      	bne.n	6a7e <bt_le_sync+0xde>
    6a68:	4b61      	ldr	r3, [pc, #388]	; (6bf0 <bt_le_sync+0x250>)
    6a6a:	781b      	ldrb	r3, [r3, #0]
    6a6c:	b2db      	uxtb	r3, r3
    6a6e:	2b00      	cmp	r3, #0
    6a70:	d105      	bne.n	6a7e <bt_le_sync+0xde>
    6a72:	4b60      	ldr	r3, [pc, #384]	; (6bf4 <bt_le_sync+0x254>)
    6a74:	781b      	ldrb	r3, [r3, #0]
    6a76:	b2db      	uxtb	r3, r3
    6a78:	79fa      	ldrb	r2, [r7, #7]
    6a7a:	429a      	cmp	r2, r3
    6a7c:	d0ec      	beq.n	6a58 <bt_le_sync+0xb8>
			;

		if (requested_mode != active_mode) {
    6a7e:	4b5d      	ldr	r3, [pc, #372]	; (6bf4 <bt_le_sync+0x254>)
    6a80:	781b      	ldrb	r3, [r3, #0]
    6a82:	b2db      	uxtb	r3, r3
    6a84:	79fa      	ldrb	r2, [r7, #7]
    6a86:	429a      	cmp	r2, r3
    6a88:	d000      	beq.n	6a8c <bt_le_sync+0xec>
			goto cleanup;
    6a8a:	e1ff      	b.n	6e8c <bt_le_sync+0x4ec>
		}

		if (rx_err) {
    6a8c:	4b57      	ldr	r3, [pc, #348]	; (6bec <bt_le_sync+0x24c>)
    6a8e:	681b      	ldr	r3, [r3, #0]
    6a90:	2b00      	cmp	r3, #0
    6a92:	d007      	beq.n	6aa4 <bt_le_sync+0x104>
			status |= DMA_ERROR;
    6a94:	4b58      	ldr	r3, [pc, #352]	; (6bf8 <bt_le_sync+0x258>)
    6a96:	781b      	ldrb	r3, [r3, #0]
    6a98:	b2db      	uxtb	r3, r3
    6a9a:	f043 0302 	orr.w	r3, r3, #2
    6a9e:	b2da      	uxtb	r2, r3
    6aa0:	4b55      	ldr	r3, [pc, #340]	; (6bf8 <bt_le_sync+0x258>)
    6aa2:	701a      	strb	r2, [r3, #0]
		}

		if (do_hop)
    6aa4:	4b52      	ldr	r3, [pc, #328]	; (6bf0 <bt_le_sync+0x250>)
    6aa6:	781b      	ldrb	r3, [r3, #0]
    6aa8:	b2db      	uxtb	r3, r3
    6aaa:	2b00      	cmp	r3, #0
    6aac:	d000      	beq.n	6ab0 <bt_le_sync+0x110>
			goto rx_flush;
    6aae:	e12b      	b.n	6d08 <bt_le_sync+0x368>

		/* No DMA transfer? */
		if (!rx_tc)
    6ab0:	4b4d      	ldr	r3, [pc, #308]	; (6be8 <bt_le_sync+0x248>)
    6ab2:	681b      	ldr	r3, [r3, #0]
    6ab4:	2b00      	cmp	r3, #0
    6ab6:	d100      	bne.n	6aba <bt_le_sync+0x11a>
    6ab8:	e1e1      	b.n	6e7e <bt_le_sync+0x4de>

		/////////////////////
		// process the packet

		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
    6aba:	f107 0308 	add.w	r3, r7, #8
    6abe:	65fb      	str	r3, [r7, #92]	; 0x5c
		packet[0] = le.access_address;
    6ac0:	4b43      	ldr	r3, [pc, #268]	; (6bd0 <bt_le_sync+0x230>)
    6ac2:	681b      	ldr	r3, [r3, #0]
    6ac4:	60bb      	str	r3, [r7, #8]

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
    6ac6:	4b46      	ldr	r3, [pc, #280]	; (6be0 <bt_le_sync+0x240>)
    6ac8:	881b      	ldrh	r3, [r3, #0]
    6aca:	b29b      	uxth	r3, r3
    6acc:	b2db      	uxtb	r3, r3
    6ace:	3b62      	subs	r3, #98	; 0x62
    6ad0:	b2db      	uxtb	r3, r3
    6ad2:	4618      	mov	r0, r3
    6ad4:	f001 fcda 	bl	848c <btle_channel_index>
    6ad8:	4603      	mov	r3, r0
    6ada:	461a      	mov	r2, r3
    6adc:	4613      	mov	r3, r2
    6ade:	005b      	lsls	r3, r3, #1
    6ae0:	4413      	add	r3, r2
    6ae2:	011b      	lsls	r3, r3, #4
    6ae4:	4a45      	ldr	r2, [pc, #276]	; (6bfc <bt_le_sync+0x25c>)
    6ae6:	4413      	add	r3, r2
    6ae8:	65bb      	str	r3, [r7, #88]	; 0x58
		for (i = 0; i < 4; i+= 4) {
    6aea:	2300      	movs	r3, #0
    6aec:	667b      	str	r3, [r7, #100]	; 0x64
    6aee:	e034      	b.n	6b5a <bt_le_sync+0x1ba>
			uint32_t v = rxbuf1[i+0] << 24
    6af0:	4a43      	ldr	r2, [pc, #268]	; (6c00 <bt_le_sync+0x260>)
    6af2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6af4:	4413      	add	r3, r2
    6af6:	781b      	ldrb	r3, [r3, #0]
    6af8:	061a      	lsls	r2, r3, #24
					   | rxbuf1[i+1] << 16
    6afa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6afc:	3301      	adds	r3, #1
    6afe:	4940      	ldr	r1, [pc, #256]	; (6c00 <bt_le_sync+0x260>)
    6b00:	5ccb      	ldrb	r3, [r1, r3]
    6b02:	041b      	lsls	r3, r3, #16
    6b04:	431a      	orrs	r2, r3
					   | rxbuf1[i+2] << 8
    6b06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6b08:	3302      	adds	r3, #2
    6b0a:	493d      	ldr	r1, [pc, #244]	; (6c00 <bt_le_sync+0x260>)
    6b0c:	5ccb      	ldrb	r3, [r1, r3]
    6b0e:	021b      	lsls	r3, r3, #8
    6b10:	4313      	orrs	r3, r2
					   | rxbuf1[i+3] << 0;
    6b12:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    6b14:	3203      	adds	r2, #3
    6b16:	493a      	ldr	r1, [pc, #232]	; (6c00 <bt_le_sync+0x260>)
    6b18:	5c8a      	ldrb	r2, [r1, r2]
    6b1a:	4313      	orrs	r3, r2
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
			uint32_t v = rxbuf1[i+0] << 24
    6b1c:	657b      	str	r3, [r7, #84]	; 0x54
					   | rxbuf1[i+1] << 16
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6b1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6b20:	2b00      	cmp	r3, #0
    6b22:	da00      	bge.n	6b26 <bt_le_sync+0x186>
    6b24:	3303      	adds	r3, #3
    6b26:	109b      	asrs	r3, r3, #2
    6b28:	1c5c      	adds	r4, r3, #1
    6b2a:	6d78      	ldr	r0, [r7, #84]	; 0x54
    6b2c:	f002 fed4 	bl	98d8 <rbit>
    6b30:	4601      	mov	r1, r0
    6b32:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6b34:	2b00      	cmp	r3, #0
    6b36:	da00      	bge.n	6b3a <bt_le_sync+0x19a>
    6b38:	3303      	adds	r3, #3
    6b3a:	109b      	asrs	r3, r3, #2
    6b3c:	009b      	lsls	r3, r3, #2
    6b3e:	6dba      	ldr	r2, [r7, #88]	; 0x58
    6b40:	4413      	add	r3, r2
    6b42:	681b      	ldr	r3, [r3, #0]
    6b44:	ea81 0203 	eor.w	r2, r1, r3
    6b48:	00a3      	lsls	r3, r4, #2
    6b4a:	f107 0168 	add.w	r1, r7, #104	; 0x68
    6b4e:	440b      	add	r3, r1
    6b50:	f843 2c60 	str.w	r2, [r3, #-96]
		uint32_t packet[48/4+1];
		u8 *p = (u8 *)packet;
		packet[0] = le.access_address;

		const uint32_t *whit = whitening_word[btle_channel_index(channel-2402)];
		for (i = 0; i < 4; i+= 4) {
    6b54:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6b56:	3304      	adds	r3, #4
    6b58:	667b      	str	r3, [r7, #100]	; 0x64
    6b5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6b5c:	2b03      	cmp	r3, #3
    6b5e:	ddc7      	ble.n	6af0 <bt_le_sync+0x150>
					   | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		unsigned len = (p[5] & 0x3f) + 2;
    6b60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    6b62:	3305      	adds	r3, #5
    6b64:	781b      	ldrb	r3, [r3, #0]
    6b66:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    6b6a:	3302      	adds	r3, #2
    6b6c:	653b      	str	r3, [r7, #80]	; 0x50
		if (len > 39)
    6b6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6b70:	2b27      	cmp	r3, #39	; 0x27
    6b72:	d900      	bls.n	6b76 <bt_le_sync+0x1d6>
			goto rx_flush;
    6b74:	e0c8      	b.n	6d08 <bt_le_sync+0x368>

		// transfer the minimum number of bytes from the CC2400
		// this allows us enough time to resume RX for subsequent packets on the same channel
		unsigned total_transfers = ((len + 3) + 4 - 1) / 4;
    6b76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6b78:	3306      	adds	r3, #6
    6b7a:	089b      	lsrs	r3, r3, #2
    6b7c:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (total_transfers < 11) {
    6b7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    6b80:	2b0a      	cmp	r3, #10
    6b82:	d80d      	bhi.n	6ba0 <bt_le_sync+0x200>
			while (DMACC0DestAddr < (uint32_t)rxbuf1 + 4 * total_transfers && rx_err == 0)
    6b84:	bf00      	nop
    6b86:	4b1f      	ldr	r3, [pc, #124]	; (6c04 <bt_le_sync+0x264>)
    6b88:	681a      	ldr	r2, [r3, #0]
    6b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    6b8c:	009b      	lsls	r3, r3, #2
    6b8e:	491c      	ldr	r1, [pc, #112]	; (6c00 <bt_le_sync+0x260>)
    6b90:	440b      	add	r3, r1
    6b92:	429a      	cmp	r2, r3
    6b94:	d20f      	bcs.n	6bb6 <bt_le_sync+0x216>
    6b96:	4b15      	ldr	r3, [pc, #84]	; (6bec <bt_le_sync+0x24c>)
    6b98:	681b      	ldr	r3, [r3, #0]
    6b9a:	2b00      	cmp	r3, #0
    6b9c:	d0f3      	beq.n	6b86 <bt_le_sync+0x1e6>
    6b9e:	e00a      	b.n	6bb6 <bt_le_sync+0x216>
				;
		} else { // max transfers? just wait till DMA's done
			while (DMACC0Config & DMACCxConfig_E && rx_err == 0)
    6ba0:	bf00      	nop
    6ba2:	4b19      	ldr	r3, [pc, #100]	; (6c08 <bt_le_sync+0x268>)
    6ba4:	681b      	ldr	r3, [r3, #0]
    6ba6:	f003 0301 	and.w	r3, r3, #1
    6baa:	2b00      	cmp	r3, #0
    6bac:	d003      	beq.n	6bb6 <bt_le_sync+0x216>
    6bae:	4b0f      	ldr	r3, [pc, #60]	; (6bec <bt_le_sync+0x24c>)
    6bb0:	681b      	ldr	r3, [r3, #0]
    6bb2:	2b00      	cmp	r3, #0
    6bb4:	d0f5      	beq.n	6ba2 <bt_le_sync+0x202>
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6bb6:	4a15      	ldr	r2, [pc, #84]	; (6c0c <bt_le_sync+0x26c>)
    6bb8:	4b14      	ldr	r3, [pc, #80]	; (6c0c <bt_le_sync+0x26c>)
    6bba:	681b      	ldr	r3, [r3, #0]
    6bbc:	f023 0301 	bic.w	r3, r3, #1
    6bc0:	6013      	str	r3, [r2, #0]

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6bc2:	2304      	movs	r3, #4
    6bc4:	667b      	str	r3, [r7, #100]	; 0x64
    6bc6:	e058      	b.n	6c7a <bt_le_sync+0x2da>
    6bc8:	10000a42 	.word	0x10000a42
    6bcc:	10000a3e 	.word	0x10000a3e
    6bd0:	10000458 	.word	0x10000458
    6bd4:	e000e100 	.word	0xe000e100
    6bd8:	2009c03c 	.word	0x2009c03c
    6bdc:	10000a44 	.word	0x10000a44
    6be0:	1000049c 	.word	0x1000049c
    6be4:	10000a46 	.word	0x10000a46
    6be8:	10000b00 	.word	0x10000b00
    6bec:	100010ac 	.word	0x100010ac
    6bf0:	1000097d 	.word	0x1000097d
    6bf4:	10000a3f 	.word	0x10000a3f
    6bf8:	10000a48 	.word	0x10000a48
    6bfc:	0000ba84 	.word	0x0000ba84
    6c00:	10001078 	.word	0x10001078
    6c04:	50004104 	.word	0x50004104
    6c08:	50004110 	.word	0x50004110
    6c0c:	40030024 	.word	0x40030024
			uint32_t v = rxbuf1[i+0] << 24
    6c10:	4aa5      	ldr	r2, [pc, #660]	; (6ea8 <bt_le_sync+0x508>)
    6c12:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6c14:	4413      	add	r3, r2
    6c16:	781b      	ldrb	r3, [r3, #0]
    6c18:	061a      	lsls	r2, r3, #24
					   | rxbuf1[i+1] << 16
    6c1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6c1c:	3301      	adds	r3, #1
    6c1e:	49a2      	ldr	r1, [pc, #648]	; (6ea8 <bt_le_sync+0x508>)
    6c20:	5ccb      	ldrb	r3, [r1, r3]
    6c22:	041b      	lsls	r3, r3, #16
    6c24:	431a      	orrs	r2, r3
				       | rxbuf1[i+2] << 8
    6c26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6c28:	3302      	adds	r3, #2
    6c2a:	499f      	ldr	r1, [pc, #636]	; (6ea8 <bt_le_sync+0x508>)
    6c2c:	5ccb      	ldrb	r3, [r1, r3]
    6c2e:	021b      	lsls	r3, r3, #8
    6c30:	4313      	orrs	r3, r2
					   | rxbuf1[i+3] << 0;
    6c32:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    6c34:	3203      	adds	r2, #3
    6c36:	499c      	ldr	r1, [pc, #624]	; (6ea8 <bt_le_sync+0x508>)
    6c38:	5c8a      	ldrb	r2, [r1, r2]
    6c3a:	4313      	orrs	r3, r2
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
			uint32_t v = rxbuf1[i+0] << 24
    6c3c:	64bb      	str	r3, [r7, #72]	; 0x48
					   | rxbuf1[i+1] << 16
				       | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
    6c3e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6c40:	2b00      	cmp	r3, #0
    6c42:	da00      	bge.n	6c46 <bt_le_sync+0x2a6>
    6c44:	3303      	adds	r3, #3
    6c46:	109b      	asrs	r3, r3, #2
    6c48:	1c5c      	adds	r4, r3, #1
    6c4a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    6c4c:	f002 fe44 	bl	98d8 <rbit>
    6c50:	4601      	mov	r1, r0
    6c52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6c54:	2b00      	cmp	r3, #0
    6c56:	da00      	bge.n	6c5a <bt_le_sync+0x2ba>
    6c58:	3303      	adds	r3, #3
    6c5a:	109b      	asrs	r3, r3, #2
    6c5c:	009b      	lsls	r3, r3, #2
    6c5e:	6dba      	ldr	r2, [r7, #88]	; 0x58
    6c60:	4413      	add	r3, r2
    6c62:	681b      	ldr	r3, [r3, #0]
    6c64:	ea81 0203 	eor.w	r2, r1, r3
    6c68:	00a3      	lsls	r3, r4, #2
    6c6a:	f107 0168 	add.w	r1, r7, #104	; 0x68
    6c6e:	440b      	add	r3, r1
    6c70:	f843 2c60 	str.w	r2, [r3, #-96]
				;
		}
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;

		// unwhiten the rest of the packet
		for (i = 4; i < 44; i += 4) {
    6c74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6c76:	3304      	adds	r3, #4
    6c78:	667b      	str	r3, [r7, #100]	; 0x64
    6c7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    6c7c:	2b2b      	cmp	r3, #43	; 0x2b
    6c7e:	ddc7      	ble.n	6c10 <bt_le_sync+0x270>
				       | rxbuf1[i+2] << 8
					   | rxbuf1[i+3] << 0;
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
    6c80:	4b8a      	ldr	r3, [pc, #552]	; (6eac <bt_le_sync+0x50c>)
    6c82:	691b      	ldr	r3, [r3, #16]
    6c84:	2b00      	cmp	r3, #0
    6c86:	d023      	beq.n	6cd0 <bt_le_sync+0x330>
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
    6c88:	4b88      	ldr	r3, [pc, #544]	; (6eac <bt_le_sync+0x50c>)
    6c8a:	68d9      	ldr	r1, [r3, #12]
    6c8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    6c8e:	1d1a      	adds	r2, r3, #4
    6c90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6c92:	4608      	mov	r0, r1
    6c94:	4611      	mov	r1, r2
    6c96:	461a      	mov	r2, r3
    6c98:	f001 fcfc 	bl	8694 <btle_crcgen_lut>
    6c9c:	6478      	str	r0, [r7, #68]	; 0x44
			u32 wire_crc = (p[4+len+2] << 16)
    6c9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6ca0:	3306      	adds	r3, #6
    6ca2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
    6ca4:	4413      	add	r3, r2
    6ca6:	781b      	ldrb	r3, [r3, #0]
    6ca8:	041a      	lsls	r2, r3, #16
						 | (p[4+len+1] << 8)
    6caa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    6cac:	3305      	adds	r3, #5
    6cae:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    6cb0:	440b      	add	r3, r1
    6cb2:	781b      	ldrb	r3, [r3, #0]
    6cb4:	021b      	lsls	r3, r3, #8
    6cb6:	4313      	orrs	r3, r2
						 | (p[4+len+0] << 0);
    6cb8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
    6cba:	3204      	adds	r2, #4
    6cbc:	6df9      	ldr	r1, [r7, #92]	; 0x5c
    6cbe:	440a      	add	r2, r1
    6cc0:	7812      	ldrb	r2, [r2, #0]
    6cc2:	4313      	orrs	r3, r2
			packet[i/4+1] = rbit(v) ^ whit[i/4];
		}

		if (le.crc_verify) {
			u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, p + 4, len);
			u32 wire_crc = (p[4+len+2] << 16)
    6cc4:	643b      	str	r3, [r7, #64]	; 0x40
						 | (p[4+len+1] << 8)
						 | (p[4+len+0] << 0);
			if (calc_crc != wire_crc) // skip packets with a bad CRC
    6cc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    6cc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    6cca:	429a      	cmp	r2, r3
    6ccc:	d000      	beq.n	6cd0 <bt_le_sync+0x330>
				goto rx_flush;
    6cce:	e01b      	b.n	6d08 <bt_le_sync+0x368>
		}


		RXLED_SET;
    6cd0:	4b77      	ldr	r3, [pc, #476]	; (6eb0 <bt_le_sync+0x510>)
    6cd2:	2210      	movs	r2, #16
    6cd4:	601a      	str	r2, [r3, #0]
		packet_cb((uint8_t *)packet);
    6cd6:	4b77      	ldr	r3, [pc, #476]	; (6eb4 <bt_le_sync+0x514>)
    6cd8:	681b      	ldr	r3, [r3, #0]
    6cda:	f107 0208 	add.w	r2, r7, #8
    6cde:	4610      	mov	r0, r2
    6ce0:	4798      	blx	r3
		enqueue(LE_PACKET, (uint8_t *)packet);
    6ce2:	f107 0308 	add.w	r3, r7, #8
    6ce6:	2001      	movs	r0, #1
    6ce8:	4619      	mov	r1, r3
    6cea:	f7fd fbed 	bl	44c8 <enqueue>
		le.last_packet = CLK100NS;
    6cee:	4b72      	ldr	r3, [pc, #456]	; (6eb8 <bt_le_sync+0x518>)
    6cf0:	681b      	ldr	r3, [r3, #0]
    6cf2:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6cf6:	f640 4235 	movw	r2, #3125	; 0xc35
    6cfa:	fb02 f203 	mul.w	r2, r2, r3
    6cfe:	4b6f      	ldr	r3, [pc, #444]	; (6ebc <bt_le_sync+0x51c>)
    6d00:	681b      	ldr	r3, [r3, #0]
    6d02:	4413      	add	r3, r2
    6d04:	4a69      	ldr	r2, [pc, #420]	; (6eac <bt_le_sync+0x50c>)
    6d06:	6413      	str	r3, [r2, #64]	; 0x40

	rx_flush:
		cc2400_strobe(SFSON);
    6d08:	2061      	movs	r0, #97	; 0x61
    6d0a:	f003 f879 	bl	9e00 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    6d0e:	bf00      	nop
    6d10:	f003 f86c 	bl	9dec <cc2400_status>
    6d14:	4603      	mov	r3, r0
    6d16:	f003 0304 	and.w	r3, r3, #4
    6d1a:	2b00      	cmp	r3, #0
    6d1c:	d0f8      	beq.n	6d10 <bt_le_sync+0x370>

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
    6d1e:	4a68      	ldr	r2, [pc, #416]	; (6ec0 <bt_le_sync+0x520>)
    6d20:	4b67      	ldr	r3, [pc, #412]	; (6ec0 <bt_le_sync+0x520>)
    6d22:	681b      	ldr	r3, [r3, #0]
    6d24:	f023 0301 	bic.w	r3, r3, #1
    6d28:	6013      	str	r3, [r2, #0]
		while (SSP1SR & SSPSR_RNE) {
    6d2a:	e003      	b.n	6d34 <bt_le_sync+0x394>
			u8 tmp = (u8)DIO_SSP_DR;
    6d2c:	4b65      	ldr	r3, [pc, #404]	; (6ec4 <bt_le_sync+0x524>)
    6d2e:	681b      	ldr	r3, [r3, #0]
    6d30:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		cc2400_strobe(SFSON);
		while (!(cc2400_status() & FS_LOCK));

		// flush any excess bytes from the SSP's buffer
		DIO_SSP_DMACR &= ~SSPDMACR_RXDMAE;
		while (SSP1SR & SSPSR_RNE) {
    6d34:	4b64      	ldr	r3, [pc, #400]	; (6ec8 <bt_le_sync+0x528>)
    6d36:	681b      	ldr	r3, [r3, #0]
    6d38:	f003 0304 	and.w	r3, r3, #4
    6d3c:	2b00      	cmp	r3, #0
    6d3e:	d1f5      	bne.n	6d2c <bt_le_sync+0x38c>
			u8 tmp = (u8)DIO_SSP_DR;
		}

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
    6d40:	4b5d      	ldr	r3, [pc, #372]	; (6eb8 <bt_le_sync+0x518>)
    6d42:	681b      	ldr	r3, [r3, #0]
    6d44:	f3c3 0313 	ubfx	r3, r3, #0, #20
    6d48:	f640 4235 	movw	r2, #3125	; 0xc35
    6d4c:	fb02 f203 	mul.w	r2, r2, r3
    6d50:	4b5a      	ldr	r3, [pc, #360]	; (6ebc <bt_le_sync+0x51c>)
    6d52:	681b      	ldr	r3, [r3, #0]
    6d54:	4413      	add	r3, r2
    6d56:	663b      	str	r3, [r7, #96]	; 0x60
		if (now < le.last_packet)
    6d58:	4b54      	ldr	r3, [pc, #336]	; (6eac <bt_le_sync+0x50c>)
    6d5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    6d5c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6d5e:	429a      	cmp	r2, r3
    6d60:	d905      	bls.n	6d6e <bt_le_sync+0x3ce>
			now += 3276800000; // handle rollover
    6d62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    6d64:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    6d68:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    6d6c:	663b      	str	r3, [r7, #96]	; 0x60
		if  ( // timeout
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    6d6e:	4b4f      	ldr	r3, [pc, #316]	; (6eac <bt_le_sync+0x50c>)
    6d70:	7d1b      	ldrb	r3, [r3, #20]

		// timeout - FIXME this is an ugly hack
		u32 now = CLK100NS;
		if (now < le.last_packet)
			now += 3276800000; // handle rollover
		if  ( // timeout
    6d72:	2b03      	cmp	r3, #3
    6d74:	d003      	beq.n	6d7e <bt_le_sync+0x3de>
			((le.link_state == LINK_CONNECTED || le.link_state == LINK_CONN_PENDING)
    6d76:	4b4d      	ldr	r3, [pc, #308]	; (6eac <bt_le_sync+0x50c>)
    6d78:	7d1b      	ldrb	r3, [r3, #20]
    6d7a:	2b02      	cmp	r3, #2
    6d7c:	d106      	bne.n	6d8c <bt_le_sync+0x3ec>
			&& (now - le.last_packet > 50000000))
    6d7e:	4b4b      	ldr	r3, [pc, #300]	; (6eac <bt_le_sync+0x50c>)
    6d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    6d82:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    6d84:	1ad3      	subs	r3, r2, r3
    6d86:	4a51      	ldr	r2, [pc, #324]	; (6ecc <bt_le_sync+0x52c>)
    6d88:	4293      	cmp	r3, r2
    6d8a:	d803      	bhi.n	6d94 <bt_le_sync+0x3f4>
			// jam finished
			|| (le_jam_count == 1)
    6d8c:	4b50      	ldr	r3, [pc, #320]	; (6ed0 <bt_le_sync+0x530>)
    6d8e:	681b      	ldr	r3, [r3, #0]
    6d90:	2b01      	cmp	r3, #1
    6d92:	d137      	bne.n	6e04 <bt_le_sync+0x464>
			)
		{
			reset_le();
    6d94:	f7ff fc2c 	bl	65f0 <reset_le>
			le_jam_count = 0;
    6d98:	4b4d      	ldr	r3, [pc, #308]	; (6ed0 <bt_le_sync+0x530>)
    6d9a:	2200      	movs	r2, #0
    6d9c:	601a      	str	r2, [r3, #0]
			TXLED_CLR;
    6d9e:	4b4d      	ldr	r3, [pc, #308]	; (6ed4 <bt_le_sync+0x534>)
    6da0:	f44f 7280 	mov.w	r2, #256	; 0x100
    6da4:	601a      	str	r2, [r3, #0]

			if (jam_mode == JAM_ONCE) {
    6da6:	4b4c      	ldr	r3, [pc, #304]	; (6ed8 <bt_le_sync+0x538>)
    6da8:	781b      	ldrb	r3, [r3, #0]
    6daa:	b2db      	uxtb	r3, r3
    6dac:	2b01      	cmp	r3, #1
    6dae:	d106      	bne.n	6dbe <bt_le_sync+0x41e>
				jam_mode = JAM_NONE;
    6db0:	4b49      	ldr	r3, [pc, #292]	; (6ed8 <bt_le_sync+0x538>)
    6db2:	2200      	movs	r2, #0
    6db4:	701a      	strb	r2, [r3, #0]
				requested_mode = MODE_IDLE;
    6db6:	4b49      	ldr	r3, [pc, #292]	; (6edc <bt_le_sync+0x53c>)
    6db8:	2200      	movs	r2, #0
    6dba:	701a      	strb	r2, [r3, #0]
				goto cleanup;
    6dbc:	e066      	b.n	6e8c <bt_le_sync+0x4ec>
			}

			// go back to promisc if the connection dies
			if (active_mode == MODE_BT_PROMISC_LE)
    6dbe:	79fb      	ldrb	r3, [r7, #7]
    6dc0:	2b0a      	cmp	r3, #10
    6dc2:	d101      	bne.n	6dc8 <bt_le_sync+0x428>
				goto cleanup;
    6dc4:	bf00      	nop
    6dc6:	e061      	b.n	6e8c <bt_le_sync+0x4ec>

			le.link_state = LINK_LISTENING;
    6dc8:	4b38      	ldr	r3, [pc, #224]	; (6eac <bt_le_sync+0x50c>)
    6dca:	2201      	movs	r2, #1
    6dcc:	751a      	strb	r2, [r3, #20]

			cc2400_strobe(SRFOFF);
    6dce:	2064      	movs	r0, #100	; 0x64
    6dd0:	f003 f816 	bl	9e00 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    6dd4:	bf00      	nop
    6dd6:	f003 f809 	bl	9dec <cc2400_status>
    6dda:	4603      	mov	r3, r0
    6ddc:	f003 0304 	and.w	r3, r3, #4
    6de0:	2b00      	cmp	r3, #0
    6de2:	d1f8      	bne.n	6dd6 <bt_le_sync+0x436>

			/* Retune */
			channel = saved_request != 0 ? saved_request : 2402;
    6de4:	4b3e      	ldr	r3, [pc, #248]	; (6ee0 <bt_le_sync+0x540>)
    6de6:	881b      	ldrh	r3, [r3, #0]
    6de8:	b29b      	uxth	r3, r3
    6dea:	2b00      	cmp	r3, #0
    6dec:	d003      	beq.n	6df6 <bt_le_sync+0x456>
    6dee:	4b3c      	ldr	r3, [pc, #240]	; (6ee0 <bt_le_sync+0x540>)
    6df0:	881b      	ldrh	r3, [r3, #0]
    6df2:	b29b      	uxth	r3, r3
    6df4:	e001      	b.n	6dfa <bt_le_sync+0x45a>
    6df6:	f640 1362 	movw	r3, #2402	; 0x962
    6dfa:	4a3a      	ldr	r2, [pc, #232]	; (6ee4 <bt_le_sync+0x544>)
    6dfc:	8013      	strh	r3, [r2, #0]
			restart_jamming = 1;
    6dfe:	4b3a      	ldr	r3, [pc, #232]	; (6ee8 <bt_le_sync+0x548>)
    6e00:	2201      	movs	r2, #1
    6e02:	601a      	str	r2, [r3, #0]
		}

		cc2400_set(SYNCL, le.syncl);
    6e04:	4b29      	ldr	r3, [pc, #164]	; (6eac <bt_le_sync+0x50c>)
    6e06:	88db      	ldrh	r3, [r3, #6]
    6e08:	202c      	movs	r0, #44	; 0x2c
    6e0a:	4619      	mov	r1, r3
    6e0c:	f002 ff36 	bl	9c7c <cc2400_set>
		cc2400_set(SYNCH, le.synch);
    6e10:	4b26      	ldr	r3, [pc, #152]	; (6eac <bt_le_sync+0x50c>)
    6e12:	889b      	ldrh	r3, [r3, #4]
    6e14:	202d      	movs	r0, #45	; 0x2d
    6e16:	4619      	mov	r1, r3
    6e18:	f002 ff30 	bl	9c7c <cc2400_set>

		if (do_hop)
    6e1c:	4b33      	ldr	r3, [pc, #204]	; (6eec <bt_le_sync+0x54c>)
    6e1e:	781b      	ldrb	r3, [r3, #0]
    6e20:	b2db      	uxtb	r3, r3
    6e22:	2b00      	cmp	r3, #0
    6e24:	d001      	beq.n	6e2a <bt_le_sync+0x48a>
			hop();
    6e26:	f7ff f91b 	bl	6060 <hop>

		//  you can jam but you keep turning off the light 
		if (le_jam_count > 0) {
    6e2a:	4b29      	ldr	r3, [pc, #164]	; (6ed0 <bt_le_sync+0x530>)
    6e2c:	681b      	ldr	r3, [r3, #0]
    6e2e:	2b00      	cmp	r3, #0
    6e30:	dd07      	ble.n	6e42 <bt_le_sync+0x4a2>
			le_jam();
    6e32:	f7ff f8cb 	bl	5fcc <le_jam>
			--le_jam_count;
    6e36:	4b26      	ldr	r3, [pc, #152]	; (6ed0 <bt_le_sync+0x530>)
    6e38:	681b      	ldr	r3, [r3, #0]
    6e3a:	3b01      	subs	r3, #1
    6e3c:	4a24      	ldr	r2, [pc, #144]	; (6ed0 <bt_le_sync+0x530>)
    6e3e:	6013      	str	r3, [r2, #0]
    6e40:	e017      	b.n	6e72 <bt_le_sync+0x4d2>
		} else {
			/* RX mode */
			dma_init_le();
    6e42:	f7fe fc51 	bl	56e8 <dma_init_le>
			dio_ssp_start();
    6e46:	f7fe fdb9 	bl	59bc <dio_ssp_start>

			if (restart_jamming) {
    6e4a:	4b27      	ldr	r3, [pc, #156]	; (6ee8 <bt_le_sync+0x548>)
    6e4c:	681b      	ldr	r3, [r3, #0]
    6e4e:	2b00      	cmp	r3, #0
    6e50:	d00c      	beq.n	6e6c <bt_le_sync+0x4cc>
				cc2400_rx_sync(rbit(le.access_address));
    6e52:	4b16      	ldr	r3, [pc, #88]	; (6eac <bt_le_sync+0x50c>)
    6e54:	681b      	ldr	r3, [r3, #0]
    6e56:	4618      	mov	r0, r3
    6e58:	f002 fd3e 	bl	98d8 <rbit>
    6e5c:	4603      	mov	r3, r0
    6e5e:	4618      	mov	r0, r3
    6e60:	f7fe fec6 	bl	5bf0 <cc2400_rx_sync>
				restart_jamming = 0;
    6e64:	4b20      	ldr	r3, [pc, #128]	; (6ee8 <bt_le_sync+0x548>)
    6e66:	2200      	movs	r2, #0
    6e68:	601a      	str	r2, [r3, #0]
    6e6a:	e002      	b.n	6e72 <bt_le_sync+0x4d2>
			} else {
				cc2400_strobe(SRX);
    6e6c:	2062      	movs	r0, #98	; 0x62
    6e6e:	f002 ffc7 	bl	9e00 <cc2400_strobe>
			}
		}

		rx_tc = 0;
    6e72:	4b1f      	ldr	r3, [pc, #124]	; (6ef0 <bt_le_sync+0x550>)
    6e74:	2200      	movs	r2, #0
    6e76:	601a      	str	r2, [r3, #0]
		rx_err = 0;
    6e78:	4b1e      	ldr	r3, [pc, #120]	; (6ef4 <bt_le_sync+0x554>)
    6e7a:	2200      	movs	r2, #0
    6e7c:	601a      	str	r2, [r3, #0]
	dma_init_le();
	dio_ssp_start();

	cc2400_rx_sync(rbit(le.access_address)); // bit-reversed access address

	while (requested_mode == active_mode) {
    6e7e:	4b17      	ldr	r3, [pc, #92]	; (6edc <bt_le_sync+0x53c>)
    6e80:	781b      	ldrb	r3, [r3, #0]
    6e82:	b2db      	uxtb	r3, r3
    6e84:	79fa      	ldrb	r2, [r7, #7]
    6e86:	429a      	cmp	r2, r3
    6e88:	f43f adb1 	beq.w	69ee <bt_le_sync+0x4e>
	}

cleanup:

	// disable USB interrupts
	ICER0 = ICER0_ICE_USB;
    6e8c:	4b1a      	ldr	r3, [pc, #104]	; (6ef8 <bt_le_sync+0x558>)
    6e8e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    6e92:	601a      	str	r2, [r3, #0]

	// reset the radio completely
	cc2400_idle();
    6e94:	f7fe fe26 	bl	5ae4 <cc2400_idle>
	dio_ssp_stop();
    6e98:	f7fe fdc0 	bl	5a1c <dio_ssp_stop>
	cs_trigger_disable();
    6e9c:	f7fd fcb6 	bl	480c <cs_trigger_disable>
}
    6ea0:	376c      	adds	r7, #108	; 0x6c
    6ea2:	46bd      	mov	sp, r7
    6ea4:	bd90      	pop	{r4, r7, pc}
    6ea6:	bf00      	nop
    6ea8:	10001078 	.word	0x10001078
    6eac:	10000458 	.word	0x10000458
    6eb0:	2009c038 	.word	0x2009c038
    6eb4:	1000099c 	.word	0x1000099c
    6eb8:	10000be4 	.word	0x10000be4
    6ebc:	40004008 	.word	0x40004008
    6ec0:	40030024 	.word	0x40030024
    6ec4:	40030008 	.word	0x40030008
    6ec8:	4003000c 	.word	0x4003000c
    6ecc:	02faf080 	.word	0x02faf080
    6ed0:	10000994 	.word	0x10000994
    6ed4:	2009c03c 	.word	0x2009c03c
    6ed8:	10000a40 	.word	0x10000a40
    6edc:	10000a3f 	.word	0x10000a3f
    6ee0:	10000a46 	.word	0x10000a46
    6ee4:	1000049c 	.word	0x1000049c
    6ee8:	10000a50 	.word	0x10000a50
    6eec:	1000097d 	.word	0x1000097d
    6ef0:	10000b00 	.word	0x10000b00
    6ef4:	100010ac 	.word	0x100010ac
    6ef8:	e000e180 	.word	0xe000e180

00006efc <cb_follow_le>:



/* low energy connection following
 * follows a known AA around */
int cb_follow_le() {
    6efc:	b580      	push	{r7, lr}
    6efe:	b08c      	sub	sp, #48	; 0x30
    6f00:	af00      	add	r7, sp, #0
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];
    6f02:	4b6c      	ldr	r3, [pc, #432]	; (70b4 <cb_follow_le+0x1b8>)
    6f04:	881b      	ldrh	r3, [r3, #0]
    6f06:	b29b      	uxth	r3, r3
    6f08:	b2db      	uxtb	r3, r3
    6f0a:	3b62      	subs	r3, #98	; 0x62
    6f0c:	b2db      	uxtb	r3, r3
    6f0e:	4618      	mov	r0, r3
    6f10:	f001 fabc 	bl	848c <btle_channel_index>
    6f14:	4603      	mov	r3, r0
    6f16:	461a      	mov	r2, r3
    6f18:	4b67      	ldr	r3, [pc, #412]	; (70b8 <cb_follow_le+0x1bc>)
    6f1a:	5c9b      	ldrb	r3, [r3, r2]
    6f1c:	623b      	str	r3, [r7, #32]

	u32 access_address = 0;
    6f1e:	2300      	movs	r3, #0
    6f20:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < 31; ++i) {
    6f22:	2300      	movs	r3, #0
    6f24:	62fb      	str	r3, [r7, #44]	; 0x2c
    6f26:	e00e      	b.n	6f46 <cb_follow_le+0x4a>
		access_address >>= 1;
    6f28:	69fb      	ldr	r3, [r7, #28]
    6f2a:	085b      	lsrs	r3, r3, #1
    6f2c:	61fb      	str	r3, [r7, #28]
		access_address |= (unpacked[i] << 31);
    6f2e:	4a63      	ldr	r2, [pc, #396]	; (70bc <cb_follow_le+0x1c0>)
    6f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6f32:	4413      	add	r3, r2
    6f34:	781b      	ldrb	r3, [r3, #0]
    6f36:	07db      	lsls	r3, r3, #31
    6f38:	461a      	mov	r2, r3
    6f3a:	69fb      	ldr	r3, [r7, #28]
    6f3c:	4313      	orrs	r3, r2
    6f3e:	61fb      	str	r3, [r7, #28]
int cb_follow_le() {
	int i, j, k;
	int idx = whitening_index[btle_channel_index(channel-2402)];

	u32 access_address = 0;
	for (i = 0; i < 31; ++i) {
    6f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6f42:	3301      	adds	r3, #1
    6f44:	62fb      	str	r3, [r7, #44]	; 0x2c
    6f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6f48:	2b1e      	cmp	r3, #30
    6f4a:	dded      	ble.n	6f28 <cb_follow_le+0x2c>
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    6f4c:	231f      	movs	r3, #31
    6f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    6f50:	e0a6      	b.n	70a0 <cb_follow_le+0x1a4>
		access_address >>= 1;
    6f52:	69fb      	ldr	r3, [r7, #28]
    6f54:	085b      	lsrs	r3, r3, #1
    6f56:	61fb      	str	r3, [r7, #28]
		access_address |= (unpacked[i] << 31);
    6f58:	4a58      	ldr	r2, [pc, #352]	; (70bc <cb_follow_le+0x1c0>)
    6f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6f5c:	4413      	add	r3, r2
    6f5e:	781b      	ldrb	r3, [r3, #0]
    6f60:	07db      	lsls	r3, r3, #31
    6f62:	461a      	mov	r2, r3
    6f64:	69fb      	ldr	r3, [r7, #28]
    6f66:	4313      	orrs	r3, r2
    6f68:	61fb      	str	r3, [r7, #28]
		if (access_address == le.access_address) {
    6f6a:	4b55      	ldr	r3, [pc, #340]	; (70c0 <cb_follow_le+0x1c4>)
    6f6c:	681a      	ldr	r2, [r3, #0]
    6f6e:	69fb      	ldr	r3, [r7, #28]
    6f70:	429a      	cmp	r2, r3
    6f72:	f040 8092 	bne.w	709a <cb_follow_le+0x19e>
			for (j = 0; j < 46; ++j) {
    6f76:	2300      	movs	r3, #0
    6f78:	62bb      	str	r3, [r7, #40]	; 0x28
    6f7a:	e048      	b.n	700e <cb_follow_le+0x112>
				u8 byte = 0;
    6f7c:	2300      	movs	r3, #0
    6f7e:	76fb      	strb	r3, [r7, #27]
				for (k = 0; k < 8; k++) {
    6f80:	2300      	movs	r3, #0
    6f82:	627b      	str	r3, [r7, #36]	; 0x24
    6f84:	e037      	b.n	6ff6 <cb_follow_le+0xfa>
					int offset = k + (j * 8) + i - 31;
    6f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6f88:	00da      	lsls	r2, r3, #3
    6f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6f8c:	441a      	add	r2, r3
    6f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    6f90:	4413      	add	r3, r2
    6f92:	3b1f      	subs	r3, #31
    6f94:	613b      	str	r3, [r7, #16]
					if (offset >= DMA_SIZE*8*2) break;
    6f96:	693b      	ldr	r3, [r7, #16]
    6f98:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
    6f9c:	db00      	blt.n	6fa0 <cb_follow_le+0xa4>
    6f9e:	e02d      	b.n	6ffc <cb_follow_le+0x100>
					int bit = unpacked[offset];
    6fa0:	4a46      	ldr	r2, [pc, #280]	; (70bc <cb_follow_le+0x1c0>)
    6fa2:	693b      	ldr	r3, [r7, #16]
    6fa4:	4413      	add	r3, r2
    6fa6:	781b      	ldrb	r3, [r3, #0]
    6fa8:	617b      	str	r3, [r7, #20]
					if (j >= 4) { // unwhiten data bytes
    6faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    6fac:	2b03      	cmp	r3, #3
    6fae:	dd16      	ble.n	6fde <cb_follow_le+0xe2>
						bit ^= whitening[idx];
    6fb0:	4a44      	ldr	r2, [pc, #272]	; (70c4 <cb_follow_le+0x1c8>)
    6fb2:	6a3b      	ldr	r3, [r7, #32]
    6fb4:	4413      	add	r3, r2
    6fb6:	781b      	ldrb	r3, [r3, #0]
    6fb8:	461a      	mov	r2, r3
    6fba:	697b      	ldr	r3, [r7, #20]
    6fbc:	4053      	eors	r3, r2
    6fbe:	617b      	str	r3, [r7, #20]
						idx = (idx + 1) % sizeof(whitening);
    6fc0:	6a3b      	ldr	r3, [r7, #32]
    6fc2:	3301      	adds	r3, #1
    6fc4:	4619      	mov	r1, r3
    6fc6:	4b40      	ldr	r3, [pc, #256]	; (70c8 <cb_follow_le+0x1cc>)
    6fc8:	fba1 2303 	umull	r2, r3, r1, r3
    6fcc:	1ac8      	subs	r0, r1, r3
    6fce:	0840      	lsrs	r0, r0, #1
    6fd0:	4403      	add	r3, r0
    6fd2:	099a      	lsrs	r2, r3, #6
    6fd4:	4613      	mov	r3, r2
    6fd6:	01db      	lsls	r3, r3, #7
    6fd8:	1a9b      	subs	r3, r3, r2
    6fda:	1aca      	subs	r2, r1, r3
    6fdc:	623a      	str	r2, [r7, #32]
					}
					byte |= bit << k;
    6fde:	697a      	ldr	r2, [r7, #20]
    6fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6fe2:	fa02 f303 	lsl.w	r3, r2, r3
    6fe6:	b2da      	uxtb	r2, r3
    6fe8:	7efb      	ldrb	r3, [r7, #27]
    6fea:	4313      	orrs	r3, r2
    6fec:	b2db      	uxtb	r3, r3
    6fee:	76fb      	strb	r3, [r7, #27]
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
				u8 byte = 0;
				for (k = 0; k < 8; k++) {
    6ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6ff2:	3301      	adds	r3, #1
    6ff4:	627b      	str	r3, [r7, #36]	; 0x24
    6ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    6ff8:	2b07      	cmp	r3, #7
    6ffa:	ddc4      	ble.n	6f86 <cb_follow_le+0x8a>
						bit ^= whitening[idx];
						idx = (idx + 1) % sizeof(whitening);
					}
					byte |= bit << k;
				}
				idle_rxbuf[j] = byte;
    6ffc:	4b33      	ldr	r3, [pc, #204]	; (70cc <cb_follow_le+0x1d0>)
    6ffe:	681a      	ldr	r2, [r3, #0]
    7000:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7002:	4413      	add	r3, r2
    7004:	7efa      	ldrb	r2, [r7, #27]
    7006:	701a      	strb	r2, [r3, #0]

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
		if (access_address == le.access_address) {
			for (j = 0; j < 46; ++j) {
    7008:	6abb      	ldr	r3, [r7, #40]	; 0x28
    700a:	3301      	adds	r3, #1
    700c:	62bb      	str	r3, [r7, #40]	; 0x28
    700e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    7010:	2b2d      	cmp	r3, #45	; 0x2d
    7012:	ddb3      	ble.n	6f7c <cb_follow_le+0x80>
				}
				idle_rxbuf[j] = byte;
			}

			// verify CRC
			if (le.crc_verify) {
    7014:	4b2a      	ldr	r3, [pc, #168]	; (70c0 <cb_follow_le+0x1c4>)
    7016:	691b      	ldr	r3, [r3, #16]
    7018:	2b00      	cmp	r3, #0
    701a:	d02e      	beq.n	707a <cb_follow_le+0x17e>
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
    701c:	4b2b      	ldr	r3, [pc, #172]	; (70cc <cb_follow_le+0x1d0>)
    701e:	681b      	ldr	r3, [r3, #0]
    7020:	3305      	adds	r3, #5
    7022:	781b      	ldrb	r3, [r3, #0]
    7024:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    7028:	3302      	adds	r3, #2
    702a:	60fb      	str	r3, [r7, #12]
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, idle_rxbuf + 4, len);
    702c:	4b24      	ldr	r3, [pc, #144]	; (70c0 <cb_follow_le+0x1c4>)
    702e:	68da      	ldr	r2, [r3, #12]
    7030:	4b26      	ldr	r3, [pc, #152]	; (70cc <cb_follow_le+0x1d0>)
    7032:	681b      	ldr	r3, [r3, #0]
    7034:	3304      	adds	r3, #4
    7036:	4610      	mov	r0, r2
    7038:	4619      	mov	r1, r3
    703a:	68fa      	ldr	r2, [r7, #12]
    703c:	f001 fb2a 	bl	8694 <btle_crcgen_lut>
    7040:	60b8      	str	r0, [r7, #8]
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    7042:	4b22      	ldr	r3, [pc, #136]	; (70cc <cb_follow_le+0x1d0>)
    7044:	681a      	ldr	r2, [r3, #0]
    7046:	68fb      	ldr	r3, [r7, #12]
    7048:	3306      	adds	r3, #6
    704a:	4413      	add	r3, r2
    704c:	781b      	ldrb	r3, [r3, #0]
    704e:	041a      	lsls	r2, r3, #16
							 | (idle_rxbuf[4+len+1] << 8)
    7050:	4b1e      	ldr	r3, [pc, #120]	; (70cc <cb_follow_le+0x1d0>)
    7052:	6819      	ldr	r1, [r3, #0]
    7054:	68fb      	ldr	r3, [r7, #12]
    7056:	3305      	adds	r3, #5
    7058:	440b      	add	r3, r1
    705a:	781b      	ldrb	r3, [r3, #0]
    705c:	021b      	lsls	r3, r3, #8
    705e:	4313      	orrs	r3, r2
							 |  idle_rxbuf[4+len+0];
    7060:	4a1a      	ldr	r2, [pc, #104]	; (70cc <cb_follow_le+0x1d0>)
    7062:	6812      	ldr	r2, [r2, #0]
    7064:	68f9      	ldr	r1, [r7, #12]
    7066:	3104      	adds	r1, #4
    7068:	440a      	add	r2, r1
    706a:	7812      	ldrb	r2, [r2, #0]
    706c:	4313      	orrs	r3, r2

			// verify CRC
			if (le.crc_verify) {
				int len		 = (idle_rxbuf[5] & 0x3f) + 2;
				u32 calc_crc = btle_crcgen_lut(le.crc_init_reversed, idle_rxbuf + 4, len);
				u32 wire_crc = (idle_rxbuf[4+len+2] << 16)
    706e:	607b      	str	r3, [r7, #4]
							 | (idle_rxbuf[4+len+1] << 8)
							 |  idle_rxbuf[4+len+0];
				if (calc_crc != wire_crc) // skip packets with a bad CRC
    7070:	68ba      	ldr	r2, [r7, #8]
    7072:	687b      	ldr	r3, [r7, #4]
    7074:	429a      	cmp	r2, r3
    7076:	d000      	beq.n	707a <cb_follow_le+0x17e>
					break;
    7078:	e017      	b.n	70aa <cb_follow_le+0x1ae>
			}

			// send to PC
			enqueue(LE_PACKET, idle_rxbuf);
    707a:	4b14      	ldr	r3, [pc, #80]	; (70cc <cb_follow_le+0x1d0>)
    707c:	681b      	ldr	r3, [r3, #0]
    707e:	2001      	movs	r0, #1
    7080:	4619      	mov	r1, r3
    7082:	f7fd fa21 	bl	44c8 <enqueue>
			RXLED_SET;
    7086:	4b12      	ldr	r3, [pc, #72]	; (70d0 <cb_follow_le+0x1d4>)
    7088:	2210      	movs	r2, #16
    708a:	601a      	str	r2, [r3, #0]

			packet_cb(idle_rxbuf);
    708c:	4b11      	ldr	r3, [pc, #68]	; (70d4 <cb_follow_le+0x1d8>)
    708e:	681b      	ldr	r3, [r3, #0]
    7090:	4a0e      	ldr	r2, [pc, #56]	; (70cc <cb_follow_le+0x1d0>)
    7092:	6812      	ldr	r2, [r2, #0]
    7094:	4610      	mov	r0, r2
    7096:	4798      	blx	r3

			break;
    7098:	e007      	b.n	70aa <cb_follow_le+0x1ae>
	for (i = 0; i < 31; ++i) {
		access_address >>= 1;
		access_address |= (unpacked[i] << 31);
	}

	for (i = 31; i < DMA_SIZE * 8 + 32; i++) {
    709a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    709c:	3301      	adds	r3, #1
    709e:	62fb      	str	r3, [r7, #44]	; 0x2c
    70a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    70a2:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
    70a6:	f6ff af54 	blt.w	6f52 <cb_follow_le+0x56>

			break;
		}
	}

	return 1;
    70aa:	2301      	movs	r3, #1
}
    70ac:	4618      	mov	r0, r3
    70ae:	3730      	adds	r7, #48	; 0x30
    70b0:	46bd      	mov	sp, r7
    70b2:	bd80      	pop	{r7, pc}
    70b4:	1000049c 	.word	0x1000049c
    70b8:	0000ba34 	.word	0x0000ba34
    70bc:	10000d00 	.word	0x10000d00
    70c0:	10000458 	.word	0x10000458
    70c4:	0000b9b4 	.word	0x0000b9b4
    70c8:	02040811 	.word	0x02040811
    70cc:	10000454 	.word	0x10000454
    70d0:	2009c038 	.word	0x2009c038
    70d4:	1000099c 	.word	0x1000099c

000070d8 <connection_follow_cb>:

/**
 * Called when we receive a packet in connection following mode.
 */
void connection_follow_cb(u8 *packet) {
    70d8:	b580      	push	{r7, lr}
    70da:	b08a      	sub	sp, #40	; 0x28
    70dc:	af00      	add	r7, sp, #0
    70de:	6078      	str	r0, [r7, #4]
	int i;
	u32 aa = 0;
    70e0:	2300      	movs	r3, #0
    70e2:	623b      	str	r3, [r7, #32]
#define ADV_ADDRESS_IDX 0
#define HEADER_IDX 4
#define DATA_LEN_IDX 5
#define DATA_START_IDX 6

	u8 *adv_addr = &packet[ADV_ADDRESS_IDX];
    70e4:	687b      	ldr	r3, [r7, #4]
    70e6:	61fb      	str	r3, [r7, #28]
	u8 header = packet[HEADER_IDX];
    70e8:	687b      	ldr	r3, [r7, #4]
    70ea:	791b      	ldrb	r3, [r3, #4]
    70ec:	76fb      	strb	r3, [r7, #27]
	u8 *data_len = &packet[DATA_LEN_IDX];
    70ee:	687b      	ldr	r3, [r7, #4]
    70f0:	3305      	adds	r3, #5
    70f2:	617b      	str	r3, [r7, #20]
	u8 *data = &packet[DATA_START_IDX];
    70f4:	687b      	ldr	r3, [r7, #4]
    70f6:	3306      	adds	r3, #6
    70f8:	613b      	str	r3, [r7, #16]
	u8 *crc = &packet[DATA_START_IDX + *data_len];
    70fa:	697b      	ldr	r3, [r7, #20]
    70fc:	781b      	ldrb	r3, [r3, #0]
    70fe:	3306      	adds	r3, #6
    7100:	461a      	mov	r2, r3
    7102:	687b      	ldr	r3, [r7, #4]
    7104:	4413      	add	r3, r2
    7106:	60fb      	str	r3, [r7, #12]

	if (le.link_state == LINK_CONN_PENDING) {
    7108:	4b8b      	ldr	r3, [pc, #556]	; (7338 <connection_follow_cb+0x260>)
    710a:	7d1b      	ldrb	r3, [r3, #20]
    710c:	2b02      	cmp	r3, #2
    710e:	d11c      	bne.n	714a <connection_follow_cb+0x72>
		// We received a packet in the connection pending state, so now the device *should* be connected
		le.link_state = LINK_CONNECTED;
    7110:	4b89      	ldr	r3, [pc, #548]	; (7338 <connection_follow_cb+0x260>)
    7112:	2203      	movs	r2, #3
    7114:	751a      	strb	r2, [r3, #20]
		le.conn_epoch = clkn;
    7116:	4b89      	ldr	r3, [pc, #548]	; (733c <connection_follow_cb+0x264>)
    7118:	681b      	ldr	r3, [r3, #0]
    711a:	4a87      	ldr	r2, [pc, #540]	; (7338 <connection_follow_cb+0x260>)
    711c:	6193      	str	r3, [r2, #24]
		le.interval_timer = le.conn_interval - 1;
    711e:	4b86      	ldr	r3, [pc, #536]	; (7338 <connection_follow_cb+0x260>)
    7120:	8bdb      	ldrh	r3, [r3, #30]
    7122:	3b01      	subs	r3, #1
    7124:	b29a      	uxth	r2, r3
    7126:	4b84      	ldr	r3, [pc, #528]	; (7338 <connection_follow_cb+0x260>)
    7128:	839a      	strh	r2, [r3, #28]
		le.conn_count = 0;
    712a:	4b83      	ldr	r3, [pc, #524]	; (7338 <connection_follow_cb+0x260>)
    712c:	2200      	movs	r2, #0
    712e:	841a      	strh	r2, [r3, #32]
		le.update_pending = 0;
    7130:	4b81      	ldr	r3, [pc, #516]	; (7338 <connection_follow_cb+0x260>)
    7132:	2200      	movs	r2, #0
    7134:	629a      	str	r2, [r3, #40]	; 0x28

		// hue hue hue
		if (jam_mode != JAM_NONE)
    7136:	4b82      	ldr	r3, [pc, #520]	; (7340 <connection_follow_cb+0x268>)
    7138:	781b      	ldrb	r3, [r3, #0]
    713a:	b2db      	uxtb	r3, r3
    713c:	2b00      	cmp	r3, #0
    713e:	f000 80f7 	beq.w	7330 <connection_follow_cb+0x258>
			le_jam_count = JAM_COUNT_DEFAULT;
    7142:	4b80      	ldr	r3, [pc, #512]	; (7344 <connection_follow_cb+0x26c>)
    7144:	2228      	movs	r2, #40	; 0x28
    7146:	601a      	str	r2, [r3, #0]
    7148:	e0f2      	b.n	7330 <connection_follow_cb+0x258>

	} else if (le.link_state == LINK_CONNECTED) {
    714a:	4b7b      	ldr	r3, [pc, #492]	; (7338 <connection_follow_cb+0x260>)
    714c:	7d1b      	ldrb	r3, [r3, #20]
    714e:	2b03      	cmp	r3, #3
    7150:	d16f      	bne.n	7232 <connection_follow_cb+0x15a>
		u8 llid =  header & 0x03;
    7152:	7efb      	ldrb	r3, [r7, #27]
    7154:	f003 0303 	and.w	r3, r3, #3
    7158:	72fb      	strb	r3, [r7, #11]

		// Apply any connection parameter update if necessary
		if (le.update_pending && le.conn_count == le.update_instant) {
    715a:	4b77      	ldr	r3, [pc, #476]	; (7338 <connection_follow_cb+0x260>)
    715c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    715e:	2b00      	cmp	r3, #0
    7160:	d021      	beq.n	71a6 <connection_follow_cb+0xce>
    7162:	4b75      	ldr	r3, [pc, #468]	; (7338 <connection_follow_cb+0x260>)
    7164:	8c1b      	ldrh	r3, [r3, #32]
    7166:	b29a      	uxth	r2, r3
    7168:	4b73      	ldr	r3, [pc, #460]	; (7338 <connection_follow_cb+0x260>)
    716a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    716c:	429a      	cmp	r2, r3
    716e:	d11a      	bne.n	71a6 <connection_follow_cb+0xce>
			// This is the first packet received in the connection interval for which the new parameters apply
			le.conn_epoch = clkn;
    7170:	4b72      	ldr	r3, [pc, #456]	; (733c <connection_follow_cb+0x264>)
    7172:	681b      	ldr	r3, [r3, #0]
    7174:	4a70      	ldr	r2, [pc, #448]	; (7338 <connection_follow_cb+0x260>)
    7176:	6193      	str	r3, [r2, #24]
			le.conn_interval = le.interval_update;
    7178:	4b6f      	ldr	r3, [pc, #444]	; (7338 <connection_follow_cb+0x260>)
    717a:	8dda      	ldrh	r2, [r3, #46]	; 0x2e
    717c:	4b6e      	ldr	r3, [pc, #440]	; (7338 <connection_follow_cb+0x260>)
    717e:	83da      	strh	r2, [r3, #30]
			le.interval_timer = le.interval_update - 1;
    7180:	4b6d      	ldr	r3, [pc, #436]	; (7338 <connection_follow_cb+0x260>)
    7182:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    7184:	3b01      	subs	r3, #1
    7186:	b29a      	uxth	r2, r3
    7188:	4b6b      	ldr	r3, [pc, #428]	; (7338 <connection_follow_cb+0x260>)
    718a:	839a      	strh	r2, [r3, #28]
			le.win_size = le.win_size_update;
    718c:	4b6a      	ldr	r3, [pc, #424]	; (7338 <connection_follow_cb+0x260>)
    718e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
    7192:	4b69      	ldr	r3, [pc, #420]	; (7338 <connection_follow_cb+0x260>)
    7194:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			le.win_offset = le.win_offset_update;
    7198:	4b67      	ldr	r3, [pc, #412]	; (7338 <connection_follow_cb+0x260>)
    719a:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
    719c:	4b66      	ldr	r3, [pc, #408]	; (7338 <connection_follow_cb+0x260>)
    719e:	849a      	strh	r2, [r3, #36]	; 0x24
			le.update_pending = 0;
    71a0:	4b65      	ldr	r3, [pc, #404]	; (7338 <connection_follow_cb+0x260>)
    71a2:	2200      	movs	r2, #0
    71a4:	629a      	str	r2, [r3, #40]	; 0x28
		}

		if (llid == 0x03 && data[0] == 0x00) {
    71a6:	7afb      	ldrb	r3, [r7, #11]
    71a8:	2b03      	cmp	r3, #3
    71aa:	d141      	bne.n	7230 <connection_follow_cb+0x158>
    71ac:	693b      	ldr	r3, [r7, #16]
    71ae:	781b      	ldrb	r3, [r3, #0]
    71b0:	2b00      	cmp	r3, #0
    71b2:	d13d      	bne.n	7230 <connection_follow_cb+0x158>
			// This is a CONNECTION_UPDATE_REQ.
			// The host is changing the connection parameters.
			le.win_size_update = packet[7];
    71b4:	687b      	ldr	r3, [r7, #4]
    71b6:	79da      	ldrb	r2, [r3, #7]
    71b8:	4b5f      	ldr	r3, [pc, #380]	; (7338 <connection_follow_cb+0x260>)
    71ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			le.win_offset_update = packet[8] + ((u16)packet[9] << 8);
    71be:	687b      	ldr	r3, [r7, #4]
    71c0:	3308      	adds	r3, #8
    71c2:	781b      	ldrb	r3, [r3, #0]
    71c4:	b29a      	uxth	r2, r3
    71c6:	687b      	ldr	r3, [r7, #4]
    71c8:	3309      	adds	r3, #9
    71ca:	781b      	ldrb	r3, [r3, #0]
    71cc:	b29b      	uxth	r3, r3
    71ce:	021b      	lsls	r3, r3, #8
    71d0:	b29b      	uxth	r3, r3
    71d2:	4413      	add	r3, r2
    71d4:	b29a      	uxth	r2, r3
    71d6:	4b58      	ldr	r3, [pc, #352]	; (7338 <connection_follow_cb+0x260>)
    71d8:	865a      	strh	r2, [r3, #50]	; 0x32
			le.interval_update = packet[10] + ((u16)packet[11] << 8);
    71da:	687b      	ldr	r3, [r7, #4]
    71dc:	330a      	adds	r3, #10
    71de:	781b      	ldrb	r3, [r3, #0]
    71e0:	b29a      	uxth	r2, r3
    71e2:	687b      	ldr	r3, [r7, #4]
    71e4:	330b      	adds	r3, #11
    71e6:	781b      	ldrb	r3, [r3, #0]
    71e8:	b29b      	uxth	r3, r3
    71ea:	021b      	lsls	r3, r3, #8
    71ec:	b29b      	uxth	r3, r3
    71ee:	4413      	add	r3, r2
    71f0:	b29a      	uxth	r2, r3
    71f2:	4b51      	ldr	r3, [pc, #324]	; (7338 <connection_follow_cb+0x260>)
    71f4:	85da      	strh	r2, [r3, #46]	; 0x2e
			le.update_instant = packet[16] + ((u16)packet[17] << 8);
    71f6:	687b      	ldr	r3, [r7, #4]
    71f8:	3310      	adds	r3, #16
    71fa:	781b      	ldrb	r3, [r3, #0]
    71fc:	b29a      	uxth	r2, r3
    71fe:	687b      	ldr	r3, [r7, #4]
    7200:	3311      	adds	r3, #17
    7202:	781b      	ldrb	r3, [r3, #0]
    7204:	b29b      	uxth	r3, r3
    7206:	021b      	lsls	r3, r3, #8
    7208:	b29b      	uxth	r3, r3
    720a:	4413      	add	r3, r2
    720c:	b29a      	uxth	r2, r3
    720e:	4b4a      	ldr	r3, [pc, #296]	; (7338 <connection_follow_cb+0x260>)
    7210:	859a      	strh	r2, [r3, #44]	; 0x2c
			if (le.update_instant - le.conn_count < 32767)
    7212:	4b49      	ldr	r3, [pc, #292]	; (7338 <connection_follow_cb+0x260>)
    7214:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    7216:	461a      	mov	r2, r3
    7218:	4b47      	ldr	r3, [pc, #284]	; (7338 <connection_follow_cb+0x260>)
    721a:	8c1b      	ldrh	r3, [r3, #32]
    721c:	b29b      	uxth	r3, r3
    721e:	1ad3      	subs	r3, r2, r3
    7220:	f647 72fe 	movw	r2, #32766	; 0x7ffe
    7224:	4293      	cmp	r3, r2
    7226:	dc03      	bgt.n	7230 <connection_follow_cb+0x158>
				le.update_pending = 1;
    7228:	4b43      	ldr	r3, [pc, #268]	; (7338 <connection_follow_cb+0x260>)
    722a:	2201      	movs	r2, #1
    722c:	629a      	str	r2, [r3, #40]	; 0x28
    722e:	e07f      	b.n	7330 <connection_follow_cb+0x258>
    7230:	e07e      	b.n	7330 <connection_follow_cb+0x258>
		}

	} else if (le.link_state == LINK_LISTENING) {
    7232:	4b41      	ldr	r3, [pc, #260]	; (7338 <connection_follow_cb+0x260>)
    7234:	7d1b      	ldrb	r3, [r3, #20]
    7236:	2b01      	cmp	r3, #1
    7238:	d17a      	bne.n	7330 <connection_follow_cb+0x258>
		u8 pkt_type = packet[4] & 0x0F;
    723a:	687b      	ldr	r3, [r7, #4]
    723c:	3304      	adds	r3, #4
    723e:	781b      	ldrb	r3, [r3, #0]
    7240:	f003 030f 	and.w	r3, r3, #15
    7244:	72bb      	strb	r3, [r7, #10]
		if (pkt_type == 0x05) {
    7246:	7abb      	ldrb	r3, [r7, #10]
    7248:	2b05      	cmp	r3, #5
    724a:	d171      	bne.n	7330 <connection_follow_cb+0x258>
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    724c:	4b3a      	ldr	r3, [pc, #232]	; (7338 <connection_follow_cb+0x260>)
    724e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    7250:	2b00      	cmp	r3, #0
    7252:	d014      	beq.n	727e <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    7254:	687b      	ldr	r3, [r7, #4]
    7256:	3306      	adds	r3, #6
    7258:	483b      	ldr	r0, [pc, #236]	; (7348 <connection_follow_cb+0x270>)
    725a:	4619      	mov	r1, r3
    725c:	2206      	movs	r2, #6
    725e:	f004 faaf 	bl	b7c0 <memcmp>
    7262:	4603      	mov	r3, r0
	} else if (le.link_state == LINK_LISTENING) {
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
    7264:	2b00      	cmp	r3, #0
    7266:	d00a      	beq.n	727e <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
			    memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
    7268:	687b      	ldr	r3, [r7, #4]
    726a:	330c      	adds	r3, #12
    726c:	4836      	ldr	r0, [pc, #216]	; (7348 <connection_follow_cb+0x270>)
    726e:	4619      	mov	r1, r3
    7270:	2206      	movs	r2, #6
    7272:	f004 faa5 	bl	b7c0 <memcmp>
    7276:	4603      	mov	r3, r0
		u8 pkt_type = packet[4] & 0x0F;
		if (pkt_type == 0x05) {
			// This is a connect packet
			// if we have a target, see if InitA or AdvA matches
			if (le.target_set &&
			    memcmp(le.target, &packet[6], 6) &&  // Target address doesn't match Initiator.
    7278:	2b00      	cmp	r3, #0
    727a:	d000      	beq.n	727e <connection_follow_cb+0x1a6>
			    memcmp(le.target, &packet[12], 6)) {  // Target address doesn't match Advertiser.
				return;
    727c:	e058      	b.n	7330 <connection_follow_cb+0x258>
			}

			le.link_state = LINK_CONN_PENDING;
    727e:	4b2e      	ldr	r3, [pc, #184]	; (7338 <connection_follow_cb+0x260>)
    7280:	2202      	movs	r2, #2
    7282:	751a      	strb	r2, [r3, #20]
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC
    7284:	4b2c      	ldr	r3, [pc, #176]	; (7338 <connection_follow_cb+0x260>)
    7286:	2200      	movs	r2, #0
    7288:	611a      	str	r2, [r3, #16]

			for (i = 0; i < 4; ++i)
    728a:	2300      	movs	r3, #0
    728c:	627b      	str	r3, [r7, #36]	; 0x24
    728e:	e011      	b.n	72b4 <connection_follow_cb+0x1dc>
				aa |= packet[18+i] << (i*8);
    7290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    7292:	3312      	adds	r3, #18
    7294:	461a      	mov	r2, r3
    7296:	687b      	ldr	r3, [r7, #4]
    7298:	4413      	add	r3, r2
    729a:	781b      	ldrb	r3, [r3, #0]
    729c:	461a      	mov	r2, r3
    729e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    72a0:	00db      	lsls	r3, r3, #3
    72a2:	fa02 f303 	lsl.w	r3, r2, r3
    72a6:	461a      	mov	r2, r3
    72a8:	6a3b      	ldr	r3, [r7, #32]
    72aa:	4313      	orrs	r3, r2
    72ac:	623b      	str	r3, [r7, #32]
			}

			le.link_state = LINK_CONN_PENDING;
			le.crc_verify = 0; // we will drop many packets if we attempt to filter by CRC

			for (i = 0; i < 4; ++i)
    72ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    72b0:	3301      	adds	r3, #1
    72b2:	627b      	str	r3, [r7, #36]	; 0x24
    72b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    72b6:	2b03      	cmp	r3, #3
    72b8:	ddea      	ble.n	7290 <connection_follow_cb+0x1b8>
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);
    72ba:	6a38      	ldr	r0, [r7, #32]
    72bc:	f7ff f97e 	bl	65bc <le_set_access_address>

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    72c0:	687b      	ldr	r3, [r7, #4]
    72c2:	3318      	adds	r3, #24
    72c4:	781b      	ldrb	r3, [r3, #0]
    72c6:	041a      	lsls	r2, r3, #16
						| (packet[CRC_INIT+1] << 8)
    72c8:	687b      	ldr	r3, [r7, #4]
    72ca:	3317      	adds	r3, #23
    72cc:	781b      	ldrb	r3, [r3, #0]
    72ce:	021b      	lsls	r3, r3, #8
    72d0:	4313      	orrs	r3, r2
						|  packet[CRC_INIT+0];
    72d2:	687a      	ldr	r2, [r7, #4]
    72d4:	3216      	adds	r2, #22
    72d6:	7812      	ldrb	r2, [r2, #0]
    72d8:	4313      	orrs	r3, r2
			for (i = 0; i < 4; ++i)
				aa |= packet[18+i] << (i*8);
			le_set_access_address(aa);

#define CRC_INIT (2+4+6+6+4)
			le.crc_init = (packet[CRC_INIT+2] << 16)
    72da:	461a      	mov	r2, r3
    72dc:	4b16      	ldr	r3, [pc, #88]	; (7338 <connection_follow_cb+0x260>)
    72de:	609a      	str	r2, [r3, #8]
						| (packet[CRC_INIT+1] << 8)
						|  packet[CRC_INIT+0];
			le.crc_init_reversed = rbit(le.crc_init);
    72e0:	4b15      	ldr	r3, [pc, #84]	; (7338 <connection_follow_cb+0x260>)
    72e2:	689b      	ldr	r3, [r3, #8]
    72e4:	4618      	mov	r0, r3
    72e6:	f002 faf7 	bl	98d8 <rbit>
    72ea:	4602      	mov	r2, r0
    72ec:	4b12      	ldr	r3, [pc, #72]	; (7338 <connection_follow_cb+0x260>)
    72ee:	60da      	str	r2, [r3, #12]

#define WIN_SIZE (2+4+6+6+4+3)
			le.win_size = packet[WIN_SIZE];
    72f0:	687b      	ldr	r3, [r7, #4]
    72f2:	7e5a      	ldrb	r2, [r3, #25]
    72f4:	4b10      	ldr	r3, [pc, #64]	; (7338 <connection_follow_cb+0x260>)
    72f6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

#define WIN_OFFSET (2+4+6+6+4+3+1)
			le.win_offset = packet[WIN_OFFSET];
    72fa:	687b      	ldr	r3, [r7, #4]
    72fc:	331a      	adds	r3, #26
    72fe:	781b      	ldrb	r3, [r3, #0]
    7300:	b29a      	uxth	r2, r3
    7302:	4b0d      	ldr	r3, [pc, #52]	; (7338 <connection_follow_cb+0x260>)
    7304:	849a      	strh	r2, [r3, #36]	; 0x24

#define CONN_INTERVAL (2+4+6+6+4+3+1+2)
			le.conn_interval = packet[CONN_INTERVAL];
    7306:	687b      	ldr	r3, [r7, #4]
    7308:	331c      	adds	r3, #28
    730a:	781b      	ldrb	r3, [r3, #0]
    730c:	b29a      	uxth	r2, r3
    730e:	4b0a      	ldr	r3, [pc, #40]	; (7338 <connection_follow_cb+0x260>)
    7310:	83da      	strh	r2, [r3, #30]

#define CHANNEL_INC (2+4+6+6+4+3+1+2+2+2+2+5)
			le.channel_increment = packet[CHANNEL_INC] & 0x1f;
    7312:	687b      	ldr	r3, [r7, #4]
    7314:	3327      	adds	r3, #39	; 0x27
    7316:	781b      	ldrb	r3, [r3, #0]
    7318:	f003 031f 	and.w	r3, r3, #31
    731c:	b2da      	uxtb	r2, r3
    731e:	4b06      	ldr	r3, [pc, #24]	; (7338 <connection_follow_cb+0x260>)
    7320:	759a      	strb	r2, [r3, #22]
			le.channel_idx = le.channel_increment;
    7322:	4b05      	ldr	r3, [pc, #20]	; (7338 <connection_follow_cb+0x260>)
    7324:	7d9a      	ldrb	r2, [r3, #22]
    7326:	4b04      	ldr	r3, [pc, #16]	; (7338 <connection_follow_cb+0x260>)
    7328:	755a      	strb	r2, [r3, #21]

			// Hop to the initial channel immediately
			do_hop = 1;
    732a:	4b08      	ldr	r3, [pc, #32]	; (734c <connection_follow_cb+0x274>)
    732c:	2201      	movs	r2, #1
    732e:	701a      	strb	r2, [r3, #0]
		}
	}
}
    7330:	3728      	adds	r7, #40	; 0x28
    7332:	46bd      	mov	sp, r7
    7334:	bd80      	pop	{r7, pc}
    7336:	bf00      	nop
    7338:	10000458 	.word	0x10000458
    733c:	10000be4 	.word	0x10000be4
    7340:	10000a40 	.word	0x10000a40
    7344:	10000994 	.word	0x10000994
    7348:	1000048c 	.word	0x1000048c
    734c:	1000097d 	.word	0x1000097d

00007350 <bt_follow_le>:

void bt_follow_le() {
    7350:	b580      	push	{r7, lr}
    7352:	af00      	add	r7, sp, #0
	reset_le();
    7354:	f7ff f94c 	bl	65f0 <reset_le>
	packet_cb = connection_follow_cb;
    7358:	4b04      	ldr	r3, [pc, #16]	; (736c <bt_follow_le+0x1c>)
    735a:	4a05      	ldr	r2, [pc, #20]	; (7370 <bt_follow_le+0x20>)
    735c:	601a      	str	r2, [r3, #0]
	bt_le_sync(MODE_BT_FOLLOW_LE);
    735e:	2009      	movs	r0, #9
    7360:	f7ff fb1e 	bl	69a0 <bt_le_sync>
	data_cb = cb_follow_le;
	packet_cb = connection_follow_cb;
	bt_generic_le(MODE_BT_FOLLOW_LE);
	*/

	mode = MODE_IDLE;
    7364:	4b03      	ldr	r3, [pc, #12]	; (7374 <bt_follow_le+0x24>)
    7366:	2200      	movs	r2, #0
    7368:	701a      	strb	r2, [r3, #0]
}
    736a:	bd80      	pop	{r7, pc}
    736c:	1000099c 	.word	0x1000099c
    7370:	000070d9 	.word	0x000070d9
    7374:	10000a3e 	.word	0x10000a3e

00007378 <le_promisc_state>:

// issue state change message
void le_promisc_state(u8 type, void *data, unsigned len) {
    7378:	b580      	push	{r7, lr}
    737a:	b092      	sub	sp, #72	; 0x48
    737c:	af00      	add	r7, sp, #0
    737e:	4603      	mov	r3, r0
    7380:	60b9      	str	r1, [r7, #8]
    7382:	607a      	str	r2, [r7, #4]
    7384:	73fb      	strb	r3, [r7, #15]
	u8 buf[50] = { 0, };
    7386:	f107 0314 	add.w	r3, r7, #20
    738a:	2200      	movs	r2, #0
    738c:	601a      	str	r2, [r3, #0]
    738e:	3304      	adds	r3, #4
    7390:	2200      	movs	r2, #0
    7392:	601a      	str	r2, [r3, #0]
    7394:	3304      	adds	r3, #4
    7396:	2200      	movs	r2, #0
    7398:	601a      	str	r2, [r3, #0]
    739a:	3304      	adds	r3, #4
    739c:	2200      	movs	r2, #0
    739e:	601a      	str	r2, [r3, #0]
    73a0:	3304      	adds	r3, #4
    73a2:	2200      	movs	r2, #0
    73a4:	601a      	str	r2, [r3, #0]
    73a6:	3304      	adds	r3, #4
    73a8:	2200      	movs	r2, #0
    73aa:	601a      	str	r2, [r3, #0]
    73ac:	3304      	adds	r3, #4
    73ae:	2200      	movs	r2, #0
    73b0:	601a      	str	r2, [r3, #0]
    73b2:	3304      	adds	r3, #4
    73b4:	2200      	movs	r2, #0
    73b6:	601a      	str	r2, [r3, #0]
    73b8:	3304      	adds	r3, #4
    73ba:	2200      	movs	r2, #0
    73bc:	601a      	str	r2, [r3, #0]
    73be:	3304      	adds	r3, #4
    73c0:	2200      	movs	r2, #0
    73c2:	601a      	str	r2, [r3, #0]
    73c4:	3304      	adds	r3, #4
    73c6:	2200      	movs	r2, #0
    73c8:	601a      	str	r2, [r3, #0]
    73ca:	3304      	adds	r3, #4
    73cc:	2200      	movs	r2, #0
    73ce:	601a      	str	r2, [r3, #0]
    73d0:	3304      	adds	r3, #4
    73d2:	2200      	movs	r2, #0
    73d4:	801a      	strh	r2, [r3, #0]
    73d6:	3302      	adds	r3, #2
	if (len > 49)
    73d8:	687b      	ldr	r3, [r7, #4]
    73da:	2b31      	cmp	r3, #49	; 0x31
    73dc:	d901      	bls.n	73e2 <le_promisc_state+0x6a>
		len = 49;
    73de:	2331      	movs	r3, #49	; 0x31
    73e0:	607b      	str	r3, [r7, #4]

	buf[0] = type;
    73e2:	7bfb      	ldrb	r3, [r7, #15]
    73e4:	753b      	strb	r3, [r7, #20]
	memcpy(&buf[1], data, len);
    73e6:	f107 0314 	add.w	r3, r7, #20
    73ea:	3301      	adds	r3, #1
    73ec:	4618      	mov	r0, r3
    73ee:	68b9      	ldr	r1, [r7, #8]
    73f0:	687a      	ldr	r2, [r7, #4]
    73f2:	f004 fa17 	bl	b824 <memcpy>
	enqueue(LE_PROMISC, buf);
    73f6:	f107 0314 	add.w	r3, r7, #20
    73fa:	2005      	movs	r0, #5
    73fc:	4619      	mov	r1, r3
    73fe:	f7fd f863 	bl	44c8 <enqueue>
}
    7402:	3748      	adds	r7, #72	; 0x48
    7404:	46bd      	mov	sp, r7
    7406:	bd80      	pop	{r7, pc}

00007408 <promisc_recover_hop_increment>:

// divide, rounding to the nearest integer: round up at 0.5.
#define DIVIDE_ROUND(N, D) ((N) + (D)/2) / (D)

void promisc_recover_hop_increment(u8 *packet) {
    7408:	b580      	push	{r7, lr}
    740a:	b084      	sub	sp, #16
    740c:	af00      	add	r7, sp, #0
    740e:	6078      	str	r0, [r7, #4]
	static u32 first_ts = 0;
	if (channel == 2404) {
    7410:	4b55      	ldr	r3, [pc, #340]	; (7568 <promisc_recover_hop_increment+0x160>)
    7412:	881b      	ldrh	r3, [r3, #0]
    7414:	b29b      	uxth	r3, r3
    7416:	f640 1264 	movw	r2, #2404	; 0x964
    741a:	4293      	cmp	r3, r2
    741c:	d114      	bne.n	7448 <promisc_recover_hop_increment+0x40>
		first_ts = CLK100NS;
    741e:	4b53      	ldr	r3, [pc, #332]	; (756c <promisc_recover_hop_increment+0x164>)
    7420:	681b      	ldr	r3, [r3, #0]
    7422:	f3c3 0313 	ubfx	r3, r3, #0, #20
    7426:	f640 4235 	movw	r2, #3125	; 0xc35
    742a:	fb02 f203 	mul.w	r2, r2, r3
    742e:	4b50      	ldr	r3, [pc, #320]	; (7570 <promisc_recover_hop_increment+0x168>)
    7430:	681b      	ldr	r3, [r3, #0]
    7432:	4413      	add	r3, r2
    7434:	4a4f      	ldr	r2, [pc, #316]	; (7574 <promisc_recover_hop_increment+0x16c>)
    7436:	6013      	str	r3, [r2, #0]
		hop_direct_channel = 2406;
    7438:	4b4f      	ldr	r3, [pc, #316]	; (7578 <promisc_recover_hop_increment+0x170>)
    743a:	f640 1266 	movw	r2, #2406	; 0x966
    743e:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    7440:	4b4e      	ldr	r3, [pc, #312]	; (757c <promisc_recover_hop_increment+0x174>)
    7442:	2201      	movs	r2, #1
    7444:	701a      	strb	r2, [r3, #0]
    7446:	e08b      	b.n	7560 <promisc_recover_hop_increment+0x158>
	} else if (channel == 2406) {
    7448:	4b47      	ldr	r3, [pc, #284]	; (7568 <promisc_recover_hop_increment+0x160>)
    744a:	881b      	ldrh	r3, [r3, #0]
    744c:	b29b      	uxth	r3, r3
    744e:	f640 1266 	movw	r2, #2406	; 0x966
    7452:	4293      	cmp	r3, r2
    7454:	d17d      	bne.n	7552 <promisc_recover_hop_increment+0x14a>
		u32 second_ts = CLK100NS;
    7456:	4b45      	ldr	r3, [pc, #276]	; (756c <promisc_recover_hop_increment+0x164>)
    7458:	681b      	ldr	r3, [r3, #0]
    745a:	f3c3 0313 	ubfx	r3, r3, #0, #20
    745e:	f640 4235 	movw	r2, #3125	; 0xc35
    7462:	fb02 f203 	mul.w	r2, r2, r3
    7466:	4b42      	ldr	r3, [pc, #264]	; (7570 <promisc_recover_hop_increment+0x168>)
    7468:	681b      	ldr	r3, [r3, #0]
    746a:	4413      	add	r3, r2
    746c:	60fb      	str	r3, [r7, #12]
		if (second_ts < first_ts)
    746e:	4b41      	ldr	r3, [pc, #260]	; (7574 <promisc_recover_hop_increment+0x16c>)
    7470:	681b      	ldr	r3, [r3, #0]
    7472:	68fa      	ldr	r2, [r7, #12]
    7474:	429a      	cmp	r2, r3
    7476:	d205      	bcs.n	7484 <promisc_recover_hop_increment+0x7c>
			second_ts += 3276800000; // handle rollover
    7478:	68fb      	ldr	r3, [r7, #12]
    747a:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    747e:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    7482:	60fb      	str	r3, [r7, #12]
		// Number of channels hopped between previous and current timestamp.
		u32 channels_hopped = DIVIDE_ROUND(second_ts - first_ts,
    7484:	4b3b      	ldr	r3, [pc, #236]	; (7574 <promisc_recover_hop_increment+0x16c>)
    7486:	681b      	ldr	r3, [r3, #0]
    7488:	68fa      	ldr	r2, [r7, #12]
    748a:	1ad2      	subs	r2, r2, r3
    748c:	4b3c      	ldr	r3, [pc, #240]	; (7580 <promisc_recover_hop_increment+0x178>)
    748e:	8bdb      	ldrh	r3, [r3, #30]
    7490:	4619      	mov	r1, r3
    7492:	f243 03d4 	movw	r3, #12500	; 0x30d4
    7496:	fb03 f301 	mul.w	r3, r3, r1
    749a:	0fd9      	lsrs	r1, r3, #31
    749c:	440b      	add	r3, r1
    749e:	105b      	asrs	r3, r3, #1
    74a0:	4413      	add	r3, r2
    74a2:	4a37      	ldr	r2, [pc, #220]	; (7580 <promisc_recover_hop_increment+0x178>)
    74a4:	8bd2      	ldrh	r2, [r2, #30]
    74a6:	4611      	mov	r1, r2
    74a8:	f243 02d4 	movw	r2, #12500	; 0x30d4
    74ac:	fb02 f201 	mul.w	r2, r2, r1
    74b0:	fbb3 f3f2 	udiv	r3, r3, r2
    74b4:	60bb      	str	r3, [r7, #8]
										   le.conn_interval * LE_BASECLK);
		if (channels_hopped < 37) {
    74b6:	68bb      	ldr	r3, [r7, #8]
    74b8:	2b24      	cmp	r3, #36	; 0x24
    74ba:	d842      	bhi.n	7542 <promisc_recover_hop_increment+0x13a>
			// Get the hop increment based on the number of channels hopped.
			le.channel_increment = hop_interval_lut[channels_hopped];
    74bc:	4a31      	ldr	r2, [pc, #196]	; (7584 <promisc_recover_hop_increment+0x17c>)
    74be:	68bb      	ldr	r3, [r7, #8]
    74c0:	4413      	add	r3, r2
    74c2:	781a      	ldrb	r2, [r3, #0]
    74c4:	4b2e      	ldr	r3, [pc, #184]	; (7580 <promisc_recover_hop_increment+0x178>)
    74c6:	759a      	strb	r2, [r3, #22]
			le.interval_timer = le.conn_interval / 2;
    74c8:	4b2d      	ldr	r3, [pc, #180]	; (7580 <promisc_recover_hop_increment+0x178>)
    74ca:	8bdb      	ldrh	r3, [r3, #30]
    74cc:	085b      	lsrs	r3, r3, #1
    74ce:	b29a      	uxth	r2, r3
    74d0:	4b2b      	ldr	r3, [pc, #172]	; (7580 <promisc_recover_hop_increment+0x178>)
    74d2:	839a      	strh	r2, [r3, #28]
			le.conn_count = 0;
    74d4:	4b2a      	ldr	r3, [pc, #168]	; (7580 <promisc_recover_hop_increment+0x178>)
    74d6:	2200      	movs	r2, #0
    74d8:	841a      	strh	r2, [r3, #32]
			le.conn_epoch = 0;
    74da:	4b29      	ldr	r3, [pc, #164]	; (7580 <promisc_recover_hop_increment+0x178>)
    74dc:	2200      	movs	r2, #0
    74de:	619a      	str	r2, [r3, #24]
			do_hop = 0;
    74e0:	4b26      	ldr	r3, [pc, #152]	; (757c <promisc_recover_hop_increment+0x174>)
    74e2:	2200      	movs	r2, #0
    74e4:	701a      	strb	r2, [r3, #0]
			// Move on to regular connection following.
			le.channel_idx = (1 + le.channel_increment) % 37;
    74e6:	4b26      	ldr	r3, [pc, #152]	; (7580 <promisc_recover_hop_increment+0x178>)
    74e8:	7d9b      	ldrb	r3, [r3, #22]
    74ea:	1c5a      	adds	r2, r3, #1
    74ec:	4b26      	ldr	r3, [pc, #152]	; (7588 <promisc_recover_hop_increment+0x180>)
    74ee:	fb82 0103 	smull	r0, r1, r2, r3
    74f2:	1853      	adds	r3, r2, r1
    74f4:	1159      	asrs	r1, r3, #5
    74f6:	17d3      	asrs	r3, r2, #31
    74f8:	1ac9      	subs	r1, r1, r3
    74fa:	460b      	mov	r3, r1
    74fc:	00db      	lsls	r3, r3, #3
    74fe:	440b      	add	r3, r1
    7500:	009b      	lsls	r3, r3, #2
    7502:	440b      	add	r3, r1
    7504:	1ad1      	subs	r1, r2, r3
    7506:	b2ca      	uxtb	r2, r1
    7508:	4b1d      	ldr	r3, [pc, #116]	; (7580 <promisc_recover_hop_increment+0x178>)
    750a:	755a      	strb	r2, [r3, #21]
			le.link_state = LINK_CONNECTED;
    750c:	4b1c      	ldr	r3, [pc, #112]	; (7580 <promisc_recover_hop_increment+0x178>)
    750e:	2203      	movs	r2, #3
    7510:	751a      	strb	r2, [r3, #20]
			le.crc_verify = 0;
    7512:	4b1b      	ldr	r3, [pc, #108]	; (7580 <promisc_recover_hop_increment+0x178>)
    7514:	2200      	movs	r2, #0
    7516:	611a      	str	r2, [r3, #16]
			hop_mode = HOP_BTLE;
    7518:	4b1c      	ldr	r3, [pc, #112]	; (758c <promisc_recover_hop_increment+0x184>)
    751a:	2203      	movs	r2, #3
    751c:	701a      	strb	r2, [r3, #0]
			packet_cb = connection_follow_cb;
    751e:	4b1c      	ldr	r3, [pc, #112]	; (7590 <promisc_recover_hop_increment+0x188>)
    7520:	4a1c      	ldr	r2, [pc, #112]	; (7594 <promisc_recover_hop_increment+0x18c>)
    7522:	601a      	str	r2, [r3, #0]
			le_promisc_state(3, &le.channel_increment, 1);
    7524:	2003      	movs	r0, #3
    7526:	491c      	ldr	r1, [pc, #112]	; (7598 <promisc_recover_hop_increment+0x190>)
    7528:	2201      	movs	r2, #1
    752a:	f7ff ff25 	bl	7378 <le_promisc_state>

			if (jam_mode != JAM_NONE)
    752e:	4b1b      	ldr	r3, [pc, #108]	; (759c <promisc_recover_hop_increment+0x194>)
    7530:	781b      	ldrb	r3, [r3, #0]
    7532:	b2db      	uxtb	r3, r3
    7534:	2b00      	cmp	r3, #0
    7536:	d003      	beq.n	7540 <promisc_recover_hop_increment+0x138>
				le_jam_count = JAM_COUNT_DEFAULT;
    7538:	4b19      	ldr	r3, [pc, #100]	; (75a0 <promisc_recover_hop_increment+0x198>)
    753a:	2228      	movs	r2, #40	; 0x28
    753c:	601a      	str	r2, [r3, #0]

			return;
    753e:	e00f      	b.n	7560 <promisc_recover_hop_increment+0x158>
    7540:	e00e      	b.n	7560 <promisc_recover_hop_increment+0x158>
		}
		hop_direct_channel = 2404;
    7542:	4b0d      	ldr	r3, [pc, #52]	; (7578 <promisc_recover_hop_increment+0x170>)
    7544:	f640 1264 	movw	r2, #2404	; 0x964
    7548:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    754a:	4b0c      	ldr	r3, [pc, #48]	; (757c <promisc_recover_hop_increment+0x174>)
    754c:	2201      	movs	r2, #1
    754e:	701a      	strb	r2, [r3, #0]
    7550:	e006      	b.n	7560 <promisc_recover_hop_increment+0x158>
	}
	else {
		hop_direct_channel = 2404;
    7552:	4b09      	ldr	r3, [pc, #36]	; (7578 <promisc_recover_hop_increment+0x170>)
    7554:	f640 1264 	movw	r2, #2404	; 0x964
    7558:	801a      	strh	r2, [r3, #0]
		do_hop = 1;
    755a:	4b08      	ldr	r3, [pc, #32]	; (757c <promisc_recover_hop_increment+0x174>)
    755c:	2201      	movs	r2, #1
    755e:	701a      	strb	r2, [r3, #0]
	}
}
    7560:	3710      	adds	r7, #16
    7562:	46bd      	mov	sp, r7
    7564:	bd80      	pop	{r7, pc}
    7566:	bf00      	nop
    7568:	1000049c 	.word	0x1000049c
    756c:	10000be4 	.word	0x10000be4
    7570:	40004008 	.word	0x40004008
    7574:	10000a54 	.word	0x10000a54
    7578:	10000980 	.word	0x10000980
    757c:	1000097d 	.word	0x1000097d
    7580:	10000458 	.word	0x10000458
    7584:	0000ba5c 	.word	0x0000ba5c
    7588:	dd67c8a7 	.word	0xdd67c8a7
    758c:	1000097c 	.word	0x1000097c
    7590:	1000099c 	.word	0x1000099c
    7594:	000070d9 	.word	0x000070d9
    7598:	1000046e 	.word	0x1000046e
    759c:	10000a40 	.word	0x10000a40
    75a0:	10000994 	.word	0x10000994

000075a4 <promisc_recover_hop_interval>:

void promisc_recover_hop_interval(u8 *packet) {
    75a4:	b580      	push	{r7, lr}
    75a6:	b086      	sub	sp, #24
    75a8:	af00      	add	r7, sp, #0
    75aa:	6078      	str	r0, [r7, #4]
	static u32 prev_clk = 0;

	u32 cur_clk = CLK100NS;
    75ac:	4b33      	ldr	r3, [pc, #204]	; (767c <promisc_recover_hop_interval+0xd8>)
    75ae:	681b      	ldr	r3, [r3, #0]
    75b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
    75b4:	f640 4235 	movw	r2, #3125	; 0xc35
    75b8:	fb02 f203 	mul.w	r2, r2, r3
    75bc:	4b30      	ldr	r3, [pc, #192]	; (7680 <promisc_recover_hop_interval+0xdc>)
    75be:	681b      	ldr	r3, [r3, #0]
    75c0:	4413      	add	r3, r2
    75c2:	617b      	str	r3, [r7, #20]
	if (cur_clk < prev_clk)
    75c4:	4b2f      	ldr	r3, [pc, #188]	; (7684 <promisc_recover_hop_interval+0xe0>)
    75c6:	681b      	ldr	r3, [r3, #0]
    75c8:	697a      	ldr	r2, [r7, #20]
    75ca:	429a      	cmp	r2, r3
    75cc:	d203      	bcs.n	75d6 <promisc_recover_hop_interval+0x32>
		cur_clk += 3267800000; // handle rollover
    75ce:	697a      	ldr	r2, [r7, #20]
    75d0:	4b2d      	ldr	r3, [pc, #180]	; (7688 <promisc_recover_hop_interval+0xe4>)
    75d2:	4413      	add	r3, r2
    75d4:	617b      	str	r3, [r7, #20]
	u32 clk_diff = cur_clk - prev_clk;
    75d6:	4b2b      	ldr	r3, [pc, #172]	; (7684 <promisc_recover_hop_interval+0xe0>)
    75d8:	681b      	ldr	r3, [r3, #0]
    75da:	697a      	ldr	r2, [r7, #20]
    75dc:	1ad3      	subs	r3, r2, r3
    75de:	613b      	str	r3, [r7, #16]
	u16 obsv_hop_interval; // observed hop interval

	// probably consecutive data packets on the same channel
	if (clk_diff < 2 * LE_BASECLK)
    75e0:	693b      	ldr	r3, [r7, #16]
    75e2:	f246 12a7 	movw	r2, #24999	; 0x61a7
    75e6:	4293      	cmp	r3, r2
    75e8:	d800      	bhi.n	75ec <promisc_recover_hop_interval+0x48>
		return;
    75ea:	e043      	b.n	7674 <promisc_recover_hop_interval+0xd0>

	if (clk_diff < le_promisc.smallest_hop_interval)
    75ec:	4b27      	ldr	r3, [pc, #156]	; (768c <promisc_recover_hop_interval+0xe8>)
    75ee:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    75f2:	693b      	ldr	r3, [r7, #16]
    75f4:	429a      	cmp	r2, r3
    75f6:	d903      	bls.n	7600 <promisc_recover_hop_interval+0x5c>
		le_promisc.smallest_hop_interval = clk_diff;
    75f8:	4a24      	ldr	r2, [pc, #144]	; (768c <promisc_recover_hop_interval+0xe8>)
    75fa:	693b      	ldr	r3, [r7, #16]
    75fc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

	obsv_hop_interval = DIVIDE_ROUND(le_promisc.smallest_hop_interval, 37 * LE_BASECLK);
    7600:	4b22      	ldr	r3, [pc, #136]	; (768c <promisc_recover_hop_interval+0xe8>)
    7602:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    7606:	f503 3361 	add.w	r3, r3, #230400	; 0x38400
    760a:	f203 3352 	addw	r3, r3, #850	; 0x352
    760e:	4a20      	ldr	r2, [pc, #128]	; (7690 <promisc_recover_hop_interval+0xec>)
    7610:	fba2 2303 	umull	r2, r3, r2, r3
    7614:	0c9b      	lsrs	r3, r3, #18
    7616:	81fb      	strh	r3, [r7, #14]

	if (le.conn_interval == obsv_hop_interval) {
    7618:	4b1e      	ldr	r3, [pc, #120]	; (7694 <promisc_recover_hop_interval+0xf0>)
    761a:	8bdb      	ldrh	r3, [r3, #30]
    761c:	89fa      	ldrh	r2, [r7, #14]
    761e:	429a      	cmp	r2, r3
    7620:	d11e      	bne.n	7660 <promisc_recover_hop_interval+0xbc>
		// 5 consecutive hop intervals: consider it legit and move on
		++le_promisc.consec_intervals;
    7622:	4b1a      	ldr	r3, [pc, #104]	; (768c <promisc_recover_hop_interval+0xe8>)
    7624:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    7628:	3301      	adds	r3, #1
    762a:	4a18      	ldr	r2, [pc, #96]	; (768c <promisc_recover_hop_interval+0xe8>)
    762c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
		if (le_promisc.consec_intervals == 5) {
    7630:	4b16      	ldr	r3, [pc, #88]	; (768c <promisc_recover_hop_interval+0xe8>)
    7632:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    7636:	2b05      	cmp	r3, #5
    7638:	d119      	bne.n	766e <promisc_recover_hop_interval+0xca>
			packet_cb = promisc_recover_hop_increment;
    763a:	4b17      	ldr	r3, [pc, #92]	; (7698 <promisc_recover_hop_interval+0xf4>)
    763c:	4a17      	ldr	r2, [pc, #92]	; (769c <promisc_recover_hop_interval+0xf8>)
    763e:	601a      	str	r2, [r3, #0]
			hop_direct_channel = 2404;
    7640:	4b17      	ldr	r3, [pc, #92]	; (76a0 <promisc_recover_hop_interval+0xfc>)
    7642:	f640 1264 	movw	r2, #2404	; 0x964
    7646:	801a      	strh	r2, [r3, #0]
			hop_mode = HOP_DIRECT;
    7648:	4b16      	ldr	r3, [pc, #88]	; (76a4 <promisc_recover_hop_interval+0x100>)
    764a:	2204      	movs	r2, #4
    764c:	701a      	strb	r2, [r3, #0]
			do_hop = 1;
    764e:	4b16      	ldr	r3, [pc, #88]	; (76a8 <promisc_recover_hop_interval+0x104>)
    7650:	2201      	movs	r2, #1
    7652:	701a      	strb	r2, [r3, #0]
			le_promisc_state(2, &le.conn_interval, 2);
    7654:	2002      	movs	r0, #2
    7656:	4915      	ldr	r1, [pc, #84]	; (76ac <promisc_recover_hop_interval+0x108>)
    7658:	2202      	movs	r2, #2
    765a:	f7ff fe8d 	bl	7378 <le_promisc_state>
    765e:	e006      	b.n	766e <promisc_recover_hop_interval+0xca>
		}
	} else {
		le.conn_interval = obsv_hop_interval;
    7660:	4a0c      	ldr	r2, [pc, #48]	; (7694 <promisc_recover_hop_interval+0xf0>)
    7662:	89fb      	ldrh	r3, [r7, #14]
    7664:	83d3      	strh	r3, [r2, #30]
		le_promisc.consec_intervals = 0;
    7666:	4b09      	ldr	r3, [pc, #36]	; (768c <promisc_recover_hop_interval+0xe8>)
    7668:	2200      	movs	r2, #0
    766a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}

	prev_clk = cur_clk;
    766e:	4a05      	ldr	r2, [pc, #20]	; (7684 <promisc_recover_hop_interval+0xe0>)
    7670:	697b      	ldr	r3, [r7, #20]
    7672:	6013      	str	r3, [r2, #0]
}
    7674:	3718      	adds	r7, #24
    7676:	46bd      	mov	sp, r7
    7678:	bd80      	pop	{r7, pc}
    767a:	bf00      	nop
    767c:	10000be4 	.word	0x10000be4
    7680:	40004008 	.word	0x40004008
    7684:	10000a58 	.word	0x10000a58
    7688:	c2c6abc0 	.word	0xc2c6abc0
    768c:	10000bf0 	.word	0x10000bf0
    7690:	9119a9c1 	.word	0x9119a9c1
    7694:	10000458 	.word	0x10000458
    7698:	1000099c 	.word	0x1000099c
    769c:	00007409 	.word	0x00007409
    76a0:	10000980 	.word	0x10000980
    76a4:	1000097c 	.word	0x1000097c
    76a8:	1000097d 	.word	0x1000097d
    76ac:	10000476 	.word	0x10000476

000076b0 <promisc_follow_cb>:

void promisc_follow_cb(u8 *packet) {
    76b0:	b580      	push	{r7, lr}
    76b2:	b084      	sub	sp, #16
    76b4:	af00      	add	r7, sp, #0
    76b6:	6078      	str	r0, [r7, #4]
	int i;

	// get the CRCInit
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
    76b8:	4b28      	ldr	r3, [pc, #160]	; (775c <promisc_follow_cb+0xac>)
    76ba:	691b      	ldr	r3, [r3, #16]
    76bc:	2b00      	cmp	r3, #0
    76be:	d149      	bne.n	7754 <promisc_follow_cb+0xa4>
    76c0:	687b      	ldr	r3, [r7, #4]
    76c2:	3304      	adds	r3, #4
    76c4:	781b      	ldrb	r3, [r3, #0]
    76c6:	2b01      	cmp	r3, #1
    76c8:	d144      	bne.n	7754 <promisc_follow_cb+0xa4>
    76ca:	687b      	ldr	r3, [r7, #4]
    76cc:	3305      	adds	r3, #5
    76ce:	781b      	ldrb	r3, [r3, #0]
    76d0:	2b00      	cmp	r3, #0
    76d2:	d13f      	bne.n	7754 <promisc_follow_cb+0xa4>
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];
    76d4:	687b      	ldr	r3, [r7, #4]
    76d6:	3308      	adds	r3, #8
    76d8:	781b      	ldrb	r3, [r3, #0]
    76da:	041a      	lsls	r2, r3, #16
    76dc:	687b      	ldr	r3, [r7, #4]
    76de:	3307      	adds	r3, #7
    76e0:	781b      	ldrb	r3, [r3, #0]
    76e2:	021b      	lsls	r3, r3, #8
    76e4:	4313      	orrs	r3, r2
    76e6:	687a      	ldr	r2, [r7, #4]
    76e8:	3206      	adds	r2, #6
    76ea:	7812      	ldrb	r2, [r2, #0]
    76ec:	4313      	orrs	r3, r2
    76ee:	60bb      	str	r3, [r7, #8]

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
    76f0:	687b      	ldr	r3, [r7, #4]
    76f2:	3304      	adds	r3, #4
    76f4:	68b8      	ldr	r0, [r7, #8]
    76f6:	4619      	mov	r1, r3
    76f8:	2202      	movs	r2, #2
    76fa:	f000 ff69 	bl	85d0 <btle_reverse_crc>
    76fe:	4602      	mov	r2, r0
    7700:	4b16      	ldr	r3, [pc, #88]	; (775c <promisc_follow_cb+0xac>)
    7702:	609a      	str	r2, [r3, #8]
		le.crc_init_reversed = 0;
    7704:	4b15      	ldr	r3, [pc, #84]	; (775c <promisc_follow_cb+0xac>)
    7706:	2200      	movs	r2, #0
    7708:	60da      	str	r2, [r3, #12]
		for (i = 0; i < 24; ++i)
    770a:	2300      	movs	r3, #0
    770c:	60fb      	str	r3, [r7, #12]
    770e:	e013      	b.n	7738 <promisc_follow_cb+0x88>
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);
    7710:	4b12      	ldr	r3, [pc, #72]	; (775c <promisc_follow_cb+0xac>)
    7712:	68da      	ldr	r2, [r3, #12]
    7714:	4b11      	ldr	r3, [pc, #68]	; (775c <promisc_follow_cb+0xac>)
    7716:	6899      	ldr	r1, [r3, #8]
    7718:	68fb      	ldr	r3, [r7, #12]
    771a:	fa21 f303 	lsr.w	r3, r1, r3
    771e:	f003 0101 	and.w	r1, r3, #1
    7722:	68fb      	ldr	r3, [r7, #12]
    7724:	f1c3 0317 	rsb	r3, r3, #23
    7728:	fa01 f303 	lsl.w	r3, r1, r3
    772c:	4313      	orrs	r3, r2
    772e:	4a0b      	ldr	r2, [pc, #44]	; (775c <promisc_follow_cb+0xac>)
    7730:	60d3      	str	r3, [r2, #12]
	if (!le.crc_verify && packet[4] == 0x01 && packet[5] == 0x00) {
		u32 crc = (packet[8] << 16) | (packet[7] << 8) | packet[6];

		le.crc_init = btle_reverse_crc(crc, packet + 4, 2);
		le.crc_init_reversed = 0;
		for (i = 0; i < 24; ++i)
    7732:	68fb      	ldr	r3, [r7, #12]
    7734:	3301      	adds	r3, #1
    7736:	60fb      	str	r3, [r7, #12]
    7738:	68fb      	ldr	r3, [r7, #12]
    773a:	2b17      	cmp	r3, #23
    773c:	dde8      	ble.n	7710 <promisc_follow_cb+0x60>
			le.crc_init_reversed |= ((le.crc_init >> i) & 1) << (23 - i);

		le.crc_verify = 1;
    773e:	4b07      	ldr	r3, [pc, #28]	; (775c <promisc_follow_cb+0xac>)
    7740:	2201      	movs	r2, #1
    7742:	611a      	str	r2, [r3, #16]
		packet_cb = promisc_recover_hop_interval;
    7744:	4b06      	ldr	r3, [pc, #24]	; (7760 <promisc_follow_cb+0xb0>)
    7746:	4a07      	ldr	r2, [pc, #28]	; (7764 <promisc_follow_cb+0xb4>)
    7748:	601a      	str	r2, [r3, #0]
		le_promisc_state(1, &le.crc_init, 3);
    774a:	2001      	movs	r0, #1
    774c:	4906      	ldr	r1, [pc, #24]	; (7768 <promisc_follow_cb+0xb8>)
    774e:	2203      	movs	r2, #3
    7750:	f7ff fe12 	bl	7378 <le_promisc_state>
	}
}
    7754:	3710      	adds	r7, #16
    7756:	46bd      	mov	sp, r7
    7758:	bd80      	pop	{r7, pc}
    775a:	bf00      	nop
    775c:	10000458 	.word	0x10000458
    7760:	1000099c 	.word	0x1000099c
    7764:	000075a5 	.word	0x000075a5
    7768:	10000460 	.word	0x10000460

0000776c <see_aa>:

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
    776c:	b480      	push	{r7}
    776e:	b087      	sub	sp, #28
    7770:	af00      	add	r7, sp, #0
    7772:	6078      	str	r0, [r7, #4]
	int i, max = -1, killme = -1;
    7774:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7778:	613b      	str	r3, [r7, #16]
    777a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    777e:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < AA_LIST_SIZE; ++i)
    7780:	2300      	movs	r3, #0
    7782:	617b      	str	r3, [r7, #20]
    7784:	e015      	b.n	77b2 <see_aa+0x46>
		if (le_promisc.active_aa[i].aa == aa) {
    7786:	4a22      	ldr	r2, [pc, #136]	; (7810 <see_aa+0xa4>)
    7788:	697b      	ldr	r3, [r7, #20]
    778a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    778e:	687b      	ldr	r3, [r7, #4]
    7790:	429a      	cmp	r2, r3
    7792:	d10b      	bne.n	77ac <see_aa+0x40>
			++le_promisc.active_aa[i].count;
    7794:	4a1e      	ldr	r2, [pc, #120]	; (7810 <see_aa+0xa4>)
    7796:	697b      	ldr	r3, [r7, #20]
    7798:	00db      	lsls	r3, r3, #3
    779a:	4413      	add	r3, r2
    779c:	685b      	ldr	r3, [r3, #4]
    779e:	1c5a      	adds	r2, r3, #1
    77a0:	491b      	ldr	r1, [pc, #108]	; (7810 <see_aa+0xa4>)
    77a2:	697b      	ldr	r3, [r7, #20]
    77a4:	00db      	lsls	r3, r3, #3
    77a6:	440b      	add	r3, r1
    77a8:	605a      	str	r2, [r3, #4]
			return;
    77aa:	e02c      	b.n	7806 <see_aa+0x9a>
}

// called when we see an AA, add it to the list
void see_aa(u32 aa) {
	int i, max = -1, killme = -1;
	for (i = 0; i < AA_LIST_SIZE; ++i)
    77ac:	697b      	ldr	r3, [r7, #20]
    77ae:	3301      	adds	r3, #1
    77b0:	617b      	str	r3, [r7, #20]
    77b2:	697b      	ldr	r3, [r7, #20]
    77b4:	2b1f      	cmp	r3, #31
    77b6:	dde6      	ble.n	7786 <see_aa+0x1a>
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    77b8:	2300      	movs	r3, #0
    77ba:	617b      	str	r3, [r7, #20]
    77bc:	e015      	b.n	77ea <see_aa+0x7e>
		if (le_promisc.active_aa[i].count < max || max < 0) {
    77be:	4a14      	ldr	r2, [pc, #80]	; (7810 <see_aa+0xa4>)
    77c0:	697b      	ldr	r3, [r7, #20]
    77c2:	00db      	lsls	r3, r3, #3
    77c4:	4413      	add	r3, r2
    77c6:	685a      	ldr	r2, [r3, #4]
    77c8:	693b      	ldr	r3, [r7, #16]
    77ca:	429a      	cmp	r2, r3
    77cc:	db02      	blt.n	77d4 <see_aa+0x68>
    77ce:	693b      	ldr	r3, [r7, #16]
    77d0:	2b00      	cmp	r3, #0
    77d2:	da07      	bge.n	77e4 <see_aa+0x78>
			killme = i;
    77d4:	697b      	ldr	r3, [r7, #20]
    77d6:	60fb      	str	r3, [r7, #12]
			max = le_promisc.active_aa[i].count;
    77d8:	4a0d      	ldr	r2, [pc, #52]	; (7810 <see_aa+0xa4>)
    77da:	697b      	ldr	r3, [r7, #20]
    77dc:	00db      	lsls	r3, r3, #3
    77de:	4413      	add	r3, r2
    77e0:	685b      	ldr	r3, [r3, #4]
    77e2:	613b      	str	r3, [r7, #16]
			++le_promisc.active_aa[i].count;
			return;
		}

	// evict someone
	for (i = 0; i < AA_LIST_SIZE; ++i)
    77e4:	697b      	ldr	r3, [r7, #20]
    77e6:	3301      	adds	r3, #1
    77e8:	617b      	str	r3, [r7, #20]
    77ea:	697b      	ldr	r3, [r7, #20]
    77ec:	2b1f      	cmp	r3, #31
    77ee:	dde6      	ble.n	77be <see_aa+0x52>
		if (le_promisc.active_aa[i].count < max || max < 0) {
			killme = i;
			max = le_promisc.active_aa[i].count;
		}

	le_promisc.active_aa[killme].aa = aa;
    77f0:	4907      	ldr	r1, [pc, #28]	; (7810 <see_aa+0xa4>)
    77f2:	68fb      	ldr	r3, [r7, #12]
    77f4:	687a      	ldr	r2, [r7, #4]
    77f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	le_promisc.active_aa[killme].count = 1;
    77fa:	4a05      	ldr	r2, [pc, #20]	; (7810 <see_aa+0xa4>)
    77fc:	68fb      	ldr	r3, [r7, #12]
    77fe:	00db      	lsls	r3, r3, #3
    7800:	4413      	add	r3, r2
    7802:	2201      	movs	r2, #1
    7804:	605a      	str	r2, [r3, #4]
}
    7806:	371c      	adds	r7, #28
    7808:	46bd      	mov	sp, r7
    780a:	f85d 7b04 	ldr.w	r7, [sp], #4
    780e:	4770      	bx	lr
    7810:	10000bf0 	.word	0x10000bf0

00007814 <cb_le_promisc>:

/* le promiscuous mode */
int cb_le_promisc(char *unpacked) {
    7814:	b590      	push	{r4, r7, lr}
    7816:	b0a1      	sub	sp, #132	; 0x84
    7818:	af00      	add	r7, sp, #0
    781a:	6078      	str	r0, [r7, #4]
	int i, j, k;
	int idx;

	// empty data PDU: 01 00
	char desired[4][16] = {
    781c:	f107 031c 	add.w	r3, r7, #28
    7820:	2240      	movs	r2, #64	; 0x40
    7822:	4618      	mov	r0, r3
    7824:	2100      	movs	r1, #0
    7826:	f7fc fca7 	bl	4178 <memset>
    782a:	2301      	movs	r3, #1
    782c:	773b      	strb	r3, [r7, #28]
    782e:	2301      	movs	r3, #1
    7830:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    7834:	2301      	movs	r3, #1
    7836:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    783a:	2301      	movs	r3, #1
    783c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    7840:	2301      	movs	r3, #1
    7842:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    7846:	2301      	movs	r3, #1
    7848:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
    784c:	2301      	movs	r3, #1
    784e:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
    7852:	2301      	movs	r3, #1
    7854:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    7858:	2300      	movs	r3, #0
    785a:	67fb      	str	r3, [r7, #124]	; 0x7c
    785c:	e041      	b.n	78e2 <cb_le_promisc+0xce>
		idx = whitening_index[btle_channel_index(channel-2402)];
    785e:	4ba5      	ldr	r3, [pc, #660]	; (7af4 <cb_le_promisc+0x2e0>)
    7860:	881b      	ldrh	r3, [r3, #0]
    7862:	b29b      	uxth	r3, r3
    7864:	b2db      	uxtb	r3, r3
    7866:	3b62      	subs	r3, #98	; 0x62
    7868:	b2db      	uxtb	r3, r3
    786a:	4618      	mov	r0, r3
    786c:	f000 fe0e 	bl	848c <btle_channel_index>
    7870:	4603      	mov	r3, r0
    7872:	461a      	mov	r2, r3
    7874:	4ba0      	ldr	r3, [pc, #640]	; (7af8 <cb_le_promisc+0x2e4>)
    7876:	5c9b      	ldrb	r3, [r3, r2]
    7878:	673b      	str	r3, [r7, #112]	; 0x70

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    787a:	2300      	movs	r3, #0
    787c:	67bb      	str	r3, [r7, #120]	; 0x78
    787e:	e02a      	b.n	78d6 <cb_le_promisc+0xc2>
			desired[i][j] ^= whitening[idx];
    7880:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7882:	011b      	lsls	r3, r3, #4
    7884:	f107 0280 	add.w	r2, r7, #128	; 0x80
    7888:	441a      	add	r2, r3
    788a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    788c:	4413      	add	r3, r2
    788e:	3b64      	subs	r3, #100	; 0x64
    7890:	781a      	ldrb	r2, [r3, #0]
    7892:	499a      	ldr	r1, [pc, #616]	; (7afc <cb_le_promisc+0x2e8>)
    7894:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    7896:	440b      	add	r3, r1
    7898:	781b      	ldrb	r3, [r3, #0]
    789a:	4053      	eors	r3, r2
    789c:	b2d9      	uxtb	r1, r3
    789e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    78a0:	011b      	lsls	r3, r3, #4
    78a2:	f107 0280 	add.w	r2, r7, #128	; 0x80
    78a6:	441a      	add	r2, r3
    78a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    78aa:	4413      	add	r3, r2
    78ac:	3b64      	subs	r3, #100	; 0x64
    78ae:	460a      	mov	r2, r1
    78b0:	701a      	strb	r2, [r3, #0]
			idx = (idx + 1) % sizeof(whitening);
    78b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    78b4:	3301      	adds	r3, #1
    78b6:	4619      	mov	r1, r3
    78b8:	4b91      	ldr	r3, [pc, #580]	; (7b00 <cb_le_promisc+0x2ec>)
    78ba:	fba1 2303 	umull	r2, r3, r1, r3
    78be:	1ac8      	subs	r0, r1, r3
    78c0:	0840      	lsrs	r0, r0, #1
    78c2:	4403      	add	r3, r0
    78c4:	099a      	lsrs	r2, r3, #6
    78c6:	4613      	mov	r3, r2
    78c8:	01db      	lsls	r3, r3, #7
    78ca:	1a9b      	subs	r3, r3, r2
    78cc:	1aca      	subs	r2, r1, r3
    78ce:	673a      	str	r2, [r7, #112]	; 0x70

	for (i = 0; i < 4; ++i) {
		idx = whitening_index[btle_channel_index(channel-2402)];

		// whiten the desired data
		for (j = 0; j < (int)sizeof(desired[i]); ++j) {
    78d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    78d2:	3301      	adds	r3, #1
    78d4:	67bb      	str	r3, [r7, #120]	; 0x78
    78d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    78d8:	2b0f      	cmp	r3, #15
    78da:	ddd1      	ble.n	7880 <cb_le_promisc+0x6c>
		  0, 0, 0, 0, 0, 0, 0, 0, },
		{ 1, 0, 1, 1, 0, 0, 0, 0,
		  0, 0, 0, 0, 0, 0, 0, 0, },
	};

	for (i = 0; i < 4; ++i) {
    78dc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    78de:	3301      	adds	r3, #1
    78e0:	67fb      	str	r3, [r7, #124]	; 0x7c
    78e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    78e4:	2b03      	cmp	r3, #3
    78e6:	ddba      	ble.n	785e <cb_le_promisc+0x4a>
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    78e8:	2320      	movs	r3, #32
    78ea:	67fb      	str	r3, [r7, #124]	; 0x7c
    78ec:	e0d0      	b.n	7a90 <cb_le_promisc+0x27c>
		int ok[4] = { 1, 1, 1, 1 };
    78ee:	4b85      	ldr	r3, [pc, #532]	; (7b04 <cb_le_promisc+0x2f0>)
    78f0:	f107 040c 	add.w	r4, r7, #12
    78f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    78f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		int matching = -1;
    78fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    78fe:	66fb      	str	r3, [r7, #108]	; 0x6c

		for (j = 0; j < 4; ++j) {
    7900:	2300      	movs	r3, #0
    7902:	67bb      	str	r3, [r7, #120]	; 0x78
    7904:	e026      	b.n	7954 <cb_le_promisc+0x140>
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    7906:	2300      	movs	r3, #0
    7908:	677b      	str	r3, [r7, #116]	; 0x74
    790a:	e01d      	b.n	7948 <cb_le_promisc+0x134>
				if (unpacked[i+k] != desired[j][k]) {
    790c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
    790e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7910:	4413      	add	r3, r2
    7912:	461a      	mov	r2, r3
    7914:	687b      	ldr	r3, [r7, #4]
    7916:	4413      	add	r3, r2
    7918:	781a      	ldrb	r2, [r3, #0]
    791a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    791c:	011b      	lsls	r3, r3, #4
    791e:	f107 0180 	add.w	r1, r7, #128	; 0x80
    7922:	4419      	add	r1, r3
    7924:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7926:	440b      	add	r3, r1
    7928:	3b64      	subs	r3, #100	; 0x64
    792a:	781b      	ldrb	r3, [r3, #0]
    792c:	429a      	cmp	r2, r3
    792e:	d008      	beq.n	7942 <cb_le_promisc+0x12e>
					ok[j] = 0;
    7930:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7932:	009b      	lsls	r3, r3, #2
    7934:	f107 0280 	add.w	r2, r7, #128	; 0x80
    7938:	4413      	add	r3, r2
    793a:	2200      	movs	r2, #0
    793c:	f843 2c74 	str.w	r2, [r3, #-116]
					break;
    7940:	e005      	b.n	794e <cb_le_promisc+0x13a>
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
			for (k = 0; k < (int)sizeof(desired[j]); ++k) {
    7942:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7944:	3301      	adds	r3, #1
    7946:	677b      	str	r3, [r7, #116]	; 0x74
    7948:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    794a:	2b0f      	cmp	r3, #15
    794c:	ddde      	ble.n	790c <cb_le_promisc+0xf8>
	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
		int ok[4] = { 1, 1, 1, 1 };
		int matching = -1;

		for (j = 0; j < 4; ++j) {
    794e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7950:	3301      	adds	r3, #1
    7952:	67bb      	str	r3, [r7, #120]	; 0x78
    7954:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7956:	2b03      	cmp	r3, #3
    7958:	ddd5      	ble.n	7906 <cb_le_promisc+0xf2>
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    795a:	2300      	movs	r3, #0
    795c:	67bb      	str	r3, [r7, #120]	; 0x78
    795e:	e00e      	b.n	797e <cb_le_promisc+0x16a>
			if (ok[j]) {
    7960:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7962:	009b      	lsls	r3, r3, #2
    7964:	f107 0280 	add.w	r2, r7, #128	; 0x80
    7968:	4413      	add	r3, r2
    796a:	f853 3c74 	ldr.w	r3, [r3, #-116]
    796e:	2b00      	cmp	r3, #0
    7970:	d002      	beq.n	7978 <cb_le_promisc+0x164>
				matching = j;
    7972:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7974:	66fb      	str	r3, [r7, #108]	; 0x6c
				break;
    7976:	e005      	b.n	7984 <cb_le_promisc+0x170>
				}
			}
		}

		// see if any match
		for (j = 0; j < 4; ++j) {
    7978:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    797a:	3301      	adds	r3, #1
    797c:	67bb      	str	r3, [r7, #120]	; 0x78
    797e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7980:	2b03      	cmp	r3, #3
    7982:	dded      	ble.n	7960 <cb_le_promisc+0x14c>
				break;
			}
		}

		// skip if no match
		if (matching < 0)
    7984:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    7986:	2b00      	cmp	r3, #0
    7988:	db7f      	blt.n	7a8a <cb_le_promisc+0x276>
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
    798a:	4b5a      	ldr	r3, [pc, #360]	; (7af4 <cb_le_promisc+0x2e0>)
    798c:	881b      	ldrh	r3, [r3, #0]
    798e:	b29b      	uxth	r3, r3
    7990:	b2db      	uxtb	r3, r3
    7992:	3b62      	subs	r3, #98	; 0x62
    7994:	b2db      	uxtb	r3, r3
    7996:	4618      	mov	r0, r3
    7998:	f000 fd78 	bl	848c <btle_channel_index>
    799c:	4603      	mov	r3, r0
    799e:	461a      	mov	r2, r3
    79a0:	4b55      	ldr	r3, [pc, #340]	; (7af8 <cb_le_promisc+0x2e4>)
    79a2:	5c9b      	ldrb	r3, [r3, r2]
    79a4:	673b      	str	r3, [r7, #112]	; 0x70
		for (j = 0; j < 4+3+3; ++j) {
    79a6:	2300      	movs	r3, #0
    79a8:	67bb      	str	r3, [r7, #120]	; 0x78
    79aa:	e04c      	b.n	7a46 <cb_le_promisc+0x232>
			u8 byte = 0;
    79ac:	2300      	movs	r3, #0
    79ae:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			for (k = 0; k < 8; k++) {
    79b2:	2300      	movs	r3, #0
    79b4:	677b      	str	r3, [r7, #116]	; 0x74
    79b6:	e039      	b.n	7a2c <cb_le_promisc+0x218>
				int offset = k + (j * 8) + i - 32;
    79b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    79ba:	00da      	lsls	r2, r3, #3
    79bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    79be:	441a      	add	r2, r3
    79c0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    79c2:	4413      	add	r3, r2
    79c4:	3b20      	subs	r3, #32
    79c6:	663b      	str	r3, [r7, #96]	; 0x60
				if (offset >= DMA_SIZE*8*2) break;
    79c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    79ca:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
    79ce:	db00      	blt.n	79d2 <cb_le_promisc+0x1be>
    79d0:	e02f      	b.n	7a32 <cb_le_promisc+0x21e>
				int bit = unpacked[offset];
    79d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    79d4:	687a      	ldr	r2, [r7, #4]
    79d6:	4413      	add	r3, r2
    79d8:	781b      	ldrb	r3, [r3, #0]
    79da:	667b      	str	r3, [r7, #100]	; 0x64
				if (j >= 4) { // unwhiten data bytes
    79dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    79de:	2b03      	cmp	r3, #3
    79e0:	dd16      	ble.n	7a10 <cb_le_promisc+0x1fc>
					bit ^= whitening[idx];
    79e2:	4a46      	ldr	r2, [pc, #280]	; (7afc <cb_le_promisc+0x2e8>)
    79e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    79e6:	4413      	add	r3, r2
    79e8:	781b      	ldrb	r3, [r3, #0]
    79ea:	461a      	mov	r2, r3
    79ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
    79ee:	4053      	eors	r3, r2
    79f0:	667b      	str	r3, [r7, #100]	; 0x64
					idx = (idx + 1) % sizeof(whitening);
    79f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    79f4:	3301      	adds	r3, #1
    79f6:	4619      	mov	r1, r3
    79f8:	4b41      	ldr	r3, [pc, #260]	; (7b00 <cb_le_promisc+0x2ec>)
    79fa:	fba1 2303 	umull	r2, r3, r1, r3
    79fe:	1ac8      	subs	r0, r1, r3
    7a00:	0840      	lsrs	r0, r0, #1
    7a02:	4403      	add	r3, r0
    7a04:	099a      	lsrs	r2, r3, #6
    7a06:	4613      	mov	r3, r2
    7a08:	01db      	lsls	r3, r3, #7
    7a0a:	1a9b      	subs	r3, r3, r2
    7a0c:	1aca      	subs	r2, r1, r3
    7a0e:	673a      	str	r2, [r7, #112]	; 0x70
				}
				byte |= bit << k;
    7a10:	6e7a      	ldr	r2, [r7, #100]	; 0x64
    7a12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7a14:	fa02 f303 	lsl.w	r3, r2, r3
    7a18:	b2da      	uxtb	r2, r3
    7a1a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
    7a1e:	4313      	orrs	r3, r2
    7a20:	b2db      	uxtb	r3, r3
    7a22:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
			u8 byte = 0;
			for (k = 0; k < 8; k++) {
    7a26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7a28:	3301      	adds	r3, #1
    7a2a:	677b      	str	r3, [r7, #116]	; 0x74
    7a2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    7a2e:	2b07      	cmp	r3, #7
    7a30:	ddc2      	ble.n	79b8 <cb_le_promisc+0x1a4>
					bit ^= whitening[idx];
					idx = (idx + 1) % sizeof(whitening);
				}
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
    7a32:	4b35      	ldr	r3, [pc, #212]	; (7b08 <cb_le_promisc+0x2f4>)
    7a34:	681a      	ldr	r2, [r3, #0]
    7a36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7a38:	4413      	add	r3, r2
    7a3a:	f897 206b 	ldrb.w	r2, [r7, #107]	; 0x6b
    7a3e:	701a      	strb	r2, [r3, #0]
		if (matching < 0)
			continue;

		// found a match! unwhiten it and send it home
		idx = whitening_index[btle_channel_index(channel-2402)];
		for (j = 0; j < 4+3+3; ++j) {
    7a40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7a42:	3301      	adds	r3, #1
    7a44:	67bb      	str	r3, [r7, #120]	; 0x78
    7a46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    7a48:	2b09      	cmp	r3, #9
    7a4a:	ddaf      	ble.n	79ac <cb_le_promisc+0x198>
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    7a4c:	4b2e      	ldr	r3, [pc, #184]	; (7b08 <cb_le_promisc+0x2f4>)
    7a4e:	681b      	ldr	r3, [r3, #0]
    7a50:	3303      	adds	r3, #3
    7a52:	781b      	ldrb	r3, [r3, #0]
    7a54:	061a      	lsls	r2, r3, #24
				 (idle_rxbuf[2] << 16) |
    7a56:	4b2c      	ldr	r3, [pc, #176]	; (7b08 <cb_le_promisc+0x2f4>)
    7a58:	681b      	ldr	r3, [r3, #0]
    7a5a:	3302      	adds	r3, #2
    7a5c:	781b      	ldrb	r3, [r3, #0]
    7a5e:	041b      	lsls	r3, r3, #16
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    7a60:	431a      	orrs	r2, r3
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
    7a62:	4b29      	ldr	r3, [pc, #164]	; (7b08 <cb_le_promisc+0x2f4>)
    7a64:	681b      	ldr	r3, [r3, #0]
    7a66:	3301      	adds	r3, #1
    7a68:	781b      	ldrb	r3, [r3, #0]
    7a6a:	021b      	lsls	r3, r3, #8
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
    7a6c:	4313      	orrs	r3, r2
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
    7a6e:	4a26      	ldr	r2, [pc, #152]	; (7b08 <cb_le_promisc+0x2f4>)
    7a70:	6812      	ldr	r2, [r2, #0]
    7a72:	7812      	ldrb	r2, [r2, #0]
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
    7a74:	4313      	orrs	r3, r2
				byte |= bit << k;
			}
			idle_rxbuf[j] = byte;
		}

		u32 aa = (idle_rxbuf[3] << 24) |
    7a76:	65fb      	str	r3, [r7, #92]	; 0x5c
				 (idle_rxbuf[2] << 16) |
				 (idle_rxbuf[1] <<  8) |
				 (idle_rxbuf[0]);
		see_aa(aa);
    7a78:	6df8      	ldr	r0, [r7, #92]	; 0x5c
    7a7a:	f7ff fe77 	bl	776c <see_aa>

		enqueue(LE_PACKET, idle_rxbuf);
    7a7e:	4b22      	ldr	r3, [pc, #136]	; (7b08 <cb_le_promisc+0x2f4>)
    7a80:	681b      	ldr	r3, [r3, #0]
    7a82:	2001      	movs	r0, #1
    7a84:	4619      	mov	r1, r3
    7a86:	f7fc fd1f 	bl	44c8 <enqueue>
			idx = (idx + 1) % sizeof(whitening);
		}
	}

	// then look for that bitsream in our receive buffer
	for (i = 32; i < (DMA_SIZE*8*2 - 32 - 16); i++) {
    7a8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7a8c:	3301      	adds	r3, #1
    7a8e:	67fb      	str	r3, [r7, #124]	; 0x7c
    7a90:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7a92:	f5b3 7f3c 	cmp.w	r3, #752	; 0x2f0
    7a96:	f6ff af2a 	blt.w	78ee <cb_le_promisc+0xda>
		enqueue(LE_PACKET, idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    7a9a:	2300      	movs	r3, #0
    7a9c:	67fb      	str	r3, [r7, #124]	; 0x7c
    7a9e:	e020      	b.n	7ae2 <cb_le_promisc+0x2ce>
		if (le_promisc.active_aa[i].count > 3) {
    7aa0:	4a1a      	ldr	r2, [pc, #104]	; (7b0c <cb_le_promisc+0x2f8>)
    7aa2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7aa4:	00db      	lsls	r3, r3, #3
    7aa6:	4413      	add	r3, r2
    7aa8:	685b      	ldr	r3, [r3, #4]
    7aaa:	2b03      	cmp	r3, #3
    7aac:	dd16      	ble.n	7adc <cb_le_promisc+0x2c8>
			le_set_access_address(le_promisc.active_aa[i].aa);
    7aae:	4a17      	ldr	r2, [pc, #92]	; (7b0c <cb_le_promisc+0x2f8>)
    7ab0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7ab2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    7ab6:	4618      	mov	r0, r3
    7ab8:	f7fe fd80 	bl	65bc <le_set_access_address>
			data_cb = cb_follow_le;
    7abc:	4b14      	ldr	r3, [pc, #80]	; (7b10 <cb_le_promisc+0x2fc>)
    7abe:	4a15      	ldr	r2, [pc, #84]	; (7b14 <cb_le_promisc+0x300>)
    7ac0:	601a      	str	r2, [r3, #0]
			packet_cb = promisc_follow_cb;
    7ac2:	4b15      	ldr	r3, [pc, #84]	; (7b18 <cb_le_promisc+0x304>)
    7ac4:	4a15      	ldr	r2, [pc, #84]	; (7b1c <cb_le_promisc+0x308>)
    7ac6:	601a      	str	r2, [r3, #0]
			le.crc_verify = 0;
    7ac8:	4b15      	ldr	r3, [pc, #84]	; (7b20 <cb_le_promisc+0x30c>)
    7aca:	2200      	movs	r2, #0
    7acc:	611a      	str	r2, [r3, #16]
			le_promisc_state(0, &le.access_address, 4);
    7ace:	2000      	movs	r0, #0
    7ad0:	4913      	ldr	r1, [pc, #76]	; (7b20 <cb_le_promisc+0x30c>)
    7ad2:	2204      	movs	r2, #4
    7ad4:	f7ff fc50 	bl	7378 <le_promisc_state>
			// quit using the old stuff and switch to sync mode
			return 0;
    7ad8:	2300      	movs	r3, #0
    7ada:	e006      	b.n	7aea <cb_le_promisc+0x2d6>
		enqueue(LE_PACKET, idle_rxbuf);

	}

	// once we see an AA 5 times, start following it
	for (i = 0; i < AA_LIST_SIZE; ++i) {
    7adc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7ade:	3301      	adds	r3, #1
    7ae0:	67fb      	str	r3, [r7, #124]	; 0x7c
    7ae2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    7ae4:	2b1f      	cmp	r3, #31
    7ae6:	dddb      	ble.n	7aa0 <cb_le_promisc+0x28c>
			// quit using the old stuff and switch to sync mode
			return 0;
		}
	}

	return 1;
    7ae8:	2301      	movs	r3, #1
}
    7aea:	4618      	mov	r0, r3
    7aec:	3784      	adds	r7, #132	; 0x84
    7aee:	46bd      	mov	sp, r7
    7af0:	bd90      	pop	{r4, r7, pc}
    7af2:	bf00      	nop
    7af4:	1000049c 	.word	0x1000049c
    7af8:	0000ba34 	.word	0x0000ba34
    7afc:	0000b9b4 	.word	0x0000b9b4
    7b00:	02040811 	.word	0x02040811
    7b04:	0000c254 	.word	0x0000c254
    7b08:	10000454 	.word	0x10000454
    7b0c:	10000bf0 	.word	0x10000bf0
    7b10:	10000998 	.word	0x10000998
    7b14:	00006efd 	.word	0x00006efd
    7b18:	1000099c 	.word	0x1000099c
    7b1c:	000076b1 	.word	0x000076b1
    7b20:	10000458 	.word	0x10000458

00007b24 <bt_promisc_le>:

void bt_promisc_le() {
    7b24:	b580      	push	{r7, lr}
    7b26:	af00      	add	r7, sp, #0
	while (requested_mode == MODE_BT_PROMISC_LE) {
    7b28:	e02c      	b.n	7b84 <bt_promisc_le+0x60>
		reset_le_promisc();
    7b2a:	f7fe fdad 	bl	6688 <reset_le_promisc>

		// jump to a random data channel and turn up the squelch
		if ((channel & 1) == 1)
    7b2e:	4b18      	ldr	r3, [pc, #96]	; (7b90 <bt_promisc_le+0x6c>)
    7b30:	881b      	ldrh	r3, [r3, #0]
    7b32:	b29b      	uxth	r3, r3
    7b34:	f003 0301 	and.w	r3, r3, #1
    7b38:	2b00      	cmp	r3, #0
    7b3a:	d003      	beq.n	7b44 <bt_promisc_le+0x20>
			channel = 2440;
    7b3c:	4b14      	ldr	r3, [pc, #80]	; (7b90 <bt_promisc_le+0x6c>)
    7b3e:	f640 1288 	movw	r2, #2440	; 0x988
    7b42:	801a      	strh	r2, [r3, #0]

		// if the PC hasn't given us AA, determine by listening
		if (!le.target_set) {
    7b44:	4b13      	ldr	r3, [pc, #76]	; (7b94 <bt_promisc_le+0x70>)
    7b46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    7b48:	2b00      	cmp	r3, #0
    7b4a:	d107      	bne.n	7b5c <bt_promisc_le+0x38>
			// cs_threshold_req = -80;
			cs_threshold_calc_and_set();
    7b4c:	f7fc fe06 	bl	475c <cs_threshold_calc_and_set>
			data_cb = cb_le_promisc;
    7b50:	4b11      	ldr	r3, [pc, #68]	; (7b98 <bt_promisc_le+0x74>)
    7b52:	4a12      	ldr	r2, [pc, #72]	; (7b9c <bt_promisc_le+0x78>)
    7b54:	601a      	str	r2, [r3, #0]
			bt_generic_le(MODE_BT_PROMISC_LE);
    7b56:	200a      	movs	r0, #10
    7b58:	f7fe fda6 	bl	66a8 <bt_generic_le>
		}

		// could have got mode change in middle of above
		if (requested_mode != MODE_BT_PROMISC_LE)
    7b5c:	4b10      	ldr	r3, [pc, #64]	; (7ba0 <bt_promisc_le+0x7c>)
    7b5e:	781b      	ldrb	r3, [r3, #0]
    7b60:	b2db      	uxtb	r3, r3
    7b62:	2b0a      	cmp	r3, #10
    7b64:	d000      	beq.n	7b68 <bt_promisc_le+0x44>
			break;
    7b66:	e012      	b.n	7b8e <bt_promisc_le+0x6a>

		le_promisc_state(0, &le.access_address, 4);
    7b68:	2000      	movs	r0, #0
    7b6a:	490a      	ldr	r1, [pc, #40]	; (7b94 <bt_promisc_le+0x70>)
    7b6c:	2204      	movs	r2, #4
    7b6e:	f7ff fc03 	bl	7378 <le_promisc_state>
		packet_cb = promisc_follow_cb;
    7b72:	4b0c      	ldr	r3, [pc, #48]	; (7ba4 <bt_promisc_le+0x80>)
    7b74:	4a0c      	ldr	r2, [pc, #48]	; (7ba8 <bt_promisc_le+0x84>)
    7b76:	601a      	str	r2, [r3, #0]
		le.crc_verify = 0;
    7b78:	4b06      	ldr	r3, [pc, #24]	; (7b94 <bt_promisc_le+0x70>)
    7b7a:	2200      	movs	r2, #0
    7b7c:	611a      	str	r2, [r3, #16]
		bt_le_sync(MODE_BT_PROMISC_LE);
    7b7e:	200a      	movs	r0, #10
    7b80:	f7fe ff0e 	bl	69a0 <bt_le_sync>

	return 1;
}

void bt_promisc_le() {
	while (requested_mode == MODE_BT_PROMISC_LE) {
    7b84:	4b06      	ldr	r3, [pc, #24]	; (7ba0 <bt_promisc_le+0x7c>)
    7b86:	781b      	ldrb	r3, [r3, #0]
    7b88:	b2db      	uxtb	r3, r3
    7b8a:	2b0a      	cmp	r3, #10
    7b8c:	d0cd      	beq.n	7b2a <bt_promisc_le+0x6>
		le_promisc_state(0, &le.access_address, 4);
		packet_cb = promisc_follow_cb;
		le.crc_verify = 0;
		bt_le_sync(MODE_BT_PROMISC_LE);
	}
}
    7b8e:	bd80      	pop	{r7, pc}
    7b90:	1000049c 	.word	0x1000049c
    7b94:	10000458 	.word	0x10000458
    7b98:	10000998 	.word	0x10000998
    7b9c:	00007815 	.word	0x00007815
    7ba0:	10000a3f 	.word	0x10000a3f
    7ba4:	1000099c 	.word	0x1000099c
    7ba8:	000076b1 	.word	0x000076b1

00007bac <bt_slave_le>:

void bt_slave_le() {
    7bac:	b590      	push	{r4, r7, lr}
    7bae:	b089      	sub	sp, #36	; 0x24
    7bb0:	af00      	add	r7, sp, #0
	u32 calc_crc;
	int i;

	u8 adv_ind[] = {
    7bb2:	4a35      	ldr	r2, [pc, #212]	; (7c88 <bt_slave_le+0xdc>)
    7bb4:	1d3b      	adds	r3, r7, #4
    7bb6:	4614      	mov	r4, r2
    7bb8:	6820      	ldr	r0, [r4, #0]
    7bba:	6861      	ldr	r1, [r4, #4]
    7bbc:	68a2      	ldr	r2, [r4, #8]
    7bbe:	c307      	stmia	r3!, {r0, r1, r2}
    7bc0:	89a2      	ldrh	r2, [r4, #12]
    7bc2:	801a      	strh	r2, [r3, #0]

		// CRC (calc)
		0xff, 0xff, 0xff,
	};

	u8 adv_ind_len = sizeof(adv_ind) - 3;
    7bc4:	230b      	movs	r3, #11
    7bc6:	76fb      	strb	r3, [r7, #27]

	// copy the user-specified mac address
	for (i = 0; i < 6; ++i)
    7bc8:	2300      	movs	r3, #0
    7bca:	61fb      	str	r3, [r7, #28]
    7bcc:	e00e      	b.n	7bec <bt_slave_le+0x40>
		adv_ind[i+2] = slave_mac_address[5-i];
    7bce:	69fb      	ldr	r3, [r7, #28]
    7bd0:	3302      	adds	r3, #2
    7bd2:	69fa      	ldr	r2, [r7, #28]
    7bd4:	f1c2 0205 	rsb	r2, r2, #5
    7bd8:	492c      	ldr	r1, [pc, #176]	; (7c8c <bt_slave_le+0xe0>)
    7bda:	5c8a      	ldrb	r2, [r1, r2]
    7bdc:	f107 0120 	add.w	r1, r7, #32
    7be0:	440b      	add	r3, r1
    7be2:	f803 2c1c 	strb.w	r2, [r3, #-28]
	};

	u8 adv_ind_len = sizeof(adv_ind) - 3;

	// copy the user-specified mac address
	for (i = 0; i < 6; ++i)
    7be6:	69fb      	ldr	r3, [r7, #28]
    7be8:	3301      	adds	r3, #1
    7bea:	61fb      	str	r3, [r7, #28]
    7bec:	69fb      	ldr	r3, [r7, #28]
    7bee:	2b05      	cmp	r3, #5
    7bf0:	dded      	ble.n	7bce <bt_slave_le+0x22>
		adv_ind[i+2] = slave_mac_address[5-i];

	calc_crc = btle_calc_crc(le.crc_init_reversed, adv_ind, adv_ind_len);
    7bf2:	4b27      	ldr	r3, [pc, #156]	; (7c90 <bt_slave_le+0xe4>)
    7bf4:	68d9      	ldr	r1, [r3, #12]
    7bf6:	7efb      	ldrb	r3, [r7, #27]
    7bf8:	1d3a      	adds	r2, r7, #4
    7bfa:	4608      	mov	r0, r1
    7bfc:	4611      	mov	r1, r2
    7bfe:	461a      	mov	r2, r3
    7c00:	f000 fca2 	bl	8548 <btle_calc_crc>
    7c04:	6178      	str	r0, [r7, #20]
	adv_ind[adv_ind_len+0] = (calc_crc >>  0) & 0xff;
    7c06:	7efb      	ldrb	r3, [r7, #27]
    7c08:	697a      	ldr	r2, [r7, #20]
    7c0a:	b2d2      	uxtb	r2, r2
    7c0c:	f107 0120 	add.w	r1, r7, #32
    7c10:	440b      	add	r3, r1
    7c12:	f803 2c1c 	strb.w	r2, [r3, #-28]
	adv_ind[adv_ind_len+1] = (calc_crc >>  8) & 0xff;
    7c16:	7efb      	ldrb	r3, [r7, #27]
    7c18:	3301      	adds	r3, #1
    7c1a:	697a      	ldr	r2, [r7, #20]
    7c1c:	0a12      	lsrs	r2, r2, #8
    7c1e:	b2d2      	uxtb	r2, r2
    7c20:	f107 0120 	add.w	r1, r7, #32
    7c24:	440b      	add	r3, r1
    7c26:	f803 2c1c 	strb.w	r2, [r3, #-28]
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;
    7c2a:	7efb      	ldrb	r3, [r7, #27]
    7c2c:	3302      	adds	r3, #2
    7c2e:	697a      	ldr	r2, [r7, #20]
    7c30:	0c12      	lsrs	r2, r2, #16
    7c32:	b2d2      	uxtb	r2, r2
    7c34:	f107 0120 	add.w	r1, r7, #32
    7c38:	440b      	add	r3, r1
    7c3a:	f803 2c1c 	strb.w	r2, [r3, #-28]

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    7c3e:	e01b      	b.n	7c78 <bt_slave_le+0xcc>
		ICER0 = ICER0_ICE_USB;
    7c40:	4b14      	ldr	r3, [pc, #80]	; (7c94 <bt_slave_le+0xe8>)
    7c42:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    7c46:	601a      	str	r2, [r3, #0]
		ICER0 = ICER0_ICE_DMA;
    7c48:	4b12      	ldr	r3, [pc, #72]	; (7c94 <bt_slave_le+0xe8>)
    7c4a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    7c4e:	601a      	str	r2, [r3, #0]
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind);
    7c50:	7efb      	ldrb	r3, [r7, #27]
    7c52:	3303      	adds	r3, #3
    7c54:	b2da      	uxtb	r2, r3
    7c56:	1d3b      	adds	r3, r7, #4
    7c58:	480f      	ldr	r0, [pc, #60]	; (7c98 <bt_slave_le+0xec>)
    7c5a:	4611      	mov	r1, r2
    7c5c:	461a      	mov	r2, r3
    7c5e:	f7fe f839 	bl	5cd4 <le_transmit>
		ISER0 = ISER0_ISE_USB;
    7c62:	4b0e      	ldr	r3, [pc, #56]	; (7c9c <bt_slave_le+0xf0>)
    7c64:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    7c68:	601a      	str	r2, [r3, #0]
		ISER0 = ISER0_ISE_DMA;
    7c6a:	4b0c      	ldr	r3, [pc, #48]	; (7c9c <bt_slave_le+0xf0>)
    7c6c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
    7c70:	601a      	str	r2, [r3, #0]
		msleep(100);
    7c72:	2064      	movs	r0, #100	; 0x64
    7c74:	f7fd fc38 	bl	54e8 <msleep>
	adv_ind[adv_ind_len+0] = (calc_crc >>  0) & 0xff;
	adv_ind[adv_ind_len+1] = (calc_crc >>  8) & 0xff;
	adv_ind[adv_ind_len+2] = (calc_crc >> 16) & 0xff;

	// spam advertising packets
	while (requested_mode == MODE_BT_SLAVE_LE) {
    7c78:	4b09      	ldr	r3, [pc, #36]	; (7ca0 <bt_slave_le+0xf4>)
    7c7a:	781b      	ldrb	r3, [r3, #0]
    7c7c:	b2db      	uxtb	r3, r3
    7c7e:	2b0c      	cmp	r3, #12
    7c80:	d0de      	beq.n	7c40 <bt_slave_le+0x94>
		le_transmit(0x8e89bed6, adv_ind_len+3, adv_ind);
		ISER0 = ISER0_ISE_USB;
		ISER0 = ISER0_ISE_DMA;
		msleep(100);
	}
}
    7c82:	3724      	adds	r7, #36	; 0x24
    7c84:	46bd      	mov	sp, r7
    7c86:	bd90      	pop	{r4, r7, pc}
    7c88:	0000c264 	.word	0x0000c264
    7c8c:	1000098c 	.word	0x1000098c
    7c90:	10000458 	.word	0x10000458
    7c94:	e000e180 	.word	0xe000e180
    7c98:	8e89bed6 	.word	0x8e89bed6
    7c9c:	e000e100 	.word	0xe000e100
    7ca0:	10000a3f 	.word	0x10000a3f

00007ca4 <specan>:

/* spectrum analysis */
void specan()
{
    7ca4:	b590      	push	{r4, r7, lr}
    7ca6:	b091      	sub	sp, #68	; 0x44
    7ca8:	af00      	add	r7, sp, #0
	u8 epstat;
	u16 f;
	u8 i = 0;
    7caa:	2300      	movs	r3, #0
    7cac:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	u8 buf[DMA_SIZE];

	RXLED_SET;
    7cb0:	4b5a      	ldr	r3, [pc, #360]	; (7e1c <specan+0x178>)
    7cb2:	2210      	movs	r2, #16
    7cb4:	601a      	str	r2, [r3, #0]

	queue_init();
    7cb6:	f000 fd69 	bl	878c <queue_init>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7cba:	4b59      	ldr	r3, [pc, #356]	; (7e20 <specan+0x17c>)
    7cbc:	2280      	movs	r2, #128	; 0x80
    7cbe:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    7cc0:	2012      	movs	r0, #18
    7cc2:	f642 3122 	movw	r1, #11042	; 0x2b22
    7cc6:	f001 ffd9 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    7cca:	2014      	movs	r0, #20
    7ccc:	f241 314b 	movw	r1, #4939	; 0x134b
    7cd0:	f001 ffd4 	bl	9c7c <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    7cd4:	2020      	movs	r0, #32
    7cd6:	f240 1101 	movw	r1, #257	; 0x101
    7cda:	f001 ffcf 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    7cde:	2003      	movs	r0, #3
    7ce0:	2129      	movs	r1, #41	; 0x29
    7ce2:	f001 ffcb 	bl	9c7c <cc2400_set>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
    7ce6:	bf00      	nop
    7ce8:	f002 f880 	bl	9dec <cc2400_status>
    7cec:	4603      	mov	r3, r0
    7cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7cf2:	2b00      	cmp	r3, #0
    7cf4:	d0f8      	beq.n	7ce8 <specan+0x44>
	while ((cc2400_status() & FS_LOCK));
    7cf6:	bf00      	nop
    7cf8:	f002 f878 	bl	9dec <cc2400_status>
    7cfc:	4603      	mov	r3, r0
    7cfe:	f003 0304 	and.w	r3, r3, #4
    7d02:	2b00      	cmp	r3, #0
    7d04:	d1f8      	bne.n	7cf8 <specan+0x54>

	while (requested_mode == MODE_SPECAN) {
    7d06:	e07a      	b.n	7dfe <specan+0x15a>
		for (f = low_freq; f < high_freq + 1; f++) {
    7d08:	4b46      	ldr	r3, [pc, #280]	; (7e24 <specan+0x180>)
    7d0a:	881b      	ldrh	r3, [r3, #0]
    7d0c:	87fb      	strh	r3, [r7, #62]	; 0x3e
    7d0e:	e06f      	b.n	7df0 <specan+0x14c>
			cc2400_set(FSDIV, f - 1);
    7d10:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    7d12:	3b01      	subs	r3, #1
    7d14:	b29b      	uxth	r3, r3
    7d16:	2002      	movs	r0, #2
    7d18:	4619      	mov	r1, r3
    7d1a:	f001 ffaf 	bl	9c7c <cc2400_set>
			cc2400_strobe(SFSON);
    7d1e:	2061      	movs	r0, #97	; 0x61
    7d20:	f002 f86e 	bl	9e00 <cc2400_strobe>
			while (!(cc2400_status() & FS_LOCK));
    7d24:	bf00      	nop
    7d26:	f002 f861 	bl	9dec <cc2400_status>
    7d2a:	4603      	mov	r3, r0
    7d2c:	f003 0304 	and.w	r3, r3, #4
    7d30:	2b00      	cmp	r3, #0
    7d32:	d0f8      	beq.n	7d26 <specan+0x82>
			cc2400_strobe(SRX);
    7d34:	2062      	movs	r0, #98	; 0x62
    7d36:	f002 f863 	bl	9e00 <cc2400_strobe>

			/* give the CC2400 time to acquire RSSI reading */
			volatile u32 j = 500; while (--j); //FIXME crude delay
    7d3a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    7d3e:	607b      	str	r3, [r7, #4]
    7d40:	bf00      	nop
    7d42:	687b      	ldr	r3, [r7, #4]
    7d44:	3b01      	subs	r3, #1
    7d46:	607b      	str	r3, [r7, #4]
    7d48:	2b00      	cmp	r3, #0
    7d4a:	d1fa      	bne.n	7d42 <specan+0x9e>
			buf[3 * i] = (f >> 8) & 0xFF;
    7d4c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    7d50:	4613      	mov	r3, r2
    7d52:	005b      	lsls	r3, r3, #1
    7d54:	4413      	add	r3, r2
    7d56:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    7d58:	0a12      	lsrs	r2, r2, #8
    7d5a:	b292      	uxth	r2, r2
    7d5c:	b2d2      	uxtb	r2, r2
    7d5e:	f107 0140 	add.w	r1, r7, #64	; 0x40
    7d62:	440b      	add	r3, r1
    7d64:	f803 2c38 	strb.w	r2, [r3, #-56]
			buf[(3 * i) + 1] = f  & 0xFF;
    7d68:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    7d6c:	4613      	mov	r3, r2
    7d6e:	005b      	lsls	r3, r3, #1
    7d70:	4413      	add	r3, r2
    7d72:	3301      	adds	r3, #1
    7d74:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    7d76:	b2d2      	uxtb	r2, r2
    7d78:	f107 0140 	add.w	r1, r7, #64	; 0x40
    7d7c:	440b      	add	r3, r1
    7d7e:	f803 2c38 	strb.w	r2, [r3, #-56]
			buf[(3 * i) + 2] = cc2400_get(RSSI) >> 8;
    7d82:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
    7d86:	4613      	mov	r3, r2
    7d88:	005b      	lsls	r3, r3, #1
    7d8a:	4413      	add	r3, r2
    7d8c:	1c9c      	adds	r4, r3, #2
    7d8e:	2006      	movs	r0, #6
    7d90:	f001 ff5e 	bl	9c50 <cc2400_get>
    7d94:	4603      	mov	r3, r0
    7d96:	0a1b      	lsrs	r3, r3, #8
    7d98:	b29b      	uxth	r3, r3
    7d9a:	b2da      	uxtb	r2, r3
    7d9c:	f107 0340 	add.w	r3, r7, #64	; 0x40
    7da0:	4423      	add	r3, r4
    7da2:	f803 2c38 	strb.w	r2, [r3, #-56]
			i++;
    7da6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    7daa:	3301      	adds	r3, #1
    7dac:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
			if (i == 16) {
    7db0:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    7db4:	2b10      	cmp	r3, #16
    7db6:	d10d      	bne.n	7dd4 <specan+0x130>
				enqueue(SPECAN, buf);
    7db8:	f107 0308 	add.w	r3, r7, #8
    7dbc:	2004      	movs	r0, #4
    7dbe:	4619      	mov	r1, r3
    7dc0:	f7fc fb82 	bl	44c8 <enqueue>
				i = 0;
    7dc4:	2300      	movs	r3, #0
    7dc6:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

				handle_usb(clkn);
    7dca:	4b17      	ldr	r3, [pc, #92]	; (7e28 <specan+0x184>)
    7dcc:	681b      	ldr	r3, [r3, #0]
    7dce:	4618      	mov	r0, r3
    7dd0:	f000 fd7c 	bl	88cc <handle_usb>
			}

			cc2400_strobe(SRFOFF);
    7dd4:	2064      	movs	r0, #100	; 0x64
    7dd6:	f002 f813 	bl	9e00 <cc2400_strobe>
			while ((cc2400_status() & FS_LOCK));
    7dda:	bf00      	nop
    7ddc:	f002 f806 	bl	9dec <cc2400_status>
    7de0:	4603      	mov	r3, r0
    7de2:	f003 0304 	and.w	r3, r3, #4
    7de6:	2b00      	cmp	r3, #0
    7de8:	d1f8      	bne.n	7ddc <specan+0x138>
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
		for (f = low_freq; f < high_freq + 1; f++) {
    7dea:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    7dec:	3301      	adds	r3, #1
    7dee:	87fb      	strh	r3, [r7, #62]	; 0x3e
    7df0:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    7df2:	4b0e      	ldr	r3, [pc, #56]	; (7e2c <specan+0x188>)
    7df4:	881b      	ldrh	r3, [r3, #0]
    7df6:	b29b      	uxth	r3, r3
    7df8:	3301      	adds	r3, #1
    7dfa:	429a      	cmp	r2, r3
    7dfc:	db88      	blt.n	7d10 <specan+0x6c>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
	//FIXME maybe set RSSI.RSSI_FILT
	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_SPECAN) {
    7dfe:	4b0c      	ldr	r3, [pc, #48]	; (7e30 <specan+0x18c>)
    7e00:	781b      	ldrb	r3, [r3, #0]
    7e02:	b2db      	uxtb	r3, r3
    7e04:	2b04      	cmp	r3, #4
    7e06:	f43f af7f 	beq.w	7d08 <specan+0x64>

			cc2400_strobe(SRFOFF);
			while ((cc2400_status() & FS_LOCK));
		}
	}
	mode = MODE_IDLE;
    7e0a:	4b0a      	ldr	r3, [pc, #40]	; (7e34 <specan+0x190>)
    7e0c:	2200      	movs	r2, #0
    7e0e:	701a      	strb	r2, [r3, #0]
	RXLED_CLR;
    7e10:	4b09      	ldr	r3, [pc, #36]	; (7e38 <specan+0x194>)
    7e12:	2210      	movs	r2, #16
    7e14:	601a      	str	r2, [r3, #0]
}
    7e16:	3744      	adds	r7, #68	; 0x44
    7e18:	46bd      	mov	sp, r7
    7e1a:	bd90      	pop	{r4, r7, pc}
    7e1c:	2009c038 	.word	0x2009c038
    7e20:	2009c058 	.word	0x2009c058
    7e24:	1000049e 	.word	0x1000049e
    7e28:	10000be4 	.word	0x10000be4
    7e2c:	100004a0 	.word	0x100004a0
    7e30:	10000a3f 	.word	0x10000a3f
    7e34:	10000a3e 	.word	0x10000a3e
    7e38:	2009c03c 	.word	0x2009c03c

00007e3c <led_specan>:

/* LED based spectrum analysis */
void led_specan()
{
    7e3c:	b580      	push	{r7, lr}
    7e3e:	b084      	sub	sp, #16
    7e40:	af00      	add	r7, sp, #0
	int8_t lvl;
	u8 i = 0;
    7e42:	2300      	movs	r3, #0
    7e44:	73fb      	strb	r3, [r7, #15]
	u16 channels[3] = {2412, 2437, 2462};
    7e46:	4a5b      	ldr	r2, [pc, #364]	; (7fb4 <led_specan+0x178>)
    7e48:	f107 0308 	add.w	r3, r7, #8
    7e4c:	6810      	ldr	r0, [r2, #0]
    7e4e:	6018      	str	r0, [r3, #0]
    7e50:	8892      	ldrh	r2, [r2, #4]
    7e52:	809a      	strh	r2, [r3, #4]
	//void (*set[3]) = {TXLED_SET, RXLED_SET, USRLED_SET};
	//void (*clr[3]) = {TXLED_CLR, RXLED_CLR, USRLED_CLR};

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    7e54:	4b58      	ldr	r3, [pc, #352]	; (7fb8 <led_specan+0x17c>)
    7e56:	2280      	movs	r2, #128	; 0x80
    7e58:	601a      	str	r2, [r3, #0]
	//HGM_SET;
#endif
	cc2400_set(LMTST,   0x2b22);
    7e5a:	2012      	movs	r0, #18
    7e5c:	f642 3122 	movw	r1, #11042	; 0x2b22
    7e60:	f001 ff0c 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    7e64:	2014      	movs	r0, #20
    7e66:	f241 314b 	movw	r1, #4939	; 0x134b
    7e6a:	f001 ff07 	bl	9c7c <cc2400_set>
	cc2400_set(GRMDM,   0x0101); // un-buffered mode, GFSK
    7e6e:	2020      	movs	r0, #32
    7e70:	f240 1101 	movw	r1, #257	; 0x101
    7e74:	f001 ff02 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    7e78:	2003      	movs	r0, #3
    7e7a:	2129      	movs	r1, #41	; 0x29
    7e7c:	f001 fefe 	bl	9c7c <cc2400_set>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols
    7e80:	2006      	movs	r0, #6
    7e82:	21f1      	movs	r1, #241	; 0xf1
    7e84:	f001 fefa 	bl	9c7c <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    7e88:	bf00      	nop
    7e8a:	f001 ffaf 	bl	9dec <cc2400_status>
    7e8e:	4603      	mov	r3, r0
    7e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
    7e94:	2b00      	cmp	r3, #0
    7e96:	d0f8      	beq.n	7e8a <led_specan+0x4e>
	while ((cc2400_status() & FS_LOCK));
    7e98:	bf00      	nop
    7e9a:	f001 ffa7 	bl	9dec <cc2400_status>
    7e9e:	4603      	mov	r3, r0
    7ea0:	f003 0304 	and.w	r3, r3, #4
    7ea4:	2b00      	cmp	r3, #0
    7ea6:	d1f8      	bne.n	7e9a <led_specan+0x5e>

	while (requested_mode == MODE_LED_SPECAN) {
    7ea8:	e079      	b.n	7f9e <led_specan+0x162>
		cc2400_set(FSDIV, channels[i] - 1);
    7eaa:	7bfb      	ldrb	r3, [r7, #15]
    7eac:	005b      	lsls	r3, r3, #1
    7eae:	f107 0210 	add.w	r2, r7, #16
    7eb2:	4413      	add	r3, r2
    7eb4:	f833 3c08 	ldrh.w	r3, [r3, #-8]
    7eb8:	3b01      	subs	r3, #1
    7eba:	b29b      	uxth	r3, r3
    7ebc:	2002      	movs	r0, #2
    7ebe:	4619      	mov	r1, r3
    7ec0:	f001 fedc 	bl	9c7c <cc2400_set>
		cc2400_strobe(SFSON);
    7ec4:	2061      	movs	r0, #97	; 0x61
    7ec6:	f001 ff9b 	bl	9e00 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    7eca:	bf00      	nop
    7ecc:	f001 ff8e 	bl	9dec <cc2400_status>
    7ed0:	4603      	mov	r3, r0
    7ed2:	f003 0304 	and.w	r3, r3, #4
    7ed6:	2b00      	cmp	r3, #0
    7ed8:	d0f8      	beq.n	7ecc <led_specan+0x90>
		cc2400_strobe(SRX);
    7eda:	2062      	movs	r0, #98	; 0x62
    7edc:	f001 ff90 	bl	9e00 <cc2400_strobe>

		/* give the CC2400 time to acquire RSSI reading */
		volatile u32 j = 500; while (--j); //FIXME crude delay
    7ee0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    7ee4:	607b      	str	r3, [r7, #4]
    7ee6:	bf00      	nop
    7ee8:	687b      	ldr	r3, [r7, #4]
    7eea:	3b01      	subs	r3, #1
    7eec:	607b      	str	r3, [r7, #4]
    7eee:	2b00      	cmp	r3, #0
    7ef0:	d1fa      	bne.n	7ee8 <led_specan+0xac>
		lvl = cc2400_get(RSSI) >> 8;
    7ef2:	2006      	movs	r0, #6
    7ef4:	f001 feac 	bl	9c50 <cc2400_get>
    7ef8:	4603      	mov	r3, r0
    7efa:	0a1b      	lsrs	r3, r3, #8
    7efc:	b29b      	uxth	r3, r3
    7efe:	73bb      	strb	r3, [r7, #14]
        if (lvl > rssi_threshold) {
    7f00:	4b2e      	ldr	r3, [pc, #184]	; (7fbc <led_specan+0x180>)
    7f02:	781b      	ldrb	r3, [r3, #0]
    7f04:	b2db      	uxtb	r3, r3
    7f06:	f997 200e 	ldrsb.w	r2, [r7, #14]
    7f0a:	b25b      	sxtb	r3, r3
    7f0c:	429a      	cmp	r2, r3
    7f0e:	dd15      	ble.n	7f3c <led_specan+0x100>
            switch (i) {
    7f10:	7bfb      	ldrb	r3, [r7, #15]
    7f12:	2b01      	cmp	r3, #1
    7f14:	d009      	beq.n	7f2a <led_specan+0xee>
    7f16:	2b02      	cmp	r3, #2
    7f18:	d00b      	beq.n	7f32 <led_specan+0xf6>
    7f1a:	2b00      	cmp	r3, #0
    7f1c:	d000      	beq.n	7f20 <led_specan+0xe4>
    7f1e:	e021      	b.n	7f64 <led_specan+0x128>
                case 0:
                    TXLED_SET;
    7f20:	4b27      	ldr	r3, [pc, #156]	; (7fc0 <led_specan+0x184>)
    7f22:	f44f 7280 	mov.w	r2, #256	; 0x100
    7f26:	601a      	str	r2, [r3, #0]
                    break;
    7f28:	e007      	b.n	7f3a <led_specan+0xfe>
                case 1:
                    RXLED_SET;
    7f2a:	4b25      	ldr	r3, [pc, #148]	; (7fc0 <led_specan+0x184>)
    7f2c:	2210      	movs	r2, #16
    7f2e:	601a      	str	r2, [r3, #0]
                    break;
    7f30:	e003      	b.n	7f3a <led_specan+0xfe>
                case 2:
                    USRLED_SET;
    7f32:	4b23      	ldr	r3, [pc, #140]	; (7fc0 <led_specan+0x184>)
    7f34:	2202      	movs	r2, #2
    7f36:	601a      	str	r2, [r3, #0]
                    break;
    7f38:	bf00      	nop
    7f3a:	e013      	b.n	7f64 <led_specan+0x128>
            }
        }
        else {
            switch (i) {
    7f3c:	7bfb      	ldrb	r3, [r7, #15]
    7f3e:	2b01      	cmp	r3, #1
    7f40:	d008      	beq.n	7f54 <led_specan+0x118>
    7f42:	2b02      	cmp	r3, #2
    7f44:	d00a      	beq.n	7f5c <led_specan+0x120>
    7f46:	2b00      	cmp	r3, #0
    7f48:	d10c      	bne.n	7f64 <led_specan+0x128>
                case 0:
                    TXLED_CLR;
    7f4a:	4b1e      	ldr	r3, [pc, #120]	; (7fc4 <led_specan+0x188>)
    7f4c:	f44f 7280 	mov.w	r2, #256	; 0x100
    7f50:	601a      	str	r2, [r3, #0]
                    break;
    7f52:	e007      	b.n	7f64 <led_specan+0x128>
                case 1:
                    RXLED_CLR;
    7f54:	4b1b      	ldr	r3, [pc, #108]	; (7fc4 <led_specan+0x188>)
    7f56:	2210      	movs	r2, #16
    7f58:	601a      	str	r2, [r3, #0]
                    break;
    7f5a:	e003      	b.n	7f64 <led_specan+0x128>
                case 2:
                    USRLED_CLR;
    7f5c:	4b19      	ldr	r3, [pc, #100]	; (7fc4 <led_specan+0x188>)
    7f5e:	2202      	movs	r2, #2
    7f60:	601a      	str	r2, [r3, #0]
                    break;
    7f62:	bf00      	nop
            }
        }

		i = (i+1) % 3;
    7f64:	7bfb      	ldrb	r3, [r7, #15]
    7f66:	1c5a      	adds	r2, r3, #1
    7f68:	4b17      	ldr	r3, [pc, #92]	; (7fc8 <led_specan+0x18c>)
    7f6a:	fb83 3102 	smull	r3, r1, r3, r2
    7f6e:	17d3      	asrs	r3, r2, #31
    7f70:	1ac9      	subs	r1, r1, r3
    7f72:	460b      	mov	r3, r1
    7f74:	005b      	lsls	r3, r3, #1
    7f76:	440b      	add	r3, r1
    7f78:	1ad1      	subs	r1, r2, r3
    7f7a:	460b      	mov	r3, r1
    7f7c:	73fb      	strb	r3, [r7, #15]

		handle_usb(clkn);
    7f7e:	4b13      	ldr	r3, [pc, #76]	; (7fcc <led_specan+0x190>)
    7f80:	681b      	ldr	r3, [r3, #0]
    7f82:	4618      	mov	r0, r3
    7f84:	f000 fca2 	bl	88cc <handle_usb>
        //wait(1);
		cc2400_strobe(SRFOFF);
    7f88:	2064      	movs	r0, #100	; 0x64
    7f8a:	f001 ff39 	bl	9e00 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    7f8e:	bf00      	nop
    7f90:	f001 ff2c 	bl	9dec <cc2400_status>
    7f94:	4603      	mov	r3, r0
    7f96:	f003 0304 	and.w	r3, r3, #4
    7f9a:	2b00      	cmp	r3, #0
    7f9c:	d1f8      	bne.n	7f90 <led_specan+0x154>
	cc2400_set(RSSI,    0x00F1); // RSSI Sample over 2 symbols

	while (!(cc2400_status() & XOSC16M_STABLE));
	while ((cc2400_status() & FS_LOCK));

	while (requested_mode == MODE_LED_SPECAN) {
    7f9e:	4b0c      	ldr	r3, [pc, #48]	; (7fd0 <led_specan+0x194>)
    7fa0:	781b      	ldrb	r3, [r3, #0]
    7fa2:	b2db      	uxtb	r3, r3
    7fa4:	2b07      	cmp	r3, #7
    7fa6:	d080      	beq.n	7eaa <led_specan+0x6e>
		handle_usb(clkn);
        //wait(1);
		cc2400_strobe(SRFOFF);
		while ((cc2400_status() & FS_LOCK));
	}
	mode = MODE_IDLE;
    7fa8:	4b0a      	ldr	r3, [pc, #40]	; (7fd4 <led_specan+0x198>)
    7faa:	2200      	movs	r2, #0
    7fac:	701a      	strb	r2, [r3, #0]
}
    7fae:	3710      	adds	r7, #16
    7fb0:	46bd      	mov	sp, r7
    7fb2:	bd80      	pop	{r7, pc}
    7fb4:	0000c274 	.word	0x0000c274
    7fb8:	2009c058 	.word	0x2009c058
    7fbc:	100004a2 	.word	0x100004a2
    7fc0:	2009c038 	.word	0x2009c038
    7fc4:	2009c03c 	.word	0x2009c03c
    7fc8:	55555556 	.word	0x55555556
    7fcc:	10000be4 	.word	0x10000be4
    7fd0:	10000a3f 	.word	0x10000a3f
    7fd4:	10000a3e 	.word	0x10000a3e

00007fd8 <main>:

int main()
{
    7fd8:	b580      	push	{r7, lr}
    7fda:	af00      	add	r7, sp, #0
	ubertooth_init();
    7fdc:	f001 fd72 	bl	9ac4 <ubertooth_init>
	clkn_init();
    7fe0:	f7fd f9a8 	bl	5334 <clkn_init>
	ubertooth_usb_init(vendor_request_handler);
    7fe4:	4842      	ldr	r0, [pc, #264]	; (80f0 <main+0x118>)
    7fe6:	f000 fba9 	bl	873c <ubertooth_usb_init>

	while (1) {
		handle_usb(clkn);
    7fea:	4b42      	ldr	r3, [pc, #264]	; (80f4 <main+0x11c>)
    7fec:	681b      	ldr	r3, [r3, #0]
    7fee:	4618      	mov	r0, r3
    7ff0:	f000 fc6c 	bl	88cc <handle_usb>
		if(requested_mode != mode)
    7ff4:	4b40      	ldr	r3, [pc, #256]	; (80f8 <main+0x120>)
    7ff6:	781b      	ldrb	r3, [r3, #0]
    7ff8:	b2da      	uxtb	r2, r3
    7ffa:	4b40      	ldr	r3, [pc, #256]	; (80fc <main+0x124>)
    7ffc:	781b      	ldrb	r3, [r3, #0]
    7ffe:	b2db      	uxtb	r3, r3
    8000:	429a      	cmp	r2, r3
    8002:	d074      	beq.n	80ee <main+0x116>
			switch (requested_mode) {
    8004:	4b3c      	ldr	r3, [pc, #240]	; (80f8 <main+0x120>)
    8006:	781b      	ldrb	r3, [r3, #0]
    8008:	b2db      	uxtb	r3, r3
    800a:	2b0d      	cmp	r3, #13
    800c:	d86e      	bhi.n	80ec <main+0x114>
    800e:	a201      	add	r2, pc, #4	; (adr r2, 8014 <main+0x3c>)
    8010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8014:	000080e7 	.word	0x000080e7
    8018:	00008059 	.word	0x00008059
    801c:	000080ed 	.word	0x000080ed
    8020:	00008083 	.word	0x00008083
    8024:	000080c7 	.word	0x000080c7
    8028:	00008093 	.word	0x00008093
    802c:	000080b9 	.word	0x000080b9
    8030:	000080cd 	.word	0x000080cd
    8034:	00008065 	.word	0x00008065
    8038:	00008071 	.word	0x00008071
    803c:	00008077 	.word	0x00008077
    8040:	0000804d 	.word	0x0000804d
    8044:	0000807d 	.word	0x0000807d
    8048:	000080d3 	.word	0x000080d3
				 case MODE_RESET:
					/* Allow time for the USB command to return correctly */
					wait(1);
    804c:	2001      	movs	r0, #1
    804e:	f001 fc31 	bl	98b4 <wait>
					reset();
    8052:	f001 ffdf 	bl	a014 <reset>
					break;
    8056:	e04a      	b.n	80ee <main+0x116>
				case MODE_RX_SYMBOLS:
					mode = MODE_RX_SYMBOLS;
    8058:	4b28      	ldr	r3, [pc, #160]	; (80fc <main+0x124>)
    805a:	2201      	movs	r2, #1
    805c:	701a      	strb	r2, [r3, #0]
					bt_stream_rx();
    805e:	f7fe f8ed 	bl	623c <bt_stream_rx>
					break;
    8062:	e044      	b.n	80ee <main+0x116>
				case MODE_BT_FOLLOW:
					mode = MODE_BT_FOLLOW;
    8064:	4b25      	ldr	r3, [pc, #148]	; (80fc <main+0x124>)
    8066:	2208      	movs	r2, #8
    8068:	701a      	strb	r2, [r3, #0]
					bt_stream_rx();
    806a:	f7fe f8e7 	bl	623c <bt_stream_rx>
					break;
    806e:	e03e      	b.n	80ee <main+0x116>
				case MODE_BT_FOLLOW_LE:
					bt_follow_le();
    8070:	f7ff f96e 	bl	7350 <bt_follow_le>
					break;
    8074:	e03b      	b.n	80ee <main+0x116>
				case MODE_BT_PROMISC_LE:
					bt_promisc_le();
    8076:	f7ff fd55 	bl	7b24 <bt_promisc_le>
					break;
    807a:	e038      	b.n	80ee <main+0x116>
				case MODE_BT_SLAVE_LE:
					bt_slave_le();
    807c:	f7ff fd96 	bl	7bac <bt_slave_le>
					break;
    8080:	e035      	b.n	80ee <main+0x116>
				case MODE_TX_TEST:
					mode = MODE_TX_TEST;
    8082:	4b1e      	ldr	r3, [pc, #120]	; (80fc <main+0x124>)
    8084:	2203      	movs	r2, #3
    8086:	701a      	strb	r2, [r3, #0]
					cc2400_txtest(&modulation, &channel);
    8088:	481d      	ldr	r0, [pc, #116]	; (8100 <main+0x128>)
    808a:	491e      	ldr	r1, [pc, #120]	; (8104 <main+0x12c>)
    808c:	f000 ff92 	bl	8fb4 <cc2400_txtest>
					break;
    8090:	e02d      	b.n	80ee <main+0x116>
				case MODE_RANGE_TEST:
					mode = MODE_RANGE_TEST;
    8092:	4b1a      	ldr	r3, [pc, #104]	; (80fc <main+0x124>)
    8094:	2205      	movs	r2, #5
    8096:	701a      	strb	r2, [r3, #0]
					cc2400_rangetest(&channel);
    8098:	481a      	ldr	r0, [pc, #104]	; (8104 <main+0x12c>)
    809a:	f000 fc35 	bl	8908 <cc2400_rangetest>
					mode = MODE_IDLE;
    809e:	4b17      	ldr	r3, [pc, #92]	; (80fc <main+0x124>)
    80a0:	2200      	movs	r2, #0
    80a2:	701a      	strb	r2, [r3, #0]
					if (requested_mode == MODE_RANGE_TEST)
    80a4:	4b14      	ldr	r3, [pc, #80]	; (80f8 <main+0x120>)
    80a6:	781b      	ldrb	r3, [r3, #0]
    80a8:	b2db      	uxtb	r3, r3
    80aa:	2b05      	cmp	r3, #5
    80ac:	d103      	bne.n	80b6 <main+0xde>
						requested_mode = MODE_IDLE;
    80ae:	4b12      	ldr	r3, [pc, #72]	; (80f8 <main+0x120>)
    80b0:	2200      	movs	r2, #0
    80b2:	701a      	strb	r2, [r3, #0]
					break;
    80b4:	e01b      	b.n	80ee <main+0x116>
    80b6:	e01a      	b.n	80ee <main+0x116>
				case MODE_REPEATER:
					mode = MODE_REPEATER;
    80b8:	4b10      	ldr	r3, [pc, #64]	; (80fc <main+0x124>)
    80ba:	2206      	movs	r2, #6
    80bc:	701a      	strb	r2, [r3, #0]
					cc2400_repeater(&channel);
    80be:	4811      	ldr	r0, [pc, #68]	; (8104 <main+0x12c>)
    80c0:	f000 fe40 	bl	8d44 <cc2400_repeater>
					break;
    80c4:	e013      	b.n	80ee <main+0x116>
				case MODE_SPECAN:
					specan();
    80c6:	f7ff fded 	bl	7ca4 <specan>
					break;
    80ca:	e010      	b.n	80ee <main+0x116>
				case MODE_LED_SPECAN:
					led_specan();
    80cc:	f7ff feb6 	bl	7e3c <led_specan>
					break;
    80d0:	e00d      	b.n	80ee <main+0x116>
				case MODE_EGO:
					mode = MODE_EGO;
    80d2:	4b0a      	ldr	r3, [pc, #40]	; (80fc <main+0x124>)
    80d4:	220d      	movs	r2, #13
    80d6:	701a      	strb	r2, [r3, #0]
					ego_main(ego_mode);
    80d8:	4b0b      	ldr	r3, [pc, #44]	; (8108 <main+0x130>)
    80da:	781b      	ldrb	r3, [r3, #0]
    80dc:	b2db      	uxtb	r3, r3
    80de:	4618      	mov	r0, r3
    80e0:	f001 fb36 	bl	9750 <ego_main>
					break;
    80e4:	e003      	b.n	80ee <main+0x116>
				case MODE_IDLE:
					cc2400_idle();
    80e6:	f7fd fcfd 	bl	5ae4 <cc2400_idle>
					break;
    80ea:	e000      	b.n	80ee <main+0x116>
				default:
					/* This is really an error state, but what can you do? */
					break;
    80ec:	bf00      	nop
			}
	}
    80ee:	e77c      	b.n	7fea <main+0x12>
    80f0:	00004849 	.word	0x00004849
    80f4:	10000be4 	.word	0x10000be4
    80f8:	10000a3f 	.word	0x10000a3f
    80fc:	10000a3e 	.word	0x10000a3e
    8100:	10000a42 	.word	0x10000a42
    8104:	1000049c 	.word	0x1000049c
    8108:	10000a41 	.word	0x10000a41

0000810c <perm5>:
	}
}

/* 5 bit permutation */
u8 perm5(u8 z, u8 p_high, u16 p_low)
{
    810c:	b490      	push	{r4, r7}
    810e:	b092      	sub	sp, #72	; 0x48
    8110:	af00      	add	r7, sp, #0
    8112:	4603      	mov	r3, r0
    8114:	71fb      	strb	r3, [r7, #7]
    8116:	460b      	mov	r3, r1
    8118:	71bb      	strb	r3, [r7, #6]
    811a:	4613      	mov	r3, r2
    811c:	80bb      	strh	r3, [r7, #4]
	/* z is constrained to 5 bits, p_high to 5 bits, p_low to 9 bits */
	z &= 0x1f;
    811e:	79fb      	ldrb	r3, [r7, #7]
    8120:	f003 031f 	and.w	r3, r3, #31
    8124:	71fb      	strb	r3, [r7, #7]
	p_high &= 0x1f;
    8126:	79bb      	ldrb	r3, [r7, #6]
    8128:	f003 031f 	and.w	r3, r3, #31
    812c:	71bb      	strb	r3, [r7, #6]
	p_low &= 0x1ff;
    812e:	88bb      	ldrh	r3, [r7, #4]
    8130:	f3c3 0308 	ubfx	r3, r3, #0, #9
    8134:	80bb      	strh	r3, [r7, #4]

	int i;
	u8 tmp, output, z_bit[5], p[14];
	u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
    8136:	4a5c      	ldr	r2, [pc, #368]	; (82a8 <perm5+0x19c>)
    8138:	f107 031c 	add.w	r3, r7, #28
    813c:	4614      	mov	r4, r2
    813e:	6820      	ldr	r0, [r4, #0]
    8140:	6861      	ldr	r1, [r4, #4]
    8142:	68a2      	ldr	r2, [r4, #8]
    8144:	c307      	stmia	r3!, {r0, r1, r2}
    8146:	89a2      	ldrh	r2, [r4, #12]
    8148:	801a      	strh	r2, [r3, #0]
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};
    814a:	4a58      	ldr	r2, [pc, #352]	; (82ac <perm5+0x1a0>)
    814c:	f107 030c 	add.w	r3, r7, #12
    8150:	4614      	mov	r4, r2
    8152:	6820      	ldr	r0, [r4, #0]
    8154:	6861      	ldr	r1, [r4, #4]
    8156:	68a2      	ldr	r2, [r4, #8]
    8158:	c307      	stmia	r3!, {r0, r1, r2}
    815a:	89a2      	ldrh	r2, [r4, #12]
    815c:	801a      	strh	r2, [r3, #0]

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    815e:	2300      	movs	r3, #0
    8160:	647b      	str	r3, [r7, #68]	; 0x44
    8162:	e010      	b.n	8186 <perm5+0x7a>
		p[i] = (p_low >> i) & 0x01;
    8164:	88ba      	ldrh	r2, [r7, #4]
    8166:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8168:	fa42 f303 	asr.w	r3, r2, r3
    816c:	b2db      	uxtb	r3, r3
    816e:	f003 0301 	and.w	r3, r3, #1
    8172:	b2d9      	uxtb	r1, r3
    8174:	f107 022c 	add.w	r2, r7, #44	; 0x2c
    8178:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    817a:	4413      	add	r3, r2
    817c:	460a      	mov	r2, r1
    817e:	701a      	strb	r2, [r3, #0]
	u8 tmp, output, z_bit[5], p[14];
	u8 index1[] = {0, 2, 1, 3, 0, 1, 0, 3, 1, 0, 2, 1, 0, 1};
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
    8180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8182:	3301      	adds	r3, #1
    8184:	647b      	str	r3, [r7, #68]	; 0x44
    8186:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8188:	2b08      	cmp	r3, #8
    818a:	ddeb      	ble.n	8164 <perm5+0x58>
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    818c:	2300      	movs	r3, #0
    818e:	647b      	str	r3, [r7, #68]	; 0x44
    8190:	e011      	b.n	81b6 <perm5+0xaa>
		p[i+9] = (p_high >> i) & 0x01;
    8192:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8194:	3309      	adds	r3, #9
    8196:	79b9      	ldrb	r1, [r7, #6]
    8198:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    819a:	fa41 f202 	asr.w	r2, r1, r2
    819e:	b2d2      	uxtb	r2, r2
    81a0:	f002 0201 	and.w	r2, r2, #1
    81a4:	b2d2      	uxtb	r2, r2
    81a6:	f107 0148 	add.w	r1, r7, #72	; 0x48
    81aa:	440b      	add	r3, r1
    81ac:	f803 2c1c 	strb.w	r2, [r3, #-28]
	u8 index2[] = {1, 3, 2, 4, 4, 3, 2, 4, 4, 3, 4, 3, 3, 2};

	/* bits of p_low and p_high are control signals */
	for (i = 0; i < 9; i++)
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
    81b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81b2:	3301      	adds	r3, #1
    81b4:	647b      	str	r3, [r7, #68]	; 0x44
    81b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81b8:	2b04      	cmp	r3, #4
    81ba:	ddea      	ble.n	8192 <perm5+0x86>
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    81bc:	2300      	movs	r3, #0
    81be:	647b      	str	r3, [r7, #68]	; 0x44
    81c0:	e010      	b.n	81e4 <perm5+0xd8>
		z_bit[i] = (z >> i) & 0x01;
    81c2:	79fa      	ldrb	r2, [r7, #7]
    81c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81c6:	fa42 f303 	asr.w	r3, r2, r3
    81ca:	b2db      	uxtb	r3, r3
    81cc:	f003 0301 	and.w	r3, r3, #1
    81d0:	b2d9      	uxtb	r1, r3
    81d2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
    81d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81d8:	4413      	add	r3, r2
    81da:	460a      	mov	r2, r1
    81dc:	701a      	strb	r2, [r3, #0]
		p[i] = (p_low >> i) & 0x01;
	for (i = 0; i < 5; i++)
		p[i+9] = (p_high >> i) & 0x01;

	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
    81de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81e0:	3301      	adds	r3, #1
    81e2:	647b      	str	r3, [r7, #68]	; 0x44
    81e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81e6:	2b04      	cmp	r3, #4
    81e8:	ddeb      	ble.n	81c2 <perm5+0xb6>
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    81ea:	230d      	movs	r3, #13
    81ec:	647b      	str	r3, [r7, #68]	; 0x44
    81ee:	e036      	b.n	825e <perm5+0x152>
		/* swap bits according to index arrays if control signal tells us to */
		if (p[i]) {
    81f0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
    81f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    81f6:	4413      	add	r3, r2
    81f8:	781b      	ldrb	r3, [r3, #0]
    81fa:	2b00      	cmp	r3, #0
    81fc:	d02c      	beq.n	8258 <perm5+0x14c>
			tmp = z_bit[index1[i]];
    81fe:	f107 021c 	add.w	r2, r7, #28
    8202:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8204:	4413      	add	r3, r2
    8206:	781b      	ldrb	r3, [r3, #0]
    8208:	f107 0248 	add.w	r2, r7, #72	; 0x48
    820c:	4413      	add	r3, r2
    820e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    8212:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
			z_bit[index1[i]] = z_bit[index2[i]];
    8216:	f107 021c 	add.w	r2, r7, #28
    821a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    821c:	4413      	add	r3, r2
    821e:	781b      	ldrb	r3, [r3, #0]
    8220:	4619      	mov	r1, r3
    8222:	f107 020c 	add.w	r2, r7, #12
    8226:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8228:	4413      	add	r3, r2
    822a:	781b      	ldrb	r3, [r3, #0]
    822c:	f107 0248 	add.w	r2, r7, #72	; 0x48
    8230:	4413      	add	r3, r2
    8232:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
    8236:	f107 0348 	add.w	r3, r7, #72	; 0x48
    823a:	440b      	add	r3, r1
    823c:	f803 2c0c 	strb.w	r2, [r3, #-12]
			z_bit[index2[i]] = tmp;
    8240:	f107 020c 	add.w	r2, r7, #12
    8244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8246:	4413      	add	r3, r2
    8248:	781b      	ldrb	r3, [r3, #0]
    824a:	f107 0248 	add.w	r2, r7, #72	; 0x48
    824e:	4413      	add	r3, r2
    8250:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
    8254:	f803 2c0c 	strb.w	r2, [r3, #-12]
	/* bit swapping will be easier with an array of bits */
	for (i = 0; i < 5; i++)
		z_bit[i] = (z >> i) & 0x01;

	/* butterfly operations */
	for (i = 13; i >= 0; i--) {
    8258:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    825a:	3b01      	subs	r3, #1
    825c:	647b      	str	r3, [r7, #68]	; 0x44
    825e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8260:	2b00      	cmp	r3, #0
    8262:	dac5      	bge.n	81f0 <perm5+0xe4>
			z_bit[index2[i]] = tmp;
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
    8264:	2300      	movs	r3, #0
    8266:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	for (i = 0; i < 5; i++)
    826a:	2300      	movs	r3, #0
    826c:	647b      	str	r3, [r7, #68]	; 0x44
    826e:	e011      	b.n	8294 <perm5+0x188>
		output += z_bit[i] << i;
    8270:	f107 023c 	add.w	r2, r7, #60	; 0x3c
    8274:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8276:	4413      	add	r3, r2
    8278:	781b      	ldrb	r3, [r3, #0]
    827a:	461a      	mov	r2, r3
    827c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    827e:	fa02 f303 	lsl.w	r3, r2, r3
    8282:	b2da      	uxtb	r2, r3
    8284:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
    8288:	4413      	add	r3, r2
    828a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		}
	}

	/* reconstruct output from rearranged bits */
	output = 0;
	for (i = 0; i < 5; i++)
    828e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8290:	3301      	adds	r3, #1
    8292:	647b      	str	r3, [r7, #68]	; 0x44
    8294:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    8296:	2b04      	cmp	r3, #4
    8298:	ddea      	ble.n	8270 <perm5+0x164>
		output += z_bit[i] << i;

	return output;
    829a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
}
    829e:	4618      	mov	r0, r3
    82a0:	3748      	adds	r7, #72	; 0x48
    82a2:	46bd      	mov	sp, r7
    82a4:	bc90      	pop	{r4, r7}
    82a6:	4770      	bx	lr
    82a8:	0000c27c 	.word	0x0000c27c
    82ac:	0000c28c 	.word	0x0000c28c

000082b0 <next_hop>:

u16 next_hop(u32 clock)
{
    82b0:	b580      	push	{r7, lr}
    82b2:	b08a      	sub	sp, #40	; 0x28
    82b4:	af00      	add	r7, sp, #0
    82b6:	6078      	str	r0, [r7, #4]
	u16 d, y2;
	u32 base_f, f, f_dash;

	clock &= 0xffffffff;
	/* Variable names used in Vol 2, Part B, Section 2.6 of the spec */
	x = (clock >> 2) & 0x1f;
    82b8:	687b      	ldr	r3, [r7, #4]
    82ba:	089b      	lsrs	r3, r3, #2
    82bc:	b2db      	uxtb	r3, r3
    82be:	f003 031f 	and.w	r3, r3, #31
    82c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	y1 = (clock >> 1) & 0x01;
    82c6:	687b      	ldr	r3, [r7, #4]
    82c8:	085b      	lsrs	r3, r3, #1
    82ca:	b2db      	uxtb	r3, r3
    82cc:	f003 0301 	and.w	r3, r3, #1
    82d0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	y2 = y1 << 5;
    82d4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    82d8:	b29b      	uxth	r3, r3
    82da:	015b      	lsls	r3, r3, #5
    82dc:	847b      	strh	r3, [r7, #34]	; 0x22
	a = (a1 ^ (clock >> 21)) & 0x1f;
    82de:	687b      	ldr	r3, [r7, #4]
    82e0:	0d5b      	lsrs	r3, r3, #21
    82e2:	b2da      	uxtb	r2, r3
    82e4:	4b4b      	ldr	r3, [pc, #300]	; (8414 <next_hop+0x164>)
    82e6:	781b      	ldrb	r3, [r3, #0]
    82e8:	4053      	eors	r3, r2
    82ea:	b2db      	uxtb	r3, r3
    82ec:	f003 031f 	and.w	r3, r3, #31
    82f0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	/* b is already defined */
	c = (c1 ^ (clock >> 16)) & 0x1f;
    82f4:	687b      	ldr	r3, [r7, #4]
    82f6:	0c1b      	lsrs	r3, r3, #16
    82f8:	b2da      	uxtb	r2, r3
    82fa:	4b47      	ldr	r3, [pc, #284]	; (8418 <next_hop+0x168>)
    82fc:	781b      	ldrb	r3, [r3, #0]
    82fe:	4053      	eors	r3, r2
    8300:	b2db      	uxtb	r3, r3
    8302:	f003 031f 	and.w	r3, r3, #31
    8306:	f887 3020 	strb.w	r3, [r7, #32]
	d = (d1 ^ (clock >> 7)) & 0x1ff;
    830a:	687b      	ldr	r3, [r7, #4]
    830c:	09db      	lsrs	r3, r3, #7
    830e:	b29a      	uxth	r2, r3
    8310:	4b42      	ldr	r3, [pc, #264]	; (841c <next_hop+0x16c>)
    8312:	881b      	ldrh	r3, [r3, #0]
    8314:	4053      	eors	r3, r2
    8316:	b29b      	uxth	r3, r3
    8318:	f3c3 0308 	ubfx	r3, r3, #0, #9
    831c:	83fb      	strh	r3, [r7, #30]
	/* e is already defined */
	base_f = (clock >> 3) & 0x1fffff0;
    831e:	687b      	ldr	r3, [r7, #4]
    8320:	08db      	lsrs	r3, r3, #3
    8322:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
    8326:	f023 030f 	bic.w	r3, r3, #15
    832a:	61bb      	str	r3, [r7, #24]
	f = base_f % 79;
    832c:	69b9      	ldr	r1, [r7, #24]
    832e:	4b3c      	ldr	r3, [pc, #240]	; (8420 <next_hop+0x170>)
    8330:	fba3 2301 	umull	r2, r3, r3, r1
    8334:	099a      	lsrs	r2, r3, #6
    8336:	4613      	mov	r3, r2
    8338:	009b      	lsls	r3, r3, #2
    833a:	4413      	add	r3, r2
    833c:	011b      	lsls	r3, r3, #4
    833e:	1a9b      	subs	r3, r3, r2
    8340:	1acb      	subs	r3, r1, r3
    8342:	617b      	str	r3, [r7, #20]

	perm = perm5(
    8344:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
    8348:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
    834c:	4413      	add	r3, r2
    834e:	b2db      	uxtb	r3, r3
    8350:	b2db      	uxtb	r3, r3
    8352:	f003 031f 	and.w	r3, r3, #31
    8356:	b2da      	uxtb	r2, r3
    8358:	4b32      	ldr	r3, [pc, #200]	; (8424 <next_hop+0x174>)
    835a:	781b      	ldrb	r3, [r3, #0]
    835c:	b2db      	uxtb	r3, r3
    835e:	4053      	eors	r3, r2
    8360:	b2db      	uxtb	r3, r3
    8362:	b2d9      	uxtb	r1, r3
    8364:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
    8368:	461a      	mov	r2, r3
    836a:	0152      	lsls	r2, r2, #5
    836c:	1ad3      	subs	r3, r2, r3
    836e:	b2db      	uxtb	r3, r3
    8370:	b2da      	uxtb	r2, r3
    8372:	f897 3020 	ldrb.w	r3, [r7, #32]
    8376:	4053      	eors	r3, r2
    8378:	b2db      	uxtb	r3, r3
    837a:	b2da      	uxtb	r2, r3
    837c:	8bfb      	ldrh	r3, [r7, #30]
    837e:	4608      	mov	r0, r1
    8380:	4611      	mov	r1, r2
    8382:	461a      	mov	r2, r3
    8384:	f7ff fec2 	bl	810c <perm5>
    8388:	4603      	mov	r3, r0
    838a:	74fb      	strb	r3, [r7, #19]
		((x + a) % 32) ^ b,
		(y1 * 0x1f) ^ c,
		d);
	/* hop selection */
	next_channel = bank[(perm + e + f + y2) % CHANNELS];
    838c:	7cfb      	ldrb	r3, [r7, #19]
    838e:	4a26      	ldr	r2, [pc, #152]	; (8428 <next_hop+0x178>)
    8390:	7812      	ldrb	r2, [r2, #0]
    8392:	4413      	add	r3, r2
    8394:	461a      	mov	r2, r3
    8396:	697b      	ldr	r3, [r7, #20]
    8398:	441a      	add	r2, r3
    839a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    839c:	18d1      	adds	r1, r2, r3
    839e:	4b20      	ldr	r3, [pc, #128]	; (8420 <next_hop+0x170>)
    83a0:	fba3 2301 	umull	r2, r3, r3, r1
    83a4:	099a      	lsrs	r2, r3, #6
    83a6:	4613      	mov	r3, r2
    83a8:	009b      	lsls	r3, r3, #2
    83aa:	4413      	add	r3, r2
    83ac:	011b      	lsls	r3, r3, #4
    83ae:	1a9b      	subs	r3, r3, r2
    83b0:	1aca      	subs	r2, r1, r3
    83b2:	4b1e      	ldr	r3, [pc, #120]	; (842c <next_hop+0x17c>)
    83b4:	5c9b      	ldrb	r3, [r3, r2]
    83b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(afh_enabled) {
    83ba:	4b1d      	ldr	r3, [pc, #116]	; (8430 <next_hop+0x180>)
    83bc:	781b      	ldrb	r3, [r3, #0]
    83be:	2b00      	cmp	r3, #0
    83c0:	d01d      	beq.n	83fe <next_hop+0x14e>
		f_dash = base_f % used_channels;
    83c2:	4b1c      	ldr	r3, [pc, #112]	; (8434 <next_hop+0x184>)
    83c4:	781b      	ldrb	r3, [r3, #0]
    83c6:	461a      	mov	r2, r3
    83c8:	69bb      	ldr	r3, [r7, #24]
    83ca:	fbb3 f1f2 	udiv	r1, r3, r2
    83ce:	fb02 f201 	mul.w	r2, r2, r1
    83d2:	1a9b      	subs	r3, r3, r2
    83d4:	60fb      	str	r3, [r7, #12]
		next_channel = afh_bank[(perm + e + f_dash + y2) % used_channels];
    83d6:	7cfb      	ldrb	r3, [r7, #19]
    83d8:	4a13      	ldr	r2, [pc, #76]	; (8428 <next_hop+0x178>)
    83da:	7812      	ldrb	r2, [r2, #0]
    83dc:	4413      	add	r3, r2
    83de:	461a      	mov	r2, r3
    83e0:	68fb      	ldr	r3, [r7, #12]
    83e2:	441a      	add	r2, r3
    83e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    83e6:	4413      	add	r3, r2
    83e8:	4a12      	ldr	r2, [pc, #72]	; (8434 <next_hop+0x184>)
    83ea:	7812      	ldrb	r2, [r2, #0]
    83ec:	fbb3 f1f2 	udiv	r1, r3, r2
    83f0:	fb02 f201 	mul.w	r2, r2, r1
    83f4:	1a9b      	subs	r3, r3, r2
    83f6:	4a10      	ldr	r2, [pc, #64]	; (8438 <next_hop+0x188>)
    83f8:	5cd3      	ldrb	r3, [r2, r3]
    83fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	return (2402 + next_channel);
    83fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
    8402:	b29b      	uxth	r3, r3
    8404:	f603 1362 	addw	r3, r3, #2402	; 0x962
    8408:	b29b      	uxth	r3, r3

}
    840a:	4618      	mov	r0, r3
    840c:	3728      	adds	r7, #40	; 0x28
    840e:	46bd      	mov	sp, r7
    8410:	bd80      	pop	{r7, pc}
    8412:	bf00      	nop
    8414:	1000111b 	.word	0x1000111b
    8418:	1000111c 	.word	0x1000111c
    841c:	100010ca 	.word	0x100010ca
    8420:	cf6474a9 	.word	0xcf6474a9
    8424:	100010c8 	.word	0x100010c8
    8428:	1000116f 	.word	0x1000116f
    842c:	10001120 	.word	0x10001120
    8430:	10001024 	.word	0x10001024
    8434:	100010c9 	.word	0x100010c9
    8438:	100010cc 	.word	0x100010cc

0000843c <btle_next_hop>:

extern u8 le_channel_idx;
extern u8 le_hop_amount;

u16 btle_next_hop(le_state_t *le)
{
    843c:	b580      	push	{r7, lr}
    843e:	b084      	sub	sp, #16
    8440:	af00      	add	r7, sp, #0
    8442:	6078      	str	r0, [r7, #4]
	u16 phys = btle_channel_index_to_phys(le->channel_idx);
    8444:	687b      	ldr	r3, [r7, #4]
    8446:	7d5b      	ldrb	r3, [r3, #21]
    8448:	4618      	mov	r0, r3
    844a:	f000 f84b 	bl	84e4 <btle_channel_index_to_phys>
    844e:	4603      	mov	r3, r0
    8450:	81fb      	strh	r3, [r7, #14]
	le->channel_idx = (le->channel_idx + le->channel_increment) % 37;
    8452:	687b      	ldr	r3, [r7, #4]
    8454:	7d5b      	ldrb	r3, [r3, #21]
    8456:	461a      	mov	r2, r3
    8458:	687b      	ldr	r3, [r7, #4]
    845a:	7d9b      	ldrb	r3, [r3, #22]
    845c:	441a      	add	r2, r3
    845e:	4b0a      	ldr	r3, [pc, #40]	; (8488 <btle_next_hop+0x4c>)
    8460:	fb82 0103 	smull	r0, r1, r2, r3
    8464:	1853      	adds	r3, r2, r1
    8466:	1159      	asrs	r1, r3, #5
    8468:	17d3      	asrs	r3, r2, #31
    846a:	1ac9      	subs	r1, r1, r3
    846c:	460b      	mov	r3, r1
    846e:	00db      	lsls	r3, r3, #3
    8470:	440b      	add	r3, r1
    8472:	009b      	lsls	r3, r3, #2
    8474:	440b      	add	r3, r1
    8476:	1ad1      	subs	r1, r2, r3
    8478:	b2ca      	uxtb	r2, r1
    847a:	687b      	ldr	r3, [r7, #4]
    847c:	755a      	strb	r2, [r3, #21]
	return phys;
    847e:	89fb      	ldrh	r3, [r7, #14]
}
    8480:	4618      	mov	r0, r3
    8482:	3710      	adds	r7, #16
    8484:	46bd      	mov	sp, r7
    8486:	bd80      	pop	{r7, pc}
    8488:	dd67c8a7 	.word	0xdd67c8a7

0000848c <btle_channel_index>:

u32 received_data = 0;

u8 btle_channel_index(u8 channel) {
    848c:	b480      	push	{r7}
    848e:	b085      	sub	sp, #20
    8490:	af00      	add	r7, sp, #0
    8492:	4603      	mov	r3, r0
    8494:	71fb      	strb	r3, [r7, #7]
	u8 idx;
	channel /= 2;
    8496:	79fb      	ldrb	r3, [r7, #7]
    8498:	085b      	lsrs	r3, r3, #1
    849a:	71fb      	strb	r3, [r7, #7]
	if (channel == 0)
    849c:	79fb      	ldrb	r3, [r7, #7]
    849e:	2b00      	cmp	r3, #0
    84a0:	d102      	bne.n	84a8 <btle_channel_index+0x1c>
		idx = 37;
    84a2:	2325      	movs	r3, #37	; 0x25
    84a4:	73fb      	strb	r3, [r7, #15]
    84a6:	e015      	b.n	84d4 <btle_channel_index+0x48>
	else if (channel < 12)
    84a8:	79fb      	ldrb	r3, [r7, #7]
    84aa:	2b0b      	cmp	r3, #11
    84ac:	d803      	bhi.n	84b6 <btle_channel_index+0x2a>
		idx = channel - 1;
    84ae:	79fb      	ldrb	r3, [r7, #7]
    84b0:	3b01      	subs	r3, #1
    84b2:	73fb      	strb	r3, [r7, #15]
    84b4:	e00e      	b.n	84d4 <btle_channel_index+0x48>
	else if (channel == 12)
    84b6:	79fb      	ldrb	r3, [r7, #7]
    84b8:	2b0c      	cmp	r3, #12
    84ba:	d102      	bne.n	84c2 <btle_channel_index+0x36>
		idx = 38;
    84bc:	2326      	movs	r3, #38	; 0x26
    84be:	73fb      	strb	r3, [r7, #15]
    84c0:	e008      	b.n	84d4 <btle_channel_index+0x48>
	else if (channel < 39)
    84c2:	79fb      	ldrb	r3, [r7, #7]
    84c4:	2b26      	cmp	r3, #38	; 0x26
    84c6:	d803      	bhi.n	84d0 <btle_channel_index+0x44>
		idx = channel - 2;
    84c8:	79fb      	ldrb	r3, [r7, #7]
    84ca:	3b02      	subs	r3, #2
    84cc:	73fb      	strb	r3, [r7, #15]
    84ce:	e001      	b.n	84d4 <btle_channel_index+0x48>
	else
		idx = 39;
    84d0:	2327      	movs	r3, #39	; 0x27
    84d2:	73fb      	strb	r3, [r7, #15]
	return idx;
    84d4:	7bfb      	ldrb	r3, [r7, #15]
}
    84d6:	4618      	mov	r0, r3
    84d8:	3714      	adds	r7, #20
    84da:	46bd      	mov	sp, r7
    84dc:	f85d 7b04 	ldr.w	r7, [sp], #4
    84e0:	4770      	bx	lr
    84e2:	bf00      	nop

000084e4 <btle_channel_index_to_phys>:

u16 btle_channel_index_to_phys(u8 idx) {
    84e4:	b480      	push	{r7}
    84e6:	b085      	sub	sp, #20
    84e8:	af00      	add	r7, sp, #0
    84ea:	4603      	mov	r3, r0
    84ec:	71fb      	strb	r3, [r7, #7]
	u16 phys;
	if (idx < 11)
    84ee:	79fb      	ldrb	r3, [r7, #7]
    84f0:	2b0a      	cmp	r3, #10
    84f2:	d806      	bhi.n	8502 <btle_channel_index_to_phys+0x1e>
		phys = 2404 + 2 * idx;
    84f4:	79fb      	ldrb	r3, [r7, #7]
    84f6:	f203 43b2 	addw	r3, r3, #1202	; 0x4b2
    84fa:	b29b      	uxth	r3, r3
    84fc:	005b      	lsls	r3, r3, #1
    84fe:	81fb      	strh	r3, [r7, #14]
    8500:	e01a      	b.n	8538 <btle_channel_index_to_phys+0x54>
	else if (idx < 37)
    8502:	79fb      	ldrb	r3, [r7, #7]
    8504:	2b24      	cmp	r3, #36	; 0x24
    8506:	d806      	bhi.n	8516 <btle_channel_index_to_phys+0x32>
		phys = 2428 + 2 * (idx - 11);
    8508:	79fb      	ldrb	r3, [r7, #7]
    850a:	f203 43b3 	addw	r3, r3, #1203	; 0x4b3
    850e:	b29b      	uxth	r3, r3
    8510:	005b      	lsls	r3, r3, #1
    8512:	81fb      	strh	r3, [r7, #14]
    8514:	e010      	b.n	8538 <btle_channel_index_to_phys+0x54>
	else if (idx == 37)
    8516:	79fb      	ldrb	r3, [r7, #7]
    8518:	2b25      	cmp	r3, #37	; 0x25
    851a:	d103      	bne.n	8524 <btle_channel_index_to_phys+0x40>
		phys = 2402;
    851c:	f640 1362 	movw	r3, #2402	; 0x962
    8520:	81fb      	strh	r3, [r7, #14]
    8522:	e009      	b.n	8538 <btle_channel_index_to_phys+0x54>
	else if (idx == 38)
    8524:	79fb      	ldrb	r3, [r7, #7]
    8526:	2b26      	cmp	r3, #38	; 0x26
    8528:	d103      	bne.n	8532 <btle_channel_index_to_phys+0x4e>
		phys = 2426;
    852a:	f640 137a 	movw	r3, #2426	; 0x97a
    852e:	81fb      	strh	r3, [r7, #14]
    8530:	e002      	b.n	8538 <btle_channel_index_to_phys+0x54>
	else
		phys = 2480;
    8532:	f44f 631b 	mov.w	r3, #2480	; 0x9b0
    8536:	81fb      	strh	r3, [r7, #14]
	return phys;
    8538:	89fb      	ldrh	r3, [r7, #14]
}
    853a:	4618      	mov	r0, r3
    853c:	3714      	adds	r7, #20
    853e:	46bd      	mov	sp, r7
    8540:	f85d 7b04 	ldr.w	r7, [sp], #4
    8544:	4770      	bx	lr
    8546:	bf00      	nop

00008548 <btle_calc_crc>:
//			0x6ff46e
//
//		bytes in packet will be:
//		  { 0x6e, 0xf4, 0x6f }
//
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
    8548:	b480      	push	{r7}
    854a:	b08b      	sub	sp, #44	; 0x2c
    854c:	af00      	add	r7, sp, #0
    854e:	60f8      	str	r0, [r7, #12]
    8550:	60b9      	str	r1, [r7, #8]
    8552:	607a      	str	r2, [r7, #4]
	u32 state = crc_init & 0xffffff;
    8554:	68fb      	ldr	r3, [r7, #12]
    8556:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    855a:	627b      	str	r3, [r7, #36]	; 0x24
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
    855c:	4b1b      	ldr	r3, [pc, #108]	; (85cc <btle_calc_crc+0x84>)
    855e:	617b      	str	r3, [r7, #20]
	int i, j;

	for (i = 0; i < len; ++i) {
    8560:	2300      	movs	r3, #0
    8562:	623b      	str	r3, [r7, #32]
    8564:	e027      	b.n	85b6 <btle_calc_crc+0x6e>
		u8 cur = data[i];
    8566:	6a3b      	ldr	r3, [r7, #32]
    8568:	68ba      	ldr	r2, [r7, #8]
    856a:	4413      	add	r3, r2
    856c:	781b      	ldrb	r3, [r3, #0]
    856e:	76fb      	strb	r3, [r7, #27]
		for (j = 0; j < 8; ++j) {
    8570:	2300      	movs	r3, #0
    8572:	61fb      	str	r3, [r7, #28]
    8574:	e019      	b.n	85aa <btle_calc_crc+0x62>
			int next_bit = (state ^ cur) & 1;
    8576:	7efa      	ldrb	r2, [r7, #27]
    8578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    857a:	4053      	eors	r3, r2
    857c:	f003 0301 	and.w	r3, r3, #1
    8580:	613b      	str	r3, [r7, #16]
			cur >>= 1;
    8582:	7efb      	ldrb	r3, [r7, #27]
    8584:	085b      	lsrs	r3, r3, #1
    8586:	76fb      	strb	r3, [r7, #27]
			state >>= 1;
    8588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    858a:	085b      	lsrs	r3, r3, #1
    858c:	627b      	str	r3, [r7, #36]	; 0x24
			if (next_bit) {
    858e:	693b      	ldr	r3, [r7, #16]
    8590:	2b00      	cmp	r3, #0
    8592:	d007      	beq.n	85a4 <btle_calc_crc+0x5c>
				state |= 1 << 23;
    8594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8596:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    859a:	627b      	str	r3, [r7, #36]	; 0x24
				state ^= lfsr_mask;
    859c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    859e:	697b      	ldr	r3, [r7, #20]
    85a0:	4053      	eors	r3, r2
    85a2:	627b      	str	r3, [r7, #36]	; 0x24
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    85a4:	69fb      	ldr	r3, [r7, #28]
    85a6:	3301      	adds	r3, #1
    85a8:	61fb      	str	r3, [r7, #28]
    85aa:	69fb      	ldr	r3, [r7, #28]
    85ac:	2b07      	cmp	r3, #7
    85ae:	dde2      	ble.n	8576 <btle_calc_crc+0x2e>
u32 btle_calc_crc(u32 crc_init, u8 *data, int len) {
	u32 state = crc_init & 0xffffff;
	u32 lfsr_mask = 0x5a6000; // 010110100110000000000000
	int i, j;

	for (i = 0; i < len; ++i) {
    85b0:	6a3b      	ldr	r3, [r7, #32]
    85b2:	3301      	adds	r3, #1
    85b4:	623b      	str	r3, [r7, #32]
    85b6:	6a3a      	ldr	r2, [r7, #32]
    85b8:	687b      	ldr	r3, [r7, #4]
    85ba:	429a      	cmp	r2, r3
    85bc:	dbd3      	blt.n	8566 <btle_calc_crc+0x1e>
				state ^= lfsr_mask;
			}
		}
	}

	return state;
    85be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    85c0:	4618      	mov	r0, r3
    85c2:	372c      	adds	r7, #44	; 0x2c
    85c4:	46bd      	mov	sp, r7
    85c6:	f85d 7b04 	ldr.w	r7, [sp], #4
    85ca:	4770      	bx	lr
    85cc:	005a6000 	.word	0x005a6000

000085d0 <btle_reverse_crc>:
// runs the CRC in reverse to generate a CRCInit
//
//	crc should be big endian
//	the return will be big endian
//
u32 btle_reverse_crc(u32 crc, u8 *data, int len) {
    85d0:	b480      	push	{r7}
    85d2:	b08d      	sub	sp, #52	; 0x34
    85d4:	af00      	add	r7, sp, #0
    85d6:	60f8      	str	r0, [r7, #12]
    85d8:	60b9      	str	r1, [r7, #8]
    85da:	607a      	str	r2, [r7, #4]
	u32 state = crc;
    85dc:	68fb      	ldr	r3, [r7, #12]
    85de:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
    85e0:	4b2b      	ldr	r3, [pc, #172]	; (8690 <btle_reverse_crc+0xc0>)
    85e2:	61fb      	str	r3, [r7, #28]
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    85e4:	687b      	ldr	r3, [r7, #4]
    85e6:	3b01      	subs	r3, #1
    85e8:	627b      	str	r3, [r7, #36]	; 0x24
    85ea:	e02d      	b.n	8648 <btle_reverse_crc+0x78>
		u8 cur = data[i];
    85ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    85ee:	68ba      	ldr	r2, [r7, #8]
    85f0:	4413      	add	r3, r2
    85f2:	781b      	ldrb	r3, [r3, #0]
    85f4:	76fb      	strb	r3, [r7, #27]
		for (j = 0; j < 8; ++j) {
    85f6:	2300      	movs	r3, #0
    85f8:	623b      	str	r3, [r7, #32]
    85fa:	e01f      	b.n	863c <btle_reverse_crc+0x6c>
			int top_bit = state >> 23;
    85fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    85fe:	0ddb      	lsrs	r3, r3, #23
    8600:	617b      	str	r3, [r7, #20]
			state = (state << 1) & 0xffffff;
    8602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8604:	005b      	lsls	r3, r3, #1
    8606:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    860a:	62fb      	str	r3, [r7, #44]	; 0x2c
			state |= top_bit ^ ((cur >> (7 - j)) & 1);
    860c:	7efa      	ldrb	r2, [r7, #27]
    860e:	6a3b      	ldr	r3, [r7, #32]
    8610:	f1c3 0307 	rsb	r3, r3, #7
    8614:	fa42 f303 	asr.w	r3, r2, r3
    8618:	f003 0201 	and.w	r2, r3, #1
    861c:	697b      	ldr	r3, [r7, #20]
    861e:	4053      	eors	r3, r2
    8620:	461a      	mov	r2, r3
    8622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8624:	4313      	orrs	r3, r2
    8626:	62fb      	str	r3, [r7, #44]	; 0x2c
			if (top_bit)
    8628:	697b      	ldr	r3, [r7, #20]
    862a:	2b00      	cmp	r3, #0
    862c:	d003      	beq.n	8636 <btle_reverse_crc+0x66>
				state ^= lfsr_mask;
    862e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    8630:	69fb      	ldr	r3, [r7, #28]
    8632:	4053      	eors	r3, r2
    8634:	62fb      	str	r3, [r7, #44]	; 0x2c
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
		u8 cur = data[i];
		for (j = 0; j < 8; ++j) {
    8636:	6a3b      	ldr	r3, [r7, #32]
    8638:	3301      	adds	r3, #1
    863a:	623b      	str	r3, [r7, #32]
    863c:	6a3b      	ldr	r3, [r7, #32]
    863e:	2b07      	cmp	r3, #7
    8640:	dddc      	ble.n	85fc <btle_reverse_crc+0x2c>
	u32 state = crc;
	u32 lfsr_mask = 0xb4c000; // 101101001100000000000000
	u32 ret;
	int i, j;

	for (i = len - 1; i >= 0; --i) {
    8642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8644:	3b01      	subs	r3, #1
    8646:	627b      	str	r3, [r7, #36]	; 0x24
    8648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    864a:	2b00      	cmp	r3, #0
    864c:	dace      	bge.n	85ec <btle_reverse_crc+0x1c>
			if (top_bit)
				state ^= lfsr_mask;
		}
	}

	ret = 0;
    864e:	2300      	movs	r3, #0
    8650:	62bb      	str	r3, [r7, #40]	; 0x28
	for (i = 0; i < 24; ++i)
    8652:	2300      	movs	r3, #0
    8654:	627b      	str	r3, [r7, #36]	; 0x24
    8656:	e010      	b.n	867a <btle_reverse_crc+0xaa>
		ret |= ((state >> i) & 1) << (23 - i);
    8658:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    865a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    865c:	fa22 f303 	lsr.w	r3, r2, r3
    8660:	f003 0201 	and.w	r2, r3, #1
    8664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8666:	f1c3 0317 	rsb	r3, r3, #23
    866a:	fa02 f303 	lsl.w	r3, r2, r3
    866e:	6aba      	ldr	r2, [r7, #40]	; 0x28
    8670:	4313      	orrs	r3, r2
    8672:	62bb      	str	r3, [r7, #40]	; 0x28
				state ^= lfsr_mask;
		}
	}

	ret = 0;
	for (i = 0; i < 24; ++i)
    8674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    8676:	3301      	adds	r3, #1
    8678:	627b      	str	r3, [r7, #36]	; 0x24
    867a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    867c:	2b17      	cmp	r3, #23
    867e:	ddeb      	ble.n	8658 <btle_reverse_crc+0x88>
		ret |= ((state >> i) & 1) << (23 - i);

	return ret;
    8680:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
    8682:	4618      	mov	r0, r3
    8684:	3734      	adds	r7, #52	; 0x34
    8686:	46bd      	mov	sp, r7
    8688:	f85d 7b04 	ldr.w	r7, [sp], #4
    868c:	4770      	bx	lr
    868e:	bf00      	nop
    8690:	00b4c000 	.word	0x00b4c000

00008694 <btle_crcgen_lut>:
 * Michael Ossmann for writing and optimizing this.
 *
 * Arguments: CRCInit, pointer to start of packet, length of packet in
 * bytes
 * */
u32 btle_crcgen_lut(u32 crc_init, u8 *data, int len) {
    8694:	b480      	push	{r7}
    8696:	b089      	sub	sp, #36	; 0x24
    8698:	af00      	add	r7, sp, #0
    869a:	60f8      	str	r0, [r7, #12]
    869c:	60b9      	str	r1, [r7, #8]
    869e:	607a      	str	r2, [r7, #4]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
    86a0:	68fb      	ldr	r3, [r7, #12]
    86a2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    86a6:	61fb      	str	r3, [r7, #28]
	for (i = 0; i < len; ++i) {
    86a8:	2300      	movs	r3, #0
    86aa:	61bb      	str	r3, [r7, #24]
    86ac:	e012      	b.n	86d4 <btle_crcgen_lut+0x40>
		key = data[i] ^ (state & 0xff);
    86ae:	69bb      	ldr	r3, [r7, #24]
    86b0:	68ba      	ldr	r2, [r7, #8]
    86b2:	4413      	add	r3, r2
    86b4:	781a      	ldrb	r2, [r3, #0]
    86b6:	69fb      	ldr	r3, [r7, #28]
    86b8:	b2db      	uxtb	r3, r3
    86ba:	4053      	eors	r3, r2
    86bc:	75fb      	strb	r3, [r7, #23]
		state = (state >> 8) ^ btle_crc_lut[key];
    86be:	69fb      	ldr	r3, [r7, #28]
    86c0:	0a1a      	lsrs	r2, r3, #8
    86c2:	7dfb      	ldrb	r3, [r7, #23]
    86c4:	4909      	ldr	r1, [pc, #36]	; (86ec <btle_crcgen_lut+0x58>)
    86c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    86ca:	4053      	eors	r3, r2
    86cc:	61fb      	str	r3, [r7, #28]
	u32 state;
	int i;
	u8 key;

	state = crc_init & 0xffffff;
	for (i = 0; i < len; ++i) {
    86ce:	69bb      	ldr	r3, [r7, #24]
    86d0:	3301      	adds	r3, #1
    86d2:	61bb      	str	r3, [r7, #24]
    86d4:	69ba      	ldr	r2, [r7, #24]
    86d6:	687b      	ldr	r3, [r7, #4]
    86d8:	429a      	cmp	r2, r3
    86da:	dbe8      	blt.n	86ae <btle_crcgen_lut+0x1a>
		key = data[i] ^ (state & 0xff);
		state = (state >> 8) ^ btle_crc_lut[key];
	}
	return state;
    86dc:	69fb      	ldr	r3, [r7, #28]
}
    86de:	4618      	mov	r0, r3
    86e0:	3724      	adds	r7, #36	; 0x24
    86e2:	46bd      	mov	sp, r7
    86e4:	f85d 7b04 	ldr.w	r7, [sp], #4
    86e8:	4770      	bx	lr
    86ea:	bf00      	nop
    86ec:	100004a8 	.word	0x100004a8

000086f0 <usb_vendor_request_handler>:
*/

VendorRequestHandler *v_req_handler;

BOOL usb_vendor_request_handler(TSetupPacket *pSetup, int *piLen, u8 **ppbData)
{
    86f0:	b590      	push	{r4, r7, lr}
    86f2:	b087      	sub	sp, #28
    86f4:	af00      	add	r7, sp, #0
    86f6:	60f8      	str	r0, [r7, #12]
    86f8:	60b9      	str	r1, [r7, #8]
    86fa:	607a      	str	r2, [r7, #4]
	int rv;
	u16 params[2] = {pSetup->wValue, pSetup->wIndex};
    86fc:	68fb      	ldr	r3, [r7, #12]
    86fe:	885b      	ldrh	r3, [r3, #2]
    8700:	823b      	strh	r3, [r7, #16]
    8702:	68fb      	ldr	r3, [r7, #12]
    8704:	889b      	ldrh	r3, [r3, #4]
    8706:	827b      	strh	r3, [r7, #18]
	rv = v_req_handler(pSetup->bRequest, params, *ppbData, piLen);
    8708:	4b0b      	ldr	r3, [pc, #44]	; (8738 <usb_vendor_request_handler+0x48>)
    870a:	681c      	ldr	r4, [r3, #0]
    870c:	68fb      	ldr	r3, [r7, #12]
    870e:	7859      	ldrb	r1, [r3, #1]
    8710:	687b      	ldr	r3, [r7, #4]
    8712:	681b      	ldr	r3, [r3, #0]
    8714:	f107 0210 	add.w	r2, r7, #16
    8718:	4608      	mov	r0, r1
    871a:	4611      	mov	r1, r2
    871c:	461a      	mov	r2, r3
    871e:	68bb      	ldr	r3, [r7, #8]
    8720:	47a0      	blx	r4
    8722:	6178      	str	r0, [r7, #20]
	return (BOOL) (rv==1);
    8724:	697b      	ldr	r3, [r7, #20]
    8726:	2b01      	cmp	r3, #1
    8728:	bf0c      	ite	eq
    872a:	2301      	moveq	r3, #1
    872c:	2300      	movne	r3, #0
    872e:	b2db      	uxtb	r3, r3
}
    8730:	4618      	mov	r0, r3
    8732:	371c      	adds	r7, #28
    8734:	46bd      	mov	sp, r7
    8736:	bd90      	pop	{r4, r7, pc}
    8738:	10003274 	.word	0x10003274

0000873c <ubertooth_usb_init>:

int ubertooth_usb_init(VendorRequestHandler *vendor_req_handler)
{
    873c:	b580      	push	{r7, lr}
    873e:	b082      	sub	sp, #8
    8740:	af00      	add	r7, sp, #0
    8742:	6078      	str	r0, [r7, #4]
	// initialise stack
	USBInit();
    8744:	f001 fdcc 	bl	a2e0 <USBInit>
	
	// register device descriptors
	USBRegisterDescriptors(abDescriptors);
    8748:	480b      	ldr	r0, [pc, #44]	; (8778 <ubertooth_usb_init+0x3c>)
    874a:	f002 fa2b 	bl	aba4 <USBRegisterDescriptors>

	// Request handler 
	v_req_handler = vendor_req_handler;
    874e:	4a0b      	ldr	r2, [pc, #44]	; (877c <ubertooth_usb_init+0x40>)
    8750:	687b      	ldr	r3, [r7, #4]
    8752:	6013      	str	r3, [r2, #0]

	// override standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_VENDOR, usb_vendor_request_handler, abVendorReqData);
    8754:	2002      	movs	r0, #2
    8756:	490a      	ldr	r1, [pc, #40]	; (8780 <ubertooth_usb_init+0x44>)
    8758:	4a0a      	ldr	r2, [pc, #40]	; (8784 <ubertooth_usb_init+0x48>)
    875a:	f001 fd9d 	bl	a298 <USBRegisterRequestHandler>

	// enable USB interrupts
	//ISER0 = ISER0_ISE_USB;

	// Enable WCID / driverless setup on Windows - Consumes Vendor Request 0xFF
	USBRegisterWinusbInterface(0xFF, "{8ac47a88-cc26-4aa9-887b-42ca8cf07a63}");
    875e:	20ff      	movs	r0, #255	; 0xff
    8760:	4909      	ldr	r1, [pc, #36]	; (8788 <ubertooth_usb_init+0x4c>)
    8762:	f002 f9c9 	bl	aaf8 <USBRegisterWinusbInterface>

	// connect to bus
	USBHwConnect(TRUE);
    8766:	2001      	movs	r0, #1
    8768:	f001 fefc 	bl	a564 <USBHwConnect>

	return 0;
    876c:	2300      	movs	r3, #0
}
    876e:	4618      	mov	r0, r3
    8770:	3708      	adds	r7, #8
    8772:	46bd      	mov	sp, r7
    8774:	bd80      	pop	{r7, pc}
    8776:	bf00      	nop
    8778:	0000c29c 	.word	0x0000c29c
    877c:	10003274 	.word	0x10003274
    8780:	000086f1 	.word	0x000086f1
    8784:	10003170 	.word	0x10003170
    8788:	0000c360 	.word	0x0000c360

0000878c <queue_init>:

volatile u32 head = 0;
volatile u32 tail = 0;

void queue_init()
{
    878c:	b480      	push	{r7}
    878e:	af00      	add	r7, sp, #0
	head = 0;
    8790:	4b04      	ldr	r3, [pc, #16]	; (87a4 <queue_init+0x18>)
    8792:	2200      	movs	r2, #0
    8794:	601a      	str	r2, [r3, #0]
	tail = 0;
    8796:	4b04      	ldr	r3, [pc, #16]	; (87a8 <queue_init+0x1c>)
    8798:	2200      	movs	r2, #0
    879a:	601a      	str	r2, [r3, #0]
}
    879c:	46bd      	mov	sp, r7
    879e:	f85d 7b04 	ldr.w	r7, [sp], #4
    87a2:	4770      	bx	lr
    87a4:	10000a5c 	.word	0x10000a5c
    87a8:	10000a60 	.word	0x10000a60

000087ac <usb_enqueue>:

usb_pkt_rx *usb_enqueue()
{
    87ac:	b480      	push	{r7}
    87ae:	b083      	sub	sp, #12
    87b0:	af00      	add	r7, sp, #0
	u8 h = head & 0x7F;
    87b2:	4b13      	ldr	r3, [pc, #76]	; (8800 <usb_enqueue+0x54>)
    87b4:	681b      	ldr	r3, [r3, #0]
    87b6:	b2db      	uxtb	r3, r3
    87b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    87bc:	71fb      	strb	r3, [r7, #7]
	u8 t = tail & 0x7F;
    87be:	4b11      	ldr	r3, [pc, #68]	; (8804 <usb_enqueue+0x58>)
    87c0:	681b      	ldr	r3, [r3, #0]
    87c2:	b2db      	uxtb	r3, r3
    87c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    87c8:	71bb      	strb	r3, [r7, #6]
	u8 n = (t + 1) & 0x7F;
    87ca:	79bb      	ldrb	r3, [r7, #6]
    87cc:	3301      	adds	r3, #1
    87ce:	b2db      	uxtb	r3, r3
    87d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    87d4:	717b      	strb	r3, [r7, #5]

	/* fail if queue is full */
	if (h == n) {
    87d6:	79fa      	ldrb	r2, [r7, #7]
    87d8:	797b      	ldrb	r3, [r7, #5]
    87da:	429a      	cmp	r2, r3
    87dc:	d101      	bne.n	87e2 <usb_enqueue+0x36>
		return NULL;
    87de:	2300      	movs	r3, #0
    87e0:	e008      	b.n	87f4 <usb_enqueue+0x48>
	}

	++tail;
    87e2:	4b08      	ldr	r3, [pc, #32]	; (8804 <usb_enqueue+0x58>)
    87e4:	681b      	ldr	r3, [r3, #0]
    87e6:	3301      	adds	r3, #1
    87e8:	4a06      	ldr	r2, [pc, #24]	; (8804 <usb_enqueue+0x58>)
    87ea:	6013      	str	r3, [r2, #0]
	return &fifo[t];
    87ec:	79bb      	ldrb	r3, [r7, #6]
    87ee:	019b      	lsls	r3, r3, #6
    87f0:	4a05      	ldr	r2, [pc, #20]	; (8808 <usb_enqueue+0x5c>)
    87f2:	4413      	add	r3, r2
	
}
    87f4:	4618      	mov	r0, r3
    87f6:	370c      	adds	r7, #12
    87f8:	46bd      	mov	sp, r7
    87fa:	f85d 7b04 	ldr.w	r7, [sp], #4
    87fe:	4770      	bx	lr
    8800:	10000a5c 	.word	0x10000a5c
    8804:	10000a60 	.word	0x10000a60
    8808:	10001170 	.word	0x10001170

0000880c <dequeue>:

usb_pkt_rx *dequeue()
{
    880c:	b480      	push	{r7}
    880e:	b083      	sub	sp, #12
    8810:	af00      	add	r7, sp, #0
	u8 h = head & 0x7F;
    8812:	4b10      	ldr	r3, [pc, #64]	; (8854 <dequeue+0x48>)
    8814:	681b      	ldr	r3, [r3, #0]
    8816:	b2db      	uxtb	r3, r3
    8818:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    881c:	71fb      	strb	r3, [r7, #7]
	u8 t = tail & 0x7F;
    881e:	4b0e      	ldr	r3, [pc, #56]	; (8858 <dequeue+0x4c>)
    8820:	681b      	ldr	r3, [r3, #0]
    8822:	b2db      	uxtb	r3, r3
    8824:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    8828:	71bb      	strb	r3, [r7, #6]

	/* fail if queue is empty */
	if (h == t) {
    882a:	79fa      	ldrb	r2, [r7, #7]
    882c:	79bb      	ldrb	r3, [r7, #6]
    882e:	429a      	cmp	r2, r3
    8830:	d101      	bne.n	8836 <dequeue+0x2a>
		return NULL;
    8832:	2300      	movs	r3, #0
    8834:	e008      	b.n	8848 <dequeue+0x3c>
	}

	++head;
    8836:	4b07      	ldr	r3, [pc, #28]	; (8854 <dequeue+0x48>)
    8838:	681b      	ldr	r3, [r3, #0]
    883a:	3301      	adds	r3, #1
    883c:	4a05      	ldr	r2, [pc, #20]	; (8854 <dequeue+0x48>)
    883e:	6013      	str	r3, [r2, #0]
	return &fifo[h];
    8840:	79fb      	ldrb	r3, [r7, #7]
    8842:	019b      	lsls	r3, r3, #6
    8844:	4a05      	ldr	r2, [pc, #20]	; (885c <dequeue+0x50>)
    8846:	4413      	add	r3, r2
}
    8848:	4618      	mov	r0, r3
    884a:	370c      	adds	r7, #12
    884c:	46bd      	mov	sp, r7
    884e:	f85d 7b04 	ldr.w	r7, [sp], #4
    8852:	4770      	bx	lr
    8854:	10000a5c 	.word	0x10000a5c
    8858:	10000a60 	.word	0x10000a60
    885c:	10001170 	.word	0x10001170

00008860 <dequeue_send>:

#define USB_KEEP_ALIVE 400000
u32 last_usb_pkt = 0;  // for keep alive packets

int dequeue_send(u32 clkn)
{
    8860:	b580      	push	{r7, lr}
    8862:	b084      	sub	sp, #16
    8864:	af00      	add	r7, sp, #0
    8866:	6078      	str	r0, [r7, #4]
	usb_pkt_rx *pkt = dequeue(&pkt);
    8868:	f107 030c 	add.w	r3, r7, #12
    886c:	4618      	mov	r0, r3
    886e:	f7ff ffcd 	bl	880c <dequeue>
    8872:	4603      	mov	r3, r0
    8874:	60fb      	str	r3, [r7, #12]
	if (pkt != NULL) {
    8876:	68fb      	ldr	r3, [r7, #12]
    8878:	2b00      	cmp	r3, #0
    887a:	d00a      	beq.n	8892 <dequeue_send+0x32>
		last_usb_pkt = clkn;
    887c:	4a11      	ldr	r2, [pc, #68]	; (88c4 <dequeue_send+0x64>)
    887e:	687b      	ldr	r3, [r7, #4]
    8880:	6013      	str	r3, [r2, #0]
		USBHwEPWrite(BULK_IN_EP, (u8 *)pkt, sizeof(usb_pkt_rx));
    8882:	68fb      	ldr	r3, [r7, #12]
    8884:	2082      	movs	r0, #130	; 0x82
    8886:	4619      	mov	r1, r3
    8888:	2240      	movs	r2, #64	; 0x40
    888a:	f001 fec7 	bl	a61c <USBHwEPWrite>
		return 1;
    888e:	2301      	movs	r3, #1
    8890:	e013      	b.n	88ba <dequeue_send+0x5a>
	} else {
		if (clkn - last_usb_pkt > USB_KEEP_ALIVE) {
    8892:	4b0c      	ldr	r3, [pc, #48]	; (88c4 <dequeue_send+0x64>)
    8894:	681b      	ldr	r3, [r3, #0]
    8896:	687a      	ldr	r2, [r7, #4]
    8898:	1ad3      	subs	r3, r2, r3
    889a:	4a0b      	ldr	r2, [pc, #44]	; (88c8 <dequeue_send+0x68>)
    889c:	4293      	cmp	r3, r2
    889e:	d90b      	bls.n	88b8 <dequeue_send+0x58>
			u8 pkt_type = KEEP_ALIVE;
    88a0:	2303      	movs	r3, #3
    88a2:	72fb      	strb	r3, [r7, #11]
			last_usb_pkt = clkn;
    88a4:	4a07      	ldr	r2, [pc, #28]	; (88c4 <dequeue_send+0x64>)
    88a6:	687b      	ldr	r3, [r7, #4]
    88a8:	6013      	str	r3, [r2, #0]
			USBHwEPWrite(BULK_IN_EP, &pkt_type, 1);
    88aa:	f107 030b 	add.w	r3, r7, #11
    88ae:	2082      	movs	r0, #130	; 0x82
    88b0:	4619      	mov	r1, r3
    88b2:	2201      	movs	r2, #1
    88b4:	f001 feb2 	bl	a61c <USBHwEPWrite>
		}
		return 0;
    88b8:	2300      	movs	r3, #0
	}
}
    88ba:	4618      	mov	r0, r3
    88bc:	3710      	adds	r7, #16
    88be:	46bd      	mov	sp, r7
    88c0:	bd80      	pop	{r7, pc}
    88c2:	bf00      	nop
    88c4:	10000a64 	.word	0x10000a64
    88c8:	00061a80 	.word	0x00061a80

000088cc <handle_usb>:

void handle_usb(u32 clkn)
{
    88cc:	b580      	push	{r7, lr}
    88ce:	b084      	sub	sp, #16
    88d0:	af00      	add	r7, sp, #0
    88d2:	6078      	str	r0, [r7, #4]
	u8 epstat;

	/* write queued packets to USB if possible */
	epstat = USBHwEPGetStatus(BULK_IN_EP);
    88d4:	2082      	movs	r0, #130	; 0x82
    88d6:	f001 fe65 	bl	a5a4 <USBHwEPGetStatus>
    88da:	4603      	mov	r3, r0
    88dc:	73fb      	strb	r3, [r7, #15]
	if (!(epstat & EPSTAT_B1FULL)) {
    88de:	7bfb      	ldrb	r3, [r7, #15]
    88e0:	f003 0320 	and.w	r3, r3, #32
    88e4:	2b00      	cmp	r3, #0
    88e6:	d102      	bne.n	88ee <handle_usb+0x22>
		dequeue_send(clkn);
    88e8:	6878      	ldr	r0, [r7, #4]
    88ea:	f7ff ffb9 	bl	8860 <dequeue_send>
	}
	if (!(epstat & EPSTAT_B2FULL)) {
    88ee:	7bfb      	ldrb	r3, [r7, #15]
    88f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    88f4:	2b00      	cmp	r3, #0
    88f6:	d102      	bne.n	88fe <handle_usb+0x32>
		dequeue_send(clkn);
    88f8:	6878      	ldr	r0, [r7, #4]
    88fa:	f7ff ffb1 	bl	8860 <dequeue_send>
	}

	/* polled "interrupt" */
	USBHwISR();
    88fe:	f001 ff53 	bl	a7a8 <USBHwISR>
}
    8902:	3710      	adds	r7, #16
    8904:	46bd      	mov	sp, r7
    8906:	bd80      	pop	{r7, pc}

00008908 <cc2400_rangetest>:
 *     reply number: 1 byte
 *   crc: 2 bytes
 */

void cc2400_rangetest(volatile u16 *chan_ptr)
{
    8908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    890c:	b095      	sub	sp, #84	; 0x54
    890e:	af00      	add	r7, sp, #0
    8910:	6078      	str	r0, [r7, #4]
    8912:	4669      	mov	r1, sp
    8914:	6039      	str	r1, [r7, #0]
#ifdef TX_ENABLE
	u32 command[5];
	u32 result[5];
	int i;
	int j;
	u8 len = 22;
    8916:	2116      	movs	r1, #22
    8918:	f887 1046 	strb.w	r1, [r7, #70]	; 0x46
	u8 pa = 0;
    891c:	2100      	movs	r1, #0
    891e:	f887 1047 	strb.w	r1, [r7, #71]	; 0x47
	u8 txbuf[len];
    8922:	f897 6046 	ldrb.w	r6, [r7, #70]	; 0x46
    8926:	4631      	mov	r1, r6
    8928:	3901      	subs	r1, #1
    892a:	6439      	str	r1, [r7, #64]	; 0x40
    892c:	b2f0      	uxtb	r0, r6
    892e:	f04f 0100 	mov.w	r1, #0
    8932:	ea4f 0bc1 	mov.w	fp, r1, lsl #3
    8936:	ea4b 7b50 	orr.w	fp, fp, r0, lsr #29
    893a:	ea4f 0ac0 	mov.w	sl, r0, lsl #3
    893e:	b2f0      	uxtb	r0, r6
    8940:	f04f 0100 	mov.w	r1, #0
    8944:	ea4f 09c1 	mov.w	r9, r1, lsl #3
    8948:	ea49 7950 	orr.w	r9, r9, r0, lsr #29
    894c:	ea4f 08c0 	mov.w	r8, r0, lsl #3
    8950:	4631      	mov	r1, r6
    8952:	3107      	adds	r1, #7
    8954:	08c9      	lsrs	r1, r1, #3
    8956:	00c9      	lsls	r1, r1, #3
    8958:	ebad 0d01 	sub.w	sp, sp, r1
    895c:	4669      	mov	r1, sp
    895e:	3100      	adds	r1, #0
    8960:	63f9      	str	r1, [r7, #60]	; 0x3c
	u8 rxbuf[len];
    8962:	f897 6046 	ldrb.w	r6, [r7, #70]	; 0x46
    8966:	4631      	mov	r1, r6
    8968:	3901      	subs	r1, #1
    896a:	63b9      	str	r1, [r7, #56]	; 0x38
    896c:	b2f0      	uxtb	r0, r6
    896e:	f04f 0100 	mov.w	r1, #0
    8972:	00cd      	lsls	r5, r1, #3
    8974:	ea45 7550 	orr.w	r5, r5, r0, lsr #29
    8978:	00c4      	lsls	r4, r0, #3
    897a:	b2f0      	uxtb	r0, r6
    897c:	f04f 0100 	mov.w	r1, #0
    8980:	00cb      	lsls	r3, r1, #3
    8982:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
    8986:	00c2      	lsls	r2, r0, #3
    8988:	4633      	mov	r3, r6
    898a:	3307      	adds	r3, #7
    898c:	08db      	lsrs	r3, r3, #3
    898e:	00db      	lsls	r3, r3, #3
    8990:	ebad 0d03 	sub.w	sp, sp, r3
    8994:	466b      	mov	r3, sp
    8996:	3300      	adds	r3, #0
    8998:	637b      	str	r3, [r7, #52]	; 0x34

	txbuf[0] = len - 1; // length of data (rest of payload)
    899a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
    899e:	3b01      	subs	r3, #1
    89a0:	b2da      	uxtb	r2, r3
    89a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89a4:	701a      	strb	r2, [r3, #0]
	txbuf[1] = 0; // request
    89a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89a8:	2200      	movs	r2, #0
    89aa:	705a      	strb	r2, [r3, #1]

	// read device serial number
	command[0] = 58;
    89ac:	233a      	movs	r3, #58	; 0x3a
    89ae:	623b      	str	r3, [r7, #32]
	iap_entry(command, result);
    89b0:	4bb3      	ldr	r3, [pc, #716]	; (8c80 <cc2400_rangetest+0x378>)
    89b2:	681b      	ldr	r3, [r3, #0]
    89b4:	f107 0120 	add.w	r1, r7, #32
    89b8:	f107 020c 	add.w	r2, r7, #12
    89bc:	4608      	mov	r0, r1
    89be:	4611      	mov	r1, r2
    89c0:	4798      	blx	r3
	if ((result[0] & 0xFF) != 0) //status check
    89c2:	68fb      	ldr	r3, [r7, #12]
    89c4:	b2db      	uxtb	r3, r3
    89c6:	2b00      	cmp	r3, #0
    89c8:	d001      	beq.n	89ce <cc2400_rangetest+0xc6>
    89ca:	2300      	movs	r3, #0
		return;
    89cc:	e1ac      	b.n	8d28 <cc2400_rangetest+0x420>
	txbuf[2] = (result[1] >> 24) & 0xFF;
    89ce:	693b      	ldr	r3, [r7, #16]
    89d0:	0e1b      	lsrs	r3, r3, #24
    89d2:	b2da      	uxtb	r2, r3
    89d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89d6:	709a      	strb	r2, [r3, #2]
	txbuf[3] = (result[1] >> 16) & 0xFF;
    89d8:	693b      	ldr	r3, [r7, #16]
    89da:	0c1b      	lsrs	r3, r3, #16
    89dc:	b2da      	uxtb	r2, r3
    89de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89e0:	70da      	strb	r2, [r3, #3]
	txbuf[4] = (result[1] >> 8) & 0xFF;
    89e2:	693b      	ldr	r3, [r7, #16]
    89e4:	0a1b      	lsrs	r3, r3, #8
    89e6:	b2da      	uxtb	r2, r3
    89e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89ea:	711a      	strb	r2, [r3, #4]
	txbuf[5] = result[1] & 0xFF;
    89ec:	693b      	ldr	r3, [r7, #16]
    89ee:	b2da      	uxtb	r2, r3
    89f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89f2:	715a      	strb	r2, [r3, #5]
	txbuf[6] = (result[2] >> 24) & 0xFF;
    89f4:	697b      	ldr	r3, [r7, #20]
    89f6:	0e1b      	lsrs	r3, r3, #24
    89f8:	b2da      	uxtb	r2, r3
    89fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    89fc:	719a      	strb	r2, [r3, #6]
	txbuf[7] = (result[2] >> 16) & 0xFF;
    89fe:	697b      	ldr	r3, [r7, #20]
    8a00:	0c1b      	lsrs	r3, r3, #16
    8a02:	b2da      	uxtb	r2, r3
    8a04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a06:	71da      	strb	r2, [r3, #7]
	txbuf[8] = (result[2] >> 8) & 0xFF;
    8a08:	697b      	ldr	r3, [r7, #20]
    8a0a:	0a1b      	lsrs	r3, r3, #8
    8a0c:	b2da      	uxtb	r2, r3
    8a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a10:	721a      	strb	r2, [r3, #8]
	txbuf[9] = result[2] & 0xFF;
    8a12:	697b      	ldr	r3, [r7, #20]
    8a14:	b2da      	uxtb	r2, r3
    8a16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a18:	725a      	strb	r2, [r3, #9]
	txbuf[10] = (result[3] >> 24) & 0xFF;
    8a1a:	69bb      	ldr	r3, [r7, #24]
    8a1c:	0e1b      	lsrs	r3, r3, #24
    8a1e:	b2da      	uxtb	r2, r3
    8a20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a22:	729a      	strb	r2, [r3, #10]
	txbuf[11] = (result[3] >> 16) & 0xFF;
    8a24:	69bb      	ldr	r3, [r7, #24]
    8a26:	0c1b      	lsrs	r3, r3, #16
    8a28:	b2da      	uxtb	r2, r3
    8a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a2c:	72da      	strb	r2, [r3, #11]
	txbuf[12] = (result[3] >> 8) & 0xFF;
    8a2e:	69bb      	ldr	r3, [r7, #24]
    8a30:	0a1b      	lsrs	r3, r3, #8
    8a32:	b2da      	uxtb	r2, r3
    8a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a36:	731a      	strb	r2, [r3, #12]
	txbuf[13] = result[3] & 0xFF;
    8a38:	69bb      	ldr	r3, [r7, #24]
    8a3a:	b2da      	uxtb	r2, r3
    8a3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a3e:	735a      	strb	r2, [r3, #13]
	txbuf[14] = (result[4] >> 24) & 0xFF;
    8a40:	69fb      	ldr	r3, [r7, #28]
    8a42:	0e1b      	lsrs	r3, r3, #24
    8a44:	b2da      	uxtb	r2, r3
    8a46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a48:	739a      	strb	r2, [r3, #14]
	txbuf[15] = (result[4] >> 16) & 0xFF;
    8a4a:	69fb      	ldr	r3, [r7, #28]
    8a4c:	0c1b      	lsrs	r3, r3, #16
    8a4e:	b2da      	uxtb	r2, r3
    8a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a52:	73da      	strb	r2, [r3, #15]
	txbuf[16] = (result[4] >> 8) & 0xFF;
    8a54:	69fb      	ldr	r3, [r7, #28]
    8a56:	0a1b      	lsrs	r3, r3, #8
    8a58:	b2da      	uxtb	r2, r3
    8a5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a5c:	741a      	strb	r2, [r3, #16]
	txbuf[17] = result[4] & 0xFF;
    8a5e:	69fb      	ldr	r3, [r7, #28]
    8a60:	b2da      	uxtb	r2, r3
    8a62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a64:	745a      	strb	r2, [r3, #17]

	txbuf[18] = pa; // request pa
    8a66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a68:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
    8a6c:	749a      	strb	r2, [r3, #18]
	txbuf[19] = 0; // request number
    8a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a70:	2200      	movs	r2, #0
    8a72:	74da      	strb	r2, [r3, #19]
	txbuf[20] = 0xff; // reply pa
    8a74:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a76:	22ff      	movs	r2, #255	; 0xff
    8a78:	751a      	strb	r2, [r3, #20]
	txbuf[21] = 0xff; // reply number
    8a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8a7c:	22ff      	movs	r2, #255	; 0xff
    8a7e:	755a      	strb	r2, [r3, #21]

	// Bluetooth-like modulation
	cc2400_set(LMTST,   0x2b22);
    8a80:	2012      	movs	r0, #18
    8a82:	f642 3122 	movw	r1, #11042	; 0x2b22
    8a86:	f001 f8f9 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x134b);
    8a8a:	2014      	movs	r0, #20
    8a8c:	f241 314b 	movw	r1, #4939	; 0x134b
    8a90:	f001 f8f4 	bl	9c7c <cc2400_set>
	cc2400_set(GRMDM,   0x0df1);  // default value
    8a94:	2020      	movs	r0, #32
    8a96:	f640 51f1 	movw	r1, #3569	; 0xdf1
    8a9a:	f001 f8ef 	bl	9c7c <cc2400_set>
	cc2400_set(FSDIV,   *chan_ptr);
    8a9e:	687b      	ldr	r3, [r7, #4]
    8aa0:	881b      	ldrh	r3, [r3, #0]
    8aa2:	b29b      	uxth	r3, r3
    8aa4:	2002      	movs	r0, #2
    8aa6:	4619      	mov	r1, r3
    8aa8:	f001 f8e8 	bl	9c7c <cc2400_set>
	cc2400_set(SYNCH,   0xf9ae);
    8aac:	202d      	movs	r0, #45	; 0x2d
    8aae:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    8ab2:	f001 f8e3 	bl	9c7c <cc2400_set>
	cc2400_set(SYNCL,   0x1584);
    8ab6:	202c      	movs	r0, #44	; 0x2c
    8ab8:	f241 5184 	movw	r1, #5508	; 0x1584
    8abc:	f001 f8de 	bl	9c7c <cc2400_set>
	cc2400_set(FREND,   8 | pa);
    8ac0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8ac4:	f043 0308 	orr.w	r3, r3, #8
    8ac8:	b2db      	uxtb	r3, r3
    8aca:	b29b      	uxth	r3, r3
    8acc:	2005      	movs	r0, #5
    8ace:	4619      	mov	r1, r3
    8ad0:	f001 f8d4 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, 0x0029);
    8ad4:	2003      	movs	r0, #3
    8ad6:	2129      	movs	r1, #41	; 0x29
    8ad8:	f001 f8d0 	bl	9c7c <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8adc:	bf00      	nop
    8ade:	f001 f985 	bl	9dec <cc2400_status>
    8ae2:	4603      	mov	r3, r0
    8ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8ae8:	2b00      	cmp	r3, #0
    8aea:	d0f8      	beq.n	8ade <cc2400_rangetest+0x1d6>
	cc2400_strobe(SFSON);
    8aec:	2061      	movs	r0, #97	; 0x61
    8aee:	f001 f987 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8af2:	bf00      	nop
    8af4:	f001 f97a 	bl	9dec <cc2400_status>
    8af8:	4603      	mov	r3, r0
    8afa:	f003 0304 	and.w	r3, r3, #4
    8afe:	2b00      	cmp	r3, #0
    8b00:	d0f8      	beq.n	8af4 <cc2400_rangetest+0x1ec>
	TXLED_SET;
    8b02:	4b60      	ldr	r3, [pc, #384]	; (8c84 <cc2400_rangetest+0x37c>)
    8b04:	f44f 7280 	mov.w	r2, #256	; 0x100
    8b08:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    8b0a:	4b5f      	ldr	r3, [pc, #380]	; (8c88 <cc2400_rangetest+0x380>)
    8b0c:	2280      	movs	r2, #128	; 0x80
    8b0e:	601a      	str	r2, [r3, #0]
#endif
	for (pa = 0; pa < 8; pa++) {
    8b10:	2300      	movs	r3, #0
    8b12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    8b16:	e03e      	b.n	8b96 <cc2400_rangetest+0x28e>
		cc2400_set(FREND, 8 | pa);
    8b18:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8b1c:	f043 0308 	orr.w	r3, r3, #8
    8b20:	b2db      	uxtb	r3, r3
    8b22:	b29b      	uxth	r3, r3
    8b24:	2005      	movs	r0, #5
    8b26:	4619      	mov	r1, r3
    8b28:	f001 f8a8 	bl	9c7c <cc2400_set>
		txbuf[18] = pa;
    8b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8b2e:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
    8b32:	749a      	strb	r2, [r3, #18]
		for (i = 0; i < 16; i++) {
    8b34:	2300      	movs	r3, #0
    8b36:	64fb      	str	r3, [r7, #76]	; 0x4c
    8b38:	e025      	b.n	8b86 <cc2400_rangetest+0x27e>
			txbuf[19] = i;
    8b3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8b3c:	b2da      	uxtb	r2, r3
    8b3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8b40:	74da      	strb	r2, [r3, #19]
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8b42:	bf00      	nop
    8b44:	200e      	movs	r0, #14
    8b46:	f001 f883 	bl	9c50 <cc2400_get>
    8b4a:	4603      	mov	r3, r0
    8b4c:	f003 031f 	and.w	r3, r3, #31
    8b50:	2b0f      	cmp	r3, #15
    8b52:	d1f7      	bne.n	8b44 <cc2400_rangetest+0x23c>
			// transmit a packet
			for (j = 0; j < len; j++)
    8b54:	2300      	movs	r3, #0
    8b56:	64bb      	str	r3, [r7, #72]	; 0x48
    8b58:	e00a      	b.n	8b70 <cc2400_rangetest+0x268>
				cc2400_set8(FIFOREG, txbuf[j]);
    8b5a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    8b5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8b5e:	4413      	add	r3, r2
    8b60:	781b      	ldrb	r3, [r3, #0]
    8b62:	2070      	movs	r0, #112	; 0x70
    8b64:	4619      	mov	r1, r3
    8b66:	f001 f8b7 	bl	9cd8 <cc2400_set8>
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
			txbuf[19] = i;
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			// transmit a packet
			for (j = 0; j < len; j++)
    8b6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8b6c:	3301      	adds	r3, #1
    8b6e:	64bb      	str	r3, [r7, #72]	; 0x48
    8b70:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    8b74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8b76:	429a      	cmp	r2, r3
    8b78:	dcef      	bgt.n	8b5a <cc2400_rangetest+0x252>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
    8b7a:	2063      	movs	r0, #99	; 0x63
    8b7c:	f001 f940 	bl	9e00 <cc2400_strobe>
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
		cc2400_set(FREND, 8 | pa);
		txbuf[18] = pa;
		for (i = 0; i < 16; i++) {
    8b80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8b82:	3301      	adds	r3, #1
    8b84:	64fb      	str	r3, [r7, #76]	; 0x4c
    8b86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8b88:	2b0f      	cmp	r3, #15
    8b8a:	ddd6      	ble.n	8b3a <cc2400_rangetest+0x232>
	while (!(cc2400_status() & FS_LOCK));
	TXLED_SET;
#ifdef UBERTOOTH_ONE
	PAEN_SET;
#endif
	for (pa = 0; pa < 8; pa++) {
    8b8c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8b90:	3301      	adds	r3, #1
    8b92:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    8b96:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
    8b9a:	2b07      	cmp	r3, #7
    8b9c:	d9bc      	bls.n	8b18 <cc2400_rangetest+0x210>
				cc2400_set8(FIFOREG, txbuf[j]);
			cc2400_strobe(STX);
		}
	}
	// sent packet, now look for repeated packet
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8b9e:	bf00      	nop
    8ba0:	200e      	movs	r0, #14
    8ba2:	f001 f855 	bl	9c50 <cc2400_get>
    8ba6:	4603      	mov	r3, r0
    8ba8:	f003 031f 	and.w	r3, r3, #31
    8bac:	2b0f      	cmp	r3, #15
    8bae:	d1f7      	bne.n	8ba0 <cc2400_rangetest+0x298>
	TXLED_CLR;
    8bb0:	4b36      	ldr	r3, [pc, #216]	; (8c8c <cc2400_rangetest+0x384>)
    8bb2:	f44f 7280 	mov.w	r2, #256	; 0x100
    8bb6:	601a      	str	r2, [r3, #0]
	cc2400_strobe(SRFOFF);
    8bb8:	2064      	movs	r0, #100	; 0x64
    8bba:	f001 f921 	bl	9e00 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    8bbe:	bf00      	nop
    8bc0:	f001 f914 	bl	9dec <cc2400_status>
    8bc4:	4603      	mov	r3, r0
    8bc6:	f003 0304 	and.w	r3, r3, #4
    8bca:	2b00      	cmp	r3, #0
    8bcc:	d1f8      	bne.n	8bc0 <cc2400_rangetest+0x2b8>
	cc2400_set(FSDIV, *chan_ptr - 1);
    8bce:	687b      	ldr	r3, [r7, #4]
    8bd0:	881b      	ldrh	r3, [r3, #0]
    8bd2:	b29b      	uxth	r3, r3
    8bd4:	3b01      	subs	r3, #1
    8bd6:	b29b      	uxth	r3, r3
    8bd8:	2002      	movs	r0, #2
    8bda:	4619      	mov	r1, r3
    8bdc:	f001 f84e 	bl	9c7c <cc2400_set>
	while (!(cc2400_status() & XOSC16M_STABLE));
    8be0:	bf00      	nop
    8be2:	f001 f903 	bl	9dec <cc2400_status>
    8be6:	4603      	mov	r3, r0
    8be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8bec:	2b00      	cmp	r3, #0
    8bee:	d0f8      	beq.n	8be2 <cc2400_rangetest+0x2da>
	cc2400_strobe(SFSON);
    8bf0:	2061      	movs	r0, #97	; 0x61
    8bf2:	f001 f905 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    8bf6:	bf00      	nop
    8bf8:	f001 f8f8 	bl	9dec <cc2400_status>
    8bfc:	4603      	mov	r3, r0
    8bfe:	f003 0304 	and.w	r3, r3, #4
    8c02:	2b00      	cmp	r3, #0
    8c04:	d0f8      	beq.n	8bf8 <cc2400_rangetest+0x2f0>
	RXLED_SET;
    8c06:	4b1f      	ldr	r3, [pc, #124]	; (8c84 <cc2400_rangetest+0x37c>)
    8c08:	2210      	movs	r2, #16
    8c0a:	601a      	str	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8c0c:	bf00      	nop
    8c0e:	200e      	movs	r0, #14
    8c10:	f001 f81e 	bl	9c50 <cc2400_get>
    8c14:	4603      	mov	r3, r0
    8c16:	f003 031f 	and.w	r3, r3, #31
    8c1a:	2b0f      	cmp	r3, #15
    8c1c:	d1f7      	bne.n	8c0e <cc2400_rangetest+0x306>
		cc2400_strobe(SRX);
    8c1e:	2062      	movs	r0, #98	; 0x62
    8c20:	f001 f8ee 	bl	9e00 <cc2400_strobe>
		while (!(cc2400_status() & SYNC_RECEIVED));
    8c24:	bf00      	nop
    8c26:	f001 f8e1 	bl	9dec <cc2400_status>
    8c2a:	4603      	mov	r3, r0
    8c2c:	f003 0310 	and.w	r3, r3, #16
    8c30:	2b00      	cmp	r3, #0
    8c32:	d0f8      	beq.n	8c26 <cc2400_rangetest+0x31e>
		USRLED_SET;
    8c34:	4b13      	ldr	r3, [pc, #76]	; (8c84 <cc2400_rangetest+0x37c>)
    8c36:	2202      	movs	r2, #2
    8c38:	601a      	str	r2, [r3, #0]
		for (j = 0; j < len; j++)
    8c3a:	2300      	movs	r3, #0
    8c3c:	64bb      	str	r3, [r7, #72]	; 0x48
    8c3e:	e00c      	b.n	8c5a <cc2400_rangetest+0x352>
			rxbuf[j] = cc2400_get8(FIFOREG);
    8c40:	2070      	movs	r0, #112	; 0x70
    8c42:	f001 f82f 	bl	9ca4 <cc2400_get8>
    8c46:	4603      	mov	r3, r0
    8c48:	4619      	mov	r1, r3
    8c4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    8c4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8c4e:	4413      	add	r3, r2
    8c50:	460a      	mov	r2, r1
    8c52:	701a      	strb	r2, [r3, #0]
	while (1) {
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
		cc2400_strobe(SRX);
		while (!(cc2400_status() & SYNC_RECEIVED));
		USRLED_SET;
		for (j = 0; j < len; j++)
    8c54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8c56:	3301      	adds	r3, #1
    8c58:	64bb      	str	r3, [r7, #72]	; 0x48
    8c5a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
    8c5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    8c60:	429a      	cmp	r2, r3
    8c62:	dced      	bgt.n	8c40 <cc2400_rangetest+0x338>
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
    8c64:	f001 f8c2 	bl	9dec <cc2400_status>
    8c68:	4603      	mov	r3, r0
    8c6a:	f003 0308 	and.w	r3, r3, #8
    8c6e:	2b00      	cmp	r3, #0
    8c70:	d001      	beq.n	8c76 <cc2400_rangetest+0x36e>
			break;
    8c72:	bf00      	nop
		USRLED_CLR;
	}

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8c74:	e00c      	b.n	8c90 <cc2400_rangetest+0x388>
		USRLED_SET;
		for (j = 0; j < len; j++)
			rxbuf[j] = cc2400_get8(FIFOREG);
		if (cc2400_status() & STATUS_CRC_OK)
			break;
		USRLED_CLR;
    8c76:	4b05      	ldr	r3, [pc, #20]	; (8c8c <cc2400_rangetest+0x384>)
    8c78:	2202      	movs	r2, #2
    8c7a:	601a      	str	r2, [r3, #0]
	}
    8c7c:	e7c6      	b.n	8c0c <cc2400_rangetest+0x304>
    8c7e:	bf00      	nop
    8c80:	100008a8 	.word	0x100008a8
    8c84:	2009c038 	.word	0x2009c038
    8c88:	2009c058 	.word	0x2009c058
    8c8c:	2009c03c 	.word	0x2009c03c

	// done
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8c90:	200e      	movs	r0, #14
    8c92:	f000 ffdd 	bl	9c50 <cc2400_get>
    8c96:	4603      	mov	r3, r0
    8c98:	f003 031f 	and.w	r3, r3, #31
    8c9c:	2b0f      	cmp	r3, #15
    8c9e:	d1f7      	bne.n	8c90 <cc2400_rangetest+0x388>
	cc2400_strobe(SRFOFF);
    8ca0:	2064      	movs	r0, #100	; 0x64
    8ca2:	f001 f8ad 	bl	9e00 <cc2400_strobe>
	while ((cc2400_status() & FS_LOCK));
    8ca6:	bf00      	nop
    8ca8:	f001 f8a0 	bl	9dec <cc2400_status>
    8cac:	4603      	mov	r3, r0
    8cae:	f003 0304 	and.w	r3, r3, #4
    8cb2:	2b00      	cmp	r3, #0
    8cb4:	d1f8      	bne.n	8ca8 <cc2400_rangetest+0x3a0>
#ifdef UBERTOOTH_ONE
	PAEN_CLR;
    8cb6:	4b20      	ldr	r3, [pc, #128]	; (8d38 <cc2400_rangetest+0x430>)
    8cb8:	2280      	movs	r2, #128	; 0x80
    8cba:	601a      	str	r2, [r3, #0]
#endif
	RXLED_CLR;
    8cbc:	4b1f      	ldr	r3, [pc, #124]	; (8d3c <cc2400_rangetest+0x434>)
    8cbe:	2210      	movs	r2, #16
    8cc0:	601a      	str	r2, [r3, #0]

	// get test result
	rr.valid       = 1;
    8cc2:	4b1f      	ldr	r3, [pc, #124]	; (8d40 <cc2400_rangetest+0x438>)
    8cc4:	2201      	movs	r2, #1
    8cc6:	701a      	strb	r2, [r3, #0]
	rr.request_pa  = rxbuf[18];
    8cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8cca:	7c9a      	ldrb	r2, [r3, #18]
    8ccc:	4b1c      	ldr	r3, [pc, #112]	; (8d40 <cc2400_rangetest+0x438>)
    8cce:	705a      	strb	r2, [r3, #1]
	rr.request_num = rxbuf[19];
    8cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8cd2:	7cda      	ldrb	r2, [r3, #19]
    8cd4:	4b1a      	ldr	r3, [pc, #104]	; (8d40 <cc2400_rangetest+0x438>)
    8cd6:	709a      	strb	r2, [r3, #2]
	rr.reply_pa    = rxbuf[20];
    8cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8cda:	7d1a      	ldrb	r2, [r3, #20]
    8cdc:	4b18      	ldr	r3, [pc, #96]	; (8d40 <cc2400_rangetest+0x438>)
    8cde:	70da      	strb	r2, [r3, #3]
	rr.reply_num   = rxbuf[21];
    8ce0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    8ce2:	7d5a      	ldrb	r2, [r3, #21]
    8ce4:	4b16      	ldr	r3, [pc, #88]	; (8d40 <cc2400_rangetest+0x438>)
    8ce6:	711a      	strb	r2, [r3, #4]

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
    8ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    8cea:	2201      	movs	r2, #1
    8cec:	705a      	strb	r2, [r3, #1]
	for (i = 0; i < 18; i++)
    8cee:	2300      	movs	r3, #0
    8cf0:	64fb      	str	r3, [r7, #76]	; 0x4c
    8cf2:	e012      	b.n	8d1a <cc2400_rangetest+0x412>
		if (rxbuf[i] != txbuf[i])
    8cf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    8cf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8cf8:	4413      	add	r3, r2
    8cfa:	781a      	ldrb	r2, [r3, #0]
    8cfc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    8cfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d00:	440b      	add	r3, r1
    8d02:	781b      	ldrb	r3, [r3, #0]
    8d04:	429a      	cmp	r2, r3
    8d06:	d005      	beq.n	8d14 <cc2400_rangetest+0x40c>
			rr.valid = 2 + i;
    8d08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d0a:	b2db      	uxtb	r3, r3
    8d0c:	3302      	adds	r3, #2
    8d0e:	b2da      	uxtb	r2, r3
    8d10:	4b0b      	ldr	r3, [pc, #44]	; (8d40 <cc2400_rangetest+0x438>)
    8d12:	701a      	strb	r2, [r3, #0]
	rr.reply_pa    = rxbuf[20];
	rr.reply_num   = rxbuf[21];

	// make sure rx packet is as expected
	txbuf[1] = 1; // expected value in rxbuf
	for (i = 0; i < 18; i++)
    8d14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d16:	3301      	adds	r3, #1
    8d18:	64fb      	str	r3, [r7, #76]	; 0x4c
    8d1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    8d1c:	2b11      	cmp	r3, #17
    8d1e:	dde9      	ble.n	8cf4 <cc2400_rangetest+0x3ec>
		if (rxbuf[i] != txbuf[i])
			rr.valid = 2 + i;

	USRLED_CLR;
    8d20:	4b06      	ldr	r3, [pc, #24]	; (8d3c <cc2400_rangetest+0x434>)
    8d22:	2202      	movs	r2, #2
    8d24:	601a      	str	r2, [r3, #0]
    8d26:	2301      	movs	r3, #1
    8d28:	f8d7 d000 	ldr.w	sp, [r7]
    8d2c:	2b01      	cmp	r3, #1
#endif
}
    8d2e:	3754      	adds	r7, #84	; 0x54
    8d30:	46bd      	mov	sp, r7
    8d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8d36:	bf00      	nop
    8d38:	2009c05c 	.word	0x2009c05c
    8d3c:	2009c03c 	.word	0x2009c03c
    8d40:	10001070 	.word	0x10001070

00008d44 <cc2400_repeater>:

/* This is the repeater implementation to be used with cc2400_rangetest(). */
void cc2400_repeater(volatile u16 *chan_ptr)
{
    8d44:	b5f0      	push	{r4, r5, r6, r7, lr}
    8d46:	b089      	sub	sp, #36	; 0x24
    8d48:	af00      	add	r7, sp, #0
    8d4a:	6078      	str	r0, [r7, #4]
#ifdef TX_ENABLE
	int i;
	int j;
	u8 len = 22;
    8d4c:	2116      	movs	r1, #22
    8d4e:	75b9      	strb	r1, [r7, #22]
	u8 pa = 0;
    8d50:	2100      	movs	r1, #0
    8d52:	75f9      	strb	r1, [r7, #23]
	u8 buf[len];
    8d54:	7dbe      	ldrb	r6, [r7, #22]
    8d56:	4631      	mov	r1, r6
    8d58:	3901      	subs	r1, #1
    8d5a:	6139      	str	r1, [r7, #16]
    8d5c:	b2f0      	uxtb	r0, r6
    8d5e:	f04f 0100 	mov.w	r1, #0
    8d62:	00cd      	lsls	r5, r1, #3
    8d64:	ea45 7550 	orr.w	r5, r5, r0, lsr #29
    8d68:	00c4      	lsls	r4, r0, #3
    8d6a:	b2f0      	uxtb	r0, r6
    8d6c:	f04f 0100 	mov.w	r1, #0
    8d70:	00cb      	lsls	r3, r1, #3
    8d72:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
    8d76:	00c2      	lsls	r2, r0, #3
    8d78:	4633      	mov	r3, r6
    8d7a:	3307      	adds	r3, #7
    8d7c:	08db      	lsrs	r3, r3, #3
    8d7e:	00db      	lsls	r3, r3, #3
    8d80:	ebad 0d03 	sub.w	sp, sp, r3
    8d84:	466b      	mov	r3, sp
    8d86:	3300      	adds	r3, #0
    8d88:	60fb      	str	r3, [r7, #12]

	//FIXME allow to be turned off
	while (1) {
		cc2400_set(LMTST,   0x2b22);
    8d8a:	2012      	movs	r0, #18
    8d8c:	f642 3122 	movw	r1, #11042	; 0x2b22
    8d90:	f000 ff74 	bl	9c7c <cc2400_set>
		cc2400_set(MDMTST0, 0x134b);
    8d94:	2014      	movs	r0, #20
    8d96:	f241 314b 	movw	r1, #4939	; 0x134b
    8d9a:	f000 ff6f 	bl	9c7c <cc2400_set>
		cc2400_set(FSDIV,   *chan_ptr - 1);
    8d9e:	687b      	ldr	r3, [r7, #4]
    8da0:	881b      	ldrh	r3, [r3, #0]
    8da2:	b29b      	uxth	r3, r3
    8da4:	3b01      	subs	r3, #1
    8da6:	b29b      	uxth	r3, r3
    8da8:	2002      	movs	r0, #2
    8daa:	4619      	mov	r1, r3
    8dac:	f000 ff66 	bl	9c7c <cc2400_set>
		cc2400_set(SYNCH,   0xf9ae);
    8db0:	202d      	movs	r0, #45	; 0x2d
    8db2:	f64f 11ae 	movw	r1, #63918	; 0xf9ae
    8db6:	f000 ff61 	bl	9c7c <cc2400_set>
		cc2400_set(SYNCL,   0x1584);
    8dba:	202c      	movs	r0, #44	; 0x2c
    8dbc:	f241 5184 	movw	r1, #5508	; 0x1584
    8dc0:	f000 ff5c 	bl	9c7c <cc2400_set>
		cc2400_set(FREND,   0x0008); // minimum tx power
    8dc4:	2005      	movs	r0, #5
    8dc6:	2108      	movs	r1, #8
    8dc8:	f000 ff58 	bl	9c7c <cc2400_set>
		cc2400_set(MDMCTRL, 0x0029); // 160 kHz frequency deviation
    8dcc:	2003      	movs	r0, #3
    8dce:	2129      	movs	r1, #41	; 0x29
    8dd0:	f000 ff54 	bl	9c7c <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    8dd4:	bf00      	nop
    8dd6:	f001 f809 	bl	9dec <cc2400_status>
    8dda:	4603      	mov	r3, r0
    8ddc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8de0:	2b00      	cmp	r3, #0
    8de2:	d0f8      	beq.n	8dd6 <cc2400_repeater+0x92>
		cc2400_strobe(SFSON);
    8de4:	2061      	movs	r0, #97	; 0x61
    8de6:	f001 f80b 	bl	9e00 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    8dea:	bf00      	nop
    8dec:	f000 fffe 	bl	9dec <cc2400_status>
    8df0:	4603      	mov	r3, r0
    8df2:	f003 0304 	and.w	r3, r3, #4
    8df6:	2b00      	cmp	r3, #0
    8df8:	d0f8      	beq.n	8dec <cc2400_repeater+0xa8>
		RXLED_SET;
    8dfa:	4b6a      	ldr	r3, [pc, #424]	; (8fa4 <cc2400_repeater+0x260>)
    8dfc:	2210      	movs	r2, #16
    8dfe:	601a      	str	r2, [r3, #0]
		TXLED_CLR;
    8e00:	4b69      	ldr	r3, [pc, #420]	; (8fa8 <cc2400_repeater+0x264>)
    8e02:	f44f 7280 	mov.w	r2, #256	; 0x100
    8e06:	601a      	str	r2, [r3, #0]
		USRLED_CLR;
    8e08:	4b67      	ldr	r3, [pc, #412]	; (8fa8 <cc2400_repeater+0x264>)
    8e0a:	2202      	movs	r2, #2
    8e0c:	601a      	str	r2, [r3, #0]
#ifdef UBERTOOTH_ONE
		PAEN_SET;
    8e0e:	4b67      	ldr	r3, [pc, #412]	; (8fac <cc2400_repeater+0x268>)
    8e10:	2280      	movs	r2, #128	; 0x80
    8e12:	601a      	str	r2, [r3, #0]
#endif
		while (1) {
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8e14:	bf00      	nop
    8e16:	200e      	movs	r0, #14
    8e18:	f000 ff1a 	bl	9c50 <cc2400_get>
    8e1c:	4603      	mov	r3, r0
    8e1e:	f003 031f 	and.w	r3, r3, #31
    8e22:	2b0f      	cmp	r3, #15
    8e24:	d1f7      	bne.n	8e16 <cc2400_repeater+0xd2>
			USRLED_CLR;
    8e26:	4b60      	ldr	r3, [pc, #384]	; (8fa8 <cc2400_repeater+0x264>)
    8e28:	2202      	movs	r2, #2
    8e2a:	601a      	str	r2, [r3, #0]
			cc2400_strobe(SRX);
    8e2c:	2062      	movs	r0, #98	; 0x62
    8e2e:	f000 ffe7 	bl	9e00 <cc2400_strobe>
			while (!(cc2400_status() & SYNC_RECEIVED));
    8e32:	bf00      	nop
    8e34:	f000 ffda 	bl	9dec <cc2400_status>
    8e38:	4603      	mov	r3, r0
    8e3a:	f003 0310 	and.w	r3, r3, #16
    8e3e:	2b00      	cmp	r3, #0
    8e40:	d0f8      	beq.n	8e34 <cc2400_repeater+0xf0>
			USRLED_SET;
    8e42:	4b58      	ldr	r3, [pc, #352]	; (8fa4 <cc2400_repeater+0x260>)
    8e44:	2202      	movs	r2, #2
    8e46:	601a      	str	r2, [r3, #0]
			for (i = 0; i < len; i++)
    8e48:	2300      	movs	r3, #0
    8e4a:	61fb      	str	r3, [r7, #28]
    8e4c:	e00c      	b.n	8e68 <cc2400_repeater+0x124>
				buf[i] = cc2400_get8(FIFOREG);
    8e4e:	2070      	movs	r0, #112	; 0x70
    8e50:	f000 ff28 	bl	9ca4 <cc2400_get8>
    8e54:	4603      	mov	r3, r0
    8e56:	4619      	mov	r1, r3
    8e58:	68fa      	ldr	r2, [r7, #12]
    8e5a:	69fb      	ldr	r3, [r7, #28]
    8e5c:	4413      	add	r3, r2
    8e5e:	460a      	mov	r2, r1
    8e60:	701a      	strb	r2, [r3, #0]
			while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
			USRLED_CLR;
			cc2400_strobe(SRX);
			while (!(cc2400_status() & SYNC_RECEIVED));
			USRLED_SET;
			for (i = 0; i < len; i++)
    8e62:	69fb      	ldr	r3, [r7, #28]
    8e64:	3301      	adds	r3, #1
    8e66:	61fb      	str	r3, [r7, #28]
    8e68:	7dba      	ldrb	r2, [r7, #22]
    8e6a:	69fb      	ldr	r3, [r7, #28]
    8e6c:	429a      	cmp	r2, r3
    8e6e:	dcee      	bgt.n	8e4e <cc2400_repeater+0x10a>
				buf[i] = cc2400_get8(FIFOREG);
			if (cc2400_status() & STATUS_CRC_OK)
    8e70:	f000 ffbc 	bl	9dec <cc2400_status>
    8e74:	4603      	mov	r3, r0
    8e76:	f003 0308 	and.w	r3, r3, #8
    8e7a:	2b00      	cmp	r3, #0
    8e7c:	d003      	beq.n	8e86 <cc2400_repeater+0x142>
				break;
    8e7e:	bf00      	nop
		}
		// got packet, now repeat it
		i = 2000000; while (--i); // allow time for requester to switch to rx
    8e80:	4b4b      	ldr	r3, [pc, #300]	; (8fb0 <cc2400_repeater+0x26c>)
    8e82:	61fb      	str	r3, [r7, #28]
    8e84:	e000      	b.n	8e88 <cc2400_repeater+0x144>
			USRLED_SET;
			for (i = 0; i < len; i++)
				buf[i] = cc2400_get8(FIFOREG);
			if (cc2400_status() & STATUS_CRC_OK)
				break;
		}
    8e86:	e7c5      	b.n	8e14 <cc2400_repeater+0xd0>
		// got packet, now repeat it
		i = 2000000; while (--i); // allow time for requester to switch to rx
    8e88:	69fb      	ldr	r3, [r7, #28]
    8e8a:	3b01      	subs	r3, #1
    8e8c:	61fb      	str	r3, [r7, #28]
    8e8e:	69fb      	ldr	r3, [r7, #28]
    8e90:	2b00      	cmp	r3, #0
    8e92:	d1f9      	bne.n	8e88 <cc2400_repeater+0x144>
		USRLED_CLR;
    8e94:	4b44      	ldr	r3, [pc, #272]	; (8fa8 <cc2400_repeater+0x264>)
    8e96:	2202      	movs	r2, #2
    8e98:	601a      	str	r2, [r3, #0]
		RXLED_CLR;
    8e9a:	4b43      	ldr	r3, [pc, #268]	; (8fa8 <cc2400_repeater+0x264>)
    8e9c:	2210      	movs	r2, #16
    8e9e:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    8ea0:	2064      	movs	r0, #100	; 0x64
    8ea2:	f000 ffad 	bl	9e00 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    8ea6:	bf00      	nop
    8ea8:	f000 ffa0 	bl	9dec <cc2400_status>
    8eac:	4603      	mov	r3, r0
    8eae:	f003 0304 	and.w	r3, r3, #4
    8eb2:	2b00      	cmp	r3, #0
    8eb4:	d1f8      	bne.n	8ea8 <cc2400_repeater+0x164>
		while (!(cc2400_status() & XOSC16M_STABLE));
    8eb6:	bf00      	nop
    8eb8:	f000 ff98 	bl	9dec <cc2400_status>
    8ebc:	4603      	mov	r3, r0
    8ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8ec2:	2b00      	cmp	r3, #0
    8ec4:	d0f8      	beq.n	8eb8 <cc2400_repeater+0x174>
		cc2400_set(FSDIV, *chan_ptr);
    8ec6:	687b      	ldr	r3, [r7, #4]
    8ec8:	881b      	ldrh	r3, [r3, #0]
    8eca:	b29b      	uxth	r3, r3
    8ecc:	2002      	movs	r0, #2
    8ece:	4619      	mov	r1, r3
    8ed0:	f000 fed4 	bl	9c7c <cc2400_set>
		while (!(cc2400_status() & XOSC16M_STABLE));
    8ed4:	bf00      	nop
    8ed6:	f000 ff89 	bl	9dec <cc2400_status>
    8eda:	4603      	mov	r3, r0
    8edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8ee0:	2b00      	cmp	r3, #0
    8ee2:	d0f8      	beq.n	8ed6 <cc2400_repeater+0x192>
		cc2400_strobe(SFSON);
    8ee4:	2061      	movs	r0, #97	; 0x61
    8ee6:	f000 ff8b 	bl	9e00 <cc2400_strobe>
		TXLED_SET;
    8eea:	4b2e      	ldr	r3, [pc, #184]	; (8fa4 <cc2400_repeater+0x260>)
    8eec:	f44f 7280 	mov.w	r2, #256	; 0x100
    8ef0:	601a      	str	r2, [r3, #0]
		buf[0] = len - 1; // length of data (rest of payload)
    8ef2:	7dbb      	ldrb	r3, [r7, #22]
    8ef4:	3b01      	subs	r3, #1
    8ef6:	b2da      	uxtb	r2, r3
    8ef8:	68fb      	ldr	r3, [r7, #12]
    8efa:	701a      	strb	r2, [r3, #0]
		buf[1] = 1; // reply
    8efc:	68fb      	ldr	r3, [r7, #12]
    8efe:	2201      	movs	r2, #1
    8f00:	705a      	strb	r2, [r3, #1]
		for (pa = 0; pa < 8; pa++) {
    8f02:	2300      	movs	r3, #0
    8f04:	75fb      	strb	r3, [r7, #23]
    8f06:	e039      	b.n	8f7c <cc2400_repeater+0x238>
			cc2400_set(FREND, 8 | pa);
    8f08:	7dfb      	ldrb	r3, [r7, #23]
    8f0a:	f043 0308 	orr.w	r3, r3, #8
    8f0e:	b2db      	uxtb	r3, r3
    8f10:	b29b      	uxth	r3, r3
    8f12:	2005      	movs	r0, #5
    8f14:	4619      	mov	r1, r3
    8f16:	f000 feb1 	bl	9c7c <cc2400_set>
			buf[20] = pa;
    8f1a:	68fb      	ldr	r3, [r7, #12]
    8f1c:	7dfa      	ldrb	r2, [r7, #23]
    8f1e:	751a      	strb	r2, [r3, #20]
			for (i = 0; i < 16; i++) {
    8f20:	2300      	movs	r3, #0
    8f22:	61fb      	str	r3, [r7, #28]
    8f24:	e024      	b.n	8f70 <cc2400_repeater+0x22c>
				buf[21] = i;
    8f26:	69fb      	ldr	r3, [r7, #28]
    8f28:	b2da      	uxtb	r2, r3
    8f2a:	68fb      	ldr	r3, [r7, #12]
    8f2c:	755a      	strb	r2, [r3, #21]
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    8f2e:	bf00      	nop
    8f30:	200e      	movs	r0, #14
    8f32:	f000 fe8d 	bl	9c50 <cc2400_get>
    8f36:	4603      	mov	r3, r0
    8f38:	f003 031f 	and.w	r3, r3, #31
    8f3c:	2b0f      	cmp	r3, #15
    8f3e:	d1f7      	bne.n	8f30 <cc2400_repeater+0x1ec>
					for (j = 0; j < len; j++)
    8f40:	2300      	movs	r3, #0
    8f42:	61bb      	str	r3, [r7, #24]
    8f44:	e00a      	b.n	8f5c <cc2400_repeater+0x218>
						cc2400_set8(FIFOREG, buf[j]);
    8f46:	68fa      	ldr	r2, [r7, #12]
    8f48:	69bb      	ldr	r3, [r7, #24]
    8f4a:	4413      	add	r3, r2
    8f4c:	781b      	ldrb	r3, [r3, #0]
    8f4e:	2070      	movs	r0, #112	; 0x70
    8f50:	4619      	mov	r1, r3
    8f52:	f000 fec1 	bl	9cd8 <cc2400_set8>
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
				buf[21] = i;
				while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
					for (j = 0; j < len; j++)
    8f56:	69bb      	ldr	r3, [r7, #24]
    8f58:	3301      	adds	r3, #1
    8f5a:	61bb      	str	r3, [r7, #24]
    8f5c:	7dba      	ldrb	r2, [r7, #22]
    8f5e:	69bb      	ldr	r3, [r7, #24]
    8f60:	429a      	cmp	r2, r3
    8f62:	dcf0      	bgt.n	8f46 <cc2400_repeater+0x202>
						cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
    8f64:	2063      	movs	r0, #99	; 0x63
    8f66:	f000 ff4b 	bl	9e00 <cc2400_strobe>
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
			cc2400_set(FREND, 8 | pa);
			buf[20] = pa;
			for (i = 0; i < 16; i++) {
    8f6a:	69fb      	ldr	r3, [r7, #28]
    8f6c:	3301      	adds	r3, #1
    8f6e:	61fb      	str	r3, [r7, #28]
    8f70:	69fb      	ldr	r3, [r7, #28]
    8f72:	2b0f      	cmp	r3, #15
    8f74:	ddd7      	ble.n	8f26 <cc2400_repeater+0x1e2>
		while (!(cc2400_status() & XOSC16M_STABLE));
		cc2400_strobe(SFSON);
		TXLED_SET;
		buf[0] = len - 1; // length of data (rest of payload)
		buf[1] = 1; // reply
		for (pa = 0; pa < 8; pa++) {
    8f76:	7dfb      	ldrb	r3, [r7, #23]
    8f78:	3301      	adds	r3, #1
    8f7a:	75fb      	strb	r3, [r7, #23]
    8f7c:	7dfb      	ldrb	r3, [r7, #23]
    8f7e:	2b07      	cmp	r3, #7
    8f80:	d9c2      	bls.n	8f08 <cc2400_repeater+0x1c4>
					for (j = 0; j < len; j++)
						cc2400_set8(FIFOREG, buf[j]);
				cc2400_strobe(STX);
			}
		}
		TXLED_CLR;
    8f82:	4b09      	ldr	r3, [pc, #36]	; (8fa8 <cc2400_repeater+0x264>)
    8f84:	f44f 7280 	mov.w	r2, #256	; 0x100
    8f88:	601a      	str	r2, [r3, #0]
		cc2400_strobe(SRFOFF);
    8f8a:	2064      	movs	r0, #100	; 0x64
    8f8c:	f000 ff38 	bl	9e00 <cc2400_strobe>
		while ((cc2400_status() & FS_LOCK));
    8f90:	bf00      	nop
    8f92:	f000 ff2b 	bl	9dec <cc2400_status>
    8f96:	4603      	mov	r3, r0
    8f98:	f003 0304 	and.w	r3, r3, #4
    8f9c:	2b00      	cmp	r3, #0
    8f9e:	d1f8      	bne.n	8f92 <cc2400_repeater+0x24e>
	}
    8fa0:	e6f3      	b.n	8d8a <cc2400_repeater+0x46>
    8fa2:	bf00      	nop
    8fa4:	2009c038 	.word	0x2009c038
    8fa8:	2009c03c 	.word	0x2009c03c
    8fac:	2009c058 	.word	0x2009c058
    8fb0:	001e8480 	.word	0x001e8480

00008fb4 <cc2400_txtest>:
#endif
}

void cc2400_txtest(volatile u8 *mod_ptr, volatile u16 *chan_ptr)
{
    8fb4:	b580      	push	{r7, lr}
    8fb6:	b084      	sub	sp, #16
    8fb8:	af00      	add	r7, sp, #0
    8fba:	6078      	str	r0, [r7, #4]
    8fbc:	6039      	str	r1, [r7, #0]
#ifdef TX_ENABLE
	u16 mdmctrl;
	if (*mod_ptr == MOD_BT_BASIC_RATE) {
    8fbe:	687b      	ldr	r3, [r7, #4]
    8fc0:	781b      	ldrb	r3, [r3, #0]
    8fc2:	b2db      	uxtb	r3, r3
    8fc4:	2b00      	cmp	r3, #0
    8fc6:	d102      	bne.n	8fce <cc2400_txtest+0x1a>
		mdmctrl = 0x0040; // 160 kHz frequency deviation
    8fc8:	2340      	movs	r3, #64	; 0x40
    8fca:	81fb      	strh	r3, [r7, #14]
    8fcc:	e008      	b.n	8fe0 <cc2400_txtest+0x2c>
	} else if (*mod_ptr == MOD_BT_LOW_ENERGY) {
    8fce:	687b      	ldr	r3, [r7, #4]
    8fd0:	781b      	ldrb	r3, [r3, #0]
    8fd2:	b2db      	uxtb	r3, r3
    8fd4:	2b01      	cmp	r3, #1
    8fd6:	d102      	bne.n	8fde <cc2400_txtest+0x2a>
		mdmctrl = 0x0040; // 250 kHz frequency deviation
    8fd8:	2340      	movs	r3, #64	; 0x40
    8fda:	81fb      	strh	r3, [r7, #14]
    8fdc:	e000      	b.n	8fe0 <cc2400_txtest+0x2c>
	} else {
		/* oops */
		return;
    8fde:	e035      	b.n	904c <cc2400_txtest+0x98>
	}
	cc2400_set(LMTST,   0x2b22);
    8fe0:	2012      	movs	r0, #18
    8fe2:	f642 3122 	movw	r1, #11042	; 0x2b22
    8fe6:	f000 fe49 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    8fea:	2014      	movs	r0, #20
    8fec:	f243 314b 	movw	r1, #13131	; 0x334b
    8ff0:	f000 fe44 	bl	9c7c <cc2400_set>
	cc2400_set(GRMDM,   0x0df1); // default value
    8ff4:	2020      	movs	r0, #32
    8ff6:	f640 51f1 	movw	r1, #3569	; 0xdf1
    8ffa:	f000 fe3f 	bl	9c7c <cc2400_set>
	cc2400_set(FSDIV,   2435);
    8ffe:	2002      	movs	r0, #2
    9000:	f640 1183 	movw	r1, #2435	; 0x983
    9004:	f000 fe3a 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, mdmctrl); 
    9008:	89fb      	ldrh	r3, [r7, #14]
    900a:	2003      	movs	r0, #3
    900c:	4619      	mov	r1, r3
    900e:	f000 fe35 	bl	9c7c <cc2400_set>
	
//	cc2400_set(FREND, 8 | 0);
	
	while (!(cc2400_status() & XOSC16M_STABLE));
    9012:	bf00      	nop
    9014:	f000 feea 	bl	9dec <cc2400_status>
    9018:	4603      	mov	r3, r0
    901a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    901e:	2b00      	cmp	r3, #0
    9020:	d0f8      	beq.n	9014 <cc2400_txtest+0x60>
	cc2400_strobe(SFSON);
    9022:	2061      	movs	r0, #97	; 0x61
    9024:	f000 feec 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    9028:	bf00      	nop
    902a:	f000 fedf 	bl	9dec <cc2400_status>
    902e:	4603      	mov	r3, r0
    9030:	f003 0304 	and.w	r3, r3, #4
    9034:	2b00      	cmp	r3, #0
    9036:	d0f8      	beq.n	902a <cc2400_txtest+0x76>
	TXLED_SET;
    9038:	4b06      	ldr	r3, [pc, #24]	; (9054 <cc2400_txtest+0xa0>)
    903a:	f44f 7280 	mov.w	r2, #256	; 0x100
    903e:	601a      	str	r2, [r3, #0]
	cc2400_strobe(STX);
    9040:	2063      	movs	r0, #99	; 0x63
    9042:	f000 fedd 	bl	9e00 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
	PAEN_SET;
    9046:	4b04      	ldr	r3, [pc, #16]	; (9058 <cc2400_txtest+0xa4>)
    9048:	2280      	movs	r2, #128	; 0x80
    904a:	601a      	str	r2, [r3, #0]
#endif
#endif
}
    904c:	3710      	adds	r7, #16
    904e:	46bd      	mov	sp, r7
    9050:	bd80      	pop	{r7, pc}
    9052:	bf00      	nop
    9054:	2009c038 	.word	0x2009c038
    9058:	2009c058 	.word	0x2009c058

0000905c <ssp_start>:
typedef struct _ego_packet_t {
	u8 rxbuf[EGO_PACKET_LEN];
	u32 rxtime;
} ego_packet_t;

static void ssp_start(void) {
    905c:	b480      	push	{r7}
    905e:	af00      	add	r7, sp, #0
	// make sure the (active low) slave select signal is not active
	DIO_SSEL_SET;
    9060:	4b08      	ldr	r3, [pc, #32]	; (9084 <ssp_start+0x28>)
    9062:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    9066:	601a      	str	r2, [r3, #0]

	// enable SSP
	DIO_SSP_CR1 |= SSPCR1_SSE;
    9068:	4a07      	ldr	r2, [pc, #28]	; (9088 <ssp_start+0x2c>)
    906a:	4b07      	ldr	r3, [pc, #28]	; (9088 <ssp_start+0x2c>)
    906c:	681b      	ldr	r3, [r3, #0]
    906e:	f043 0302 	orr.w	r3, r3, #2
    9072:	6013      	str	r3, [r2, #0]

	// activate slave select pin
	DIO_SSEL_CLR;
    9074:	4b05      	ldr	r3, [pc, #20]	; (908c <ssp_start+0x30>)
    9076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    907a:	601a      	str	r2, [r3, #0]
}
    907c:	46bd      	mov	sp, r7
    907e:	f85d 7b04 	ldr.w	r7, [sp], #4
    9082:	4770      	bx	lr
    9084:	2009c098 	.word	0x2009c098
    9088:	40030004 	.word	0x40030004
    908c:	2009c09c 	.word	0x2009c09c

00009090 <ssp_stop>:

static void ssp_stop() {
    9090:	b480      	push	{r7}
    9092:	af00      	add	r7, sp, #0
	// disable CC2400's output (active low)
	DIO_SSEL_SET;
    9094:	4b06      	ldr	r3, [pc, #24]	; (90b0 <ssp_stop+0x20>)
    9096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    909a:	601a      	str	r2, [r3, #0]

	// disable SSP
	DIO_SSP_CR1 &= ~SSPCR1_SSE;
    909c:	4a05      	ldr	r2, [pc, #20]	; (90b4 <ssp_stop+0x24>)
    909e:	4b05      	ldr	r3, [pc, #20]	; (90b4 <ssp_stop+0x24>)
    90a0:	681b      	ldr	r3, [r3, #0]
    90a2:	f023 0302 	bic.w	r3, r3, #2
    90a6:	6013      	str	r3, [r2, #0]
}
    90a8:	46bd      	mov	sp, r7
    90aa:	f85d 7b04 	ldr.w	r7, [sp], #4
    90ae:	4770      	bx	lr
    90b0:	2009c098 	.word	0x2009c098
    90b4:	40030004 	.word	0x40030004

000090b8 <ego_init>:

static void ego_init(void) {
    90b8:	b580      	push	{r7, lr}
    90ba:	af00      	add	r7, sp, #0
	// enable USB interrupts
	ISER0 = ISER0_ISE_USB;
    90bc:	4b03      	ldr	r3, [pc, #12]	; (90cc <ego_init+0x14>)
    90be:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    90c2:	601a      	str	r2, [r3, #0]

	dio_ssp_init();
    90c4:	f000 fd08 	bl	9ad8 <dio_ssp_init>
}
    90c8:	bd80      	pop	{r7, pc}
    90ca:	bf00      	nop
    90cc:	e000e100 	.word	0xe000e100

000090d0 <ego_deinit>:

static void ego_deinit(void) {
    90d0:	b580      	push	{r7, lr}
    90d2:	af00      	add	r7, sp, #0
	cc2400_strobe(SRFOFF);
    90d4:	2064      	movs	r0, #100	; 0x64
    90d6:	f000 fe93 	bl	9e00 <cc2400_strobe>
	ssp_stop(); // TODO disable SSP
    90da:	f7ff ffd9 	bl	9090 <ssp_stop>
	ICER0 = ICER0_ICE_USB;
    90de:	4b02      	ldr	r3, [pc, #8]	; (90e8 <ego_deinit+0x18>)
    90e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    90e4:	601a      	str	r2, [r3, #0]
}
    90e6:	bd80      	pop	{r7, pc}
    90e8:	e000e180 	.word	0xe000e180

000090ec <rf_on>:

static void rf_on(void) {
    90ec:	b580      	push	{r7, lr}
    90ee:	af00      	add	r7, sp, #0
	cc2400_set(MANAND,  0x7fff);
    90f0:	200d      	movs	r0, #13
    90f2:	f647 71ff 	movw	r1, #32767	; 0x7fff
    90f6:	f000 fdc1 	bl	9c7c <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    90fa:	2012      	movs	r0, #18
    90fc:	f642 3122 	movw	r1, #11042	; 0x2b22
    9100:	f000 fdbc 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x134b); // without PRNG
    9104:	2014      	movs	r0, #20
    9106:	f241 314b 	movw	r1, #4939	; 0x134b
    910a:	f000 fdb7 	bl	9c7c <cc2400_set>
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    910e:	2020      	movs	r0, #32
    9110:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    9114:	f000 fdb2 	bl	9c7c <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel - 1); // 1 MHz IF
    9118:	4b1e      	ldr	r3, [pc, #120]	; (9194 <rf_on+0xa8>)
    911a:	881b      	ldrh	r3, [r3, #0]
    911c:	b29b      	uxth	r3, r3
    911e:	3b01      	subs	r3, #1
    9120:	b29b      	uxth	r3, r3
    9122:	2002      	movs	r0, #2
    9124:	4619      	mov	r1, r3
    9126:	f000 fda9 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    912a:	2003      	movs	r0, #3
    912c:	2126      	movs	r1, #38	; 0x26
    912e:	f000 fda5 	bl	9c7c <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    9132:	2021      	movs	r0, #33	; 0x21
    9134:	2103      	movs	r1, #3
    9136:	f000 fda1 	bl	9c7c <cc2400_set>

    // 630f9ffe86
	cc2400_set(SYNCH,   0x630f);
    913a:	202d      	movs	r0, #45	; 0x2d
    913c:	f246 310f 	movw	r1, #25359	; 0x630f
    9140:	f000 fd9c 	bl	9c7c <cc2400_set>
	cc2400_set(SYNCL,   0x9ffe);
    9144:	202c      	movs	r0, #44	; 0x2c
    9146:	f649 71fe 	movw	r1, #40958	; 0x9ffe
    914a:	f000 fd97 	bl	9c7c <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    914e:	bf00      	nop
    9150:	f000 fe4c 	bl	9dec <cc2400_status>
    9154:	4603      	mov	r3, r0
    9156:	f003 0340 	and.w	r3, r3, #64	; 0x40
    915a:	2b00      	cmp	r3, #0
    915c:	d0f8      	beq.n	9150 <rf_on+0x64>

	ssp_start();
    915e:	f7ff ff7d 	bl	905c <ssp_start>

	cc2400_strobe(SFSON);
    9162:	2061      	movs	r0, #97	; 0x61
    9164:	f000 fe4c 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    9168:	bf00      	nop
    916a:	f000 fe3f 	bl	9dec <cc2400_status>
    916e:	4603      	mov	r3, r0
    9170:	f003 0304 	and.w	r3, r3, #4
    9174:	2b00      	cmp	r3, #0
    9176:	d0f8      	beq.n	916a <rf_on+0x7e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9178:	bf00      	nop
    917a:	200e      	movs	r0, #14
    917c:	f000 fd68 	bl	9c50 <cc2400_get>
    9180:	4603      	mov	r3, r0
    9182:	f003 031f 	and.w	r3, r3, #31
    9186:	2b0f      	cmp	r3, #15
    9188:	d1f7      	bne.n	917a <rf_on+0x8e>

	cc2400_strobe(SRX);
    918a:	2062      	movs	r0, #98	; 0x62
    918c:	f000 fe38 	bl	9e00 <cc2400_strobe>
}
    9190:	bd80      	pop	{r7, pc}
    9192:	bf00      	nop
    9194:	1000049c 	.word	0x1000049c

00009198 <do_rx>:

void do_rx(ego_packet_t *packet) {
    9198:	b480      	push	{r7}
    919a:	b085      	sub	sp, #20
    919c:	af00      	add	r7, sp, #0
    919e:	6078      	str	r0, [r7, #4]
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    91a0:	2300      	movs	r3, #0
    91a2:	60fb      	str	r3, [r7, #12]
    91a4:	e011      	b.n	91ca <do_rx+0x32>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
    91a6:	bf00      	nop
    91a8:	4b0c      	ldr	r3, [pc, #48]	; (91dc <do_rx+0x44>)
    91aa:	681b      	ldr	r3, [r3, #0]
    91ac:	f003 0304 	and.w	r3, r3, #4
    91b0:	2b00      	cmp	r3, #0
    91b2:	d0f9      	beq.n	91a8 <do_rx+0x10>
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
    91b4:	4b0a      	ldr	r3, [pc, #40]	; (91e0 <do_rx+0x48>)
    91b6:	681b      	ldr	r3, [r3, #0]
    91b8:	b2d9      	uxtb	r1, r3
    91ba:	687a      	ldr	r2, [r7, #4]
    91bc:	68fb      	ldr	r3, [r7, #12]
    91be:	4413      	add	r3, r2
    91c0:	460a      	mov	r2, r1
    91c2:	701a      	strb	r2, [r3, #0]
	cc2400_strobe(SRX);
}

void do_rx(ego_packet_t *packet) {
	int i;
	for (i = 0; i < EGO_PACKET_LEN; i++) {
    91c4:	68fb      	ldr	r3, [r7, #12]
    91c6:	3301      	adds	r3, #1
    91c8:	60fb      	str	r3, [r7, #12]
    91ca:	68fb      	ldr	r3, [r7, #12]
    91cc:	2b23      	cmp	r3, #35	; 0x23
    91ce:	ddea      	ble.n	91a6 <do_rx+0xe>
		// make sure there are bytes ready
		while (!(SSP1SR & SSPSR_RNE)) ;
		packet->rxbuf[i] = (u8)DIO_SSP_DR;
	}
}
    91d0:	3714      	adds	r7, #20
    91d2:	46bd      	mov	sp, r7
    91d4:	f85d 7b04 	ldr.w	r7, [sp], #4
    91d8:	4770      	bx	lr
    91da:	bf00      	nop
    91dc:	4003000c 	.word	0x4003000c
    91e0:	40030008 	.word	0x40030008

000091e4 <sync_received>:

static inline int sync_received(void) {
    91e4:	b580      	push	{r7, lr}
    91e6:	af00      	add	r7, sp, #0
	return cc2400_status() & SYNC_RECEIVED;
    91e8:	f000 fe00 	bl	9dec <cc2400_status>
    91ec:	4603      	mov	r3, r0
    91ee:	f003 0310 	and.w	r3, r3, #16
}
    91f2:	4618      	mov	r0, r3
    91f4:	bd80      	pop	{r7, pc}
    91f6:	bf00      	nop

000091f8 <sleep_ms>:

// sleep for some milliseconds
static void sleep_ms(ego_fsm_state_t *state, u32 duration) {
    91f8:	b480      	push	{r7}
    91fa:	b083      	sub	sp, #12
    91fc:	af00      	add	r7, sp, #0
    91fe:	6078      	str	r0, [r7, #4]
    9200:	6039      	str	r1, [r7, #0]
	state->sleep_start = CLK100NS;
    9202:	4b0c      	ldr	r3, [pc, #48]	; (9234 <sleep_ms+0x3c>)
    9204:	681b      	ldr	r3, [r3, #0]
    9206:	f3c3 0313 	ubfx	r3, r3, #0, #20
    920a:	f640 4235 	movw	r2, #3125	; 0xc35
    920e:	fb02 f203 	mul.w	r2, r2, r3
    9212:	4b09      	ldr	r3, [pc, #36]	; (9238 <sleep_ms+0x40>)
    9214:	681b      	ldr	r3, [r3, #0]
    9216:	441a      	add	r2, r3
    9218:	687b      	ldr	r3, [r7, #4]
    921a:	609a      	str	r2, [r3, #8]
	state->sleep_duration = duration * 1000*10;
    921c:	683b      	ldr	r3, [r7, #0]
    921e:	f242 7210 	movw	r2, #10000	; 0x2710
    9222:	fb02 f203 	mul.w	r2, r2, r3
    9226:	687b      	ldr	r3, [r7, #4]
    9228:	60da      	str	r2, [r3, #12]
}
    922a:	370c      	adds	r7, #12
    922c:	46bd      	mov	sp, r7
    922e:	f85d 7b04 	ldr.w	r7, [sp], #4
    9232:	4770      	bx	lr
    9234:	10000be4 	.word	0x10000be4
    9238:	40004008 	.word	0x40004008

0000923c <sleep_ms_anchor>:

// sleep for some milliseconds relative to the current anchor point
static void sleep_ms_anchor(ego_fsm_state_t *state, u32 duration) {
    923c:	b480      	push	{r7}
    923e:	b083      	sub	sp, #12
    9240:	af00      	add	r7, sp, #0
    9242:	6078      	str	r0, [r7, #4]
    9244:	6039      	str	r1, [r7, #0]
	state->sleep_start = state->anchor;
    9246:	687b      	ldr	r3, [r7, #4]
    9248:	699a      	ldr	r2, [r3, #24]
    924a:	687b      	ldr	r3, [r7, #4]
    924c:	609a      	str	r2, [r3, #8]
	state->sleep_duration = duration * 1000*10;
    924e:	683b      	ldr	r3, [r7, #0]
    9250:	f242 7210 	movw	r2, #10000	; 0x2710
    9254:	fb02 f203 	mul.w	r2, r2, r3
    9258:	687b      	ldr	r3, [r7, #4]
    925a:	60da      	str	r2, [r3, #12]
}
    925c:	370c      	adds	r7, #12
    925e:	46bd      	mov	sp, r7
    9260:	f85d 7b04 	ldr.w	r7, [sp], #4
    9264:	4770      	bx	lr
    9266:	bf00      	nop

00009268 <sleep_elapsed>:

static inline int sleep_elapsed(ego_fsm_state_t *state) {
    9268:	b480      	push	{r7}
    926a:	b085      	sub	sp, #20
    926c:	af00      	add	r7, sp, #0
    926e:	6078      	str	r0, [r7, #4]
	u32 now = CLK100NS;
    9270:	4b13      	ldr	r3, [pc, #76]	; (92c0 <sleep_elapsed+0x58>)
    9272:	681b      	ldr	r3, [r3, #0]
    9274:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9278:	f640 4235 	movw	r2, #3125	; 0xc35
    927c:	fb02 f203 	mul.w	r2, r2, r3
    9280:	4b10      	ldr	r3, [pc, #64]	; (92c4 <sleep_elapsed+0x5c>)
    9282:	681b      	ldr	r3, [r3, #0]
    9284:	4413      	add	r3, r2
    9286:	60fb      	str	r3, [r7, #12]
	if (now < state->sleep_start)
    9288:	687b      	ldr	r3, [r7, #4]
    928a:	689a      	ldr	r2, [r3, #8]
    928c:	68fb      	ldr	r3, [r7, #12]
    928e:	429a      	cmp	r2, r3
    9290:	d905      	bls.n	929e <sleep_elapsed+0x36>
		now += 3276800000;
    9292:	68fb      	ldr	r3, [r7, #12]
    9294:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
    9298:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
    929c:	60fb      	str	r3, [r7, #12]
	return (now - state->sleep_start) >= state->sleep_duration;
    929e:	687b      	ldr	r3, [r7, #4]
    92a0:	689b      	ldr	r3, [r3, #8]
    92a2:	68fa      	ldr	r2, [r7, #12]
    92a4:	1ad2      	subs	r2, r2, r3
    92a6:	687b      	ldr	r3, [r7, #4]
    92a8:	68db      	ldr	r3, [r3, #12]
    92aa:	429a      	cmp	r2, r3
    92ac:	bf2c      	ite	cs
    92ae:	2301      	movcs	r3, #1
    92b0:	2300      	movcc	r3, #0
    92b2:	b2db      	uxtb	r3, r3
}
    92b4:	4618      	mov	r0, r3
    92b6:	3714      	adds	r7, #20
    92b8:	46bd      	mov	sp, r7
    92ba:	f85d 7b04 	ldr.w	r7, [sp], #4
    92be:	4770      	bx	lr
    92c0:	10000be4 	.word	0x10000be4
    92c4:	40004008 	.word	0x40004008

000092c8 <nop_state>:

/////////////
// states

// do nothing
void nop_state(ego_fsm_state_t *state) {
    92c8:	b480      	push	{r7}
    92ca:	b083      	sub	sp, #12
    92cc:	af00      	add	r7, sp, #0
    92ce:	6078      	str	r0, [r7, #4]
}
    92d0:	370c      	adds	r7, #12
    92d2:	46bd      	mov	sp, r7
    92d4:	f85d 7b04 	ldr.w	r7, [sp], #4
    92d8:	4770      	bx	lr
    92da:	bf00      	nop

000092dc <init_state>:

// used in follow and jam mode, override the channel supplied by user
void init_state(ego_fsm_state_t *state) {
    92dc:	b480      	push	{r7}
    92de:	b083      	sub	sp, #12
    92e0:	af00      	add	r7, sp, #0
    92e2:	6078      	str	r0, [r7, #4]
	state->channel_index = 0;
    92e4:	687b      	ldr	r3, [r7, #4]
    92e6:	2200      	movs	r2, #0
    92e8:	605a      	str	r2, [r3, #4]
	channel = channels[state->channel_index];
    92ea:	687b      	ldr	r3, [r7, #4]
    92ec:	685b      	ldr	r3, [r3, #4]
    92ee:	4a06      	ldr	r2, [pc, #24]	; (9308 <init_state+0x2c>)
    92f0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    92f4:	4b05      	ldr	r3, [pc, #20]	; (930c <init_state+0x30>)
    92f6:	801a      	strh	r2, [r3, #0]
	state->state = EGO_ST_START_RX;
    92f8:	687b      	ldr	r3, [r7, #4]
    92fa:	2201      	movs	r2, #1
    92fc:	701a      	strb	r2, [r3, #0]
}
    92fe:	370c      	adds	r7, #12
    9300:	46bd      	mov	sp, r7
    9302:	f85d 7b04 	ldr.w	r7, [sp], #4
    9306:	4770      	bx	lr
    9308:	100008b0 	.word	0x100008b0
    930c:	1000049c 	.word	0x1000049c

00009310 <start_rf_state>:

void start_rf_state(ego_fsm_state_t *state) {
    9310:	b580      	push	{r7, lr}
    9312:	b082      	sub	sp, #8
    9314:	af00      	add	r7, sp, #0
    9316:	6078      	str	r0, [r7, #4]
	rf_on();
    9318:	f7ff fee8 	bl	90ec <rf_on>
	state->state = EGO_ST_CAP;
    931c:	687b      	ldr	r3, [r7, #4]
    931e:	2202      	movs	r2, #2
    9320:	701a      	strb	r2, [r3, #0]
}
    9322:	3708      	adds	r7, #8
    9324:	46bd      	mov	sp, r7
    9326:	bd80      	pop	{r7, pc}

00009328 <cap_state>:

void cap_state(ego_fsm_state_t *state) {
    9328:	b580      	push	{r7, lr}
    932a:	b08c      	sub	sp, #48	; 0x30
    932c:	af00      	add	r7, sp, #0
    932e:	6078      	str	r0, [r7, #4]
	ego_packet_t packet = {
    9330:	f107 0308 	add.w	r3, r7, #8
    9334:	2200      	movs	r2, #0
    9336:	601a      	str	r2, [r3, #0]
    9338:	3304      	adds	r3, #4
    933a:	2200      	movs	r2, #0
    933c:	601a      	str	r2, [r3, #0]
    933e:	3304      	adds	r3, #4
    9340:	2200      	movs	r2, #0
    9342:	601a      	str	r2, [r3, #0]
    9344:	3304      	adds	r3, #4
    9346:	2200      	movs	r2, #0
    9348:	601a      	str	r2, [r3, #0]
    934a:	3304      	adds	r3, #4
    934c:	2200      	movs	r2, #0
    934e:	601a      	str	r2, [r3, #0]
    9350:	3304      	adds	r3, #4
    9352:	2200      	movs	r2, #0
    9354:	601a      	str	r2, [r3, #0]
    9356:	3304      	adds	r3, #4
    9358:	2200      	movs	r2, #0
    935a:	601a      	str	r2, [r3, #0]
    935c:	3304      	adds	r3, #4
    935e:	2200      	movs	r2, #0
    9360:	601a      	str	r2, [r3, #0]
    9362:	3304      	adds	r3, #4
    9364:	2200      	movs	r2, #0
    9366:	601a      	str	r2, [r3, #0]
    9368:	3304      	adds	r3, #4
    936a:	2200      	movs	r2, #0
    936c:	601a      	str	r2, [r3, #0]
    936e:	3304      	adds	r3, #4
		.rxtime = CLK100NS,
    9370:	4b23      	ldr	r3, [pc, #140]	; (9400 <cap_state+0xd8>)
    9372:	681b      	ldr	r3, [r3, #0]
    9374:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9378:	f640 4235 	movw	r2, #3125	; 0xc35
    937c:	fb02 f203 	mul.w	r2, r2, r3
    9380:	4b20      	ldr	r3, [pc, #128]	; (9404 <cap_state+0xdc>)
    9382:	681b      	ldr	r3, [r3, #0]
    9384:	4413      	add	r3, r2
	rf_on();
	state->state = EGO_ST_CAP;
}

void cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    9386:	62fb      	str	r3, [r7, #44]	; 0x2c
		.rxtime = CLK100NS,
	};

	if (sleep_elapsed(state)) {
    9388:	6878      	ldr	r0, [r7, #4]
    938a:	f7ff ff6d 	bl	9268 <sleep_elapsed>
    938e:	4603      	mov	r3, r0
    9390:	2b00      	cmp	r3, #0
    9392:	d006      	beq.n	93a2 <cap_state+0x7a>
		sleep_ms(state, 4);
    9394:	6878      	ldr	r0, [r7, #4]
    9396:	2104      	movs	r1, #4
    9398:	f7ff ff2e 	bl	91f8 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    939c:	687b      	ldr	r3, [r7, #4]
    939e:	2203      	movs	r2, #3
    93a0:	701a      	strb	r2, [r3, #0]
	}

	if (sync_received()) {
    93a2:	f7ff ff1f 	bl	91e4 <sync_received>
    93a6:	4603      	mov	r3, r0
    93a8:	2b00      	cmp	r3, #0
    93aa:	d019      	beq.n	93e0 <cap_state+0xb8>
		RXLED_SET;
    93ac:	4b16      	ldr	r3, [pc, #88]	; (9408 <cap_state+0xe0>)
    93ae:	2210      	movs	r2, #16
    93b0:	601a      	str	r2, [r3, #0]
		do_rx(&packet);
    93b2:	f107 0308 	add.w	r3, r7, #8
    93b6:	4618      	mov	r0, r3
    93b8:	f7ff feee 	bl	9198 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    93bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    93be:	f107 0208 	add.w	r2, r7, #8
    93c2:	2006      	movs	r0, #6
    93c4:	4611      	mov	r1, r2
    93c6:	461a      	mov	r2, r3
    93c8:	f7fb f93c 	bl	4644 <enqueue_with_ts>
		RXLED_CLR;
    93cc:	4b0f      	ldr	r3, [pc, #60]	; (940c <cap_state+0xe4>)
    93ce:	2210      	movs	r2, #16
    93d0:	601a      	str	r2, [r3, #0]

		sleep_ms(state, 6);
    93d2:	6878      	ldr	r0, [r7, #4]
    93d4:	2106      	movs	r1, #6
    93d6:	f7ff ff0f 	bl	91f8 <sleep_ms>
		state->state = EGO_ST_SLEEP;
    93da:	687b      	ldr	r3, [r7, #4]
    93dc:	2203      	movs	r2, #3
    93de:	701a      	strb	r2, [r3, #0]
	}

	// kill RF on state change
	if (state->state != EGO_ST_CAP) {
    93e0:	687b      	ldr	r3, [r7, #4]
    93e2:	781b      	ldrb	r3, [r3, #0]
    93e4:	2b02      	cmp	r3, #2
    93e6:	d007      	beq.n	93f8 <cap_state+0xd0>
		cc2400_strobe(SRFOFF);
    93e8:	2064      	movs	r0, #100	; 0x64
    93ea:	f000 fd09 	bl	9e00 <cc2400_strobe>
		ssp_stop();
    93ee:	f7ff fe4f 	bl	9090 <ssp_stop>
		state->timer_active = 1;
    93f2:	687b      	ldr	r3, [r7, #4]
    93f4:	2201      	movs	r2, #1
    93f6:	611a      	str	r2, [r3, #16]
	}
}
    93f8:	3730      	adds	r7, #48	; 0x30
    93fa:	46bd      	mov	sp, r7
    93fc:	bd80      	pop	{r7, pc}
    93fe:	bf00      	nop
    9400:	10000be4 	.word	0x10000be4
    9404:	40004008 	.word	0x40004008
    9408:	2009c038 	.word	0x2009c038
    940c:	2009c03c 	.word	0x2009c03c

00009410 <sleep_state>:

void sleep_state(ego_fsm_state_t *state) {
    9410:	b580      	push	{r7, lr}
    9412:	b082      	sub	sp, #8
    9414:	af00      	add	r7, sp, #0
    9416:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    9418:	6878      	ldr	r0, [r7, #4]
    941a:	f7ff ff25 	bl	9268 <sleep_elapsed>
    941e:	4603      	mov	r3, r0
    9420:	2b00      	cmp	r3, #0
    9422:	d01e      	beq.n	9462 <sleep_state+0x52>
		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    9424:	687b      	ldr	r3, [r7, #4]
    9426:	685b      	ldr	r3, [r3, #4]
    9428:	1c5a      	adds	r2, r3, #1
    942a:	4b0f      	ldr	r3, [pc, #60]	; (9468 <sleep_state+0x58>)
    942c:	4013      	ands	r3, r2
    942e:	2b00      	cmp	r3, #0
    9430:	da03      	bge.n	943a <sleep_state+0x2a>
    9432:	3b01      	subs	r3, #1
    9434:	f063 0303 	orn	r3, r3, #3
    9438:	3301      	adds	r3, #1
    943a:	461a      	mov	r2, r3
    943c:	687b      	ldr	r3, [r7, #4]
    943e:	605a      	str	r2, [r3, #4]
		channel = channels[state->channel_index];
    9440:	687b      	ldr	r3, [r7, #4]
    9442:	685b      	ldr	r3, [r3, #4]
    9444:	4a09      	ldr	r2, [pc, #36]	; (946c <sleep_state+0x5c>)
    9446:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    944a:	4b09      	ldr	r3, [pc, #36]	; (9470 <sleep_state+0x60>)
    944c:	801a      	strh	r2, [r3, #0]

		// set 7 ms timeout for RX
		sleep_ms(state, 7);
    944e:	6878      	ldr	r0, [r7, #4]
    9450:	2107      	movs	r1, #7
    9452:	f7ff fed1 	bl	91f8 <sleep_ms>
		state->timer_active = 1;
    9456:	687b      	ldr	r3, [r7, #4]
    9458:	2201      	movs	r2, #1
    945a:	611a      	str	r2, [r3, #16]

		state->state = EGO_ST_START_RX;
    945c:	687b      	ldr	r3, [r7, #4]
    945e:	2201      	movs	r2, #1
    9460:	701a      	strb	r2, [r3, #0]
	}
}
    9462:	3708      	adds	r7, #8
    9464:	46bd      	mov	sp, r7
    9466:	bd80      	pop	{r7, pc}
    9468:	80000003 	.word	0x80000003
    946c:	100008b0 	.word	0x100008b0
    9470:	1000049c 	.word	0x1000049c

00009474 <continuous_init_state>:

// continuous cap states (reuses START_RX state)
void continuous_init_state(ego_fsm_state_t *state) {
    9474:	b480      	push	{r7}
    9476:	b083      	sub	sp, #12
    9478:	af00      	add	r7, sp, #0
    947a:	6078      	str	r0, [r7, #4]
	state->state = EGO_ST_START_RX;
    947c:	687b      	ldr	r3, [r7, #4]
    947e:	2201      	movs	r2, #1
    9480:	701a      	strb	r2, [r3, #0]
}
    9482:	370c      	adds	r7, #12
    9484:	46bd      	mov	sp, r7
    9486:	f85d 7b04 	ldr.w	r7, [sp], #4
    948a:	4770      	bx	lr

0000948c <continuous_cap_state>:

void continuous_cap_state(ego_fsm_state_t *state) {
    948c:	b580      	push	{r7, lr}
    948e:	b08c      	sub	sp, #48	; 0x30
    9490:	af00      	add	r7, sp, #0
    9492:	6078      	str	r0, [r7, #4]
	ego_packet_t packet = {
    9494:	f107 0308 	add.w	r3, r7, #8
    9498:	2200      	movs	r2, #0
    949a:	601a      	str	r2, [r3, #0]
    949c:	3304      	adds	r3, #4
    949e:	2200      	movs	r2, #0
    94a0:	601a      	str	r2, [r3, #0]
    94a2:	3304      	adds	r3, #4
    94a4:	2200      	movs	r2, #0
    94a6:	601a      	str	r2, [r3, #0]
    94a8:	3304      	adds	r3, #4
    94aa:	2200      	movs	r2, #0
    94ac:	601a      	str	r2, [r3, #0]
    94ae:	3304      	adds	r3, #4
    94b0:	2200      	movs	r2, #0
    94b2:	601a      	str	r2, [r3, #0]
    94b4:	3304      	adds	r3, #4
    94b6:	2200      	movs	r2, #0
    94b8:	601a      	str	r2, [r3, #0]
    94ba:	3304      	adds	r3, #4
    94bc:	2200      	movs	r2, #0
    94be:	601a      	str	r2, [r3, #0]
    94c0:	3304      	adds	r3, #4
    94c2:	2200      	movs	r2, #0
    94c4:	601a      	str	r2, [r3, #0]
    94c6:	3304      	adds	r3, #4
    94c8:	2200      	movs	r2, #0
    94ca:	601a      	str	r2, [r3, #0]
    94cc:	3304      	adds	r3, #4
    94ce:	2200      	movs	r2, #0
    94d0:	601a      	str	r2, [r3, #0]
    94d2:	3304      	adds	r3, #4
		.rxtime = CLK100NS,
    94d4:	4b1e      	ldr	r3, [pc, #120]	; (9550 <continuous_cap_state+0xc4>)
    94d6:	681b      	ldr	r3, [r3, #0]
    94d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
    94dc:	f640 4235 	movw	r2, #3125	; 0xc35
    94e0:	fb02 f203 	mul.w	r2, r2, r3
    94e4:	4b1b      	ldr	r3, [pc, #108]	; (9554 <continuous_cap_state+0xc8>)
    94e6:	681b      	ldr	r3, [r3, #0]
    94e8:	4413      	add	r3, r2
void continuous_init_state(ego_fsm_state_t *state) {
	state->state = EGO_ST_START_RX;
}

void continuous_cap_state(ego_fsm_state_t *state) {
	ego_packet_t packet = {
    94ea:	62fb      	str	r3, [r7, #44]	; 0x2c
		.rxtime = CLK100NS,
	};

	if (sync_received()) {
    94ec:	f7ff fe7a 	bl	91e4 <sync_received>
    94f0:	4603      	mov	r3, r0
    94f2:	2b00      	cmp	r3, #0
    94f4:	d029      	beq.n	954a <continuous_cap_state+0xbe>
		RXLED_SET;
    94f6:	4b18      	ldr	r3, [pc, #96]	; (9558 <continuous_cap_state+0xcc>)
    94f8:	2210      	movs	r2, #16
    94fa:	601a      	str	r2, [r3, #0]
		do_rx(&packet);
    94fc:	f107 0308 	add.w	r3, r7, #8
    9500:	4618      	mov	r0, r3
    9502:	f7ff fe49 	bl	9198 <do_rx>
		enqueue_with_ts(EGO_PACKET, packet.rxbuf, packet.rxtime);
    9506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9508:	f107 0208 	add.w	r2, r7, #8
    950c:	2006      	movs	r0, #6
    950e:	4611      	mov	r1, r2
    9510:	461a      	mov	r2, r3
    9512:	f7fb f897 	bl	4644 <enqueue_with_ts>
		RXLED_CLR;
    9516:	4b11      	ldr	r3, [pc, #68]	; (955c <continuous_cap_state+0xd0>)
    9518:	2210      	movs	r2, #16
    951a:	601a      	str	r2, [r3, #0]

		// restart cap with radio warm
		cc2400_strobe(SFSON);
    951c:	2061      	movs	r0, #97	; 0x61
    951e:	f000 fc6f 	bl	9e00 <cc2400_strobe>
		while (!(cc2400_status() & FS_LOCK));
    9522:	bf00      	nop
    9524:	f000 fc62 	bl	9dec <cc2400_status>
    9528:	4603      	mov	r3, r0
    952a:	f003 0304 	and.w	r3, r3, #4
    952e:	2b00      	cmp	r3, #0
    9530:	d0f8      	beq.n	9524 <continuous_cap_state+0x98>
		while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    9532:	bf00      	nop
    9534:	200e      	movs	r0, #14
    9536:	f000 fb8b 	bl	9c50 <cc2400_get>
    953a:	4603      	mov	r3, r0
    953c:	f003 031f 	and.w	r3, r3, #31
    9540:	2b0f      	cmp	r3, #15
    9542:	d1f7      	bne.n	9534 <continuous_cap_state+0xa8>
		cc2400_strobe(SRX);
    9544:	2062      	movs	r0, #98	; 0x62
    9546:	f000 fc5b 	bl	9e00 <cc2400_strobe>
	}
}
    954a:	3730      	adds	r7, #48	; 0x30
    954c:	46bd      	mov	sp, r7
    954e:	bd80      	pop	{r7, pc}
    9550:	10000be4 	.word	0x10000be4
    9554:	40004008 	.word	0x40004008
    9558:	2009c038 	.word	0x2009c038
    955c:	2009c03c 	.word	0x2009c03c

00009560 <jam_cap_state>:

// jammer states
void jam_cap_state(ego_fsm_state_t *state) {
    9560:	b580      	push	{r7, lr}
    9562:	b082      	sub	sp, #8
    9564:	af00      	add	r7, sp, #0
    9566:	6078      	str	r0, [r7, #4]
	if (sync_received()) {
    9568:	f7ff fe3c 	bl	91e4 <sync_received>
    956c:	4603      	mov	r3, r0
    956e:	2b00      	cmp	r3, #0
    9570:	d012      	beq.n	9598 <jam_cap_state+0x38>
		state->state = EGO_ST_START_JAMMING;
    9572:	687b      	ldr	r3, [r7, #4]
    9574:	2204      	movs	r2, #4
    9576:	701a      	strb	r2, [r3, #0]
		state->packet_observed = 1;
    9578:	687b      	ldr	r3, [r7, #4]
    957a:	2201      	movs	r2, #1
    957c:	615a      	str	r2, [r3, #20]
		state->anchor = CLK100NS;
    957e:	4b16      	ldr	r3, [pc, #88]	; (95d8 <jam_cap_state+0x78>)
    9580:	681b      	ldr	r3, [r3, #0]
    9582:	f3c3 0313 	ubfx	r3, r3, #0, #20
    9586:	f640 4235 	movw	r2, #3125	; 0xc35
    958a:	fb02 f203 	mul.w	r2, r2, r3
    958e:	4b13      	ldr	r3, [pc, #76]	; (95dc <jam_cap_state+0x7c>)
    9590:	681b      	ldr	r3, [r3, #0]
    9592:	441a      	add	r2, r3
    9594:	687b      	ldr	r3, [r7, #4]
    9596:	619a      	str	r2, [r3, #24]
	}
	if (state->timer_active && sleep_elapsed(state)) {
    9598:	687b      	ldr	r3, [r7, #4]
    959a:	691b      	ldr	r3, [r3, #16]
    959c:	2b00      	cmp	r3, #0
    959e:	d00f      	beq.n	95c0 <jam_cap_state+0x60>
    95a0:	6878      	ldr	r0, [r7, #4]
    95a2:	f7ff fe61 	bl	9268 <sleep_elapsed>
    95a6:	4603      	mov	r3, r0
    95a8:	2b00      	cmp	r3, #0
    95aa:	d009      	beq.n	95c0 <jam_cap_state+0x60>
		state->state = EGO_ST_START_JAMMING;
    95ac:	687b      	ldr	r3, [r7, #4]
    95ae:	2204      	movs	r2, #4
    95b0:	701a      	strb	r2, [r3, #0]
		state->packet_observed = 0;
    95b2:	687b      	ldr	r3, [r7, #4]
    95b4:	2200      	movs	r2, #0
    95b6:	615a      	str	r2, [r3, #20]
		sleep_ms(state, 11); // 11 ms hop interval
    95b8:	6878      	ldr	r0, [r7, #4]
    95ba:	210b      	movs	r1, #11
    95bc:	f7ff fe1c 	bl	91f8 <sleep_ms>
	}

	// state changed, kill radio
	if (state->state != EGO_ST_CAP) {
    95c0:	687b      	ldr	r3, [r7, #4]
    95c2:	781b      	ldrb	r3, [r3, #0]
    95c4:	2b02      	cmp	r3, #2
    95c6:	d004      	beq.n	95d2 <jam_cap_state+0x72>
		cc2400_strobe(SRFOFF);
    95c8:	2064      	movs	r0, #100	; 0x64
    95ca:	f000 fc19 	bl	9e00 <cc2400_strobe>
		ssp_stop();
    95ce:	f7ff fd5f 	bl	9090 <ssp_stop>
	}
}
    95d2:	3708      	adds	r7, #8
    95d4:	46bd      	mov	sp, r7
    95d6:	bd80      	pop	{r7, pc}
    95d8:	10000be4 	.word	0x10000be4
    95dc:	40004008 	.word	0x40004008

000095e0 <start_jamming_state>:

void start_jamming_state(ego_fsm_state_t *state) {
    95e0:	b580      	push	{r7, lr}
    95e2:	b082      	sub	sp, #8
    95e4:	af00      	add	r7, sp, #0
    95e6:	6078      	str	r0, [r7, #4]
#ifdef TX_ENABLE
	cc2400_set(MANAND,  0x7fff);
    95e8:	200d      	movs	r0, #13
    95ea:	f647 71ff 	movw	r1, #32767	; 0x7fff
    95ee:	f000 fb45 	bl	9c7c <cc2400_set>
	cc2400_set(LMTST,   0x2b22);
    95f2:	2012      	movs	r0, #18
    95f4:	f642 3122 	movw	r1, #11042	; 0x2b22
    95f8:	f000 fb40 	bl	9c7c <cc2400_set>
	cc2400_set(MDMTST0, 0x334b); // with PRNG
    95fc:	2014      	movs	r0, #20
    95fe:	f243 314b 	movw	r1, #13131	; 0x334b
    9602:	f000 fb3b 	bl	9c7c <cc2400_set>
	// cc2400_set(GRMDM,   0x04e0); // un-buffered mode, 2FSK
	cc2400_set(GRMDM,   0x04c0); // un-buffered mode, 2FSK
    9606:	2020      	movs	r0, #32
    9608:	f44f 6198 	mov.w	r1, #1216	; 0x4c0
    960c:	f000 fb36 	bl	9c7c <cc2400_set>
	//      |  | |   |  +--------> CRC off
	//      |  | |   +-----------> sync word: 24 MSB bits of SYNC_WORD
	//      |  | +---------------> 1 byte of 01010101
	//      |  +-----------------> packet mode
	//      +--------------------> un-buffered mode
	cc2400_set(FSDIV,   channel); // no IF for TX
    9610:	4b21      	ldr	r3, [pc, #132]	; (9698 <start_jamming_state+0xb8>)
    9612:	881b      	ldrh	r3, [r3, #0]
    9614:	b29b      	uxth	r3, r3
    9616:	2002      	movs	r0, #2
    9618:	4619      	mov	r1, r3
    961a:	f000 fb2f 	bl	9c7c <cc2400_set>
	cc2400_set(MDMCTRL, 0x0026); // 150 kHz frequency deviation
    961e:	2003      	movs	r0, #3
    9620:	2126      	movs	r1, #38	; 0x26
    9622:	f000 fb2b 	bl	9c7c <cc2400_set>
	cc2400_set(GRDEC,  3);       // 250 kbit
    9626:	2021      	movs	r0, #33	; 0x21
    9628:	2103      	movs	r1, #3
    962a:	f000 fb27 	bl	9c7c <cc2400_set>
	cc2400_set(FREND, 0xf);
    962e:	2005      	movs	r0, #5
    9630:	210f      	movs	r1, #15
    9632:	f000 fb23 	bl	9c7c <cc2400_set>

	while (!(cc2400_status() & XOSC16M_STABLE));
    9636:	bf00      	nop
    9638:	f000 fbd8 	bl	9dec <cc2400_status>
    963c:	4603      	mov	r3, r0
    963e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9642:	2b00      	cmp	r3, #0
    9644:	d0f8      	beq.n	9638 <start_jamming_state+0x58>

	cc2400_strobe(SFSON);
    9646:	2061      	movs	r0, #97	; 0x61
    9648:	f000 fbda 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & FS_LOCK));
    964c:	bf00      	nop
    964e:	f000 fbcd 	bl	9dec <cc2400_status>
    9652:	4603      	mov	r3, r0
    9654:	f003 0304 	and.w	r3, r3, #4
    9658:	2b00      	cmp	r3, #0
    965a:	d0f8      	beq.n	964e <start_jamming_state+0x6e>
	while ((cc2400_get(FSMSTATE) & 0x1f) != STATE_STROBE_FS_ON);
    965c:	bf00      	nop
    965e:	200e      	movs	r0, #14
    9660:	f000 faf6 	bl	9c50 <cc2400_get>
    9664:	4603      	mov	r3, r0
    9666:	f003 031f 	and.w	r3, r3, #31
    966a:	2b0f      	cmp	r3, #15
    966c:	d1f7      	bne.n	965e <start_jamming_state+0x7e>

#ifdef UBERTOOTH_ONE
	PAEN_SET;
    966e:	4b0b      	ldr	r3, [pc, #44]	; (969c <start_jamming_state+0xbc>)
    9670:	2280      	movs	r2, #128	; 0x80
    9672:	601a      	str	r2, [r3, #0]
#endif

	cc2400_strobe(STX);
    9674:	2063      	movs	r0, #99	; 0x63
    9676:	f000 fbc3 	bl	9e00 <cc2400_strobe>
	TXLED_SET;
    967a:	4b09      	ldr	r3, [pc, #36]	; (96a0 <start_jamming_state+0xc0>)
    967c:	f44f 7280 	mov.w	r2, #256	; 0x100
    9680:	601a      	str	r2, [r3, #0]
#endif

	state->state = EGO_ST_JAMMING;
    9682:	687b      	ldr	r3, [r7, #4]
    9684:	2205      	movs	r2, #5
    9686:	701a      	strb	r2, [r3, #0]
	sleep_ms_anchor(state, 2);
    9688:	6878      	ldr	r0, [r7, #4]
    968a:	2102      	movs	r1, #2
    968c:	f7ff fdd6 	bl	923c <sleep_ms_anchor>
}
    9690:	3708      	adds	r7, #8
    9692:	46bd      	mov	sp, r7
    9694:	bd80      	pop	{r7, pc}
    9696:	bf00      	nop
    9698:	1000049c 	.word	0x1000049c
    969c:	2009c058 	.word	0x2009c058
    96a0:	2009c038 	.word	0x2009c038

000096a4 <jamming_state>:

void jamming_state(ego_fsm_state_t *state) {
    96a4:	b580      	push	{r7, lr}
    96a6:	b082      	sub	sp, #8
    96a8:	af00      	add	r7, sp, #0
    96aa:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    96ac:	6878      	ldr	r0, [r7, #4]
    96ae:	f7ff fddb 	bl	9268 <sleep_elapsed>
    96b2:	4603      	mov	r3, r0
    96b4:	2b00      	cmp	r3, #0
    96b6:	d025      	beq.n	9704 <jamming_state+0x60>
		cc2400_strobe(SRFOFF);
    96b8:	2064      	movs	r0, #100	; 0x64
    96ba:	f000 fba1 	bl	9e00 <cc2400_strobe>
#ifdef UBERTOOTH_ONE
		PAEN_CLR;
    96be:	4b13      	ldr	r3, [pc, #76]	; (970c <jamming_state+0x68>)
    96c0:	2280      	movs	r2, #128	; 0x80
    96c2:	601a      	str	r2, [r3, #0]
#endif
		TXLED_CLR;
    96c4:	4b12      	ldr	r3, [pc, #72]	; (9710 <jamming_state+0x6c>)
    96c6:	f44f 7280 	mov.w	r2, #256	; 0x100
    96ca:	601a      	str	r2, [r3, #0]

		// change channel
		state->channel_index = (state->channel_index + 1) % 4;
    96cc:	687b      	ldr	r3, [r7, #4]
    96ce:	685b      	ldr	r3, [r3, #4]
    96d0:	1c5a      	adds	r2, r3, #1
    96d2:	4b10      	ldr	r3, [pc, #64]	; (9714 <jamming_state+0x70>)
    96d4:	4013      	ands	r3, r2
    96d6:	2b00      	cmp	r3, #0
    96d8:	da03      	bge.n	96e2 <jamming_state+0x3e>
    96da:	3b01      	subs	r3, #1
    96dc:	f063 0303 	orn	r3, r3, #3
    96e0:	3301      	adds	r3, #1
    96e2:	461a      	mov	r2, r3
    96e4:	687b      	ldr	r3, [r7, #4]
    96e6:	605a      	str	r2, [r3, #4]
		channel = channels[state->channel_index];
    96e8:	687b      	ldr	r3, [r7, #4]
    96ea:	685b      	ldr	r3, [r3, #4]
    96ec:	4a0a      	ldr	r2, [pc, #40]	; (9718 <jamming_state+0x74>)
    96ee:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
    96f2:	4b0a      	ldr	r3, [pc, #40]	; (971c <jamming_state+0x78>)
    96f4:	801a      	strh	r2, [r3, #0]

		state->state = EGO_ST_SLEEP;
    96f6:	687b      	ldr	r3, [r7, #4]
    96f8:	2203      	movs	r2, #3
    96fa:	701a      	strb	r2, [r3, #0]
		sleep_ms_anchor(state, 6);
    96fc:	6878      	ldr	r0, [r7, #4]
    96fe:	2106      	movs	r1, #6
    9700:	f7ff fd9c 	bl	923c <sleep_ms_anchor>
	}
}
    9704:	3708      	adds	r7, #8
    9706:	46bd      	mov	sp, r7
    9708:	bd80      	pop	{r7, pc}
    970a:	bf00      	nop
    970c:	2009c05c 	.word	0x2009c05c
    9710:	2009c03c 	.word	0x2009c03c
    9714:	80000003 	.word	0x80000003
    9718:	100008b0 	.word	0x100008b0
    971c:	1000049c 	.word	0x1000049c

00009720 <jam_sleep_state>:

void jam_sleep_state(ego_fsm_state_t *state) {
    9720:	b580      	push	{r7, lr}
    9722:	b082      	sub	sp, #8
    9724:	af00      	add	r7, sp, #0
    9726:	6078      	str	r0, [r7, #4]
	if (sleep_elapsed(state)) {
    9728:	6878      	ldr	r0, [r7, #4]
    972a:	f7ff fd9d 	bl	9268 <sleep_elapsed>
    972e:	4603      	mov	r3, r0
    9730:	2b00      	cmp	r3, #0
    9732:	d009      	beq.n	9748 <jam_sleep_state+0x28>
		state->state = EGO_ST_START_RX;
    9734:	687b      	ldr	r3, [r7, #4]
    9736:	2201      	movs	r2, #1
    9738:	701a      	strb	r2, [r3, #0]
		state->timer_active = 1;
    973a:	687b      	ldr	r3, [r7, #4]
    973c:	2201      	movs	r2, #1
    973e:	611a      	str	r2, [r3, #16]
		sleep_ms_anchor(state, 11);
    9740:	6878      	ldr	r0, [r7, #4]
    9742:	210b      	movs	r1, #11
    9744:	f7ff fd7a 	bl	923c <sleep_ms_anchor>
	}
}
    9748:	3708      	adds	r7, #8
    974a:	46bd      	mov	sp, r7
    974c:	bd80      	pop	{r7, pc}
    974e:	bf00      	nop

00009750 <ego_main>:

void ego_main(ego_mode_t mode) {
    9750:	b5b0      	push	{r4, r5, r7, lr}
    9752:	b09e      	sub	sp, #120	; 0x78
    9754:	af00      	add	r7, sp, #0
    9756:	4603      	mov	r3, r0
    9758:	71fb      	strb	r3, [r7, #7]
	ego_st_handler *handler; // set depending on mode
	ego_fsm_state_t state = {
    975a:	f107 0358 	add.w	r3, r7, #88	; 0x58
    975e:	2200      	movs	r2, #0
    9760:	601a      	str	r2, [r3, #0]
    9762:	3304      	adds	r3, #4
    9764:	2200      	movs	r2, #0
    9766:	601a      	str	r2, [r3, #0]
    9768:	3304      	adds	r3, #4
    976a:	2200      	movs	r2, #0
    976c:	601a      	str	r2, [r3, #0]
    976e:	3304      	adds	r3, #4
    9770:	2200      	movs	r2, #0
    9772:	601a      	str	r2, [r3, #0]
    9774:	3304      	adds	r3, #4
    9776:	2200      	movs	r2, #0
    9778:	601a      	str	r2, [r3, #0]
    977a:	3304      	adds	r3, #4
    977c:	2200      	movs	r2, #0
    977e:	601a      	str	r2, [r3, #0]
    9780:	3304      	adds	r3, #4
    9782:	2200      	movs	r2, #0
    9784:	601a      	str	r2, [r3, #0]
    9786:	3304      	adds	r3, #4
		.channel_index = 0,
		.timer_active = 0,
	};

	// hopping connection following
	ego_st_handler follow_handler[] = {
    9788:	4b26      	ldr	r3, [pc, #152]	; (9824 <ego_main+0xd4>)
    978a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
    978e:	461d      	mov	r5, r3
    9790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    9792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    9794:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
    9798:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		nop_state,
		nop_state,
	};

	// continuous rx on a single channel
	ego_st_handler continuous_rx_handler[] = {
    979c:	4b22      	ldr	r3, [pc, #136]	; (9828 <ego_main+0xd8>)
    979e:	f107 0424 	add.w	r4, r7, #36	; 0x24
    97a2:	461d      	mov	r5, r3
    97a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    97a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    97a8:	e895 0003 	ldmia.w	r5, {r0, r1}
    97ac:	e884 0003 	stmia.w	r4, {r0, r1}
		nop_state,
		nop_state,
	};

	// jamming
	ego_st_handler jam_handler[] = {
    97b0:	4b1e      	ldr	r3, [pc, #120]	; (982c <ego_main+0xdc>)
    97b2:	f107 040c 	add.w	r4, r7, #12
    97b6:	461d      	mov	r5, r3
    97b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    97ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    97bc:	e895 0003 	ldmia.w	r5, {r0, r1}
    97c0:	e884 0003 	stmia.w	r4, {r0, r1}
		jam_sleep_state,
		start_jamming_state,
		jamming_state,
	};

	switch (mode) {
    97c4:	79fb      	ldrb	r3, [r7, #7]
    97c6:	2b01      	cmp	r3, #1
    97c8:	d007      	beq.n	97da <ego_main+0x8a>
    97ca:	2b02      	cmp	r3, #2
    97cc:	d009      	beq.n	97e2 <ego_main+0x92>
    97ce:	2b00      	cmp	r3, #0
    97d0:	d10b      	bne.n	97ea <ego_main+0x9a>
		case EGO_FOLLOW:
			handler = follow_handler;
    97d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
    97d6:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    97d8:	e00b      	b.n	97f2 <ego_main+0xa2>
		case EGO_CONTINUOUS_RX:
			handler = continuous_rx_handler;
    97da:	f107 0324 	add.w	r3, r7, #36	; 0x24
    97de:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    97e0:	e007      	b.n	97f2 <ego_main+0xa2>
#ifdef TX_ENABLE
		case EGO_JAM:
			handler = jam_handler;
    97e2:	f107 030c 	add.w	r3, r7, #12
    97e6:	677b      	str	r3, [r7, #116]	; 0x74
			break;
    97e8:	e003      	b.n	97f2 <ego_main+0xa2>
#endif
		default: // should never happen
			requested_mode = MODE_IDLE;
    97ea:	4b11      	ldr	r3, [pc, #68]	; (9830 <ego_main+0xe0>)
    97ec:	2200      	movs	r2, #0
    97ee:	701a      	strb	r2, [r3, #0]
    97f0:	e015      	b.n	981e <ego_main+0xce>
			return;
	}

	ego_init();
    97f2:	f7ff fc61 	bl	90b8 <ego_init>

	while (1) {
		if (requested_mode != MODE_EGO)
    97f6:	4b0e      	ldr	r3, [pc, #56]	; (9830 <ego_main+0xe0>)
    97f8:	781b      	ldrb	r3, [r3, #0]
    97fa:	b2db      	uxtb	r3, r3
    97fc:	2b0d      	cmp	r3, #13
    97fe:	d003      	beq.n	9808 <ego_main+0xb8>
			break;
    9800:	bf00      	nop
		handler[state.state](&state);
	}

	ego_deinit();
    9802:	f7ff fc65 	bl	90d0 <ego_deinit>
    9806:	e00a      	b.n	981e <ego_main+0xce>
	ego_init();

	while (1) {
		if (requested_mode != MODE_EGO)
			break;
		handler[state.state](&state);
    9808:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
    980c:	009b      	lsls	r3, r3, #2
    980e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
    9810:	4413      	add	r3, r2
    9812:	681b      	ldr	r3, [r3, #0]
    9814:	f107 0258 	add.w	r2, r7, #88	; 0x58
    9818:	4610      	mov	r0, r2
    981a:	4798      	blx	r3
	}
    981c:	e7eb      	b.n	97f6 <ego_main+0xa6>

	ego_deinit();
}
    981e:	3778      	adds	r7, #120	; 0x78
    9820:	46bd      	mov	sp, r7
    9822:	bdb0      	pop	{r4, r5, r7, pc}
    9824:	0000c388 	.word	0x0000c388
    9828:	0000c3a4 	.word	0x0000c3a4
    982c:	0000c3bc 	.word	0x0000c3bc
    9830:	10000a3f 	.word	0x10000a3f

00009834 <USB_IRQHandler>:
	
	return fifo_get(&rxfifo, &c) ? c : EOF;
}

void USB_IRQHandler()
{
    9834:	b580      	push	{r7, lr}
    9836:	af00      	add	r7, sp, #0
	USBHwISR();
    9838:	f000 ffb6 	bl	a7a8 <USBHwISR>
}
    983c:	bd80      	pop	{r7, pc}
    983e:	bf00      	nop

00009840 <Reset_Handler>:
extern void __libc_init_array(void);
extern int main(void);

/* Reset Handler */
void Reset_Handler(void)
{
    9840:	b580      	push	{r7, lr}
    9842:	b082      	sub	sp, #8
    9844:	af00      	add	r7, sp, #0
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
    9846:	4b12      	ldr	r3, [pc, #72]	; (9890 <Reset_Handler+0x50>)
    9848:	607b      	str	r3, [r7, #4]
	for(dest = &_data; dest < &_edata; )
    984a:	4b12      	ldr	r3, [pc, #72]	; (9894 <Reset_Handler+0x54>)
    984c:	603b      	str	r3, [r7, #0]
    984e:	e007      	b.n	9860 <Reset_Handler+0x20>
	{
		*dest++ = *src++;
    9850:	683b      	ldr	r3, [r7, #0]
    9852:	1d1a      	adds	r2, r3, #4
    9854:	603a      	str	r2, [r7, #0]
    9856:	687a      	ldr	r2, [r7, #4]
    9858:	1d11      	adds	r1, r2, #4
    985a:	6079      	str	r1, [r7, #4]
    985c:	6812      	ldr	r2, [r2, #0]
    985e:	601a      	str	r2, [r3, #0]
{
    unsigned long *src, *dest;

	// Copy the data segment initializers from flash to SRAM
	src = &_etext;
	for(dest = &_data; dest < &_edata; )
    9860:	683b      	ldr	r3, [r7, #0]
    9862:	4a0d      	ldr	r2, [pc, #52]	; (9898 <Reset_Handler+0x58>)
    9864:	4293      	cmp	r3, r2
    9866:	d3f3      	bcc.n	9850 <Reset_Handler+0x10>
	{
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
    9868:	4b0c      	ldr	r3, [pc, #48]	; (989c <Reset_Handler+0x5c>)
    986a:	607b      	str	r3, [r7, #4]
	while (src < &_ebss)
    986c:	e004      	b.n	9878 <Reset_Handler+0x38>
	{
		*src++ = 0;
    986e:	687b      	ldr	r3, [r7, #4]
    9870:	1d1a      	adds	r2, r3, #4
    9872:	607a      	str	r2, [r7, #4]
    9874:	2200      	movs	r2, #0
    9876:	601a      	str	r2, [r3, #0]
		*dest++ = *src++;
	}

	// Initialize the .bss segment of memory to zeros
	src = &_bss;
	while (src < &_ebss)
    9878:	687b      	ldr	r3, [r7, #4]
    987a:	4a09      	ldr	r2, [pc, #36]	; (98a0 <Reset_Handler+0x60>)
    987c:	4293      	cmp	r3, r2
    987e:	d3f6      	bcc.n	986e <Reset_Handler+0x2e>
	{
		*src++ = 0;
	}

    __libc_init_array();
    9880:	f7fa fc52 	bl	4128 <__libc_init_array>
    
    // Set the vector table location.
    SCB_VTOR = &_interrupt_vector_table;
    9884:	4b07      	ldr	r3, [pc, #28]	; (98a4 <Reset_Handler+0x64>)
    9886:	4a08      	ldr	r2, [pc, #32]	; (98a8 <Reset_Handler+0x68>)
    9888:	601a      	str	r2, [r3, #0]
    
	main();
    988a:	f7fe fba5 	bl	7fd8 <main>

	// In case main() fails, have something to breakpoint
	while (1) {;}
    988e:	e7fe      	b.n	988e <Reset_Handler+0x4e>
    9890:	0000c420 	.word	0x0000c420
    9894:	10000020 	.word	0x10000020
    9898:	1000095e 	.word	0x1000095e
    989c:	10000960 	.word	0x10000960
    98a0:	10003278 	.word	0x10003278
    98a4:	e000ed08 	.word	0xe000ed08
    98a8:	00004000 	.word	0x00004000

000098ac <ADC_IRQHandler>:
extern unsigned long _StackTop;

extern void Reset_Handler(void);

/* Default interrupt handler */
static void Default_Handler(void) { while(1) {;} }
    98ac:	b480      	push	{r7}
    98ae:	af00      	add	r7, sp, #0
    98b0:	e7fe      	b.n	98b0 <ADC_IRQHandler+0x4>
    98b2:	bf00      	nop

000098b4 <wait>:
 */

#include "ubertooth.h"
/* delay a number of seconds while on internal oscillator (4 MHz) */
void wait(u8 seconds)
{
    98b4:	b580      	push	{r7, lr}
    98b6:	b082      	sub	sp, #8
    98b8:	af00      	add	r7, sp, #0
    98ba:	4603      	mov	r3, r0
    98bc:	71fb      	strb	r3, [r7, #7]
	wait_us(seconds * 1000000);
    98be:	79fb      	ldrb	r3, [r7, #7]
    98c0:	4a04      	ldr	r2, [pc, #16]	; (98d4 <wait+0x20>)
    98c2:	fb02 f303 	mul.w	r3, r2, r3
    98c6:	4618      	mov	r0, r3
    98c8:	f000 f818 	bl	98fc <wait_us>
}
    98cc:	3708      	adds	r7, #8
    98ce:	46bd      	mov	sp, r7
    98d0:	bd80      	pop	{r7, pc}
    98d2:	bf00      	nop
    98d4:	000f4240 	.word	0x000f4240

000098d8 <rbit>:
{
	wait_us(ms * 1000);
}

/* efficiently reverse the bits of a 32-bit word */
u32 rbit(u32 value) {
    98d8:	b480      	push	{r7}
    98da:	b085      	sub	sp, #20
    98dc:	af00      	add	r7, sp, #0
    98de:	6078      	str	r0, [r7, #4]
  u32 result = 0;
    98e0:	2300      	movs	r3, #0
    98e2:	60fb      	str	r3, [r7, #12]
  asm("rbit %0, %1" : "=r" (result) : "r" (value));
    98e4:	687b      	ldr	r3, [r7, #4]
    98e6:	fa93 f3a3 	rbit	r3, r3
    98ea:	60fb      	str	r3, [r7, #12]
  return result;
    98ec:	68fb      	ldr	r3, [r7, #12]
}
    98ee:	4618      	mov	r0, r3
    98f0:	3714      	adds	r7, #20
    98f2:	46bd      	mov	sp, r7
    98f4:	f85d 7b04 	ldr.w	r7, [sp], #4
    98f8:	4770      	bx	lr
    98fa:	bf00      	nop

000098fc <wait_us>:

/* delay a number of microseconds while on internal oscillator (4 MHz) */
/* we only have a resolution of 1000/400, so to the nearest 2.5        */
static volatile u32 wait_us_counter;
void wait_us(u32 us)
{
    98fc:	b480      	push	{r7}
    98fe:	b083      	sub	sp, #12
    9900:	af00      	add	r7, sp, #0
    9902:	6078      	str	r0, [r7, #4]
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
    9904:	687b      	ldr	r3, [r7, #4]
    9906:	089a      	lsrs	r2, r3, #2
    9908:	687b      	ldr	r3, [r7, #4]
    990a:	08db      	lsrs	r3, r3, #3
    990c:	441a      	add	r2, r3
    990e:	687b      	ldr	r3, [r7, #4]
    9910:	099b      	lsrs	r3, r3, #6
    9912:	441a      	add	r2, r3
    9914:	687b      	ldr	r3, [r7, #4]
    9916:	09db      	lsrs	r3, r3, #7
    9918:	441a      	add	r2, r3
    991a:	687b      	ldr	r3, [r7, #4]
    991c:	0a9b      	lsrs	r3, r3, #10
    991e:	441a      	add	r2, r3
    9920:	687b      	ldr	r3, [r7, #4]
    9922:	0adb      	lsrs	r3, r3, #11
    9924:	4413      	add	r3, r2
{
	/* This is binary multiply by ~0.3999, i.e, multiply by
	   0.011011011b. The loop also contains 6 instructions at -Os, so
	   why this factor works is not at all related to the comment
	   above ;-) */
	wait_us_counter =
    9926:	4a07      	ldr	r2, [pc, #28]	; (9944 <wait_us+0x48>)
    9928:	6013      	str	r3, [r2, #0]
		(us>>2) + (us>>3) + (us>>6) + (us>>7) + (us>>10) + (us>>11);
	while(--wait_us_counter);
    992a:	bf00      	nop
    992c:	4b05      	ldr	r3, [pc, #20]	; (9944 <wait_us+0x48>)
    992e:	681b      	ldr	r3, [r3, #0]
    9930:	3b01      	subs	r3, #1
    9932:	4a04      	ldr	r2, [pc, #16]	; (9944 <wait_us+0x48>)
    9934:	6013      	str	r3, [r2, #0]
    9936:	2b00      	cmp	r3, #0
    9938:	d1f8      	bne.n	992c <wait_us+0x30>
}
    993a:	370c      	adds	r7, #12
    993c:	46bd      	mov	sp, r7
    993e:	f85d 7b04 	ldr.w	r7, [sp], #4
    9942:	4770      	bx	lr
    9944:	10000a68 	.word	0x10000a68

00009948 <gpio_init>:
/*
 * This should be called very early by every firmware in order to ensure safe
 * operating conditions for the CC2400.
 */
void gpio_init()
{
    9948:	b580      	push	{r7, lr}
    994a:	af00      	add	r7, sp, #0
	/* 
	 * Set all pins for GPIO.  This shouldn't be necessary after a reset, but
	 * we might get called at other times.
	 */
	all_pins_off();
    994c:	f000 f836 	bl	99bc <all_pins_off>
	FIO2DIR = PIN_SSEL0;
	FIO3DIR = 0;
	FIO4DIR = (PIN_RXLED | PIN_TXLED);
#endif
#ifdef UBERTOOTH_ONE
	FIO0DIR = 0;
    9950:	4b10      	ldr	r3, [pc, #64]	; (9994 <gpio_init+0x4c>)
    9952:	2200      	movs	r2, #0
    9954:	601a      	str	r2, [r3, #0]
	FIO1DIR = (PIN_USRLED | PIN_RXLED | PIN_TXLED | PIN_CC3V3 |
    9956:	4b10      	ldr	r3, [pc, #64]	; (9998 <gpio_init+0x50>)
    9958:	f24c 7212 	movw	r2, #50962	; 0xc712
    995c:	601a      	str	r2, [r3, #0]
			PIN_RX | PIN_CC1V8 | PIN_BTGR);
	FIO2DIR = (PIN_CSN | PIN_SCLK | PIN_MOSI | PIN_PAEN | PIN_HGM);
    995e:	4b0f      	ldr	r3, [pc, #60]	; (999c <gpio_init+0x54>)
    9960:	f240 12b1 	movw	r2, #433	; 0x1b1
    9964:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    9966:	4b0e      	ldr	r3, [pc, #56]	; (99a0 <gpio_init+0x58>)
    9968:	2200      	movs	r2, #0
    996a:	601a      	str	r2, [r3, #0]
	FIO4DIR = (PIN_TX | PIN_SSEL1);
    996c:	4b0d      	ldr	r3, [pc, #52]	; (99a4 <gpio_init+0x5c>)
    996e:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
    9972:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
	FIO4DIR = 0;
#endif

	/* set all outputs low */
	FIO0PIN = 0;
    9974:	4b0c      	ldr	r3, [pc, #48]	; (99a8 <gpio_init+0x60>)
    9976:	2200      	movs	r2, #0
    9978:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    997a:	4b0c      	ldr	r3, [pc, #48]	; (99ac <gpio_init+0x64>)
    997c:	2200      	movs	r2, #0
    997e:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    9980:	4b0b      	ldr	r3, [pc, #44]	; (99b0 <gpio_init+0x68>)
    9982:	2200      	movs	r2, #0
    9984:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    9986:	4b0b      	ldr	r3, [pc, #44]	; (99b4 <gpio_init+0x6c>)
    9988:	2200      	movs	r2, #0
    998a:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    998c:	4b0a      	ldr	r3, [pc, #40]	; (99b8 <gpio_init+0x70>)
    998e:	2200      	movs	r2, #0
    9990:	601a      	str	r2, [r3, #0]

#ifdef TC13BADGE
	/* R8C_CTL is active low */
	R8C_CTL_SET;
#endif
}
    9992:	bd80      	pop	{r7, pc}
    9994:	2009c000 	.word	0x2009c000
    9998:	2009c020 	.word	0x2009c020
    999c:	2009c040 	.word	0x2009c040
    99a0:	2009c060 	.word	0x2009c060
    99a4:	2009c080 	.word	0x2009c080
    99a8:	2009c014 	.word	0x2009c014
    99ac:	2009c034 	.word	0x2009c034
    99b0:	2009c054 	.word	0x2009c054
    99b4:	2009c074 	.word	0x2009c074
    99b8:	2009c094 	.word	0x2009c094

000099bc <all_pins_off>:

void all_pins_off(void)
{
    99bc:	b480      	push	{r7}
    99be:	af00      	add	r7, sp, #0
	/* configure all pins for GPIO */
	PINSEL0 = 0;
    99c0:	4b27      	ldr	r3, [pc, #156]	; (9a60 <all_pins_off+0xa4>)
    99c2:	2200      	movs	r2, #0
    99c4:	601a      	str	r2, [r3, #0]
	PINSEL1 = 0;
    99c6:	4b27      	ldr	r3, [pc, #156]	; (9a64 <all_pins_off+0xa8>)
    99c8:	2200      	movs	r2, #0
    99ca:	601a      	str	r2, [r3, #0]
	PINSEL2 = 0;
    99cc:	4b26      	ldr	r3, [pc, #152]	; (9a68 <all_pins_off+0xac>)
    99ce:	2200      	movs	r2, #0
    99d0:	601a      	str	r2, [r3, #0]
	PINSEL3 = 0;
    99d2:	4b26      	ldr	r3, [pc, #152]	; (9a6c <all_pins_off+0xb0>)
    99d4:	2200      	movs	r2, #0
    99d6:	601a      	str	r2, [r3, #0]
	PINSEL4 = 0;
    99d8:	4b25      	ldr	r3, [pc, #148]	; (9a70 <all_pins_off+0xb4>)
    99da:	2200      	movs	r2, #0
    99dc:	601a      	str	r2, [r3, #0]
	PINSEL7 = 0;
    99de:	4b25      	ldr	r3, [pc, #148]	; (9a74 <all_pins_off+0xb8>)
    99e0:	2200      	movs	r2, #0
    99e2:	601a      	str	r2, [r3, #0]
	PINSEL9 = 0;
    99e4:	4b24      	ldr	r3, [pc, #144]	; (9a78 <all_pins_off+0xbc>)
    99e6:	2200      	movs	r2, #0
    99e8:	601a      	str	r2, [r3, #0]
	PINSEL10 = 0;
    99ea:	4b24      	ldr	r3, [pc, #144]	; (9a7c <all_pins_off+0xc0>)
    99ec:	2200      	movs	r2, #0
    99ee:	601a      	str	r2, [r3, #0]

	/* configure all pins as inputs */
	FIO0DIR = 0;
    99f0:	4b23      	ldr	r3, [pc, #140]	; (9a80 <all_pins_off+0xc4>)
    99f2:	2200      	movs	r2, #0
    99f4:	601a      	str	r2, [r3, #0]
	FIO1DIR = 0;
    99f6:	4b23      	ldr	r3, [pc, #140]	; (9a84 <all_pins_off+0xc8>)
    99f8:	2200      	movs	r2, #0
    99fa:	601a      	str	r2, [r3, #0]
	FIO2DIR = 0;
    99fc:	4b22      	ldr	r3, [pc, #136]	; (9a88 <all_pins_off+0xcc>)
    99fe:	2200      	movs	r2, #0
    9a00:	601a      	str	r2, [r3, #0]
	FIO3DIR = 0;
    9a02:	4b22      	ldr	r3, [pc, #136]	; (9a8c <all_pins_off+0xd0>)
    9a04:	2200      	movs	r2, #0
    9a06:	601a      	str	r2, [r3, #0]
	FIO4DIR = 0;
    9a08:	4b21      	ldr	r3, [pc, #132]	; (9a90 <all_pins_off+0xd4>)
    9a0a:	2200      	movs	r2, #0
    9a0c:	601a      	str	r2, [r3, #0]

	/* pull-up on every pin */
	PINMODE0 = 0;
    9a0e:	4b21      	ldr	r3, [pc, #132]	; (9a94 <all_pins_off+0xd8>)
    9a10:	2200      	movs	r2, #0
    9a12:	601a      	str	r2, [r3, #0]
	PINMODE1 = 0;
    9a14:	4b20      	ldr	r3, [pc, #128]	; (9a98 <all_pins_off+0xdc>)
    9a16:	2200      	movs	r2, #0
    9a18:	601a      	str	r2, [r3, #0]
	PINMODE2 = 0;
    9a1a:	4b20      	ldr	r3, [pc, #128]	; (9a9c <all_pins_off+0xe0>)
    9a1c:	2200      	movs	r2, #0
    9a1e:	601a      	str	r2, [r3, #0]
	PINMODE3 = 0;
    9a20:	4b1f      	ldr	r3, [pc, #124]	; (9aa0 <all_pins_off+0xe4>)
    9a22:	2200      	movs	r2, #0
    9a24:	601a      	str	r2, [r3, #0]
	PINMODE4 = 0;
    9a26:	4b1f      	ldr	r3, [pc, #124]	; (9aa4 <all_pins_off+0xe8>)
    9a28:	2200      	movs	r2, #0
    9a2a:	601a      	str	r2, [r3, #0]
	PINMODE7 = 0;
    9a2c:	4b1e      	ldr	r3, [pc, #120]	; (9aa8 <all_pins_off+0xec>)
    9a2e:	2200      	movs	r2, #0
    9a30:	601a      	str	r2, [r3, #0]
	PINMODE9 = 0;
    9a32:	4b1e      	ldr	r3, [pc, #120]	; (9aac <all_pins_off+0xf0>)
    9a34:	2200      	movs	r2, #0
    9a36:	601a      	str	r2, [r3, #0]

	/* set all outputs low */
	FIO0PIN = 0;
    9a38:	4b1d      	ldr	r3, [pc, #116]	; (9ab0 <all_pins_off+0xf4>)
    9a3a:	2200      	movs	r2, #0
    9a3c:	601a      	str	r2, [r3, #0]
	FIO1PIN = 0;
    9a3e:	4b1d      	ldr	r3, [pc, #116]	; (9ab4 <all_pins_off+0xf8>)
    9a40:	2200      	movs	r2, #0
    9a42:	601a      	str	r2, [r3, #0]
	FIO2PIN = 0;
    9a44:	4b1c      	ldr	r3, [pc, #112]	; (9ab8 <all_pins_off+0xfc>)
    9a46:	2200      	movs	r2, #0
    9a48:	601a      	str	r2, [r3, #0]
	FIO3PIN = 0;
    9a4a:	4b1c      	ldr	r3, [pc, #112]	; (9abc <all_pins_off+0x100>)
    9a4c:	2200      	movs	r2, #0
    9a4e:	601a      	str	r2, [r3, #0]
	FIO4PIN = 0;
    9a50:	4b1b      	ldr	r3, [pc, #108]	; (9ac0 <all_pins_off+0x104>)
    9a52:	2200      	movs	r2, #0
    9a54:	601a      	str	r2, [r3, #0]
}
    9a56:	46bd      	mov	sp, r7
    9a58:	f85d 7b04 	ldr.w	r7, [sp], #4
    9a5c:	4770      	bx	lr
    9a5e:	bf00      	nop
    9a60:	4002c000 	.word	0x4002c000
    9a64:	4002c004 	.word	0x4002c004
    9a68:	4002c008 	.word	0x4002c008
    9a6c:	4002c00c 	.word	0x4002c00c
    9a70:	4002c010 	.word	0x4002c010
    9a74:	4002c01c 	.word	0x4002c01c
    9a78:	4002c024 	.word	0x4002c024
    9a7c:	4002c028 	.word	0x4002c028
    9a80:	2009c000 	.word	0x2009c000
    9a84:	2009c020 	.word	0x2009c020
    9a88:	2009c040 	.word	0x2009c040
    9a8c:	2009c060 	.word	0x2009c060
    9a90:	2009c080 	.word	0x2009c080
    9a94:	4002c040 	.word	0x4002c040
    9a98:	4002c044 	.word	0x4002c044
    9a9c:	4002c048 	.word	0x4002c048
    9aa0:	4002c04c 	.word	0x4002c04c
    9aa4:	4002c050 	.word	0x4002c050
    9aa8:	4002c05c 	.word	0x4002c05c
    9aac:	4002c064 	.word	0x4002c064
    9ab0:	2009c014 	.word	0x2009c014
    9ab4:	2009c034 	.word	0x2009c034
    9ab8:	2009c054 	.word	0x2009c054
    9abc:	2009c074 	.word	0x2009c074
    9ac0:	2009c094 	.word	0x2009c094

00009ac4 <ubertooth_init>:
/*
 * Every application that uses the main oscillator (including any that use both
 * USB and the CC2400) should start with this.
 */
void ubertooth_init()
{
    9ac4:	b580      	push	{r7, lr}
    9ac6:	af00      	add	r7, sp, #0
	gpio_init();
    9ac8:	f7ff ff3e 	bl	9948 <gpio_init>
	cc2400_init();
    9acc:	f000 f860 	bl	9b90 <cc2400_init>
	clock_start();
    9ad0:	f000 f9c2 	bl	9e58 <clock_start>
}
    9ad4:	bd80      	pop	{r7, pc}
    9ad6:	bf00      	nop

00009ad8 <dio_ssp_init>:

/* configure SSP for CC2400's secondary serial data interface */
void dio_ssp_init()
{
    9ad8:	b480      	push	{r7}
    9ada:	af00      	add	r7, sp, #0
	/* set P1.18 as MOSI0 */
	PINSEL1 = (PINSEL1 & ~(3 << 4)) | (2 << 4);
#endif
#if defined UBERTOOTH_ONE || defined TC13BADGE
	/* set P0.7 as SCK1 */
	PINSEL0 = (PINSEL0 & ~(3 << 14)) | (2 << 14);
    9adc:	4a16      	ldr	r2, [pc, #88]	; (9b38 <dio_ssp_init+0x60>)
    9ade:	4b16      	ldr	r3, [pc, #88]	; (9b38 <dio_ssp_init+0x60>)
    9ae0:	681b      	ldr	r3, [r3, #0]
    9ae2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
    9ae6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    9aea:	6013      	str	r3, [r2, #0]

	/* set P0.6 as SSEL1 */
	PINSEL0 = (PINSEL0 & ~(3 << 12)) | (2 << 12);
    9aec:	4a12      	ldr	r2, [pc, #72]	; (9b38 <dio_ssp_init+0x60>)
    9aee:	4b12      	ldr	r3, [pc, #72]	; (9b38 <dio_ssp_init+0x60>)
    9af0:	681b      	ldr	r3, [r3, #0]
    9af2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
    9af6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    9afa:	6013      	str	r3, [r2, #0]

	/* set P0.8 as MISO1 */
	PINSEL0 = (PINSEL0 & ~(3 << 16)) | (2 << 16);
    9afc:	4a0e      	ldr	r2, [pc, #56]	; (9b38 <dio_ssp_init+0x60>)
    9afe:	4b0e      	ldr	r3, [pc, #56]	; (9b38 <dio_ssp_init+0x60>)
    9b00:	681b      	ldr	r3, [r3, #0]
    9b02:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    9b06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    9b0a:	6013      	str	r3, [r2, #0]

	/* set P0.9 as MOSI1 */
	PINSEL0 = (PINSEL0 & ~(3 << 18)) | (2 << 18);
    9b0c:	4a0a      	ldr	r2, [pc, #40]	; (9b38 <dio_ssp_init+0x60>)
    9b0e:	4b0a      	ldr	r3, [pc, #40]	; (9b38 <dio_ssp_init+0x60>)
    9b10:	681b      	ldr	r3, [r3, #0]
    9b12:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
    9b16:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
    9b1a:	6013      	str	r3, [r2, #0]
	 * interface.  Since the CC2400 doesn't have a slave select output, we
	 * control it with this.  DIO_SSEL should already be configured by
	 * gpio_init().  We set it high by default because it is an active low
	 * signal.
	 */
	DIO_SSEL_SET;
    9b1c:	4b07      	ldr	r3, [pc, #28]	; (9b3c <dio_ssp_init+0x64>)
    9b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    9b22:	601a      	str	r2, [r3, #0]

	/* configure DIO_SSP */
	DIO_SSP_CR0 = (0x7 /* 8 bit transfer */ | SSPCR0_CPOL | SSPCR0_CPHA);
    9b24:	4b06      	ldr	r3, [pc, #24]	; (9b40 <dio_ssp_init+0x68>)
    9b26:	22c7      	movs	r2, #199	; 0xc7
    9b28:	601a      	str	r2, [r3, #0]
	DIO_SSP_CR1 = (SSPCR1_MS | SSPCR1_SOD);
    9b2a:	4b06      	ldr	r3, [pc, #24]	; (9b44 <dio_ssp_init+0x6c>)
    9b2c:	220c      	movs	r2, #12
    9b2e:	601a      	str	r2, [r3, #0]
}
    9b30:	46bd      	mov	sp, r7
    9b32:	f85d 7b04 	ldr.w	r7, [sp], #4
    9b36:	4770      	bx	lr
    9b38:	4002c000 	.word	0x4002c000
    9b3c:	2009c098 	.word	0x2009c098
    9b40:	40030000 	.word	0x40030000
    9b44:	40030004 	.word	0x40030004

00009b48 <atest_init>:

void atest_init()
{
    9b48:	b480      	push	{r7}
    9b4a:	af00      	add	r7, sp, #0
	 * ADC can optionally be configured for ATEST1 and ATEST2, but for now we
	 * set them as floating inputs.
	 */

	/* P0.25 is ATEST1, P0.26 is ATEST2 */
	PINSEL1 &= ~((0x3 << 20) | (0x3 << 18)); // set as GPIO
    9b4c:	4a0d      	ldr	r2, [pc, #52]	; (9b84 <atest_init+0x3c>)
    9b4e:	4b0d      	ldr	r3, [pc, #52]	; (9b84 <atest_init+0x3c>)
    9b50:	681b      	ldr	r3, [r3, #0]
    9b52:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
    9b56:	6013      	str	r3, [r2, #0]
	FIO0DIR &= ~(0x3 << 25); // set as input
    9b58:	4a0b      	ldr	r2, [pc, #44]	; (9b88 <atest_init+0x40>)
    9b5a:	4b0b      	ldr	r3, [pc, #44]	; (9b88 <atest_init+0x40>)
    9b5c:	681b      	ldr	r3, [r3, #0]
    9b5e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
    9b62:	6013      	str	r3, [r2, #0]
	PINMODE1 |= (0x5 << 19); // no pull-up/pull-down
    9b64:	4a09      	ldr	r2, [pc, #36]	; (9b8c <atest_init+0x44>)
    9b66:	4b09      	ldr	r3, [pc, #36]	; (9b8c <atest_init+0x44>)
    9b68:	681b      	ldr	r3, [r3, #0]
    9b6a:	f443 1320 	orr.w	r3, r3, #2621440	; 0x280000
    9b6e:	6013      	str	r3, [r2, #0]
	PINMODE1 &= ~(0x5 << 18); // no pull-up/pull-down
    9b70:	4a06      	ldr	r2, [pc, #24]	; (9b8c <atest_init+0x44>)
    9b72:	4b06      	ldr	r3, [pc, #24]	; (9b8c <atest_init+0x44>)
    9b74:	681b      	ldr	r3, [r3, #0]
    9b76:	f423 13a0 	bic.w	r3, r3, #1310720	; 0x140000
    9b7a:	6013      	str	r3, [r2, #0]
}
    9b7c:	46bd      	mov	sp, r7
    9b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
    9b82:	4770      	bx	lr
    9b84:	4002c004 	.word	0x4002c004
    9b88:	2009c000 	.word	0x2009c000
    9b8c:	4002c044 	.word	0x4002c044

00009b90 <cc2400_init>:

void cc2400_init()
{
    9b90:	b580      	push	{r7, lr}
    9b92:	af00      	add	r7, sp, #0
	FIO1PIN = 0; /* assuming we have already asserted R8C_CTL low */
	FIO2PIN = 0;
	FIO3PIN = 0;
	FIO4PIN = 0;
#else
	atest_init();
    9b94:	f7ff ffd8 	bl	9b48 <atest_init>
#endif

	/* activate 1V8 supply for CC2400 */
	CC1V8_SET;
    9b98:	4b09      	ldr	r3, [pc, #36]	; (9bc0 <cc2400_init+0x30>)
    9b9a:	f44f 7200 	mov.w	r2, #512	; 0x200
    9b9e:	601a      	str	r2, [r3, #0]
	wait_us(50);
    9ba0:	2032      	movs	r0, #50	; 0x32
    9ba2:	f7ff feab 	bl	98fc <wait_us>

	/* CSN (slave select) is active low */
	CSN_SET;
    9ba6:	4b07      	ldr	r3, [pc, #28]	; (9bc4 <cc2400_init+0x34>)
    9ba8:	2220      	movs	r2, #32
    9baa:	601a      	str	r2, [r3, #0]

	/* activate 3V3 supply for CC2400 IO */
	CC3V3_SET;
    9bac:	4b04      	ldr	r3, [pc, #16]	; (9bc0 <cc2400_init+0x30>)
    9bae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    9bb2:	601a      	str	r2, [r3, #0]

	/* initialise various cc2400 settings - see datasheet pg63 */
	cc2400_set(MANAND,  0x7fff);
    9bb4:	200d      	movs	r0, #13
    9bb6:	f647 71ff 	movw	r1, #32767	; 0x7fff
    9bba:	f000 f85f 	bl	9c7c <cc2400_set>
}
    9bbe:	bd80      	pop	{r7, pc}
    9bc0:	2009c038 	.word	0x2009c038
    9bc4:	2009c058 	.word	0x2009c058

00009bc8 <cc2400_spi>:
 * 2. We're saving the second SPI peripheral for an expansion port.
 * 3. The CC2400 needs CSN held low for the entire transaction which the
 *    LPC17xx SPI peripheral won't do without some workaround anyway.
 */
u32 cc2400_spi(u8 len, u32 data)
{
    9bc8:	b480      	push	{r7}
    9bca:	b085      	sub	sp, #20
    9bcc:	af00      	add	r7, sp, #0
    9bce:	4603      	mov	r3, r0
    9bd0:	6039      	str	r1, [r7, #0]
    9bd2:	71fb      	strb	r3, [r7, #7]
	u32 msb = 1 << (len - 1);
    9bd4:	79fb      	ldrb	r3, [r7, #7]
    9bd6:	3b01      	subs	r3, #1
    9bd8:	2201      	movs	r2, #1
    9bda:	fa02 f303 	lsl.w	r3, r2, r3
    9bde:	60fb      	str	r3, [r7, #12]

	/* start transaction by dropping CSN */
	CSN_CLR;
    9be0:	4b18      	ldr	r3, [pc, #96]	; (9c44 <cc2400_spi+0x7c>)
    9be2:	2220      	movs	r2, #32
    9be4:	601a      	str	r2, [r3, #0]

	while (len--) {
    9be6:	e01e      	b.n	9c26 <cc2400_spi+0x5e>
		if (data & msb)
    9be8:	683a      	ldr	r2, [r7, #0]
    9bea:	68fb      	ldr	r3, [r7, #12]
    9bec:	4013      	ands	r3, r2
    9bee:	2b00      	cmp	r3, #0
    9bf0:	d003      	beq.n	9bfa <cc2400_spi+0x32>
			MOSI_SET;
    9bf2:	4b15      	ldr	r3, [pc, #84]	; (9c48 <cc2400_spi+0x80>)
    9bf4:	2201      	movs	r2, #1
    9bf6:	601a      	str	r2, [r3, #0]
    9bf8:	e002      	b.n	9c00 <cc2400_spi+0x38>
		else
			MOSI_CLR;
    9bfa:	4b12      	ldr	r3, [pc, #72]	; (9c44 <cc2400_spi+0x7c>)
    9bfc:	2201      	movs	r2, #1
    9bfe:	601a      	str	r2, [r3, #0]
		data <<= 1;
    9c00:	683b      	ldr	r3, [r7, #0]
    9c02:	005b      	lsls	r3, r3, #1
    9c04:	603b      	str	r3, [r7, #0]

		SCLK_SET;
    9c06:	4b10      	ldr	r3, [pc, #64]	; (9c48 <cc2400_spi+0x80>)
    9c08:	2210      	movs	r2, #16
    9c0a:	601a      	str	r2, [r3, #0]
		if (MISO)
    9c0c:	4b0f      	ldr	r3, [pc, #60]	; (9c4c <cc2400_spi+0x84>)
    9c0e:	681b      	ldr	r3, [r3, #0]
    9c10:	f003 0302 	and.w	r3, r3, #2
    9c14:	2b00      	cmp	r3, #0
    9c16:	d003      	beq.n	9c20 <cc2400_spi+0x58>
			data |= 1;
    9c18:	683b      	ldr	r3, [r7, #0]
    9c1a:	f043 0301 	orr.w	r3, r3, #1
    9c1e:	603b      	str	r3, [r7, #0]

		SCLK_CLR;
    9c20:	4b08      	ldr	r3, [pc, #32]	; (9c44 <cc2400_spi+0x7c>)
    9c22:	2210      	movs	r2, #16
    9c24:	601a      	str	r2, [r3, #0]
	u32 msb = 1 << (len - 1);

	/* start transaction by dropping CSN */
	CSN_CLR;

	while (len--) {
    9c26:	79fb      	ldrb	r3, [r7, #7]
    9c28:	1e5a      	subs	r2, r3, #1
    9c2a:	71fa      	strb	r2, [r7, #7]
    9c2c:	2b00      	cmp	r3, #0
    9c2e:	d1db      	bne.n	9be8 <cc2400_spi+0x20>

		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    9c30:	4b05      	ldr	r3, [pc, #20]	; (9c48 <cc2400_spi+0x80>)
    9c32:	2220      	movs	r2, #32
    9c34:	601a      	str	r2, [r3, #0]

	return data;
    9c36:	683b      	ldr	r3, [r7, #0]
}
    9c38:	4618      	mov	r0, r3
    9c3a:	3714      	adds	r7, #20
    9c3c:	46bd      	mov	sp, r7
    9c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
    9c42:	4770      	bx	lr
    9c44:	2009c05c 	.word	0x2009c05c
    9c48:	2009c058 	.word	0x2009c058
    9c4c:	2009c054 	.word	0x2009c054

00009c50 <cc2400_get>:

/* read 16 bit value from a register */
u16 cc2400_get(u8 reg)
{
    9c50:	b580      	push	{r7, lr}
    9c52:	b084      	sub	sp, #16
    9c54:	af00      	add	r7, sp, #0
    9c56:	4603      	mov	r3, r0
    9c58:	71fb      	strb	r3, [r7, #7]
	u32 in;

	u32 out = (reg | 0x80) << 16;
    9c5a:	79fb      	ldrb	r3, [r7, #7]
    9c5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    9c60:	b2db      	uxtb	r3, r3
    9c62:	041b      	lsls	r3, r3, #16
    9c64:	60fb      	str	r3, [r7, #12]
	in = cc2400_spi(24, out);
    9c66:	2018      	movs	r0, #24
    9c68:	68f9      	ldr	r1, [r7, #12]
    9c6a:	f7ff ffad 	bl	9bc8 <cc2400_spi>
    9c6e:	60b8      	str	r0, [r7, #8]
	return in & 0xFFFF;
    9c70:	68bb      	ldr	r3, [r7, #8]
    9c72:	b29b      	uxth	r3, r3
}
    9c74:	4618      	mov	r0, r3
    9c76:	3710      	adds	r7, #16
    9c78:	46bd      	mov	sp, r7
    9c7a:	bd80      	pop	{r7, pc}

00009c7c <cc2400_set>:

/* write 16 bit value to a register */
void cc2400_set(u8 reg, u16 val)
{
    9c7c:	b580      	push	{r7, lr}
    9c7e:	b084      	sub	sp, #16
    9c80:	af00      	add	r7, sp, #0
    9c82:	4603      	mov	r3, r0
    9c84:	460a      	mov	r2, r1
    9c86:	71fb      	strb	r3, [r7, #7]
    9c88:	4613      	mov	r3, r2
    9c8a:	80bb      	strh	r3, [r7, #4]
	u32 out = (reg << 16) | val;
    9c8c:	79fb      	ldrb	r3, [r7, #7]
    9c8e:	041a      	lsls	r2, r3, #16
    9c90:	88bb      	ldrh	r3, [r7, #4]
    9c92:	4313      	orrs	r3, r2
    9c94:	60fb      	str	r3, [r7, #12]
	cc2400_spi(24, out);
    9c96:	2018      	movs	r0, #24
    9c98:	68f9      	ldr	r1, [r7, #12]
    9c9a:	f7ff ff95 	bl	9bc8 <cc2400_spi>
}
    9c9e:	3710      	adds	r7, #16
    9ca0:	46bd      	mov	sp, r7
    9ca2:	bd80      	pop	{r7, pc}

00009ca4 <cc2400_get8>:

/* read 8 bit value from a register */
u8 cc2400_get8(u8 reg)
{
    9ca4:	b580      	push	{r7, lr}
    9ca6:	b084      	sub	sp, #16
    9ca8:	af00      	add	r7, sp, #0
    9caa:	4603      	mov	r3, r0
    9cac:	71fb      	strb	r3, [r7, #7]
	u16 in;

	u16 out = (reg | 0x80) << 8;
    9cae:	79fb      	ldrb	r3, [r7, #7]
    9cb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    9cb4:	b2db      	uxtb	r3, r3
    9cb6:	b29b      	uxth	r3, r3
    9cb8:	021b      	lsls	r3, r3, #8
    9cba:	81fb      	strh	r3, [r7, #14]
	in = cc2400_spi(16, out);
    9cbc:	89fb      	ldrh	r3, [r7, #14]
    9cbe:	2010      	movs	r0, #16
    9cc0:	4619      	mov	r1, r3
    9cc2:	f7ff ff81 	bl	9bc8 <cc2400_spi>
    9cc6:	4603      	mov	r3, r0
    9cc8:	81bb      	strh	r3, [r7, #12]
	return in & 0xFF;
    9cca:	89bb      	ldrh	r3, [r7, #12]
    9ccc:	b2db      	uxtb	r3, r3
}
    9cce:	4618      	mov	r0, r3
    9cd0:	3710      	adds	r7, #16
    9cd2:	46bd      	mov	sp, r7
    9cd4:	bd80      	pop	{r7, pc}
    9cd6:	bf00      	nop

00009cd8 <cc2400_set8>:

/* write 8 bit value to a register */
void cc2400_set8(u8 reg, u8 val)
{
    9cd8:	b580      	push	{r7, lr}
    9cda:	b084      	sub	sp, #16
    9cdc:	af00      	add	r7, sp, #0
    9cde:	4603      	mov	r3, r0
    9ce0:	460a      	mov	r2, r1
    9ce2:	71fb      	strb	r3, [r7, #7]
    9ce4:	4613      	mov	r3, r2
    9ce6:	71bb      	strb	r3, [r7, #6]
	u32 out = (reg << 8) | val;
    9ce8:	79fb      	ldrb	r3, [r7, #7]
    9cea:	021a      	lsls	r2, r3, #8
    9cec:	79bb      	ldrb	r3, [r7, #6]
    9cee:	4313      	orrs	r3, r2
    9cf0:	60fb      	str	r3, [r7, #12]
	cc2400_spi(16, out);
    9cf2:	2010      	movs	r0, #16
    9cf4:	68f9      	ldr	r1, [r7, #12]
    9cf6:	f7ff ff67 	bl	9bc8 <cc2400_spi>
}
    9cfa:	3710      	adds	r7, #16
    9cfc:	46bd      	mov	sp, r7
    9cfe:	bd80      	pop	{r7, pc}

00009d00 <cc2400_spi_buf>:

/* write multiple bytes to SPI */
void cc2400_spi_buf(u8 reg, u8 len, u8 *data)
{
    9d00:	b480      	push	{r7}
    9d02:	b085      	sub	sp, #20
    9d04:	af00      	add	r7, sp, #0
    9d06:	4603      	mov	r3, r0
    9d08:	603a      	str	r2, [r7, #0]
    9d0a:	71fb      	strb	r3, [r7, #7]
    9d0c:	460b      	mov	r3, r1
    9d0e:	71bb      	strb	r3, [r7, #6]
	u8 msb = 1 << 7;
    9d10:	2380      	movs	r3, #128	; 0x80
    9d12:	733b      	strb	r3, [r7, #12]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;
    9d14:	4b33      	ldr	r3, [pc, #204]	; (9de4 <cc2400_spi_buf+0xe4>)
    9d16:	2220      	movs	r2, #32
    9d18:	601a      	str	r2, [r3, #0]

	for (i = 0; i < 8; ++i) {
    9d1a:	2300      	movs	r3, #0
    9d1c:	73fb      	strb	r3, [r7, #15]
    9d1e:	e018      	b.n	9d52 <cc2400_spi_buf+0x52>
		if (reg & msb)
    9d20:	79fa      	ldrb	r2, [r7, #7]
    9d22:	7b3b      	ldrb	r3, [r7, #12]
    9d24:	4013      	ands	r3, r2
    9d26:	b2db      	uxtb	r3, r3
    9d28:	2b00      	cmp	r3, #0
    9d2a:	d003      	beq.n	9d34 <cc2400_spi_buf+0x34>
			MOSI_SET;
    9d2c:	4b2e      	ldr	r3, [pc, #184]	; (9de8 <cc2400_spi_buf+0xe8>)
    9d2e:	2201      	movs	r2, #1
    9d30:	601a      	str	r2, [r3, #0]
    9d32:	e002      	b.n	9d3a <cc2400_spi_buf+0x3a>
		else
			MOSI_CLR;
    9d34:	4b2b      	ldr	r3, [pc, #172]	; (9de4 <cc2400_spi_buf+0xe4>)
    9d36:	2201      	movs	r2, #1
    9d38:	601a      	str	r2, [r3, #0]
		reg <<= 1;
    9d3a:	79fb      	ldrb	r3, [r7, #7]
    9d3c:	005b      	lsls	r3, r3, #1
    9d3e:	71fb      	strb	r3, [r7, #7]
		SCLK_SET;
    9d40:	4b29      	ldr	r3, [pc, #164]	; (9de8 <cc2400_spi_buf+0xe8>)
    9d42:	2210      	movs	r2, #16
    9d44:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
    9d46:	4b27      	ldr	r3, [pc, #156]	; (9de4 <cc2400_spi_buf+0xe4>)
    9d48:	2210      	movs	r2, #16
    9d4a:	601a      	str	r2, [r3, #0]
	u8 i, j, temp;

	/* start transaction by dropping CSN */
	CSN_CLR;

	for (i = 0; i < 8; ++i) {
    9d4c:	7bfb      	ldrb	r3, [r7, #15]
    9d4e:	3301      	adds	r3, #1
    9d50:	73fb      	strb	r3, [r7, #15]
    9d52:	7bfb      	ldrb	r3, [r7, #15]
    9d54:	2b07      	cmp	r3, #7
    9d56:	d9e3      	bls.n	9d20 <cc2400_spi_buf+0x20>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    9d58:	2300      	movs	r3, #0
    9d5a:	73fb      	strb	r3, [r7, #15]
    9d5c:	e026      	b.n	9dac <cc2400_spi_buf+0xac>
		temp = data[i];
    9d5e:	7bfb      	ldrb	r3, [r7, #15]
    9d60:	683a      	ldr	r2, [r7, #0]
    9d62:	4413      	add	r3, r2
    9d64:	781b      	ldrb	r3, [r3, #0]
    9d66:	737b      	strb	r3, [r7, #13]
		for (j = 0; j < 8; ++j) {
    9d68:	2300      	movs	r3, #0
    9d6a:	73bb      	strb	r3, [r7, #14]
    9d6c:	e018      	b.n	9da0 <cc2400_spi_buf+0xa0>
			if (temp & msb)
    9d6e:	7b7a      	ldrb	r2, [r7, #13]
    9d70:	7b3b      	ldrb	r3, [r7, #12]
    9d72:	4013      	ands	r3, r2
    9d74:	b2db      	uxtb	r3, r3
    9d76:	2b00      	cmp	r3, #0
    9d78:	d003      	beq.n	9d82 <cc2400_spi_buf+0x82>
				MOSI_SET;
    9d7a:	4b1b      	ldr	r3, [pc, #108]	; (9de8 <cc2400_spi_buf+0xe8>)
    9d7c:	2201      	movs	r2, #1
    9d7e:	601a      	str	r2, [r3, #0]
    9d80:	e002      	b.n	9d88 <cc2400_spi_buf+0x88>
			else
				MOSI_CLR;
    9d82:	4b18      	ldr	r3, [pc, #96]	; (9de4 <cc2400_spi_buf+0xe4>)
    9d84:	2201      	movs	r2, #1
    9d86:	601a      	str	r2, [r3, #0]
			temp <<= 1;
    9d88:	7b7b      	ldrb	r3, [r7, #13]
    9d8a:	005b      	lsls	r3, r3, #1
    9d8c:	737b      	strb	r3, [r7, #13]
			SCLK_SET;
    9d8e:	4b16      	ldr	r3, [pc, #88]	; (9de8 <cc2400_spi_buf+0xe8>)
    9d90:	2210      	movs	r2, #16
    9d92:	601a      	str	r2, [r3, #0]
			SCLK_CLR;
    9d94:	4b13      	ldr	r3, [pc, #76]	; (9de4 <cc2400_spi_buf+0xe4>)
    9d96:	2210      	movs	r2, #16
    9d98:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
		temp = data[i];
		for (j = 0; j < 8; ++j) {
    9d9a:	7bbb      	ldrb	r3, [r7, #14]
    9d9c:	3301      	adds	r3, #1
    9d9e:	73bb      	strb	r3, [r7, #14]
    9da0:	7bbb      	ldrb	r3, [r7, #14]
    9da2:	2b07      	cmp	r3, #7
    9da4:	d9e3      	bls.n	9d6e <cc2400_spi_buf+0x6e>
		reg <<= 1;
		SCLK_SET;
		SCLK_CLR;
	}

	for (i = 0; i < len; ++i) {
    9da6:	7bfb      	ldrb	r3, [r7, #15]
    9da8:	3301      	adds	r3, #1
    9daa:	73fb      	strb	r3, [r7, #15]
    9dac:	7bfa      	ldrb	r2, [r7, #15]
    9dae:	79bb      	ldrb	r3, [r7, #6]
    9db0:	429a      	cmp	r2, r3
    9db2:	d3d4      	bcc.n	9d5e <cc2400_spi_buf+0x5e>
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    9db4:	2300      	movs	r3, #0
    9db6:	73fb      	strb	r3, [r7, #15]
    9db8:	e008      	b.n	9dcc <cc2400_spi_buf+0xcc>
		SCLK_SET;
    9dba:	4b0b      	ldr	r3, [pc, #44]	; (9de8 <cc2400_spi_buf+0xe8>)
    9dbc:	2210      	movs	r2, #16
    9dbe:	601a      	str	r2, [r3, #0]
		SCLK_CLR;
    9dc0:	4b08      	ldr	r3, [pc, #32]	; (9de4 <cc2400_spi_buf+0xe4>)
    9dc2:	2210      	movs	r2, #16
    9dc4:	601a      	str	r2, [r3, #0]
			SCLK_CLR;
		}
	}

	// this is necessary to clock in the last byte
	for (i = 0; i < 8; ++i) {
    9dc6:	7bfb      	ldrb	r3, [r7, #15]
    9dc8:	3301      	adds	r3, #1
    9dca:	73fb      	strb	r3, [r7, #15]
    9dcc:	7bfb      	ldrb	r3, [r7, #15]
    9dce:	2b07      	cmp	r3, #7
    9dd0:	d9f3      	bls.n	9dba <cc2400_spi_buf+0xba>
		SCLK_SET;
		SCLK_CLR;
	}

	/* end transaction by raising CSN */
	CSN_SET;
    9dd2:	4b05      	ldr	r3, [pc, #20]	; (9de8 <cc2400_spi_buf+0xe8>)
    9dd4:	2220      	movs	r2, #32
    9dd6:	601a      	str	r2, [r3, #0]
}
    9dd8:	3714      	adds	r7, #20
    9dda:	46bd      	mov	sp, r7
    9ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
    9de0:	4770      	bx	lr
    9de2:	bf00      	nop
    9de4:	2009c05c 	.word	0x2009c05c
    9de8:	2009c058 	.word	0x2009c058

00009dec <cc2400_status>:

/* get the status */
u8 cc2400_status()
{
    9dec:	b580      	push	{r7, lr}
    9dee:	af00      	add	r7, sp, #0
	return cc2400_spi(8, 0);
    9df0:	2008      	movs	r0, #8
    9df2:	2100      	movs	r1, #0
    9df4:	f7ff fee8 	bl	9bc8 <cc2400_spi>
    9df8:	4603      	mov	r3, r0
    9dfa:	b2db      	uxtb	r3, r3
}
    9dfc:	4618      	mov	r0, r3
    9dfe:	bd80      	pop	{r7, pc}

00009e00 <cc2400_strobe>:

/* strobe register, return status */
u8 cc2400_strobe(u8 reg)
{
    9e00:	b580      	push	{r7, lr}
    9e02:	b082      	sub	sp, #8
    9e04:	af00      	add	r7, sp, #0
    9e06:	4603      	mov	r3, r0
    9e08:	71fb      	strb	r3, [r7, #7]
	return cc2400_spi(8, reg);
    9e0a:	79fb      	ldrb	r3, [r7, #7]
    9e0c:	2008      	movs	r0, #8
    9e0e:	4619      	mov	r1, r3
    9e10:	f7ff feda 	bl	9bc8 <cc2400_spi>
    9e14:	4603      	mov	r3, r0
    9e16:	b2db      	uxtb	r3, r3
}
    9e18:	4618      	mov	r0, r3
    9e1a:	3708      	adds	r7, #8
    9e1c:	46bd      	mov	sp, r7
    9e1e:	bd80      	pop	{r7, pc}

00009e20 <cc2400_reset>:
/*
 * Warning: This should only be called when running on the internal oscillator.
 * Otherwise use clock_start().
 */
void cc2400_reset()
{
    9e20:	b580      	push	{r7, lr}
    9e22:	af00      	add	r7, sp, #0
	cc2400_set(MAIN, 0x0000);
    9e24:	2000      	movs	r0, #0
    9e26:	2100      	movs	r1, #0
    9e28:	f7ff ff28 	bl	9c7c <cc2400_set>
	while (cc2400_get(MAIN) != 0x0000);
    9e2c:	bf00      	nop
    9e2e:	2000      	movs	r0, #0
    9e30:	f7ff ff0e 	bl	9c50 <cc2400_get>
    9e34:	4603      	mov	r3, r0
    9e36:	2b00      	cmp	r3, #0
    9e38:	d1f9      	bne.n	9e2e <cc2400_reset+0xe>
	cc2400_set(MAIN, 0x8000);
    9e3a:	2000      	movs	r0, #0
    9e3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    9e40:	f7ff ff1c 	bl	9c7c <cc2400_set>
	while (cc2400_get(MAIN) != 0x8000);
    9e44:	bf00      	nop
    9e46:	2000      	movs	r0, #0
    9e48:	f7ff ff02 	bl	9c50 <cc2400_get>
    9e4c:	4603      	mov	r3, r0
    9e4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    9e52:	d1f8      	bne.n	9e46 <cc2400_reset+0x26>
}
    9e54:	bd80      	pop	{r7, pc}
    9e56:	bf00      	nop

00009e58 <clock_start>:

/* activate the CC2400's 16 MHz oscillator and sync LPC175x to it */
void clock_start()
{
    9e58:	b580      	push	{r7, lr}
    9e5a:	af00      	add	r7, sp, #0
	/* configure flash accelerator for higher clock rate */
	FLASHCFG = (0x03A | (FLASHTIM << 12));
    9e5c:	4b5e      	ldr	r3, [pc, #376]	; (9fd8 <clock_start+0x180>)
    9e5e:	f244 023a 	movw	r2, #16442	; 0x403a
    9e62:	601a      	str	r2, [r3, #0]

	/* switch to the internal oscillator if necessary */
	CLKSRCSEL = 0;
    9e64:	4b5d      	ldr	r3, [pc, #372]	; (9fdc <clock_start+0x184>)
    9e66:	2200      	movs	r2, #0
    9e68:	601a      	str	r2, [r3, #0]

	/* disconnect PLL0 */
	PLL0CON &= ~PLL0CON_PLLC0;
    9e6a:	4a5d      	ldr	r2, [pc, #372]	; (9fe0 <clock_start+0x188>)
    9e6c:	4b5c      	ldr	r3, [pc, #368]	; (9fe0 <clock_start+0x188>)
    9e6e:	681b      	ldr	r3, [r3, #0]
    9e70:	f023 0302 	bic.w	r3, r3, #2
    9e74:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9e76:	4b5b      	ldr	r3, [pc, #364]	; (9fe4 <clock_start+0x18c>)
    9e78:	22aa      	movs	r2, #170	; 0xaa
    9e7a:	601a      	str	r2, [r3, #0]
    9e7c:	4b59      	ldr	r3, [pc, #356]	; (9fe4 <clock_start+0x18c>)
    9e7e:	2255      	movs	r2, #85	; 0x55
    9e80:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLC0_STAT);
    9e82:	bf00      	nop
    9e84:	4b58      	ldr	r3, [pc, #352]	; (9fe8 <clock_start+0x190>)
    9e86:	681b      	ldr	r3, [r3, #0]
    9e88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    9e8c:	2b00      	cmp	r3, #0
    9e8e:	d1f9      	bne.n	9e84 <clock_start+0x2c>

	/* turn off PLL0 */
	PLL0CON &= ~PLL0CON_PLLE0;
    9e90:	4a53      	ldr	r2, [pc, #332]	; (9fe0 <clock_start+0x188>)
    9e92:	4b53      	ldr	r3, [pc, #332]	; (9fe0 <clock_start+0x188>)
    9e94:	681b      	ldr	r3, [r3, #0]
    9e96:	f023 0301 	bic.w	r3, r3, #1
    9e9a:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9e9c:	4b51      	ldr	r3, [pc, #324]	; (9fe4 <clock_start+0x18c>)
    9e9e:	22aa      	movs	r2, #170	; 0xaa
    9ea0:	601a      	str	r2, [r3, #0]
    9ea2:	4b50      	ldr	r3, [pc, #320]	; (9fe4 <clock_start+0x18c>)
    9ea4:	2255      	movs	r2, #85	; 0x55
    9ea6:	601a      	str	r2, [r3, #0]
	while (PLL0STAT & PLL0STAT_PLLE0_STAT);
    9ea8:	bf00      	nop
    9eaa:	4b4f      	ldr	r3, [pc, #316]	; (9fe8 <clock_start+0x190>)
    9eac:	681b      	ldr	r3, [r3, #0]
    9eae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    9eb2:	2b00      	cmp	r3, #0
    9eb4:	d1f9      	bne.n	9eaa <clock_start+0x52>

	/* temporarily set CPU clock divider to 1 */
	CCLKCFG = 0;
    9eb6:	4b4d      	ldr	r3, [pc, #308]	; (9fec <clock_start+0x194>)
    9eb8:	2200      	movs	r2, #0
    9eba:	601a      	str	r2, [r3, #0]

	/* configure CC2400 oscillator, output carrier sense on GIO6 */
	cc2400_reset();
    9ebc:	f7ff ffb0 	bl	9e20 <cc2400_reset>
	cc2400_set(IOCFG, (GIO_CARRIER_SENSE_N << 9) | (GIO_CLK_16M << 3));
    9ec0:	2008      	movs	r0, #8
    9ec2:	f241 5170 	movw	r1, #5488	; 0x1570
    9ec6:	f7ff fed9 	bl	9c7c <cc2400_set>
	cc2400_strobe(SXOSCON);
    9eca:	2060      	movs	r0, #96	; 0x60
    9ecc:	f7ff ff98 	bl	9e00 <cc2400_strobe>
	while (!(cc2400_status() & XOSC16M_STABLE));
    9ed0:	bf00      	nop
    9ed2:	f7ff ff8b 	bl	9dec <cc2400_status>
    9ed6:	4603      	mov	r3, r0
    9ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9edc:	2b00      	cmp	r3, #0
    9ede:	d0f8      	beq.n	9ed2 <clock_start+0x7a>

	/* activate main oscillator */
	SCS = SCS_OSCEN;
    9ee0:	4b43      	ldr	r3, [pc, #268]	; (9ff0 <clock_start+0x198>)
    9ee2:	2220      	movs	r2, #32
    9ee4:	601a      	str	r2, [r3, #0]
	while (!(SCS & SCS_OSCSTAT));
    9ee6:	bf00      	nop
    9ee8:	4b41      	ldr	r3, [pc, #260]	; (9ff0 <clock_start+0x198>)
    9eea:	681b      	ldr	r3, [r3, #0]
    9eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
    9ef0:	2b00      	cmp	r3, #0
    9ef2:	d0f9      	beq.n	9ee8 <clock_start+0x90>
	 * connecting PLL0
 	 */
#ifdef TC13BADGE
	PCLKSEL0  = (1 << 2); /* TIMER0 at cclk (30 MHz) */
#else
	PCLKSEL0  = (2 << 2); /* TIMER0 at cclk/2 (50 MHz) */
    9ef4:	4b3f      	ldr	r3, [pc, #252]	; (9ff4 <clock_start+0x19c>)
    9ef6:	2208      	movs	r2, #8
    9ef8:	601a      	str	r2, [r3, #0]
#endif
	PCLKSEL1  = 0;
    9efa:	4b3f      	ldr	r3, [pc, #252]	; (9ff8 <clock_start+0x1a0>)
    9efc:	2200      	movs	r2, #0
    9efe:	601a      	str	r2, [r3, #0]

	/* switch to main oscillator */
	CLKSRCSEL = 1;
    9f00:	4b36      	ldr	r3, [pc, #216]	; (9fdc <clock_start+0x184>)
    9f02:	2201      	movs	r2, #1
    9f04:	601a      	str	r2, [r3, #0]

	/* configure PLL0 */
	PLL0CFG = (MSEL0 << 0) | (NSEL0 << 16);
    9f06:	4b3d      	ldr	r3, [pc, #244]	; (9ffc <clock_start+0x1a4>)
    9f08:	4a3d      	ldr	r2, [pc, #244]	; (a000 <clock_start+0x1a8>)
    9f0a:	601a      	str	r2, [r3, #0]
	PLL0FEED_SEQUENCE;
    9f0c:	4b35      	ldr	r3, [pc, #212]	; (9fe4 <clock_start+0x18c>)
    9f0e:	22aa      	movs	r2, #170	; 0xaa
    9f10:	601a      	str	r2, [r3, #0]
    9f12:	4b34      	ldr	r3, [pc, #208]	; (9fe4 <clock_start+0x18c>)
    9f14:	2255      	movs	r2, #85	; 0x55
    9f16:	601a      	str	r2, [r3, #0]

	/* turn on PLL0 */
	PLL0CON |= PLL0CON_PLLE0;
    9f18:	4a31      	ldr	r2, [pc, #196]	; (9fe0 <clock_start+0x188>)
    9f1a:	4b31      	ldr	r3, [pc, #196]	; (9fe0 <clock_start+0x188>)
    9f1c:	681b      	ldr	r3, [r3, #0]
    9f1e:	f043 0301 	orr.w	r3, r3, #1
    9f22:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9f24:	4b2f      	ldr	r3, [pc, #188]	; (9fe4 <clock_start+0x18c>)
    9f26:	22aa      	movs	r2, #170	; 0xaa
    9f28:	601a      	str	r2, [r3, #0]
    9f2a:	4b2e      	ldr	r3, [pc, #184]	; (9fe4 <clock_start+0x18c>)
    9f2c:	2255      	movs	r2, #85	; 0x55
    9f2e:	601a      	str	r2, [r3, #0]
	while (!(PLL0STAT & PLL0STAT_PLLE0_STAT));
    9f30:	bf00      	nop
    9f32:	4b2d      	ldr	r3, [pc, #180]	; (9fe8 <clock_start+0x190>)
    9f34:	681b      	ldr	r3, [r3, #0]
    9f36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    9f3a:	2b00      	cmp	r3, #0
    9f3c:	d0f9      	beq.n	9f32 <clock_start+0xda>

	/* set CPU clock divider */
	CCLKCFG = CCLKSEL;
    9f3e:	4b2b      	ldr	r3, [pc, #172]	; (9fec <clock_start+0x194>)
    9f40:	2203      	movs	r2, #3
    9f42:	601a      	str	r2, [r3, #0]

	/* connect PLL0 */
	PLL0CON |= PLL0CON_PLLC0;
    9f44:	4a26      	ldr	r2, [pc, #152]	; (9fe0 <clock_start+0x188>)
    9f46:	4b26      	ldr	r3, [pc, #152]	; (9fe0 <clock_start+0x188>)
    9f48:	681b      	ldr	r3, [r3, #0]
    9f4a:	f043 0302 	orr.w	r3, r3, #2
    9f4e:	6013      	str	r3, [r2, #0]
	PLL0FEED_SEQUENCE;
    9f50:	4b24      	ldr	r3, [pc, #144]	; (9fe4 <clock_start+0x18c>)
    9f52:	22aa      	movs	r2, #170	; 0xaa
    9f54:	601a      	str	r2, [r3, #0]
    9f56:	4b23      	ldr	r3, [pc, #140]	; (9fe4 <clock_start+0x18c>)
    9f58:	2255      	movs	r2, #85	; 0x55
    9f5a:	601a      	str	r2, [r3, #0]
	while (!(PLL0STAT & PLL0STAT_PLLC0_STAT));
    9f5c:	bf00      	nop
    9f5e:	4b22      	ldr	r3, [pc, #136]	; (9fe8 <clock_start+0x190>)
    9f60:	681b      	ldr	r3, [r3, #0]
    9f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    9f66:	2b00      	cmp	r3, #0
    9f68:	d0f9      	beq.n	9f5e <clock_start+0x106>

	/* configure PLL1 */
	PLL1CFG = (MSEL1 << 0) | (PSEL1 << 5);
    9f6a:	4b26      	ldr	r3, [pc, #152]	; (a004 <clock_start+0x1ac>)
    9f6c:	2222      	movs	r2, #34	; 0x22
    9f6e:	601a      	str	r2, [r3, #0]
	PLL1FEED_SEQUENCE;
    9f70:	4b25      	ldr	r3, [pc, #148]	; (a008 <clock_start+0x1b0>)
    9f72:	22aa      	movs	r2, #170	; 0xaa
    9f74:	601a      	str	r2, [r3, #0]
    9f76:	4b24      	ldr	r3, [pc, #144]	; (a008 <clock_start+0x1b0>)
    9f78:	2255      	movs	r2, #85	; 0x55
    9f7a:	601a      	str	r2, [r3, #0]

	/* turn on PLL1 */
	PLL1CON |= PLL1CON_PLLE1;
    9f7c:	4a23      	ldr	r2, [pc, #140]	; (a00c <clock_start+0x1b4>)
    9f7e:	4b23      	ldr	r3, [pc, #140]	; (a00c <clock_start+0x1b4>)
    9f80:	681b      	ldr	r3, [r3, #0]
    9f82:	f043 0301 	orr.w	r3, r3, #1
    9f86:	6013      	str	r3, [r2, #0]
	PLL1FEED_SEQUENCE;
    9f88:	4b1f      	ldr	r3, [pc, #124]	; (a008 <clock_start+0x1b0>)
    9f8a:	22aa      	movs	r2, #170	; 0xaa
    9f8c:	601a      	str	r2, [r3, #0]
    9f8e:	4b1e      	ldr	r3, [pc, #120]	; (a008 <clock_start+0x1b0>)
    9f90:	2255      	movs	r2, #85	; 0x55
    9f92:	601a      	str	r2, [r3, #0]
	while (!(PLL1STAT & PLL1STAT_PLLE1_STAT));
    9f94:	bf00      	nop
    9f96:	4b1e      	ldr	r3, [pc, #120]	; (a010 <clock_start+0x1b8>)
    9f98:	681b      	ldr	r3, [r3, #0]
    9f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
    9f9e:	2b00      	cmp	r3, #0
    9fa0:	d0f9      	beq.n	9f96 <clock_start+0x13e>
	while (!(PLL1STAT & PLL1STAT_PLOCK1));
    9fa2:	bf00      	nop
    9fa4:	4b1a      	ldr	r3, [pc, #104]	; (a010 <clock_start+0x1b8>)
    9fa6:	681b      	ldr	r3, [r3, #0]
    9fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    9fac:	2b00      	cmp	r3, #0
    9fae:	d0f9      	beq.n	9fa4 <clock_start+0x14c>

	/* connect PLL1 */
	PLL1CON |= PLL1CON_PLLC1;
    9fb0:	4a16      	ldr	r2, [pc, #88]	; (a00c <clock_start+0x1b4>)
    9fb2:	4b16      	ldr	r3, [pc, #88]	; (a00c <clock_start+0x1b4>)
    9fb4:	681b      	ldr	r3, [r3, #0]
    9fb6:	f043 0302 	orr.w	r3, r3, #2
    9fba:	6013      	str	r3, [r2, #0]
	PLL1FEED_SEQUENCE;
    9fbc:	4b12      	ldr	r3, [pc, #72]	; (a008 <clock_start+0x1b0>)
    9fbe:	22aa      	movs	r2, #170	; 0xaa
    9fc0:	601a      	str	r2, [r3, #0]
    9fc2:	4b11      	ldr	r3, [pc, #68]	; (a008 <clock_start+0x1b0>)
    9fc4:	2255      	movs	r2, #85	; 0x55
    9fc6:	601a      	str	r2, [r3, #0]
	while (!(PLL1STAT & PLL1STAT_PLLC1_STAT));
    9fc8:	bf00      	nop
    9fca:	4b11      	ldr	r3, [pc, #68]	; (a010 <clock_start+0x1b8>)
    9fcc:	681b      	ldr	r3, [r3, #0]
    9fce:	f403 7300 	and.w	r3, r3, #512	; 0x200
    9fd2:	2b00      	cmp	r3, #0
    9fd4:	d0f9      	beq.n	9fca <clock_start+0x172>
}
    9fd6:	bd80      	pop	{r7, pc}
    9fd8:	400fc000 	.word	0x400fc000
    9fdc:	400fc10c 	.word	0x400fc10c
    9fe0:	400fc080 	.word	0x400fc080
    9fe4:	400fc08c 	.word	0x400fc08c
    9fe8:	400fc088 	.word	0x400fc088
    9fec:	400fc104 	.word	0x400fc104
    9ff0:	400fc1a0 	.word	0x400fc1a0
    9ff4:	400fc1a8 	.word	0x400fc1a8
    9ff8:	400fc1ac 	.word	0x400fc1ac
    9ffc:	400fc084 	.word	0x400fc084
    a000:	00010018 	.word	0x00010018
    a004:	400fc0a4 	.word	0x400fc0a4
    a008:	400fc0ac 	.word	0x400fc0ac
    a00c:	400fc0a0 	.word	0x400fc0a0
    a010:	400fc0a8 	.word	0x400fc0a8

0000a014 <reset>:

/* reset the LPC17xx, the cc2400 will be handled by the boot code */
void reset()
{
    a014:	b580      	push	{r7, lr}
    a016:	af00      	add	r7, sp, #0
	all_pins_off();
    a018:	f7ff fcd0 	bl	99bc <all_pins_off>

	/* Enable the watchdog with reset enabled */
	USRLED_CLR;
    a01c:	4b0a      	ldr	r3, [pc, #40]	; (a048 <reset+0x34>)
    a01e:	2202      	movs	r2, #2
    a020:	601a      	str	r2, [r3, #0]
	WDMOD |= WDMOD_WDEN | WDMOD_WDRESET;
    a022:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    a026:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    a02a:	681b      	ldr	r3, [r3, #0]
    a02c:	f043 0303 	orr.w	r3, r3, #3
    a030:	6013      	str	r3, [r2, #0]
	WDFEED_SEQUENCE;
    a032:	4b06      	ldr	r3, [pc, #24]	; (a04c <reset+0x38>)
    a034:	22aa      	movs	r2, #170	; 0xaa
    a036:	601a      	str	r2, [r3, #0]
    a038:	4b04      	ldr	r3, [pc, #16]	; (a04c <reset+0x38>)
    a03a:	2255      	movs	r2, #85	; 0x55
    a03c:	601a      	str	r2, [r3, #0]
	
	/* Set watchdog timeout to 256us (minimum) */
	
	/* sleep for 1s (minimum) */
	wait(1);
    a03e:	2001      	movs	r0, #1
    a040:	f7ff fc38 	bl	98b4 <wait>
}
    a044:	bd80      	pop	{r7, pc}
    a046:	bf00      	nop
    a048:	2009c03c 	.word	0x2009c03c
    a04c:	40000008 	.word	0x40000008

0000a050 <_HandleRequest>:
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handles successfully
 */
static BOOL _HandleRequest(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
    a050:	b580      	push	{r7, lr}
    a052:	b088      	sub	sp, #32
    a054:	af00      	add	r7, sp, #0
    a056:	60f8      	str	r0, [r7, #12]
    a058:	60b9      	str	r1, [r7, #8]
    a05a:	607a      	str	r2, [r7, #4]
	TFnHandleRequest *pfnHandler;
	int iType;
	
	iType = REQTYPE_GET_TYPE(pSetup->bmRequestType);
    a05c:	68fb      	ldr	r3, [r7, #12]
    a05e:	781b      	ldrb	r3, [r3, #0]
    a060:	095b      	lsrs	r3, r3, #5
    a062:	b2db      	uxtb	r3, r3
    a064:	f003 0303 	and.w	r3, r3, #3
    a068:	61fb      	str	r3, [r7, #28]
	
	if(iType == REQTYPE_TYPE_VENDOR) {
    a06a:	69fb      	ldr	r3, [r7, #28]
    a06c:	2b02      	cmp	r3, #2
    a06e:	d10e      	bne.n	a08e <_HandleRequest+0x3e>
		BOOL fFilterStatus = FALSE;
    a070:	2300      	movs	r3, #0
    a072:	617b      	str	r3, [r7, #20]
		if(USBFilterOsVendorMessage(pSetup, &fFilterStatus, piLen, ppbData)) {
    a074:	f107 0314 	add.w	r3, r7, #20
    a078:	68f8      	ldr	r0, [r7, #12]
    a07a:	4619      	mov	r1, r3
    a07c:	68ba      	ldr	r2, [r7, #8]
    a07e:	687b      	ldr	r3, [r7, #4]
    a080:	f000 fcd2 	bl	aa28 <USBFilterOsVendorMessage>
    a084:	4603      	mov	r3, r0
    a086:	2b00      	cmp	r3, #0
    a088:	d001      	beq.n	a08e <_HandleRequest+0x3e>
			return fFilterStatus;
    a08a:	697b      	ldr	r3, [r7, #20]
    a08c:	e00f      	b.n	a0ae <_HandleRequest+0x5e>
		}
	}
	
	pfnHandler = apfnReqHandlers[iType];
    a08e:	4a0a      	ldr	r2, [pc, #40]	; (a0b8 <_HandleRequest+0x68>)
    a090:	69fb      	ldr	r3, [r7, #28]
    a092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a096:	61bb      	str	r3, [r7, #24]
	if (pfnHandler == NULL) {
    a098:	69bb      	ldr	r3, [r7, #24]
    a09a:	2b00      	cmp	r3, #0
    a09c:	d101      	bne.n	a0a2 <_HandleRequest+0x52>
		DBG("No handler for reqtype %d\n", iType);
		return FALSE;
    a09e:	2300      	movs	r3, #0
    a0a0:	e005      	b.n	a0ae <_HandleRequest+0x5e>
	}

	return pfnHandler(pSetup, piLen, ppbData);
    a0a2:	69bb      	ldr	r3, [r7, #24]
    a0a4:	68f8      	ldr	r0, [r7, #12]
    a0a6:	68b9      	ldr	r1, [r7, #8]
    a0a8:	687a      	ldr	r2, [r7, #4]
    a0aa:	4798      	blx	r3
    a0ac:	4603      	mov	r3, r0
}
    a0ae:	4618      	mov	r0, r3
    a0b0:	3720      	adds	r7, #32
    a0b2:	46bd      	mov	sp, r7
    a0b4:	bd80      	pop	{r7, pc}
    a0b6:	bf00      	nop
    a0b8:	10000a80 	.word	0x10000a80

0000a0bc <StallControlPipe>:
	Local function to stall the control endpoint
	
	@param [in]	bEPStat	Endpoint status
 */
static void StallControlPipe(U8 bEPStat)
{
    a0bc:	b580      	push	{r7, lr}
    a0be:	b084      	sub	sp, #16
    a0c0:	af00      	add	r7, sp, #0
    a0c2:	4603      	mov	r3, r0
    a0c4:	71fb      	strb	r3, [r7, #7]
	U8	*pb;
	int	i;

	USBHwEPStall(0x80, TRUE);
    a0c6:	2080      	movs	r0, #128	; 0x80
    a0c8:	2101      	movs	r1, #1
    a0ca:	f000 fa83 	bl	a5d4 <USBHwEPStall>

// dump setup packet
	DBG("STALL on [");
	pb = (U8 *)&Setup;
    a0ce:	4b07      	ldr	r3, [pc, #28]	; (a0ec <StallControlPipe+0x30>)
    a0d0:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 8; i++) {
    a0d2:	2300      	movs	r3, #0
    a0d4:	60fb      	str	r3, [r7, #12]
    a0d6:	e002      	b.n	a0de <StallControlPipe+0x22>
    a0d8:	68fb      	ldr	r3, [r7, #12]
    a0da:	3301      	adds	r3, #1
    a0dc:	60fb      	str	r3, [r7, #12]
    a0de:	68fb      	ldr	r3, [r7, #12]
    a0e0:	2b07      	cmp	r3, #7
    a0e2:	ddf9      	ble.n	a0d8 <StallControlPipe+0x1c>
		DBG(" %02x", *pb++);
	}
	DBG("] stat=%x\n", bEPStat);
}
    a0e4:	3710      	adds	r7, #16
    a0e6:	46bd      	mov	sp, r7
    a0e8:	bd80      	pop	{r7, pc}
    a0ea:	bf00      	nop
    a0ec:	10000a6c 	.word	0x10000a6c

0000a0f0 <DataIn>:

/**
	Sends next chunk of data (possibly 0 bytes) to host
 */
static void DataIn(void)
{
    a0f0:	b580      	push	{r7, lr}
    a0f2:	b082      	sub	sp, #8
    a0f4:	af00      	add	r7, sp, #0
	int iChunk;

	iChunk = MIN(MAX_PACKET_SIZE0, iResidue);
    a0f6:	4b0e      	ldr	r3, [pc, #56]	; (a130 <DataIn+0x40>)
    a0f8:	681b      	ldr	r3, [r3, #0]
    a0fa:	2b40      	cmp	r3, #64	; 0x40
    a0fc:	bfa8      	it	ge
    a0fe:	2340      	movge	r3, #64	; 0x40
    a100:	607b      	str	r3, [r7, #4]
	USBHwEPWrite(0x80, pbData, iChunk);
    a102:	4b0c      	ldr	r3, [pc, #48]	; (a134 <DataIn+0x44>)
    a104:	681a      	ldr	r2, [r3, #0]
    a106:	687b      	ldr	r3, [r7, #4]
    a108:	2080      	movs	r0, #128	; 0x80
    a10a:	4611      	mov	r1, r2
    a10c:	461a      	mov	r2, r3
    a10e:	f000 fa85 	bl	a61c <USBHwEPWrite>
	pbData += iChunk;
    a112:	4b08      	ldr	r3, [pc, #32]	; (a134 <DataIn+0x44>)
    a114:	681a      	ldr	r2, [r3, #0]
    a116:	687b      	ldr	r3, [r7, #4]
    a118:	4413      	add	r3, r2
    a11a:	4a06      	ldr	r2, [pc, #24]	; (a134 <DataIn+0x44>)
    a11c:	6013      	str	r3, [r2, #0]
	iResidue -= iChunk;
    a11e:	4b04      	ldr	r3, [pc, #16]	; (a130 <DataIn+0x40>)
    a120:	681a      	ldr	r2, [r3, #0]
    a122:	687b      	ldr	r3, [r7, #4]
    a124:	1ad3      	subs	r3, r2, r3
    a126:	4a02      	ldr	r2, [pc, #8]	; (a130 <DataIn+0x40>)
    a128:	6013      	str	r3, [r2, #0]
}
    a12a:	3708      	adds	r7, #8
    a12c:	46bd      	mov	sp, r7
    a12e:	bd80      	pop	{r7, pc}
    a130:	10000a78 	.word	0x10000a78
    a134:	10000a74 	.word	0x10000a74

0000a138 <USBHandleControlTransfer>:
 *
 *	@param [in]	bEP		Endpoint address
 *	@param [in]	bEPStat	Endpoint status
 */
void USBHandleControlTransfer(U8 bEP, U8 bEPStat)
{
    a138:	b580      	push	{r7, lr}
    a13a:	b084      	sub	sp, #16
    a13c:	af00      	add	r7, sp, #0
    a13e:	4603      	mov	r3, r0
    a140:	460a      	mov	r2, r1
    a142:	71fb      	strb	r3, [r7, #7]
    a144:	4613      	mov	r3, r2
    a146:	71bb      	strb	r3, [r7, #6]
	int iChunk, iType;

	if (bEP == 0x00) {
    a148:	79fb      	ldrb	r3, [r7, #7]
    a14a:	2b00      	cmp	r3, #0
    a14c:	f040 8091 	bne.w	a272 <USBHandleControlTransfer+0x13a>
		// OUT transfer
		if (bEPStat & EP_STATUS_SETUP) {
    a150:	79bb      	ldrb	r3, [r7, #6]
    a152:	f003 0304 	and.w	r3, r3, #4
    a156:	2b00      	cmp	r3, #0
    a158:	d041      	beq.n	a1de <USBHandleControlTransfer+0xa6>
			// setup packet, reset request message state machine
			USBHwEPRead(0x00, (U8 *)&Setup, sizeof(Setup));
    a15a:	2000      	movs	r0, #0
    a15c:	4949      	ldr	r1, [pc, #292]	; (a284 <USBHandleControlTransfer+0x14c>)
    a15e:	2208      	movs	r2, #8
    a160:	f000 faaa 	bl	a6b8 <USBHwEPRead>
			DBG("S%x", Setup.bRequest);

			// defaults for data pointer and residue
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    a164:	4b47      	ldr	r3, [pc, #284]	; (a284 <USBHandleControlTransfer+0x14c>)
    a166:	781b      	ldrb	r3, [r3, #0]
    a168:	095b      	lsrs	r3, r3, #5
    a16a:	b2db      	uxtb	r3, r3
    a16c:	f003 0303 	and.w	r3, r3, #3
    a170:	60fb      	str	r3, [r7, #12]
			pbData = apbDataStore[iType];
    a172:	4a45      	ldr	r2, [pc, #276]	; (a288 <USBHandleControlTransfer+0x150>)
    a174:	68fb      	ldr	r3, [r7, #12]
    a176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a17a:	4a44      	ldr	r2, [pc, #272]	; (a28c <USBHandleControlTransfer+0x154>)
    a17c:	6013      	str	r3, [r2, #0]
			iResidue = Setup.wLength;
    a17e:	4b41      	ldr	r3, [pc, #260]	; (a284 <USBHandleControlTransfer+0x14c>)
    a180:	88db      	ldrh	r3, [r3, #6]
    a182:	461a      	mov	r2, r3
    a184:	4b42      	ldr	r3, [pc, #264]	; (a290 <USBHandleControlTransfer+0x158>)
    a186:	601a      	str	r2, [r3, #0]
			iLen = Setup.wLength;
    a188:	4b3e      	ldr	r3, [pc, #248]	; (a284 <USBHandleControlTransfer+0x14c>)
    a18a:	88db      	ldrh	r3, [r3, #6]
    a18c:	461a      	mov	r2, r3
    a18e:	4b41      	ldr	r3, [pc, #260]	; (a294 <USBHandleControlTransfer+0x15c>)
    a190:	601a      	str	r2, [r3, #0]

			if ((Setup.wLength == 0) ||
    a192:	4b3c      	ldr	r3, [pc, #240]	; (a284 <USBHandleControlTransfer+0x14c>)
    a194:	88db      	ldrh	r3, [r3, #6]
    a196:	2b00      	cmp	r3, #0
    a198:	d007      	beq.n	a1aa <USBHandleControlTransfer+0x72>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
    a19a:	4b3a      	ldr	r3, [pc, #232]	; (a284 <USBHandleControlTransfer+0x14c>)
    a19c:	781b      	ldrb	r3, [r3, #0]
    a19e:	09db      	lsrs	r3, r3, #7
    a1a0:	b2db      	uxtb	r3, r3
    a1a2:	f003 0301 	and.w	r3, r3, #1
			iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
			pbData = apbDataStore[iType];
			iResidue = Setup.wLength;
			iLen = Setup.wLength;

			if ((Setup.wLength == 0) ||
    a1a6:	2b00      	cmp	r3, #0
    a1a8:	d068      	beq.n	a27c <USBHandleControlTransfer+0x144>
				(REQTYPE_GET_DIR(Setup.bmRequestType) == REQTYPE_DIR_TO_HOST)) {
				// ask installed handler to process request
				if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    a1aa:	4836      	ldr	r0, [pc, #216]	; (a284 <USBHandleControlTransfer+0x14c>)
    a1ac:	4939      	ldr	r1, [pc, #228]	; (a294 <USBHandleControlTransfer+0x15c>)
    a1ae:	4a37      	ldr	r2, [pc, #220]	; (a28c <USBHandleControlTransfer+0x154>)
    a1b0:	f7ff ff4e 	bl	a050 <_HandleRequest>
    a1b4:	4603      	mov	r3, r0
    a1b6:	2b00      	cmp	r3, #0
    a1b8:	d104      	bne.n	a1c4 <USBHandleControlTransfer+0x8c>
					DBG("_HandleRequest1 failed\n");
					StallControlPipe(bEPStat);
    a1ba:	79bb      	ldrb	r3, [r7, #6]
    a1bc:	4618      	mov	r0, r3
    a1be:	f7ff ff7d 	bl	a0bc <StallControlPipe>
					return;
    a1c2:	e05b      	b.n	a27c <USBHandleControlTransfer+0x144>
				}
				// send smallest of requested and offered length
				iResidue = MIN(iLen, Setup.wLength);
    a1c4:	4b2f      	ldr	r3, [pc, #188]	; (a284 <USBHandleControlTransfer+0x14c>)
    a1c6:	88db      	ldrh	r3, [r3, #6]
    a1c8:	461a      	mov	r2, r3
    a1ca:	4b32      	ldr	r3, [pc, #200]	; (a294 <USBHandleControlTransfer+0x15c>)
    a1cc:	681b      	ldr	r3, [r3, #0]
    a1ce:	4293      	cmp	r3, r2
    a1d0:	bfa8      	it	ge
    a1d2:	4613      	movge	r3, r2
    a1d4:	4a2e      	ldr	r2, [pc, #184]	; (a290 <USBHandleControlTransfer+0x158>)
    a1d6:	6013      	str	r3, [r2, #0]
				// send first part (possibly a zero-length status message)
				DataIn();
    a1d8:	f7ff ff8a 	bl	a0f0 <DataIn>
    a1dc:	e04e      	b.n	a27c <USBHandleControlTransfer+0x144>
			}
		}
		else {		
			if (iResidue > 0) {
    a1de:	4b2c      	ldr	r3, [pc, #176]	; (a290 <USBHandleControlTransfer+0x158>)
    a1e0:	681b      	ldr	r3, [r3, #0]
    a1e2:	2b00      	cmp	r3, #0
    a1e4:	dd3e      	ble.n	a264 <USBHandleControlTransfer+0x12c>
				// store data
				iChunk = USBHwEPRead(0x00, pbData, iResidue);
    a1e6:	4b29      	ldr	r3, [pc, #164]	; (a28c <USBHandleControlTransfer+0x154>)
    a1e8:	681a      	ldr	r2, [r3, #0]
    a1ea:	4b29      	ldr	r3, [pc, #164]	; (a290 <USBHandleControlTransfer+0x158>)
    a1ec:	681b      	ldr	r3, [r3, #0]
    a1ee:	2000      	movs	r0, #0
    a1f0:	4611      	mov	r1, r2
    a1f2:	461a      	mov	r2, r3
    a1f4:	f000 fa60 	bl	a6b8 <USBHwEPRead>
    a1f8:	60b8      	str	r0, [r7, #8]
				if (iChunk < 0) {
    a1fa:	68bb      	ldr	r3, [r7, #8]
    a1fc:	2b00      	cmp	r3, #0
    a1fe:	da04      	bge.n	a20a <USBHandleControlTransfer+0xd2>
					StallControlPipe(bEPStat);
    a200:	79bb      	ldrb	r3, [r7, #6]
    a202:	4618      	mov	r0, r3
    a204:	f7ff ff5a 	bl	a0bc <StallControlPipe>
					return;
    a208:	e038      	b.n	a27c <USBHandleControlTransfer+0x144>
				}
				pbData += iChunk;
    a20a:	4b20      	ldr	r3, [pc, #128]	; (a28c <USBHandleControlTransfer+0x154>)
    a20c:	681a      	ldr	r2, [r3, #0]
    a20e:	68bb      	ldr	r3, [r7, #8]
    a210:	4413      	add	r3, r2
    a212:	4a1e      	ldr	r2, [pc, #120]	; (a28c <USBHandleControlTransfer+0x154>)
    a214:	6013      	str	r3, [r2, #0]
				iResidue -= iChunk;
    a216:	4b1e      	ldr	r3, [pc, #120]	; (a290 <USBHandleControlTransfer+0x158>)
    a218:	681a      	ldr	r2, [r3, #0]
    a21a:	68bb      	ldr	r3, [r7, #8]
    a21c:	1ad3      	subs	r3, r2, r3
    a21e:	4a1c      	ldr	r2, [pc, #112]	; (a290 <USBHandleControlTransfer+0x158>)
    a220:	6013      	str	r3, [r2, #0]
				if (iResidue == 0) {
    a222:	4b1b      	ldr	r3, [pc, #108]	; (a290 <USBHandleControlTransfer+0x158>)
    a224:	681b      	ldr	r3, [r3, #0]
    a226:	2b00      	cmp	r3, #0
    a228:	d128      	bne.n	a27c <USBHandleControlTransfer+0x144>
					// received all, send data to handler
					iType = REQTYPE_GET_TYPE(Setup.bmRequestType);
    a22a:	4b16      	ldr	r3, [pc, #88]	; (a284 <USBHandleControlTransfer+0x14c>)
    a22c:	781b      	ldrb	r3, [r3, #0]
    a22e:	095b      	lsrs	r3, r3, #5
    a230:	b2db      	uxtb	r3, r3
    a232:	f003 0303 	and.w	r3, r3, #3
    a236:	60fb      	str	r3, [r7, #12]
					pbData = apbDataStore[iType];
    a238:	4a13      	ldr	r2, [pc, #76]	; (a288 <USBHandleControlTransfer+0x150>)
    a23a:	68fb      	ldr	r3, [r7, #12]
    a23c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a240:	4a12      	ldr	r2, [pc, #72]	; (a28c <USBHandleControlTransfer+0x154>)
    a242:	6013      	str	r3, [r2, #0]
					if (!_HandleRequest(&Setup, &iLen, &pbData)) {
    a244:	480f      	ldr	r0, [pc, #60]	; (a284 <USBHandleControlTransfer+0x14c>)
    a246:	4913      	ldr	r1, [pc, #76]	; (a294 <USBHandleControlTransfer+0x15c>)
    a248:	4a10      	ldr	r2, [pc, #64]	; (a28c <USBHandleControlTransfer+0x154>)
    a24a:	f7ff ff01 	bl	a050 <_HandleRequest>
    a24e:	4603      	mov	r3, r0
    a250:	2b00      	cmp	r3, #0
    a252:	d104      	bne.n	a25e <USBHandleControlTransfer+0x126>
						DBG("_HandleRequest2 failed\n");
						StallControlPipe(bEPStat);
    a254:	79bb      	ldrb	r3, [r7, #6]
    a256:	4618      	mov	r0, r3
    a258:	f7ff ff30 	bl	a0bc <StallControlPipe>
						return;
    a25c:	e00e      	b.n	a27c <USBHandleControlTransfer+0x144>
					}
					// send status to host
					DataIn();
    a25e:	f7ff ff47 	bl	a0f0 <DataIn>
    a262:	e00b      	b.n	a27c <USBHandleControlTransfer+0x144>
				}
			}
			else {
				// absorb zero-length status message
				iChunk = USBHwEPRead(0x00, NULL, 0);
    a264:	2000      	movs	r0, #0
    a266:	2100      	movs	r1, #0
    a268:	2200      	movs	r2, #0
    a26a:	f000 fa25 	bl	a6b8 <USBHwEPRead>
    a26e:	60b8      	str	r0, [r7, #8]
    a270:	e004      	b.n	a27c <USBHandleControlTransfer+0x144>
				DBG(iChunk > 0 ? "?" : "");
			}
		}
	}
	else if (bEP == 0x80) {
    a272:	79fb      	ldrb	r3, [r7, #7]
    a274:	2b80      	cmp	r3, #128	; 0x80
    a276:	d101      	bne.n	a27c <USBHandleControlTransfer+0x144>
		// IN transfer
		// send more data if available (possibly a 0-length packet)
		DataIn();
    a278:	f7ff ff3a 	bl	a0f0 <DataIn>
	}
	else {
		ASSERT(FALSE);
	}
}
    a27c:	3710      	adds	r7, #16
    a27e:	46bd      	mov	sp, r7
    a280:	bd80      	pop	{r7, pc}
    a282:	bf00      	nop
    a284:	10000a6c 	.word	0x10000a6c
    a288:	10000a90 	.word	0x10000a90
    a28c:	10000a74 	.word	0x10000a74
    a290:	10000a78 	.word	0x10000a78
    a294:	10000a7c 	.word	0x10000a7c

0000a298 <USBRegisterRequestHandler>:
	@param [in]	iType			Type of request, e.g. REQTYPE_TYPE_STANDARD
	@param [in]	*pfnHandler		Callback function pointer
	@param [in]	*pbDataStore	Data storage area for this type of request
 */
void USBRegisterRequestHandler(int iType, TFnHandleRequest *pfnHandler, U8 *pbDataStore)
{
    a298:	b480      	push	{r7}
    a29a:	b085      	sub	sp, #20
    a29c:	af00      	add	r7, sp, #0
    a29e:	60f8      	str	r0, [r7, #12]
    a2a0:	60b9      	str	r1, [r7, #8]
    a2a2:	607a      	str	r2, [r7, #4]
	ASSERT(iType >= 0);
	ASSERT(iType < 4);
	apfnReqHandlers[iType] = pfnHandler;
    a2a4:	4907      	ldr	r1, [pc, #28]	; (a2c4 <USBRegisterRequestHandler+0x2c>)
    a2a6:	68fb      	ldr	r3, [r7, #12]
    a2a8:	68ba      	ldr	r2, [r7, #8]
    a2aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	apbDataStore[iType] = pbDataStore;
    a2ae:	4906      	ldr	r1, [pc, #24]	; (a2c8 <USBRegisterRequestHandler+0x30>)
    a2b0:	68fb      	ldr	r3, [r7, #12]
    a2b2:	687a      	ldr	r2, [r7, #4]
    a2b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    a2b8:	3714      	adds	r7, #20
    a2ba:	46bd      	mov	sp, r7
    a2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
    a2c0:	4770      	bx	lr
    a2c2:	bf00      	nop
    a2c4:	10000a80 	.word	0x10000a80
    a2c8:	10000a90 	.word	0x10000a90

0000a2cc <HandleUsbReset>:
	USB reset handler
	
	@param [in] bDevStatus	Device status
 */
static void HandleUsbReset(U8 bDevStatus)
{
    a2cc:	b480      	push	{r7}
    a2ce:	b083      	sub	sp, #12
    a2d0:	af00      	add	r7, sp, #0
    a2d2:	4603      	mov	r3, r0
    a2d4:	71fb      	strb	r3, [r7, #7]
	if (bDevStatus & DEV_STATUS_RESET) {
		DBG("\n!");
	}
}
    a2d6:	370c      	adds	r7, #12
    a2d8:	46bd      	mov	sp, r7
    a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
    a2de:	4770      	bx	lr

0000a2e0 <USBInit>:
	installing default callbacks.
	
	@return TRUE if initialisation was successful
 */
BOOL USBInit(void)
{
    a2e0:	b580      	push	{r7, lr}
    a2e2:	af00      	add	r7, sp, #0
	// init hardware
	USBHwInit();
    a2e4:	f000 fb2a 	bl	a93c <USBHwInit>
	
	// register bus reset handler
	USBHwRegisterDevIntHandler(HandleUsbReset);
    a2e8:	480d      	ldr	r0, [pc, #52]	; (a320 <USBInit+0x40>)
    a2ea:	f000 f913 	bl	a514 <USBHwRegisterDevIntHandler>
	
	// register control transfer handler on EP0
	USBHwRegisterEPIntHandler(0x00, USBHandleControlTransfer);
    a2ee:	2000      	movs	r0, #0
    a2f0:	490c      	ldr	r1, [pc, #48]	; (a324 <USBInit+0x44>)
    a2f2:	f000 f8dd 	bl	a4b0 <USBHwRegisterEPIntHandler>
	USBHwRegisterEPIntHandler(0x80, USBHandleControlTransfer);
    a2f6:	2080      	movs	r0, #128	; 0x80
    a2f8:	490a      	ldr	r1, [pc, #40]	; (a324 <USBInit+0x44>)
    a2fa:	f000 f8d9 	bl	a4b0 <USBHwRegisterEPIntHandler>
	
	// setup control endpoints
	USBHwEPConfig(0x00, MAX_PACKET_SIZE0);
    a2fe:	2000      	movs	r0, #0
    a300:	2140      	movs	r1, #64	; 0x40
    a302:	f000 f8b7 	bl	a474 <USBHwEPConfig>
	USBHwEPConfig(0x80, MAX_PACKET_SIZE0);
    a306:	2080      	movs	r0, #128	; 0x80
    a308:	2140      	movs	r1, #64	; 0x40
    a30a:	f000 f8b3 	bl	a474 <USBHwEPConfig>
	
	// register standard request handler
	USBRegisterRequestHandler(REQTYPE_TYPE_STANDARD, USBHandleStandardRequest, abStdReqData);
    a30e:	2000      	movs	r0, #0
    a310:	4905      	ldr	r1, [pc, #20]	; (a328 <USBInit+0x48>)
    a312:	4a06      	ldr	r2, [pc, #24]	; (a32c <USBInit+0x4c>)
    a314:	f7ff ffc0 	bl	a298 <USBRegisterRequestHandler>

	return TRUE;
    a318:	2301      	movs	r3, #1
}
    a31a:	4618      	mov	r0, r3
    a31c:	bd80      	pop	{r7, pc}
    a31e:	bf00      	nop
    a320:	0000a2cd 	.word	0x0000a2cd
    a324:	0000a139 	.word	0x0000a139
    a328:	0000af75 	.word	0x0000af75
    a32c:	10000aa0 	.word	0x10000aa0

0000a330 <Wait4DevInt>:
    Local function to wait for a device interrupt (and clear it)
        
    @param [in] dwIntr      Bitmask of interrupts to wait for   
 */
static void Wait4DevInt(U32 dwIntr)
{
    a330:	b480      	push	{r7}
    a332:	b083      	sub	sp, #12
    a334:	af00      	add	r7, sp, #0
    a336:	6078      	str	r0, [r7, #4]
    // wait for specific interrupt
    while ((USBDevIntSt & dwIntr) != dwIntr);
    a338:	bf00      	nop
    a33a:	4b07      	ldr	r3, [pc, #28]	; (a358 <Wait4DevInt+0x28>)
    a33c:	681a      	ldr	r2, [r3, #0]
    a33e:	687b      	ldr	r3, [r7, #4]
    a340:	401a      	ands	r2, r3
    a342:	687b      	ldr	r3, [r7, #4]
    a344:	429a      	cmp	r2, r3
    a346:	d1f8      	bne.n	a33a <Wait4DevInt+0xa>
    // clear the interrupt bits
    USBDevIntClr = dwIntr;
    a348:	4a04      	ldr	r2, [pc, #16]	; (a35c <Wait4DevInt+0x2c>)
    a34a:	687b      	ldr	r3, [r7, #4]
    a34c:	6013      	str	r3, [r2, #0]
}
    a34e:	370c      	adds	r7, #12
    a350:	46bd      	mov	sp, r7
    a352:	f85d 7b04 	ldr.w	r7, [sp], #4
    a356:	4770      	bx	lr
    a358:	5000c200 	.word	0x5000c200
    a35c:	5000c208 	.word	0x5000c208

0000a360 <USBHwCmd>:
    Local function to send a command to the USB protocol engine
        
    @param [in] bCmd        Command to send
 */
static void USBHwCmd(U8 bCmd)
{
    a360:	b580      	push	{r7, lr}
    a362:	b082      	sub	sp, #8
    a364:	af00      	add	r7, sp, #0
    a366:	4603      	mov	r3, r0
    a368:	71fb      	strb	r3, [r7, #7]
    // clear CDFULL/CCEMTY
    USBDevIntClr = CDFULL | CCEMTY;
    a36a:	4b07      	ldr	r3, [pc, #28]	; (a388 <USBHwCmd+0x28>)
    a36c:	2230      	movs	r2, #48	; 0x30
    a36e:	601a      	str	r2, [r3, #0]
    // write command code
    USBCmdCode = 0x00000500 | (bCmd << 16);
    a370:	4a06      	ldr	r2, [pc, #24]	; (a38c <USBHwCmd+0x2c>)
    a372:	79fb      	ldrb	r3, [r7, #7]
    a374:	041b      	lsls	r3, r3, #16
    a376:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    a37a:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CCEMTY);
    a37c:	2010      	movs	r0, #16
    a37e:	f7ff ffd7 	bl	a330 <Wait4DevInt>
}
    a382:	3708      	adds	r7, #8
    a384:	46bd      	mov	sp, r7
    a386:	bd80      	pop	{r7, pc}
    a388:	5000c208 	.word	0x5000c208
    a38c:	5000c210 	.word	0x5000c210

0000a390 <USBHwCmdWrite>:
        
    @param [in] bCmd        Command to send
    @param [in] bData       Data to send
 */
static void USBHwCmdWrite(U8 bCmd, U16 bData)
{
    a390:	b580      	push	{r7, lr}
    a392:	b082      	sub	sp, #8
    a394:	af00      	add	r7, sp, #0
    a396:	4603      	mov	r3, r0
    a398:	460a      	mov	r2, r1
    a39a:	71fb      	strb	r3, [r7, #7]
    a39c:	4613      	mov	r3, r2
    a39e:	80bb      	strh	r3, [r7, #4]
    // write command code
    USBHwCmd(bCmd);
    a3a0:	79fb      	ldrb	r3, [r7, #7]
    a3a2:	4618      	mov	r0, r3
    a3a4:	f7ff ffdc 	bl	a360 <USBHwCmd>

    // write command data
    USBCmdCode = 0x00000100 | (bData << 16);
    a3a8:	4a05      	ldr	r2, [pc, #20]	; (a3c0 <USBHwCmdWrite+0x30>)
    a3aa:	88bb      	ldrh	r3, [r7, #4]
    a3ac:	041b      	lsls	r3, r3, #16
    a3ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    a3b2:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CCEMTY);
    a3b4:	2010      	movs	r0, #16
    a3b6:	f7ff ffbb 	bl	a330 <Wait4DevInt>
}
    a3ba:	3708      	adds	r7, #8
    a3bc:	46bd      	mov	sp, r7
    a3be:	bd80      	pop	{r7, pc}
    a3c0:	5000c210 	.word	0x5000c210

0000a3c4 <USBHwCmdRead>:
    @param [in] bCmd        Command to send

    @return the data
 */
static U8 USBHwCmdRead(U8 bCmd)
{
    a3c4:	b580      	push	{r7, lr}
    a3c6:	b082      	sub	sp, #8
    a3c8:	af00      	add	r7, sp, #0
    a3ca:	4603      	mov	r3, r0
    a3cc:	71fb      	strb	r3, [r7, #7]
    // write command code
    USBHwCmd(bCmd);
    a3ce:	79fb      	ldrb	r3, [r7, #7]
    a3d0:	4618      	mov	r0, r3
    a3d2:	f7ff ffc5 	bl	a360 <USBHwCmd>
    
    // get data
    USBCmdCode = 0x00000200 | (bCmd << 16);
    a3d6:	4a08      	ldr	r2, [pc, #32]	; (a3f8 <USBHwCmdRead+0x34>)
    a3d8:	79fb      	ldrb	r3, [r7, #7]
    a3da:	041b      	lsls	r3, r3, #16
    a3dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    a3e0:	6013      	str	r3, [r2, #0]
    Wait4DevInt(CDFULL);
    a3e2:	2020      	movs	r0, #32
    a3e4:	f7ff ffa4 	bl	a330 <Wait4DevInt>
    return USBCmdData;
    a3e8:	4b04      	ldr	r3, [pc, #16]	; (a3fc <USBHwCmdRead+0x38>)
    a3ea:	681b      	ldr	r3, [r3, #0]
    a3ec:	b2db      	uxtb	r3, r3
}
    a3ee:	4618      	mov	r0, r3
    a3f0:	3708      	adds	r7, #8
    a3f2:	46bd      	mov	sp, r7
    a3f4:	bd80      	pop	{r7, pc}
    a3f6:	bf00      	nop
    a3f8:	5000c210 	.word	0x5000c210
    a3fc:	5000c214 	.word	0x5000c214

0000a400 <USBHwEPRealize>:
        
    @param [in] idx         Endpoint index
    @param [in] wMaxPSize   Maximum packet size for this endpoint
 */
static void USBHwEPRealize(int idx, U16 wMaxPSize)
{
    a400:	b580      	push	{r7, lr}
    a402:	b082      	sub	sp, #8
    a404:	af00      	add	r7, sp, #0
    a406:	6078      	str	r0, [r7, #4]
    a408:	460b      	mov	r3, r1
    a40a:	807b      	strh	r3, [r7, #2]
    USBReEp |= (1 << idx);
    a40c:	490a      	ldr	r1, [pc, #40]	; (a438 <USBHwEPRealize+0x38>)
    a40e:	4b0a      	ldr	r3, [pc, #40]	; (a438 <USBHwEPRealize+0x38>)
    a410:	681b      	ldr	r3, [r3, #0]
    a412:	2001      	movs	r0, #1
    a414:	687a      	ldr	r2, [r7, #4]
    a416:	fa00 f202 	lsl.w	r2, r0, r2
    a41a:	4313      	orrs	r3, r2
    a41c:	600b      	str	r3, [r1, #0]
#ifdef LPC17xx
    USBEpIn = idx;
    a41e:	4a07      	ldr	r2, [pc, #28]	; (a43c <USBHwEPRealize+0x3c>)
    a420:	687b      	ldr	r3, [r7, #4]
    a422:	6013      	str	r3, [r2, #0]
#else
    USBEpInd = idx;
#endif
    USBMaxPSize = wMaxPSize;
    a424:	4a06      	ldr	r2, [pc, #24]	; (a440 <USBHwEPRealize+0x40>)
    a426:	887b      	ldrh	r3, [r7, #2]
    a428:	6013      	str	r3, [r2, #0]
    Wait4DevInt(EP_RLZED);
    a42a:	f44f 7080 	mov.w	r0, #256	; 0x100
    a42e:	f7ff ff7f 	bl	a330 <Wait4DevInt>
}
    a432:	3708      	adds	r7, #8
    a434:	46bd      	mov	sp, r7
    a436:	bd80      	pop	{r7, pc}
    a438:	5000c244 	.word	0x5000c244
    a43c:	5000c248 	.word	0x5000c248
    a440:	5000c24c 	.word	0x5000c24c

0000a444 <USBHwEPEnable>:
        
    @param [in] idx     Endpoint index
    @param [in] fEnable TRUE to enable, FALSE to disable
 */
static void USBHwEPEnable(int idx, BOOL fEnable)
{
    a444:	b580      	push	{r7, lr}
    a446:	b082      	sub	sp, #8
    a448:	af00      	add	r7, sp, #0
    a44a:	6078      	str	r0, [r7, #4]
    a44c:	6039      	str	r1, [r7, #0]
    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fEnable ? 0 : EP_DA);
    a44e:	687b      	ldr	r3, [r7, #4]
    a450:	b2db      	uxtb	r3, r3
    a452:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a456:	b2db      	uxtb	r3, r3
    a458:	b2da      	uxtb	r2, r3
    a45a:	683b      	ldr	r3, [r7, #0]
    a45c:	2b00      	cmp	r3, #0
    a45e:	d001      	beq.n	a464 <USBHwEPEnable+0x20>
    a460:	2300      	movs	r3, #0
    a462:	e000      	b.n	a466 <USBHwEPEnable+0x22>
    a464:	2320      	movs	r3, #32
    a466:	4610      	mov	r0, r2
    a468:	4619      	mov	r1, r3
    a46a:	f7ff ff91 	bl	a390 <USBHwCmdWrite>
}
    a46e:	3708      	adds	r7, #8
    a470:	46bd      	mov	sp, r7
    a472:	bd80      	pop	{r7, pc}

0000a474 <USBHwEPConfig>:
        
    @param [in] bEP             Endpoint number
    @param [in] wMaxPacketSize  Maximum packet size for this EP
 */
void USBHwEPConfig(U8 bEP, U16 wMaxPacketSize)
{
    a474:	b580      	push	{r7, lr}
    a476:	b084      	sub	sp, #16
    a478:	af00      	add	r7, sp, #0
    a47a:	4603      	mov	r3, r0
    a47c:	460a      	mov	r2, r1
    a47e:	71fb      	strb	r3, [r7, #7]
    a480:	4613      	mov	r3, r2
    a482:	80bb      	strh	r3, [r7, #4]
    int idx;
    
    idx = EP2IDX(bEP);
    a484:	79fb      	ldrb	r3, [r7, #7]
    a486:	f003 030f 	and.w	r3, r3, #15
    a48a:	005b      	lsls	r3, r3, #1
    a48c:	79fa      	ldrb	r2, [r7, #7]
    a48e:	09d2      	lsrs	r2, r2, #7
    a490:	b2d2      	uxtb	r2, r2
    a492:	4313      	orrs	r3, r2
    a494:	60fb      	str	r3, [r7, #12]
    
    // realise EP
    USBHwEPRealize(idx, wMaxPacketSize);
    a496:	88bb      	ldrh	r3, [r7, #4]
    a498:	68f8      	ldr	r0, [r7, #12]
    a49a:	4619      	mov	r1, r3
    a49c:	f7ff ffb0 	bl	a400 <USBHwEPRealize>

    // enable EP
    USBHwEPEnable(idx, TRUE);
    a4a0:	68f8      	ldr	r0, [r7, #12]
    a4a2:	2101      	movs	r1, #1
    a4a4:	f7ff ffce 	bl	a444 <USBHwEPEnable>
}
    a4a8:	3710      	adds	r7, #16
    a4aa:	46bd      	mov	sp, r7
    a4ac:	bd80      	pop	{r7, pc}
    a4ae:	bf00      	nop

0000a4b0 <USBHwRegisterEPIntHandler>:
        
    @param [in] bEP             Endpoint number
    @param [in] pfnHandler      Callback function
 */
void USBHwRegisterEPIntHandler(U8 bEP, TFnEPIntHandler *pfnHandler)
{
    a4b0:	b480      	push	{r7}
    a4b2:	b085      	sub	sp, #20
    a4b4:	af00      	add	r7, sp, #0
    a4b6:	4603      	mov	r3, r0
    a4b8:	6039      	str	r1, [r7, #0]
    a4ba:	71fb      	strb	r3, [r7, #7]
    int idx;
    
    idx = EP2IDX(bEP);
    a4bc:	79fb      	ldrb	r3, [r7, #7]
    a4be:	f003 030f 	and.w	r3, r3, #15
    a4c2:	005b      	lsls	r3, r3, #1
    a4c4:	79fa      	ldrb	r2, [r7, #7]
    a4c6:	09d2      	lsrs	r2, r2, #7
    a4c8:	b2d2      	uxtb	r2, r2
    a4ca:	4313      	orrs	r3, r2
    a4cc:	60fb      	str	r3, [r7, #12]

    ASSERT(idx<32);

    /* add handler to list of EP handlers */
    _apfnEPIntHandlers[idx / 2] = pfnHandler;
    a4ce:	68fb      	ldr	r3, [r7, #12]
    a4d0:	0fda      	lsrs	r2, r3, #31
    a4d2:	4413      	add	r3, r2
    a4d4:	105b      	asrs	r3, r3, #1
    a4d6:	4619      	mov	r1, r3
    a4d8:	4a0b      	ldr	r2, [pc, #44]	; (a508 <USBHwRegisterEPIntHandler+0x58>)
    a4da:	683b      	ldr	r3, [r7, #0]
    a4dc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    
    /* enable EP interrupt */
    USBEpIntEn |= (1 << idx);
    a4e0:	490a      	ldr	r1, [pc, #40]	; (a50c <USBHwRegisterEPIntHandler+0x5c>)
    a4e2:	4b0a      	ldr	r3, [pc, #40]	; (a50c <USBHwRegisterEPIntHandler+0x5c>)
    a4e4:	681b      	ldr	r3, [r3, #0]
    a4e6:	2001      	movs	r0, #1
    a4e8:	68fa      	ldr	r2, [r7, #12]
    a4ea:	fa00 f202 	lsl.w	r2, r0, r2
    a4ee:	4313      	orrs	r3, r2
    a4f0:	600b      	str	r3, [r1, #0]
    USBDevIntEn |= EP_SLOW;
    a4f2:	4a07      	ldr	r2, [pc, #28]	; (a510 <USBHwRegisterEPIntHandler+0x60>)
    a4f4:	4b06      	ldr	r3, [pc, #24]	; (a510 <USBHwRegisterEPIntHandler+0x60>)
    a4f6:	681b      	ldr	r3, [r3, #0]
    a4f8:	f043 0304 	orr.w	r3, r3, #4
    a4fc:	6013      	str	r3, [r2, #0]
    
    DBG("Registered handler for EP 0x%x\n", bEP);
}
    a4fe:	3714      	adds	r7, #20
    a500:	46bd      	mov	sp, r7
    a502:	f85d 7b04 	ldr.w	r7, [sp], #4
    a506:	4770      	bx	lr
    a508:	10000aac 	.word	0x10000aac
    a50c:	5000c234 	.word	0x5000c234
    a510:	5000c204 	.word	0x5000c204

0000a514 <USBHwRegisterDevIntHandler>:
    Registers an device status callback
        
    @param [in] pfnHandler  Callback function
 */
void USBHwRegisterDevIntHandler(TFnDevIntHandler *pfnHandler)
{
    a514:	b480      	push	{r7}
    a516:	b083      	sub	sp, #12
    a518:	af00      	add	r7, sp, #0
    a51a:	6078      	str	r0, [r7, #4]
    _pfnDevIntHandler = pfnHandler;
    a51c:	4a06      	ldr	r2, [pc, #24]	; (a538 <USBHwRegisterDevIntHandler+0x24>)
    a51e:	687b      	ldr	r3, [r7, #4]
    a520:	6013      	str	r3, [r2, #0]
    
    // enable device interrupt
    USBDevIntEn |= DEV_STAT;
    a522:	4a06      	ldr	r2, [pc, #24]	; (a53c <USBHwRegisterDevIntHandler+0x28>)
    a524:	4b05      	ldr	r3, [pc, #20]	; (a53c <USBHwRegisterDevIntHandler+0x28>)
    a526:	681b      	ldr	r3, [r3, #0]
    a528:	f043 0308 	orr.w	r3, r3, #8
    a52c:	6013      	str	r3, [r2, #0]

    DBG("Registered handler for device status\n");
}
    a52e:	370c      	adds	r7, #12
    a530:	46bd      	mov	sp, r7
    a532:	f85d 7b04 	ldr.w	r7, [sp], #4
    a536:	4770      	bx	lr
    a538:	10000aa8 	.word	0x10000aa8
    a53c:	5000c204 	.word	0x5000c204

0000a540 <USBHwSetAddress>:
    Sets the USB address.
        
    @param [in] bAddr       Device address to set
 */
void USBHwSetAddress(U8 bAddr)
{
    a540:	b580      	push	{r7, lr}
    a542:	b082      	sub	sp, #8
    a544:	af00      	add	r7, sp, #0
    a546:	4603      	mov	r3, r0
    a548:	71fb      	strb	r3, [r7, #7]
    USBHwCmdWrite(CMD_DEV_SET_ADDRESS, DEV_EN | bAddr);
    a54a:	79fb      	ldrb	r3, [r7, #7]
    a54c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    a550:	b2db      	uxtb	r3, r3
    a552:	b29b      	uxth	r3, r3
    a554:	20d0      	movs	r0, #208	; 0xd0
    a556:	4619      	mov	r1, r3
    a558:	f7ff ff1a 	bl	a390 <USBHwCmdWrite>
}
    a55c:	3708      	adds	r7, #8
    a55e:	46bd      	mov	sp, r7
    a560:	bd80      	pop	{r7, pc}
    a562:	bf00      	nop

0000a564 <USBHwConnect>:
    Connects or disconnects from the USB bus
        
    @param [in] fConnect    If TRUE, connect, otherwise disconnect
 */
void USBHwConnect(BOOL fConnect)
{
    a564:	b580      	push	{r7, lr}
    a566:	b082      	sub	sp, #8
    a568:	af00      	add	r7, sp, #0
    a56a:	6078      	str	r0, [r7, #4]
    FIO0CLR = (1<<14);
  else
    FIO0SET = (1<<14);
#endif
#endif
    USBHwCmdWrite(CMD_DEV_STATUS, fConnect ? CON : 0);
    a56c:	687b      	ldr	r3, [r7, #4]
    a56e:	2b00      	cmp	r3, #0
    a570:	bf14      	ite	ne
    a572:	2301      	movne	r3, #1
    a574:	2300      	moveq	r3, #0
    a576:	b2db      	uxtb	r3, r3
    a578:	b29b      	uxth	r3, r3
    a57a:	20fe      	movs	r0, #254	; 0xfe
    a57c:	4619      	mov	r1, r3
    a57e:	f7ff ff07 	bl	a390 <USBHwCmdWrite>
}
    a582:	3708      	adds	r7, #8
    a584:	46bd      	mov	sp, r7
    a586:	bd80      	pop	{r7, pc}

0000a588 <USBHwNakIntEnable>:
    from NAK interrupt by checking the bits in their bEPStatus argument.
    
    @param [in] bIntBits    Bitmap indicating which NAK interrupts to enable
 */
void USBHwNakIntEnable(U8 bIntBits)
{
    a588:	b580      	push	{r7, lr}
    a58a:	b082      	sub	sp, #8
    a58c:	af00      	add	r7, sp, #0
    a58e:	4603      	mov	r3, r0
    a590:	71fb      	strb	r3, [r7, #7]
    USBHwCmdWrite(CMD_DEV_SET_MODE, bIntBits);
    a592:	79fb      	ldrb	r3, [r7, #7]
    a594:	b29b      	uxth	r3, r3
    a596:	20f3      	movs	r0, #243	; 0xf3
    a598:	4619      	mov	r1, r3
    a59a:	f7ff fef9 	bl	a390 <USBHwCmdWrite>
}
    a59e:	3708      	adds	r7, #8
    a5a0:	46bd      	mov	sp, r7
    a5a2:	bd80      	pop	{r7, pc}

0000a5a4 <USBHwEPGetStatus>:
        
    @param [in] bEP     Endpoint number
    @return Endpoint status byte (containing EP_STATUS_xxx bits)
 */
U8  USBHwEPGetStatus(U8 bEP)
{
    a5a4:	b580      	push	{r7, lr}
    a5a6:	b084      	sub	sp, #16
    a5a8:	af00      	add	r7, sp, #0
    a5aa:	4603      	mov	r3, r0
    a5ac:	71fb      	strb	r3, [r7, #7]
    int idx = EP2IDX(bEP);
    a5ae:	79fb      	ldrb	r3, [r7, #7]
    a5b0:	f003 030f 	and.w	r3, r3, #15
    a5b4:	005b      	lsls	r3, r3, #1
    a5b6:	79fa      	ldrb	r2, [r7, #7]
    a5b8:	09d2      	lsrs	r2, r2, #7
    a5ba:	b2d2      	uxtb	r2, r2
    a5bc:	4313      	orrs	r3, r2
    a5be:	60fb      	str	r3, [r7, #12]

    return USBHwCmdRead(CMD_EP_SELECT | idx);
    a5c0:	68fb      	ldr	r3, [r7, #12]
    a5c2:	b2db      	uxtb	r3, r3
    a5c4:	4618      	mov	r0, r3
    a5c6:	f7ff fefd 	bl	a3c4 <USBHwCmdRead>
    a5ca:	4603      	mov	r3, r0
}
    a5cc:	4618      	mov	r0, r3
    a5ce:	3710      	adds	r7, #16
    a5d0:	46bd      	mov	sp, r7
    a5d2:	bd80      	pop	{r7, pc}

0000a5d4 <USBHwEPStall>:
        
    @param [in] bEP     Endpoint number
    @param [in] fStall  TRUE to stall, FALSE to unstall
 */
void USBHwEPStall(U8 bEP, BOOL fStall)
{
    a5d4:	b580      	push	{r7, lr}
    a5d6:	b084      	sub	sp, #16
    a5d8:	af00      	add	r7, sp, #0
    a5da:	4603      	mov	r3, r0
    a5dc:	6039      	str	r1, [r7, #0]
    a5de:	71fb      	strb	r3, [r7, #7]
    int idx = EP2IDX(bEP);
    a5e0:	79fb      	ldrb	r3, [r7, #7]
    a5e2:	f003 030f 	and.w	r3, r3, #15
    a5e6:	005b      	lsls	r3, r3, #1
    a5e8:	79fa      	ldrb	r2, [r7, #7]
    a5ea:	09d2      	lsrs	r2, r2, #7
    a5ec:	b2d2      	uxtb	r2, r2
    a5ee:	4313      	orrs	r3, r2
    a5f0:	60fb      	str	r3, [r7, #12]

    USBHwCmdWrite(CMD_EP_SET_STATUS | idx, fStall ? EP_ST : 0);
    a5f2:	68fb      	ldr	r3, [r7, #12]
    a5f4:	b2db      	uxtb	r3, r3
    a5f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a5fa:	b2db      	uxtb	r3, r3
    a5fc:	b2da      	uxtb	r2, r3
    a5fe:	683b      	ldr	r3, [r7, #0]
    a600:	2b00      	cmp	r3, #0
    a602:	bf14      	ite	ne
    a604:	2301      	movne	r3, #1
    a606:	2300      	moveq	r3, #0
    a608:	b2db      	uxtb	r3, r3
    a60a:	b29b      	uxth	r3, r3
    a60c:	4610      	mov	r0, r2
    a60e:	4619      	mov	r1, r3
    a610:	f7ff febe 	bl	a390 <USBHwCmdWrite>
}
    a614:	3710      	adds	r7, #16
    a616:	46bd      	mov	sp, r7
    a618:	bd80      	pop	{r7, pc}
    a61a:	bf00      	nop

0000a61c <USBHwEPWrite>:
    @param [in] iLen    Number of bytes to write
            
    @return number of bytes written into the endpoint buffer
*/
int USBHwEPWrite(U8 bEP, U8 *pbBuf, U32 iLen)
{
    a61c:	b580      	push	{r7, lr}
    a61e:	b086      	sub	sp, #24
    a620:	af00      	add	r7, sp, #0
    a622:	4603      	mov	r3, r0
    a624:	60b9      	str	r1, [r7, #8]
    a626:	607a      	str	r2, [r7, #4]
    a628:	73fb      	strb	r3, [r7, #15]
    U32 idx;
    
    idx = EP2IDX(bEP);
    a62a:	7bfb      	ldrb	r3, [r7, #15]
    a62c:	f003 030f 	and.w	r3, r3, #15
    a630:	005b      	lsls	r3, r3, #1
    a632:	7bfa      	ldrb	r2, [r7, #15]
    a634:	09d2      	lsrs	r2, r2, #7
    a636:	b2d2      	uxtb	r2, r2
    a638:	4313      	orrs	r3, r2
    a63a:	617b      	str	r3, [r7, #20]
    
    // set write enable for specific endpoint
    USBCtrl = WR_EN | ((bEP & 0xF) << 2);
    a63c:	4a1b      	ldr	r2, [pc, #108]	; (a6ac <USBHwEPWrite+0x90>)
    a63e:	7bfb      	ldrb	r3, [r7, #15]
    a640:	f003 030f 	and.w	r3, r3, #15
    a644:	009b      	lsls	r3, r3, #2
    a646:	f043 0302 	orr.w	r3, r3, #2
    a64a:	6013      	str	r3, [r2, #0]
    
    // set packet length
    USBTxPLen = iLen;
    a64c:	4a18      	ldr	r2, [pc, #96]	; (a6b0 <USBHwEPWrite+0x94>)
    a64e:	687b      	ldr	r3, [r7, #4]
    a650:	6013      	str	r3, [r2, #0]
    
    // write data
    while (USBCtrl & WR_EN) {
    a652:	e015      	b.n	a680 <USBHwEPWrite+0x64>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
    a654:	4917      	ldr	r1, [pc, #92]	; (a6b4 <USBHwEPWrite+0x98>)
    a656:	68bb      	ldr	r3, [r7, #8]
    a658:	3303      	adds	r3, #3
    a65a:	781b      	ldrb	r3, [r3, #0]
    a65c:	061a      	lsls	r2, r3, #24
    a65e:	68bb      	ldr	r3, [r7, #8]
    a660:	3302      	adds	r3, #2
    a662:	781b      	ldrb	r3, [r3, #0]
    a664:	041b      	lsls	r3, r3, #16
    a666:	431a      	orrs	r2, r3
    a668:	68bb      	ldr	r3, [r7, #8]
    a66a:	3301      	adds	r3, #1
    a66c:	781b      	ldrb	r3, [r3, #0]
    a66e:	021b      	lsls	r3, r3, #8
    a670:	4313      	orrs	r3, r2
    a672:	68ba      	ldr	r2, [r7, #8]
    a674:	7812      	ldrb	r2, [r2, #0]
    a676:	4313      	orrs	r3, r2
    a678:	600b      	str	r3, [r1, #0]
        pbBuf += 4;
    a67a:	68bb      	ldr	r3, [r7, #8]
    a67c:	3304      	adds	r3, #4
    a67e:	60bb      	str	r3, [r7, #8]
    
    // set packet length
    USBTxPLen = iLen;
    
    // write data
    while (USBCtrl & WR_EN) {
    a680:	4b0a      	ldr	r3, [pc, #40]	; (a6ac <USBHwEPWrite+0x90>)
    a682:	681b      	ldr	r3, [r3, #0]
    a684:	f003 0302 	and.w	r3, r3, #2
    a688:	2b00      	cmp	r3, #0
    a68a:	d1e3      	bne.n	a654 <USBHwEPWrite+0x38>
        USBTxData = (pbBuf[3] << 24) | (pbBuf[2] << 16) | (pbBuf[1] << 8) | pbBuf[0];
        pbBuf += 4;
    }

    USBCtrl = 0;
    a68c:	4b07      	ldr	r3, [pc, #28]	; (a6ac <USBHwEPWrite+0x90>)
    a68e:	2200      	movs	r2, #0
    a690:	601a      	str	r2, [r3, #0]

    // select endpoint and validate buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    a692:	697b      	ldr	r3, [r7, #20]
    a694:	b2db      	uxtb	r3, r3
    a696:	4618      	mov	r0, r3
    a698:	f7ff fe62 	bl	a360 <USBHwCmd>
    USBHwCmd(CMD_EP_VALIDATE_BUFFER);
    a69c:	20fa      	movs	r0, #250	; 0xfa
    a69e:	f7ff fe5f 	bl	a360 <USBHwCmd>
    
    return iLen;
    a6a2:	687b      	ldr	r3, [r7, #4]
}
    a6a4:	4618      	mov	r0, r3
    a6a6:	3718      	adds	r7, #24
    a6a8:	46bd      	mov	sp, r7
    a6aa:	bd80      	pop	{r7, pc}
    a6ac:	5000c228 	.word	0x5000c228
    a6b0:	5000c224 	.word	0x5000c224
    a6b4:	5000c21c 	.word	0x5000c21c

0000a6b8 <USBHwEPRead>:
            
    @return the number of bytes available in the EP (possibly more than iMaxLen),
    or <0 in case of error.
 */
int USBHwEPRead(U8 bEP, U8 *pbBuf, U32 iMaxLen)
{
    a6b8:	b580      	push	{r7, lr}
    a6ba:	b088      	sub	sp, #32
    a6bc:	af00      	add	r7, sp, #0
    a6be:	4603      	mov	r3, r0
    a6c0:	60b9      	str	r1, [r7, #8]
    a6c2:	607a      	str	r2, [r7, #4]
    a6c4:	73fb      	strb	r3, [r7, #15]
    U32 i, idx;
    U32 dwData, dwLen;
    
    idx = EP2IDX(bEP);
    a6c6:	7bfb      	ldrb	r3, [r7, #15]
    a6c8:	f003 030f 	and.w	r3, r3, #15
    a6cc:	005b      	lsls	r3, r3, #1
    a6ce:	7bfa      	ldrb	r2, [r7, #15]
    a6d0:	09d2      	lsrs	r2, r2, #7
    a6d2:	b2d2      	uxtb	r2, r2
    a6d4:	4313      	orrs	r3, r2
    a6d6:	617b      	str	r3, [r7, #20]
    
    // set read enable bit for specific endpoint
    USBCtrl = RD_EN | ((bEP & 0xF) << 2);
    a6d8:	4a27      	ldr	r2, [pc, #156]	; (a778 <USBHwEPRead+0xc0>)
    a6da:	7bfb      	ldrb	r3, [r7, #15]
    a6dc:	f003 030f 	and.w	r3, r3, #15
    a6e0:	009b      	lsls	r3, r3, #2
    a6e2:	f043 0301 	orr.w	r3, r3, #1
    a6e6:	6013      	str	r3, [r2, #0]
    
    // wait for PKT_RDY
    do {
        dwLen = USBRxPLen;
    a6e8:	4b24      	ldr	r3, [pc, #144]	; (a77c <USBHwEPRead+0xc4>)
    a6ea:	681b      	ldr	r3, [r3, #0]
    a6ec:	613b      	str	r3, [r7, #16]
    } while ((dwLen & PKT_RDY) == 0);
    a6ee:	693b      	ldr	r3, [r7, #16]
    a6f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    a6f4:	2b00      	cmp	r3, #0
    a6f6:	d0f7      	beq.n	a6e8 <USBHwEPRead+0x30>
    
    // packet valid?
    if ((dwLen & DV) == 0) {
    a6f8:	693b      	ldr	r3, [r7, #16]
    a6fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    a6fe:	2b00      	cmp	r3, #0
    a700:	d102      	bne.n	a708 <USBHwEPRead+0x50>
        return -1;
    a702:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    a706:	e033      	b.n	a770 <USBHwEPRead+0xb8>
    }
    
    // get length
    dwLen &= PKT_LNGTH_MASK;
    a708:	693b      	ldr	r3, [r7, #16]
    a70a:	f3c3 0309 	ubfx	r3, r3, #0, #10
    a70e:	613b      	str	r3, [r7, #16]
    
    // get data
    dwData = 0;
    a710:	2300      	movs	r3, #0
    a712:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < dwLen; i++) {
    a714:	2300      	movs	r3, #0
    a716:	61fb      	str	r3, [r7, #28]
    a718:	e01a      	b.n	a750 <USBHwEPRead+0x98>
        if ((i % 4) == 0) {
    a71a:	69fb      	ldr	r3, [r7, #28]
    a71c:	f003 0303 	and.w	r3, r3, #3
    a720:	2b00      	cmp	r3, #0
    a722:	d102      	bne.n	a72a <USBHwEPRead+0x72>
            dwData = USBRxData;
    a724:	4b16      	ldr	r3, [pc, #88]	; (a780 <USBHwEPRead+0xc8>)
    a726:	681b      	ldr	r3, [r3, #0]
    a728:	61bb      	str	r3, [r7, #24]
        }
        if ((pbBuf != NULL) && (i < iMaxLen)) {
    a72a:	68bb      	ldr	r3, [r7, #8]
    a72c:	2b00      	cmp	r3, #0
    a72e:	d009      	beq.n	a744 <USBHwEPRead+0x8c>
    a730:	69fa      	ldr	r2, [r7, #28]
    a732:	687b      	ldr	r3, [r7, #4]
    a734:	429a      	cmp	r2, r3
    a736:	d205      	bcs.n	a744 <USBHwEPRead+0x8c>
            pbBuf[i] = dwData & 0xFF;
    a738:	68ba      	ldr	r2, [r7, #8]
    a73a:	69fb      	ldr	r3, [r7, #28]
    a73c:	4413      	add	r3, r2
    a73e:	69ba      	ldr	r2, [r7, #24]
    a740:	b2d2      	uxtb	r2, r2
    a742:	701a      	strb	r2, [r3, #0]
        }
        dwData >>= 8;
    a744:	69bb      	ldr	r3, [r7, #24]
    a746:	0a1b      	lsrs	r3, r3, #8
    a748:	61bb      	str	r3, [r7, #24]
    // get length
    dwLen &= PKT_LNGTH_MASK;
    
    // get data
    dwData = 0;
    for (i = 0; i < dwLen; i++) {
    a74a:	69fb      	ldr	r3, [r7, #28]
    a74c:	3301      	adds	r3, #1
    a74e:	61fb      	str	r3, [r7, #28]
    a750:	69fa      	ldr	r2, [r7, #28]
    a752:	693b      	ldr	r3, [r7, #16]
    a754:	429a      	cmp	r2, r3
    a756:	d3e0      	bcc.n	a71a <USBHwEPRead+0x62>
        }
        dwData >>= 8;
    }

    // make sure RD_EN is clear
    USBCtrl = 0;
    a758:	4b07      	ldr	r3, [pc, #28]	; (a778 <USBHwEPRead+0xc0>)
    a75a:	2200      	movs	r2, #0
    a75c:	601a      	str	r2, [r3, #0]

    // select endpoint and clear buffer
    USBHwCmd(CMD_EP_SELECT | idx);
    a75e:	697b      	ldr	r3, [r7, #20]
    a760:	b2db      	uxtb	r3, r3
    a762:	4618      	mov	r0, r3
    a764:	f7ff fdfc 	bl	a360 <USBHwCmd>
    USBHwCmd(CMD_EP_CLEAR_BUFFER);
    a768:	20f2      	movs	r0, #242	; 0xf2
    a76a:	f7ff fdf9 	bl	a360 <USBHwCmd>
    
    return dwLen;
    a76e:	693b      	ldr	r3, [r7, #16]
}
    a770:	4618      	mov	r0, r3
    a772:	3720      	adds	r7, #32
    a774:	46bd      	mov	sp, r7
    a776:	bd80      	pop	{r7, pc}
    a778:	5000c228 	.word	0x5000c228
    a77c:	5000c220 	.word	0x5000c220
    a780:	5000c218 	.word	0x5000c218

0000a784 <USBHwConfigDevice>:
    'configured' bit is set in the device status register.
        
    @param [in] fConfigured If TRUE, configure device, else unconfigure
 */
void USBHwConfigDevice(BOOL fConfigured)
{
    a784:	b580      	push	{r7, lr}
    a786:	b082      	sub	sp, #8
    a788:	af00      	add	r7, sp, #0
    a78a:	6078      	str	r0, [r7, #4]
    // set configured bit
    USBHwCmdWrite(CMD_DEV_CONFIG, fConfigured ? CONF_DEVICE : 0);
    a78c:	687b      	ldr	r3, [r7, #4]
    a78e:	2b00      	cmp	r3, #0
    a790:	bf14      	ite	ne
    a792:	2301      	movne	r3, #1
    a794:	2300      	moveq	r3, #0
    a796:	b2db      	uxtb	r3, r3
    a798:	b29b      	uxth	r3, r3
    a79a:	20d8      	movs	r0, #216	; 0xd8
    a79c:	4619      	mov	r1, r3
    a79e:	f7ff fdf7 	bl	a390 <USBHwCmdWrite>
}
    a7a2:	3708      	adds	r7, #8
    a7a4:	46bd      	mov	sp, r7
    a7a6:	bd80      	pop	{r7, pc}

0000a7a8 <USBHwISR>:
    @todo Get all 11 bits of frame number instead of just 8

    Endpoint interrupts are mapped to the slow interrupt
 */
void USBHwISR(void)
{
    a7a8:	b580      	push	{r7, lr}
    a7aa:	b086      	sub	sp, #24
    a7ac:	af00      	add	r7, sp, #0

// LED9 monitors total time in interrupt routine
DEBUG_LED_ON(9);

    // handle device interrupts
    dwStatus = USBDevIntSt;
    a7ae:	4b5b      	ldr	r3, [pc, #364]	; (a91c <USBHwISR+0x174>)
    a7b0:	681b      	ldr	r3, [r3, #0]
    a7b2:	613b      	str	r3, [r7, #16]
    
    // frame interrupt
    if (dwStatus & FRAME) {
    a7b4:	693b      	ldr	r3, [r7, #16]
    a7b6:	f003 0301 	and.w	r3, r3, #1
    a7ba:	2b00      	cmp	r3, #0
    a7bc:	d010      	beq.n	a7e0 <USBHwISR+0x38>
        // clear int
        USBDevIntClr = FRAME;
    a7be:	4b58      	ldr	r3, [pc, #352]	; (a920 <USBHwISR+0x178>)
    a7c0:	2201      	movs	r2, #1
    a7c2:	601a      	str	r2, [r3, #0]
        // call handler
        if (_pfnFrameHandler != NULL) {
    a7c4:	4b57      	ldr	r3, [pc, #348]	; (a924 <USBHwISR+0x17c>)
    a7c6:	681b      	ldr	r3, [r3, #0]
    a7c8:	2b00      	cmp	r3, #0
    a7ca:	d009      	beq.n	a7e0 <USBHwISR+0x38>
            wFrame = USBHwCmdRead(CMD_DEV_READ_CUR_FRAME_NR);
    a7cc:	20f5      	movs	r0, #245	; 0xf5
    a7ce:	f7ff fdf9 	bl	a3c4 <USBHwCmdRead>
    a7d2:	4603      	mov	r3, r0
    a7d4:	81fb      	strh	r3, [r7, #14]
            _pfnFrameHandler(wFrame);
    a7d6:	4b53      	ldr	r3, [pc, #332]	; (a924 <USBHwISR+0x17c>)
    a7d8:	681b      	ldr	r3, [r3, #0]
    a7da:	89fa      	ldrh	r2, [r7, #14]
    a7dc:	4610      	mov	r0, r2
    a7de:	4798      	blx	r3
        }
    }
    
    // device status interrupt
    if (dwStatus & DEV_STAT) {
    a7e0:	693b      	ldr	r3, [r7, #16]
    a7e2:	f003 0308 	and.w	r3, r3, #8
    a7e6:	2b00      	cmp	r3, #0
    a7e8:	d02b      	beq.n	a842 <USBHwISR+0x9a>
        /*  Clear DEV_STAT interrupt before reading DEV_STAT register.
            This prevents corrupted device status reads, see
            LPC2148 User manual revision 2, 25 july 2006.
        */
        USBDevIntClr = DEV_STAT;
    a7ea:	4b4d      	ldr	r3, [pc, #308]	; (a920 <USBHwISR+0x178>)
    a7ec:	2208      	movs	r2, #8
    a7ee:	601a      	str	r2, [r3, #0]
        bDevStat = USBHwCmdRead(CMD_DEV_STATUS);
    a7f0:	20fe      	movs	r0, #254	; 0xfe
    a7f2:	f7ff fde7 	bl	a3c4 <USBHwCmdRead>
    a7f6:	4603      	mov	r3, r0
    a7f8:	737b      	strb	r3, [r7, #13]
        if (bDevStat & (CON_CH | SUS_CH | RST)) {
    a7fa:	7b7b      	ldrb	r3, [r7, #13]
    a7fc:	f003 031a 	and.w	r3, r3, #26
    a800:	2b00      	cmp	r3, #0
    a802:	d01e      	beq.n	a842 <USBHwISR+0x9a>
            // convert device status into something HW independent
            bStat = ((bDevStat & CON) ? DEV_STATUS_CONNECT : 0) |
    a804:	7b7b      	ldrb	r3, [r7, #13]
    a806:	f003 0301 	and.w	r3, r3, #1
    a80a:	2b00      	cmp	r3, #0
    a80c:	bf14      	ite	ne
    a80e:	2301      	movne	r3, #1
    a810:	2300      	moveq	r3, #0
    a812:	b2db      	uxtb	r3, r3
    a814:	b2da      	uxtb	r2, r3
    a816:	7b7b      	ldrb	r3, [r7, #13]
    a818:	f003 0304 	and.w	r3, r3, #4
    a81c:	b2db      	uxtb	r3, r3
    a81e:	4313      	orrs	r3, r2
    a820:	b2da      	uxtb	r2, r3
    a822:	7b7b      	ldrb	r3, [r7, #13]
    a824:	f003 0310 	and.w	r3, r3, #16
    a828:	b2db      	uxtb	r3, r3
    a82a:	4313      	orrs	r3, r2
    a82c:	b2db      	uxtb	r3, r3
    a82e:	733b      	strb	r3, [r7, #12]
                    ((bDevStat & SUS) ? DEV_STATUS_SUSPEND : 0) |
                    ((bDevStat & RST) ? DEV_STATUS_RESET : 0);
            // call handler
            if (_pfnDevIntHandler != NULL) {
    a830:	4b3d      	ldr	r3, [pc, #244]	; (a928 <USBHwISR+0x180>)
    a832:	681b      	ldr	r3, [r3, #0]
    a834:	2b00      	cmp	r3, #0
    a836:	d004      	beq.n	a842 <USBHwISR+0x9a>
DEBUG_LED_ON(8);        
                _pfnDevIntHandler(bStat);
    a838:	4b3b      	ldr	r3, [pc, #236]	; (a928 <USBHwISR+0x180>)
    a83a:	681b      	ldr	r3, [r3, #0]
    a83c:	7b3a      	ldrb	r2, [r7, #12]
    a83e:	4610      	mov	r0, r2
    a840:	4798      	blx	r3
            }
        }
    }
    
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
    a842:	693b      	ldr	r3, [r7, #16]
    a844:	f003 0304 	and.w	r3, r3, #4
    a848:	2b00      	cmp	r3, #0
    a84a:	d063      	beq.n	a914 <USBHwISR+0x16c>
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
    a84c:	4b34      	ldr	r3, [pc, #208]	; (a920 <USBHwISR+0x178>)
    a84e:	2204      	movs	r2, #4
    a850:	601a      	str	r2, [r3, #0]
        // check all endpoints
        for (i = 0; i < 32; i++) {
    a852:	2300      	movs	r3, #0
    a854:	617b      	str	r3, [r7, #20]
    a856:	e05a      	b.n	a90e <USBHwISR+0x166>
            dwIntBit = (1 << i);
    a858:	2201      	movs	r2, #1
    a85a:	697b      	ldr	r3, [r7, #20]
    a85c:	fa02 f303 	lsl.w	r3, r2, r3
    a860:	60bb      	str	r3, [r7, #8]
            if (USBEpIntSt & dwIntBit) {
    a862:	4b32      	ldr	r3, [pc, #200]	; (a92c <USBHwISR+0x184>)
    a864:	681a      	ldr	r2, [r3, #0]
    a866:	68bb      	ldr	r3, [r7, #8]
    a868:	4013      	ands	r3, r2
    a86a:	2b00      	cmp	r3, #0
    a86c:	d04c      	beq.n	a908 <USBHwISR+0x160>
                // clear int (and retrieve status)
                USBEpIntClr = dwIntBit;
    a86e:	4a30      	ldr	r2, [pc, #192]	; (a930 <USBHwISR+0x188>)
    a870:	68bb      	ldr	r3, [r7, #8]
    a872:	6013      	str	r3, [r2, #0]
                Wait4DevInt(CDFULL);
    a874:	2020      	movs	r0, #32
    a876:	f7ff fd5b 	bl	a330 <Wait4DevInt>
                bEPStat = USBCmdData;
    a87a:	4b2e      	ldr	r3, [pc, #184]	; (a934 <USBHwISR+0x18c>)
    a87c:	681b      	ldr	r3, [r3, #0]
    a87e:	71fb      	strb	r3, [r7, #7]
                // convert EP pipe stat into something HW independent
                bStat = ((bEPStat & EPSTAT_FE) ? EP_STATUS_DATA : 0) |
    a880:	79fb      	ldrb	r3, [r7, #7]
    a882:	f003 0301 	and.w	r3, r3, #1
    a886:	2b00      	cmp	r3, #0
    a888:	bf14      	ite	ne
    a88a:	2301      	movne	r3, #1
    a88c:	2300      	moveq	r3, #0
    a88e:	b2db      	uxtb	r3, r3
    a890:	b2da      	uxtb	r2, r3
    a892:	79fb      	ldrb	r3, [r7, #7]
    a894:	f003 0302 	and.w	r3, r3, #2
    a898:	b2db      	uxtb	r3, r3
    a89a:	4313      	orrs	r3, r2
    a89c:	b2da      	uxtb	r2, r3
    a89e:	79fb      	ldrb	r3, [r7, #7]
    a8a0:	f003 0304 	and.w	r3, r3, #4
    a8a4:	b2db      	uxtb	r3, r3
    a8a6:	4313      	orrs	r3, r2
    a8a8:	b2da      	uxtb	r2, r3
    a8aa:	79fb      	ldrb	r3, [r7, #7]
    a8ac:	f003 0310 	and.w	r3, r3, #16
    a8b0:	b2db      	uxtb	r3, r3
    a8b2:	4313      	orrs	r3, r2
    a8b4:	b2da      	uxtb	r2, r3
    a8b6:	79fb      	ldrb	r3, [r7, #7]
    a8b8:	f003 0308 	and.w	r3, r3, #8
    a8bc:	b2db      	uxtb	r3, r3
    a8be:	4313      	orrs	r3, r2
    a8c0:	b2db      	uxtb	r3, r3
    a8c2:	733b      	strb	r3, [r7, #12]
                        ((bEPStat & EPSTAT_ST) ? EP_STATUS_STALLED : 0) |
                        ((bEPStat & EPSTAT_STP) ? EP_STATUS_SETUP : 0) |
                        ((bEPStat & EPSTAT_EPN) ? EP_STATUS_NACKED : 0) |
                        ((bEPStat & EPSTAT_PO) ? EP_STATUS_ERROR : 0);
                // call handler
                if (_apfnEPIntHandlers[i / 2] != NULL) {
    a8c4:	697b      	ldr	r3, [r7, #20]
    a8c6:	0fda      	lsrs	r2, r3, #31
    a8c8:	4413      	add	r3, r2
    a8ca:	105b      	asrs	r3, r3, #1
    a8cc:	461a      	mov	r2, r3
    a8ce:	4b1a      	ldr	r3, [pc, #104]	; (a938 <USBHwISR+0x190>)
    a8d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a8d4:	2b00      	cmp	r3, #0
    a8d6:	d017      	beq.n	a908 <USBHwISR+0x160>
DEBUG_LED_ON(10);       
                    _apfnEPIntHandlers[i / 2](IDX2EP(i), bStat);
    a8d8:	697b      	ldr	r3, [r7, #20]
    a8da:	0fda      	lsrs	r2, r3, #31
    a8dc:	4413      	add	r3, r2
    a8de:	105b      	asrs	r3, r3, #1
    a8e0:	461a      	mov	r2, r3
    a8e2:	4b15      	ldr	r3, [pc, #84]	; (a938 <USBHwISR+0x190>)
    a8e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a8e8:	697a      	ldr	r2, [r7, #20]
    a8ea:	01d2      	lsls	r2, r2, #7
    a8ec:	b2d1      	uxtb	r1, r2
    a8ee:	697a      	ldr	r2, [r7, #20]
    a8f0:	1052      	asrs	r2, r2, #1
    a8f2:	b2d2      	uxtb	r2, r2
    a8f4:	f002 020f 	and.w	r2, r2, #15
    a8f8:	b2d2      	uxtb	r2, r2
    a8fa:	430a      	orrs	r2, r1
    a8fc:	b2d2      	uxtb	r2, r2
    a8fe:	b2d1      	uxtb	r1, r2
    a900:	7b3a      	ldrb	r2, [r7, #12]
    a902:	4608      	mov	r0, r1
    a904:	4611      	mov	r1, r2
    a906:	4798      	blx	r3
    // endpoint interrupt
    if (dwStatus & EP_SLOW) {
        // clear EP_SLOW
        USBDevIntClr = EP_SLOW;
        // check all endpoints
        for (i = 0; i < 32; i++) {
    a908:	697b      	ldr	r3, [r7, #20]
    a90a:	3301      	adds	r3, #1
    a90c:	617b      	str	r3, [r7, #20]
    a90e:	697b      	ldr	r3, [r7, #20]
    a910:	2b1f      	cmp	r3, #31
    a912:	dda1      	ble.n	a858 <USBHwISR+0xb0>
            }
        }
    }
    
DEBUG_LED_OFF(9);       
}
    a914:	3718      	adds	r7, #24
    a916:	46bd      	mov	sp, r7
    a918:	bd80      	pop	{r7, pc}
    a91a:	bf00      	nop
    a91c:	5000c200 	.word	0x5000c200
    a920:	5000c208 	.word	0x5000c208
    a924:	10000aec 	.word	0x10000aec
    a928:	10000aa8 	.word	0x10000aa8
    a92c:	5000c230 	.word	0x5000c230
    a930:	5000c238 	.word	0x5000c238
    a934:	5000c214 	.word	0x5000c214
    a938:	10000aac 	.word	0x10000aac

0000a93c <USBHwInit>:
    acts as a pull-up and so prevents detection of USB disconnect.
        
    @return TRUE if the hardware was successfully initialised
 */
BOOL USBHwInit(void)
{
    a93c:	b580      	push	{r7, lr}
    a93e:	af00      	add	r7, sp, #0
#ifdef LPC17xx
	// P2.9 is USB_CONNECT
    PINSEL4 = (PINSEL4 & ~(3 << 18)) | (1 << 18);
    a940:	4a2d      	ldr	r2, [pc, #180]	; (a9f8 <USBHwInit+0xbc>)
    a942:	4b2d      	ldr	r3, [pc, #180]	; (a9f8 <USBHwInit+0xbc>)
    a944:	681b      	ldr	r3, [r3, #0]
    a946:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
    a94a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    a94e:	6013      	str	r3, [r2, #0]

	// P1.18 is USB_UP_LED
    PINSEL3 = (PINSEL3 & ~(3 << 4)) | (1 << 4);
    a950:	4a2a      	ldr	r2, [pc, #168]	; (a9fc <USBHwInit+0xc0>)
    a952:	4b2a      	ldr	r3, [pc, #168]	; (a9fc <USBHwInit+0xc0>)
    a954:	681b      	ldr	r3, [r3, #0]
    a956:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    a95a:	f043 0310 	orr.w	r3, r3, #16
    a95e:	6013      	str	r3, [r2, #0]

	// P1.30 is VBUS
    PINSEL3 = (PINSEL3 & ~(3 << 28)) | (2 << 28);
    a960:	4a26      	ldr	r2, [pc, #152]	; (a9fc <USBHwInit+0xc0>)
    a962:	4b26      	ldr	r3, [pc, #152]	; (a9fc <USBHwInit+0xc0>)
    a964:	681b      	ldr	r3, [r3, #0]
    a966:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
    a96a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
    a96e:	6013      	str	r3, [r2, #0]

	// P0.29 is USB_D+
    PINSEL1 = (PINSEL1 & ~(3 << 26)) | (1 << 26);
    a970:	4a23      	ldr	r2, [pc, #140]	; (aa00 <USBHwInit+0xc4>)
    a972:	4b23      	ldr	r3, [pc, #140]	; (aa00 <USBHwInit+0xc4>)
    a974:	681b      	ldr	r3, [r3, #0]
    a976:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
    a97a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    a97e:	6013      	str	r3, [r2, #0]

	// P0.30 is USB_D-
    PINSEL1 = (PINSEL1 & ~(3 << 28)) | (1 << 28);
    a980:	4a1f      	ldr	r2, [pc, #124]	; (aa00 <USBHwInit+0xc4>)
    a982:	4b1f      	ldr	r3, [pc, #124]	; (aa00 <USBHwInit+0xc4>)
    a984:	681b      	ldr	r3, [r3, #0]
    a986:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
    a98a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    a98e:	6013      	str	r3, [r2, #0]

	// enable PUSB
	PCONP |= PCONP_PCUSB;
    a990:	4a1c      	ldr	r2, [pc, #112]	; (aa04 <USBHwInit+0xc8>)
    a992:	4b1c      	ldr	r3, [pc, #112]	; (aa04 <USBHwInit+0xc8>)
    a994:	681b      	ldr	r3, [r3, #0]
    a996:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    a99a:	6013      	str	r3, [r2, #0]

	/* enable the USB controller clocks */
    USBClkCtrl |= (USBClkCtrl_DEV_CLK_EN | USBClkCtrl_AHB_CLK_EN);
    a99c:	4a1a      	ldr	r2, [pc, #104]	; (aa08 <USBHwInit+0xcc>)
    a99e:	4b1a      	ldr	r3, [pc, #104]	; (aa08 <USBHwInit+0xcc>)
    a9a0:	681b      	ldr	r3, [r3, #0]
    a9a2:	f043 0312 	orr.w	r3, r3, #18
    a9a6:	6013      	str	r3, [r2, #0]
    while (!(USBClkSt & USBClkSt_DEV_CLK_ON));
    a9a8:	bf00      	nop
    a9aa:	4b18      	ldr	r3, [pc, #96]	; (aa0c <USBHwInit+0xd0>)
    a9ac:	681b      	ldr	r3, [r3, #0]
    a9ae:	f003 0302 	and.w	r3, r3, #2
    a9b2:	2b00      	cmp	r3, #0
    a9b4:	d0f9      	beq.n	a9aa <USBHwInit+0x6e>
    while (!(USBClkSt & USBClkSt_AHB_CLK_ON));
    a9b6:	bf00      	nop
    a9b8:	4b14      	ldr	r3, [pc, #80]	; (aa0c <USBHwInit+0xd0>)
    a9ba:	681b      	ldr	r3, [r3, #0]
    a9bc:	f003 0310 	and.w	r3, r3, #16
    a9c0:	2b00      	cmp	r3, #0
    a9c2:	d0f9      	beq.n	a9b8 <USBHwInit+0x7c>
#endif

#endif
    
    // disable/clear all interrupts for now
    USBDevIntEn = 0;
    a9c4:	4b12      	ldr	r3, [pc, #72]	; (aa10 <USBHwInit+0xd4>)
    a9c6:	2200      	movs	r2, #0
    a9c8:	601a      	str	r2, [r3, #0]
    USBDevIntClr = 0xFFFFFFFF;
    a9ca:	4b12      	ldr	r3, [pc, #72]	; (aa14 <USBHwInit+0xd8>)
    a9cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    a9d0:	601a      	str	r2, [r3, #0]
    USBDevIntPri = 0;
    a9d2:	4b11      	ldr	r3, [pc, #68]	; (aa18 <USBHwInit+0xdc>)
    a9d4:	2200      	movs	r2, #0
    a9d6:	601a      	str	r2, [r3, #0]

    USBEpIntEn = 0;
    a9d8:	4b10      	ldr	r3, [pc, #64]	; (aa1c <USBHwInit+0xe0>)
    a9da:	2200      	movs	r2, #0
    a9dc:	601a      	str	r2, [r3, #0]
    USBEpIntClr = 0xFFFFFFFF;
    a9de:	4b10      	ldr	r3, [pc, #64]	; (aa20 <USBHwInit+0xe4>)
    a9e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    a9e4:	601a      	str	r2, [r3, #0]
    USBEpIntPri = 0;
    a9e6:	4b0f      	ldr	r3, [pc, #60]	; (aa24 <USBHwInit+0xe8>)
    a9e8:	2200      	movs	r2, #0
    a9ea:	601a      	str	r2, [r3, #0]

    // by default, only ACKs generate interrupts
    USBHwNakIntEnable(0);
    a9ec:	2000      	movs	r0, #0
    a9ee:	f7ff fdcb 	bl	a588 <USBHwNakIntEnable>
    // init debug leds
    DEBUG_LED_INIT(8);
    DEBUG_LED_INIT(9);
    DEBUG_LED_INIT(10);

    return TRUE;
    a9f2:	2301      	movs	r3, #1
}
    a9f4:	4618      	mov	r0, r3
    a9f6:	bd80      	pop	{r7, pc}
    a9f8:	4002c010 	.word	0x4002c010
    a9fc:	4002c00c 	.word	0x4002c00c
    aa00:	4002c004 	.word	0x4002c004
    aa04:	400fc0c4 	.word	0x400fc0c4
    aa08:	5000cff4 	.word	0x5000cff4
    aa0c:	5000cff8 	.word	0x5000cff8
    aa10:	5000c204 	.word	0x5000c204
    aa14:	5000c208 	.word	0x5000c208
    aa18:	5000c22c 	.word	0x5000c22c
    aa1c:	5000c234 	.word	0x5000c234
    aa20:	5000c238 	.word	0x5000c238
    aa24:	5000c240 	.word	0x5000c240

0000aa28 <USBFilterOsVendorMessage>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the request was handled by this filter, FALSE otherwise
 */
BOOL USBFilterOsVendorMessage(TSetupPacket *pSetup, BOOL *pfSuccess, int *piLen, U8 **ppbData)
{
    aa28:	b480      	push	{r7}
    aa2a:	b089      	sub	sp, #36	; 0x24
    aa2c:	af00      	add	r7, sp, #0
    aa2e:	60f8      	str	r0, [r7, #12]
    aa30:	60b9      	str	r1, [r7, #8]
    aa32:	607a      	str	r2, [r7, #4]
    aa34:	603b      	str	r3, [r7, #0]
	if(bMsVendorIndex == 0)	{
    aa36:	4b2d      	ldr	r3, [pc, #180]	; (aaec <USBFilterOsVendorMessage+0xc4>)
    aa38:	781b      	ldrb	r3, [r3, #0]
    aa3a:	2b00      	cmp	r3, #0
    aa3c:	d101      	bne.n	aa42 <USBFilterOsVendorMessage+0x1a>
		// Feature is disabled.
		return FALSE;
    aa3e:	2300      	movs	r3, #0
    aa40:	e04e      	b.n	aae0 <USBFilterOsVendorMessage+0xb8>
	}
	
	if(pSetup->bRequest == bMsVendorIndex) {
    aa42:	68fb      	ldr	r3, [r7, #12]
    aa44:	785a      	ldrb	r2, [r3, #1]
    aa46:	4b29      	ldr	r3, [pc, #164]	; (aaec <USBFilterOsVendorMessage+0xc4>)
    aa48:	781b      	ldrb	r3, [r3, #0]
    aa4a:	429a      	cmp	r2, r3
    aa4c:	d147      	bne.n	aade <USBFilterOsVendorMessage+0xb6>
		// Fail unless we make it to the end.
		*pfSuccess = FALSE;
    aa4e:	68bb      	ldr	r3, [r7, #8]
    aa50:	2200      	movs	r2, #0
    aa52:	601a      	str	r2, [r3, #0]
	
		int iRequestLength = pSetup->wLength;
    aa54:	68fb      	ldr	r3, [r7, #12]
    aa56:	88db      	ldrh	r3, [r3, #6]
    aa58:	61fb      	str	r3, [r7, #28]
		U8 bInterfaceNumber = GET_OS_DESC_INTERFACE(pSetup->wValue);
    aa5a:	68fb      	ldr	r3, [r7, #12]
    aa5c:	885b      	ldrh	r3, [r3, #2]
    aa5e:	76fb      	strb	r3, [r7, #27]
		U8 bPageNumber = GET_OS_DESC_PAGE(pSetup->wValue);
    aa60:	68fb      	ldr	r3, [r7, #12]
    aa62:	885b      	ldrh	r3, [r3, #2]
    aa64:	0a1b      	lsrs	r3, r3, #8
    aa66:	b29b      	uxth	r3, r3
    aa68:	76bb      	strb	r3, [r7, #26]
	
		switch (pSetup->wIndex) {
    aa6a:	68fb      	ldr	r3, [r7, #12]
    aa6c:	889b      	ldrh	r3, [r3, #4]
    aa6e:	2b04      	cmp	r3, #4
    aa70:	d002      	beq.n	aa78 <USBFilterOsVendorMessage+0x50>
    aa72:	2b05      	cmp	r3, #5
    aa74:	d007      	beq.n	aa86 <USBFilterOsVendorMessage+0x5e>
    aa76:	e00d      	b.n	aa94 <USBFilterOsVendorMessage+0x6c>
		case DESC_EXT_OS_FEATURES:
			*ppbData = (U8*)abExtendedOsFeatureDescriptor;
    aa78:	683b      	ldr	r3, [r7, #0]
    aa7a:	4a1d      	ldr	r2, [pc, #116]	; (aaf0 <USBFilterOsVendorMessage+0xc8>)
    aa7c:	601a      	str	r2, [r3, #0]
			*piLen = sizeof(abExtendedOsFeatureDescriptor);
    aa7e:	687b      	ldr	r3, [r7, #4]
    aa80:	2228      	movs	r2, #40	; 0x28
    aa82:	601a      	str	r2, [r3, #0]
			break;
    aa84:	e008      	b.n	aa98 <USBFilterOsVendorMessage+0x70>
			
		case DESC_EXT_OS_PROPERTIES:
			*ppbData = abExtendedPropertiesFeatureDescriptor;
    aa86:	683b      	ldr	r3, [r7, #0]
    aa88:	4a1a      	ldr	r2, [pc, #104]	; (aaf4 <USBFilterOsVendorMessage+0xcc>)
    aa8a:	601a      	str	r2, [r3, #0]
			*piLen = sizeof(abExtendedPropertiesFeatureDescriptor);			
    aa8c:	687b      	ldr	r3, [r7, #4]
    aa8e:	2292      	movs	r2, #146	; 0x92
    aa90:	601a      	str	r2, [r3, #0]
			break;
    aa92:	e001      	b.n	aa98 <USBFilterOsVendorMessage+0x70>

		default:
			return TRUE;
    aa94:	2301      	movs	r3, #1
    aa96:	e023      	b.n	aae0 <USBFilterOsVendorMessage+0xb8>
		}
		
		// Decide what portion of the descriptor to return.
		int iPageOffset = bPageNumber*0x10000; // This will probably always be zero...
    aa98:	7ebb      	ldrb	r3, [r7, #26]
    aa9a:	041b      	lsls	r3, r3, #16
    aa9c:	617b      	str	r3, [r7, #20]
		if (*piLen < iPageOffset) {
    aa9e:	687b      	ldr	r3, [r7, #4]
    aaa0:	681a      	ldr	r2, [r3, #0]
    aaa2:	697b      	ldr	r3, [r7, #20]
    aaa4:	429a      	cmp	r2, r3
    aaa6:	da01      	bge.n	aaac <USBFilterOsVendorMessage+0x84>
			// Not enough data for the requested offset.
			return TRUE;
    aaa8:	2301      	movs	r3, #1
    aaaa:	e019      	b.n	aae0 <USBFilterOsVendorMessage+0xb8>
		}
		*ppbData += iPageOffset;
    aaac:	683b      	ldr	r3, [r7, #0]
    aaae:	681a      	ldr	r2, [r3, #0]
    aab0:	697b      	ldr	r3, [r7, #20]
    aab2:	441a      	add	r2, r3
    aab4:	683b      	ldr	r3, [r7, #0]
    aab6:	601a      	str	r2, [r3, #0]
		*piLen -= iPageOffset;
    aab8:	687b      	ldr	r3, [r7, #4]
    aaba:	681a      	ldr	r2, [r3, #0]
    aabc:	697b      	ldr	r3, [r7, #20]
    aabe:	1ad2      	subs	r2, r2, r3
    aac0:	687b      	ldr	r3, [r7, #4]
    aac2:	601a      	str	r2, [r3, #0]
		
		if (*piLen > iRequestLength) {
    aac4:	687b      	ldr	r3, [r7, #4]
    aac6:	681a      	ldr	r2, [r3, #0]
    aac8:	69fb      	ldr	r3, [r7, #28]
    aaca:	429a      	cmp	r2, r3
    aacc:	dd02      	ble.n	aad4 <USBFilterOsVendorMessage+0xac>
			// Clip data longer than the requested length
			*piLen = iRequestLength;
    aace:	687b      	ldr	r3, [r7, #4]
    aad0:	69fa      	ldr	r2, [r7, #28]
    aad2:	601a      	str	r2, [r3, #0]
		}
	
		*pfSuccess = TRUE;
    aad4:	68bb      	ldr	r3, [r7, #8]
    aad6:	2201      	movs	r2, #1
    aad8:	601a      	str	r2, [r3, #0]
		return TRUE;
    aada:	2301      	movs	r3, #1
    aadc:	e000      	b.n	aae0 <USBFilterOsVendorMessage+0xb8>
	}
	
	// These are not the requests you are looking for
	return FALSE;
    aade:	2300      	movs	r3, #0
}
    aae0:	4618      	mov	r0, r3
    aae2:	3724      	adds	r7, #36	; 0x24
    aae4:	46bd      	mov	sp, r7
    aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
    aaea:	4770      	bx	lr
    aaec:	10000afc 	.word	0x10000afc
    aaf0:	0000c3d4 	.word	0x0000c3d4
    aaf4:	100008cc 	.word	0x100008cc

0000aaf8 <USBRegisterWinusbInterface>:
	@param [in]		pcInterfaceGuid			ASCII String GUID in curly braces
												Windows will use this as a 
												Device Interface GUID
 */
void USBRegisterWinusbInterface(U8 bVendorRequestIndex, const char* pcInterfaceGuid)
{
    aaf8:	b480      	push	{r7}
    aafa:	b087      	sub	sp, #28
    aafc:	af00      	add	r7, sp, #0
    aafe:	4603      	mov	r3, r0
    ab00:	6039      	str	r1, [r7, #0]
    ab02:	71fb      	strb	r3, [r7, #7]
	bMsVendorIndex = bVendorRequestIndex;
    ab04:	4a18      	ldr	r2, [pc, #96]	; (ab68 <USBRegisterWinusbInterface+0x70>)
    ab06:	79fb      	ldrb	r3, [r7, #7]
    ab08:	7013      	strb	r3, [r2, #0]
	
	if(!pcInterfaceGuid) {
    ab0a:	683b      	ldr	r3, [r7, #0]
    ab0c:	2b00      	cmp	r3, #0
    ab0e:	d100      	bne.n	ab12 <USBRegisterWinusbInterface+0x1a>
		return; // Trust that caller is actually specifying this with nonzero RequestIndex.
    ab10:	e024      	b.n	ab5c <USBRegisterWinusbInterface+0x64>
	}
	
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
    ab12:	4b16      	ldr	r3, [pc, #88]	; (ab6c <USBRegisterWinusbInterface+0x74>)
    ab14:	617b      	str	r3, [r7, #20]
	const int ciMaxLength = 38;
    ab16:	2326      	movs	r3, #38	; 0x26
    ab18:	60fb      	str	r3, [r7, #12]
	
	for(int i = 0; i < ciMaxLength; i++) {
    ab1a:	2300      	movs	r3, #0
    ab1c:	613b      	str	r3, [r7, #16]
    ab1e:	e012      	b.n	ab46 <USBRegisterWinusbInterface+0x4e>
		if(!pcInterfaceGuid[i]) break;
    ab20:	693b      	ldr	r3, [r7, #16]
    ab22:	683a      	ldr	r2, [r7, #0]
    ab24:	4413      	add	r3, r2
    ab26:	781b      	ldrb	r3, [r3, #0]
    ab28:	2b00      	cmp	r3, #0
    ab2a:	d100      	bne.n	ab2e <USBRegisterWinusbInterface+0x36>
    ab2c:	e00f      	b.n	ab4e <USBRegisterWinusbInterface+0x56>
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
    ab2e:	693b      	ldr	r3, [r7, #16]
    ab30:	683a      	ldr	r2, [r7, #0]
    ab32:	4413      	add	r3, r2
    ab34:	781a      	ldrb	r2, [r3, #0]
    ab36:	697b      	ldr	r3, [r7, #20]
    ab38:	701a      	strb	r2, [r3, #0]
		pbWriteCursor += 2;
    ab3a:	697b      	ldr	r3, [r7, #20]
    ab3c:	3302      	adds	r3, #2
    ab3e:	617b      	str	r3, [r7, #20]
	// Copy GUID into Extended Properties feature descriptor.
	// Trust that the caller did the right thing, but ensure double null termination if string terminates early.
	U8* pbWriteCursor = abExtendedPropertiesFeatureDescriptor + EXTENDEDPROPERTIESFEATURE_GUIDSTRINGOFFSET;
	const int ciMaxLength = 38;
	
	for(int i = 0; i < ciMaxLength; i++) {
    ab40:	693b      	ldr	r3, [r7, #16]
    ab42:	3301      	adds	r3, #1
    ab44:	613b      	str	r3, [r7, #16]
    ab46:	693a      	ldr	r2, [r7, #16]
    ab48:	68fb      	ldr	r3, [r7, #12]
    ab4a:	429a      	cmp	r2, r3
    ab4c:	dbe8      	blt.n	ab20 <USBRegisterWinusbInterface+0x28>
		if(!pcInterfaceGuid[i]) break;
		pbWriteCursor[0] = (U8) pcInterfaceGuid[i];
		pbWriteCursor += 2;
	}
	// Double terminate
	pbWriteCursor[0] = 0;
    ab4e:	697b      	ldr	r3, [r7, #20]
    ab50:	2200      	movs	r2, #0
    ab52:	701a      	strb	r2, [r3, #0]
	pbWriteCursor[2] = 0;
    ab54:	697b      	ldr	r3, [r7, #20]
    ab56:	3302      	adds	r3, #2
    ab58:	2200      	movs	r2, #0
    ab5a:	701a      	strb	r2, [r3, #0]
	
}
    ab5c:	371c      	adds	r7, #28
    ab5e:	46bd      	mov	sp, r7
    ab60:	f85d 7b04 	ldr.w	r7, [sp], #4
    ab64:	4770      	bx	lr
    ab66:	bf00      	nop
    ab68:	10000afc 	.word	0x10000afc
    ab6c:	1000090e 	.word	0x1000090e

0000ab70 <USBGetOsStringDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetOsStringDescriptor(int *piLen, U8 **ppbData)
{
    ab70:	b480      	push	{r7}
    ab72:	b083      	sub	sp, #12
    ab74:	af00      	add	r7, sp, #0
    ab76:	6078      	str	r0, [r7, #4]
    ab78:	6039      	str	r1, [r7, #0]
	// The last character in the OS String descriptor specifies the vendor request index to use.
	abOsStringDescriptor[sizeof(abOsStringDescriptor)-2] = bMsVendorIndex;
    ab7a:	4b08      	ldr	r3, [pc, #32]	; (ab9c <USBGetOsStringDescriptor+0x2c>)
    ab7c:	781a      	ldrb	r2, [r3, #0]
    ab7e:	4b08      	ldr	r3, [pc, #32]	; (aba0 <USBGetOsStringDescriptor+0x30>)
    ab80:	741a      	strb	r2, [r3, #16]
	
	*ppbData = abOsStringDescriptor;
    ab82:	683b      	ldr	r3, [r7, #0]
    ab84:	4a06      	ldr	r2, [pc, #24]	; (aba0 <USBGetOsStringDescriptor+0x30>)
    ab86:	601a      	str	r2, [r3, #0]
	*piLen = sizeof(abOsStringDescriptor);
    ab88:	687b      	ldr	r3, [r7, #4]
    ab8a:	2212      	movs	r2, #18
    ab8c:	601a      	str	r2, [r3, #0]
	return TRUE;
    ab8e:	2301      	movs	r3, #1
}
    ab90:	4618      	mov	r0, r3
    ab92:	370c      	adds	r7, #12
    ab94:	46bd      	mov	sp, r7
    ab96:	f85d 7b04 	ldr.w	r7, [sp], #4
    ab9a:	4770      	bx	lr
    ab9c:	10000afc 	.word	0x10000afc
    aba0:	100008b8 	.word	0x100008b8

0000aba4 <USBRegisterDescriptors>:
	for the device.

	@param [in]	pabDescriptors	The descriptor byte array
 */
void USBRegisterDescriptors(const U8 *pabDescriptors)
{
    aba4:	b480      	push	{r7}
    aba6:	b083      	sub	sp, #12
    aba8:	af00      	add	r7, sp, #0
    abaa:	6078      	str	r0, [r7, #4]
	pabDescrip = pabDescriptors;
    abac:	4a03      	ldr	r2, [pc, #12]	; (abbc <USBRegisterDescriptors+0x18>)
    abae:	687b      	ldr	r3, [r7, #4]
    abb0:	6013      	str	r3, [r2, #0]
}
    abb2:	370c      	adds	r7, #12
    abb4:	46bd      	mov	sp, r7
    abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
    abba:	4770      	bx	lr
    abbc:	10000af8 	.word	0x10000af8

0000abc0 <USBGetDescriptor>:
	@param [out]	*ppbData	Descriptor data
	
	@return TRUE if the descriptor was found, FALSE otherwise
 */
BOOL USBGetDescriptor(U16 wTypeIndex, U16 wLangID, int *piLen, U8 **ppbData)
{
    abc0:	b580      	push	{r7, lr}
    abc2:	b088      	sub	sp, #32
    abc4:	af00      	add	r7, sp, #0
    abc6:	60ba      	str	r2, [r7, #8]
    abc8:	607b      	str	r3, [r7, #4]
    abca:	4603      	mov	r3, r0
    abcc:	81fb      	strh	r3, [r7, #14]
    abce:	460b      	mov	r3, r1
    abd0:	81bb      	strh	r3, [r7, #12]
	U8	*pab;
	int iCurIndex;
	
	ASSERT(pabDescrip != NULL);

	bType = GET_DESC_TYPE(wTypeIndex);
    abd2:	89fb      	ldrh	r3, [r7, #14]
    abd4:	0a1b      	lsrs	r3, r3, #8
    abd6:	b29b      	uxth	r3, r3
    abd8:	75fb      	strb	r3, [r7, #23]
	bIndex = GET_DESC_INDEX(wTypeIndex);
    abda:	89fb      	ldrh	r3, [r7, #14]
    abdc:	75bb      	strb	r3, [r7, #22]
	
    if (bType == DESC_STRING &&
    abde:	7dfb      	ldrb	r3, [r7, #23]
    abe0:	2b03      	cmp	r3, #3
    abe2:	d10b      	bne.n	abfc <USBGetDescriptor+0x3c>
    abe4:	7dbb      	ldrb	r3, [r7, #22]
    abe6:	2bee      	cmp	r3, #238	; 0xee
    abe8:	d108      	bne.n	abfc <USBGetDescriptor+0x3c>
        bIndex == DESC_STRING_OS) {
        
        if (USBGetOsStringDescriptor(piLen, ppbData)) {
    abea:	68b8      	ldr	r0, [r7, #8]
    abec:	6879      	ldr	r1, [r7, #4]
    abee:	f7ff ffbf 	bl	ab70 <USBGetOsStringDescriptor>
    abf2:	4603      	mov	r3, r0
    abf4:	2b00      	cmp	r3, #0
    abf6:	d001      	beq.n	abfc <USBGetDescriptor+0x3c>
            
            return TRUE;
    abf8:	2301      	movs	r3, #1
    abfa:	e036      	b.n	ac6a <USBGetDescriptor+0xaa>
        }
    }
    	
	
	pab = (U8 *)pabDescrip;
    abfc:	4b1d      	ldr	r3, [pc, #116]	; (ac74 <USBGetDescriptor+0xb4>)
    abfe:	681b      	ldr	r3, [r3, #0]
    ac00:	61fb      	str	r3, [r7, #28]
	iCurIndex = 0;
    ac02:	2300      	movs	r3, #0
    ac04:	61bb      	str	r3, [r7, #24]
	
	while (pab[DESC_bLength] != 0) {
    ac06:	e02b      	b.n	ac60 <USBGetDescriptor+0xa0>
		if (pab[DESC_bDescriptorType] == bType) {
    ac08:	69fb      	ldr	r3, [r7, #28]
    ac0a:	3301      	adds	r3, #1
    ac0c:	781b      	ldrb	r3, [r3, #0]
    ac0e:	7dfa      	ldrb	r2, [r7, #23]
    ac10:	429a      	cmp	r2, r3
    ac12:	d11f      	bne.n	ac54 <USBGetDescriptor+0x94>
			if (iCurIndex == bIndex) {
    ac14:	7dba      	ldrb	r2, [r7, #22]
    ac16:	69bb      	ldr	r3, [r7, #24]
    ac18:	429a      	cmp	r2, r3
    ac1a:	d118      	bne.n	ac4e <USBGetDescriptor+0x8e>
				// set data pointer
				*ppbData = pab;
    ac1c:	687b      	ldr	r3, [r7, #4]
    ac1e:	69fa      	ldr	r2, [r7, #28]
    ac20:	601a      	str	r2, [r3, #0]
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
    ac22:	7dfb      	ldrb	r3, [r7, #23]
    ac24:	2b02      	cmp	r3, #2
    ac26:	d10b      	bne.n	ac40 <USBGetDescriptor+0x80>
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    ac28:	69fb      	ldr	r3, [r7, #28]
    ac2a:	3302      	adds	r3, #2
    ac2c:	781b      	ldrb	r3, [r3, #0]
    ac2e:	461a      	mov	r2, r3
								(pab[CONF_DESC_wTotalLength + 1] << 8);
    ac30:	69fb      	ldr	r3, [r7, #28]
    ac32:	3303      	adds	r3, #3
    ac34:	781b      	ldrb	r3, [r3, #0]
    ac36:	021b      	lsls	r3, r3, #8
				// set data pointer
				*ppbData = pab;
				// get length from structure
				if (bType == DESC_CONFIGURATION) {
					// configuration descriptor is an exception, length is at offset 2 and 3
					*piLen =	(pab[CONF_DESC_wTotalLength]) |
    ac38:	431a      	orrs	r2, r3
    ac3a:	68bb      	ldr	r3, [r7, #8]
    ac3c:	601a      	str	r2, [r3, #0]
    ac3e:	e004      	b.n	ac4a <USBGetDescriptor+0x8a>
								(pab[CONF_DESC_wTotalLength + 1] << 8);
				}
				else {
					// normally length is at offset 0
					*piLen = pab[DESC_bLength];
    ac40:	69fb      	ldr	r3, [r7, #28]
    ac42:	781b      	ldrb	r3, [r3, #0]
    ac44:	461a      	mov	r2, r3
    ac46:	68bb      	ldr	r3, [r7, #8]
    ac48:	601a      	str	r2, [r3, #0]
				}
				return TRUE;
    ac4a:	2301      	movs	r3, #1
    ac4c:	e00d      	b.n	ac6a <USBGetDescriptor+0xaa>
			}
			iCurIndex++;
    ac4e:	69bb      	ldr	r3, [r7, #24]
    ac50:	3301      	adds	r3, #1
    ac52:	61bb      	str	r3, [r7, #24]
		}
		// skip to next descriptor
		pab += pab[DESC_bLength];
    ac54:	69fb      	ldr	r3, [r7, #28]
    ac56:	781b      	ldrb	r3, [r3, #0]
    ac58:	461a      	mov	r2, r3
    ac5a:	69fb      	ldr	r3, [r7, #28]
    ac5c:	4413      	add	r3, r2
    ac5e:	61fb      	str	r3, [r7, #28]
    	
	
	pab = (U8 *)pabDescrip;
	iCurIndex = 0;
	
	while (pab[DESC_bLength] != 0) {
    ac60:	69fb      	ldr	r3, [r7, #28]
    ac62:	781b      	ldrb	r3, [r3, #0]
    ac64:	2b00      	cmp	r3, #0
    ac66:	d1cf      	bne.n	ac08 <USBGetDescriptor+0x48>
		// skip to next descriptor
		pab += pab[DESC_bLength];
	}
	// nothing found
	DBG("Desc %x not found!\n", wTypeIndex);
	return FALSE;
    ac68:	2300      	movs	r3, #0
}
    ac6a:	4618      	mov	r0, r3
    ac6c:	3720      	adds	r7, #32
    ac6e:	46bd      	mov	sp, r7
    ac70:	bd80      	pop	{r7, pc}
    ac72:	bf00      	nop
    ac74:	10000af8 	.word	0x10000af8

0000ac78 <USBSetConfiguration>:
	@todo function always returns TRUE, add stricter checking?
	
	@return TRUE if successfully configured, FALSE otherwise
 */
static BOOL USBSetConfiguration(U8 bConfigIndex, U8 bAltSetting)
{
    ac78:	b580      	push	{r7, lr}
    ac7a:	b086      	sub	sp, #24
    ac7c:	af00      	add	r7, sp, #0
    ac7e:	4603      	mov	r3, r0
    ac80:	460a      	mov	r2, r1
    ac82:	71fb      	strb	r3, [r7, #7]
    ac84:	4613      	mov	r3, r2
    ac86:	71bb      	strb	r3, [r7, #6]
	U8	bEP;
	U16	wMaxPktSize;
	
	ASSERT(pabDescrip != NULL);

	if (bConfigIndex == 0) {
    ac88:	79fb      	ldrb	r3, [r7, #7]
    ac8a:	2b00      	cmp	r3, #0
    ac8c:	d103      	bne.n	ac96 <USBSetConfiguration+0x1e>
		// unconfigure device
		USBHwConfigDevice(FALSE);
    ac8e:	2000      	movs	r0, #0
    ac90:	f7ff fd78 	bl	a784 <USBHwConfigDevice>
    ac94:	e045      	b.n	ad22 <USBSetConfiguration+0xaa>
	}
	else {
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
    ac96:	4b25      	ldr	r3, [pc, #148]	; (ad2c <USBSetConfiguration+0xb4>)
    ac98:	681b      	ldr	r3, [r3, #0]
    ac9a:	617b      	str	r3, [r7, #20]
		bCurConfig = 0xFF;
    ac9c:	23ff      	movs	r3, #255	; 0xff
    ac9e:	74fb      	strb	r3, [r7, #19]
		bCurAltSetting = 0xFF;
    aca0:	23ff      	movs	r3, #255	; 0xff
    aca2:	74bb      	strb	r3, [r7, #18]

		while (pab[DESC_bLength] != 0) {
    aca4:	e036      	b.n	ad14 <USBSetConfiguration+0x9c>

			switch (pab[DESC_bDescriptorType]) {
    aca6:	697b      	ldr	r3, [r7, #20]
    aca8:	3301      	adds	r3, #1
    acaa:	781b      	ldrb	r3, [r3, #0]
    acac:	2b04      	cmp	r3, #4
    acae:	d008      	beq.n	acc2 <USBSetConfiguration+0x4a>
    acb0:	2b05      	cmp	r3, #5
    acb2:	d00a      	beq.n	acca <USBSetConfiguration+0x52>
    acb4:	2b02      	cmp	r3, #2
    acb6:	d000      	beq.n	acba <USBSetConfiguration+0x42>
					USBHwEPConfig(bEP, wMaxPktSize);
				}
				break;

			default:
				break;
    acb8:	e026      	b.n	ad08 <USBSetConfiguration+0x90>

			switch (pab[DESC_bDescriptorType]) {

			case DESC_CONFIGURATION:
				// remember current configuration index
				bCurConfig = pab[CONF_DESC_bConfigurationValue];
    acba:	697b      	ldr	r3, [r7, #20]
    acbc:	795b      	ldrb	r3, [r3, #5]
    acbe:	74fb      	strb	r3, [r7, #19]
				break;
    acc0:	e022      	b.n	ad08 <USBSetConfiguration+0x90>

			case DESC_INTERFACE:
				// remember current alternate setting
				bCurAltSetting = pab[INTF_DESC_bAlternateSetting];
    acc2:	697b      	ldr	r3, [r7, #20]
    acc4:	78db      	ldrb	r3, [r3, #3]
    acc6:	74bb      	strb	r3, [r7, #18]
				break;
    acc8:	e01e      	b.n	ad08 <USBSetConfiguration+0x90>

			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
    acca:	7cfa      	ldrb	r2, [r7, #19]
    accc:	79fb      	ldrb	r3, [r7, #7]
    acce:	429a      	cmp	r2, r3
    acd0:	d119      	bne.n	ad06 <USBSetConfiguration+0x8e>
    acd2:	7cba      	ldrb	r2, [r7, #18]
    acd4:	79bb      	ldrb	r3, [r7, #6]
    acd6:	429a      	cmp	r2, r3
    acd8:	d115      	bne.n	ad06 <USBSetConfiguration+0x8e>
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
    acda:	697b      	ldr	r3, [r7, #20]
    acdc:	789b      	ldrb	r3, [r3, #2]
    acde:	747b      	strb	r3, [r7, #17]
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    ace0:	697b      	ldr	r3, [r7, #20]
    ace2:	3304      	adds	r3, #4
    ace4:	781b      	ldrb	r3, [r3, #0]
    ace6:	b29a      	uxth	r2, r3
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
    ace8:	697b      	ldr	r3, [r7, #20]
    acea:	3305      	adds	r3, #5
    acec:	781b      	ldrb	r3, [r3, #0]
    acee:	021b      	lsls	r3, r3, #8
			case DESC_ENDPOINT:
				if ((bCurConfig == bConfigIndex) &&
					(bCurAltSetting == bAltSetting)) {
					// endpoint found for desired config and alternate setting
					bEP = pab[ENDP_DESC_bEndpointAddress];
					wMaxPktSize = 	(pab[ENDP_DESC_wMaxPacketSize]) |
    acf0:	b29b      	uxth	r3, r3
    acf2:	4313      	orrs	r3, r2
    acf4:	b29b      	uxth	r3, r3
    acf6:	81fb      	strh	r3, [r7, #14]
									(pab[ENDP_DESC_wMaxPacketSize + 1] << 8);
					// configure endpoint
					USBHwEPConfig(bEP, wMaxPktSize);
    acf8:	7c7a      	ldrb	r2, [r7, #17]
    acfa:	89fb      	ldrh	r3, [r7, #14]
    acfc:	4610      	mov	r0, r2
    acfe:	4619      	mov	r1, r3
    ad00:	f7ff fbb8 	bl	a474 <USBHwEPConfig>
				}
				break;
    ad04:	e7ff      	b.n	ad06 <USBSetConfiguration+0x8e>
    ad06:	bf00      	nop

			default:
				break;
			}
			// skip to next descriptor
			pab += pab[DESC_bLength];
    ad08:	697b      	ldr	r3, [r7, #20]
    ad0a:	781b      	ldrb	r3, [r3, #0]
    ad0c:	461a      	mov	r2, r3
    ad0e:	697b      	ldr	r3, [r7, #20]
    ad10:	4413      	add	r3, r2
    ad12:	617b      	str	r3, [r7, #20]
		// configure endpoints for this configuration/altsetting
		pab = (U8 *)pabDescrip;
		bCurConfig = 0xFF;
		bCurAltSetting = 0xFF;

		while (pab[DESC_bLength] != 0) {
    ad14:	697b      	ldr	r3, [r7, #20]
    ad16:	781b      	ldrb	r3, [r3, #0]
    ad18:	2b00      	cmp	r3, #0
    ad1a:	d1c4      	bne.n	aca6 <USBSetConfiguration+0x2e>
			// skip to next descriptor
			pab += pab[DESC_bLength];
		}
		
		// configure device
		USBHwConfigDevice(TRUE);
    ad1c:	2001      	movs	r0, #1
    ad1e:	f7ff fd31 	bl	a784 <USBHwConfigDevice>
	}

	return TRUE;
    ad22:	2301      	movs	r3, #1
}
    ad24:	4618      	mov	r0, r3
    ad26:	3718      	adds	r7, #24
    ad28:	46bd      	mov	sp, r7
    ad2a:	bd80      	pop	{r7, pc}
    ad2c:	10000af8 	.word	0x10000af8

0000ad30 <HandleStdDeviceReq>:
	@param [in,out]	ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdDeviceReq(TSetupPacket *pSetup, int *piLen, U8 **ppbData)
{
    ad30:	b580      	push	{r7, lr}
    ad32:	b086      	sub	sp, #24
    ad34:	af00      	add	r7, sp, #0
    ad36:	60f8      	str	r0, [r7, #12]
    ad38:	60b9      	str	r1, [r7, #8]
    ad3a:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    ad3c:	687b      	ldr	r3, [r7, #4]
    ad3e:	681b      	ldr	r3, [r3, #0]
    ad40:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    ad42:	68fb      	ldr	r3, [r7, #12]
    ad44:	785b      	ldrb	r3, [r3, #1]
    ad46:	2b09      	cmp	r3, #9
    ad48:	d852      	bhi.n	adf0 <HandleStdDeviceReq+0xc0>
    ad4a:	a201      	add	r2, pc, #4	; (adr r2, ad50 <HandleStdDeviceReq+0x20>)
    ad4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    ad50:	0000ad79 	.word	0x0000ad79
    ad54:	0000ade9 	.word	0x0000ade9
    ad58:	0000adf1 	.word	0x0000adf1
    ad5c:	0000ade9 	.word	0x0000ade9
    ad60:	0000adf1 	.word	0x0000adf1
    ad64:	0000ad8f 	.word	0x0000ad8f
    ad68:	0000ad9d 	.word	0x0000ad9d
    ad6c:	0000aded 	.word	0x0000aded
    ad70:	0000adb5 	.word	0x0000adb5
    ad74:	0000adc5 	.word	0x0000adc5
	
	case REQ_GET_STATUS:
		// bit 0: self-powered
		// bit 1: remote wakeup = not supported
		pbData[0] = 0;
    ad78:	697b      	ldr	r3, [r7, #20]
    ad7a:	2200      	movs	r2, #0
    ad7c:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    ad7e:	697b      	ldr	r3, [r7, #20]
    ad80:	3301      	adds	r3, #1
    ad82:	2200      	movs	r2, #0
    ad84:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    ad86:	68bb      	ldr	r3, [r7, #8]
    ad88:	2202      	movs	r2, #2
    ad8a:	601a      	str	r2, [r3, #0]
		break;
    ad8c:	e032      	b.n	adf4 <HandleStdDeviceReq+0xc4>
		
	case REQ_SET_ADDRESS:
		USBHwSetAddress(pSetup->wValue);
    ad8e:	68fb      	ldr	r3, [r7, #12]
    ad90:	885b      	ldrh	r3, [r3, #2]
    ad92:	b2db      	uxtb	r3, r3
    ad94:	4618      	mov	r0, r3
    ad96:	f7ff fbd3 	bl	a540 <USBHwSetAddress>
		break;
    ad9a:	e02b      	b.n	adf4 <HandleStdDeviceReq+0xc4>

	case REQ_GET_DESCRIPTOR:
		DBG("D%x", pSetup->wValue);
		return USBGetDescriptor(pSetup->wValue, pSetup->wIndex, piLen, ppbData);
    ad9c:	68fb      	ldr	r3, [r7, #12]
    ad9e:	885a      	ldrh	r2, [r3, #2]
    ada0:	68fb      	ldr	r3, [r7, #12]
    ada2:	889b      	ldrh	r3, [r3, #4]
    ada4:	4610      	mov	r0, r2
    ada6:	4619      	mov	r1, r3
    ada8:	68ba      	ldr	r2, [r7, #8]
    adaa:	687b      	ldr	r3, [r7, #4]
    adac:	f7ff ff08 	bl	abc0 <USBGetDescriptor>
    adb0:	4603      	mov	r3, r0
    adb2:	e020      	b.n	adf6 <HandleStdDeviceReq+0xc6>

	case REQ_GET_CONFIGURATION:
		// indicate if we are configured
		pbData[0] = bConfiguration;
    adb4:	4b12      	ldr	r3, [pc, #72]	; (ae00 <HandleStdDeviceReq+0xd0>)
    adb6:	781a      	ldrb	r2, [r3, #0]
    adb8:	697b      	ldr	r3, [r7, #20]
    adba:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    adbc:	68bb      	ldr	r3, [r7, #8]
    adbe:	2201      	movs	r2, #1
    adc0:	601a      	str	r2, [r3, #0]
		break;
    adc2:	e017      	b.n	adf4 <HandleStdDeviceReq+0xc4>

	case REQ_SET_CONFIGURATION:
		if (!USBSetConfiguration(pSetup->wValue & 0xFF, 0)) {
    adc4:	68fb      	ldr	r3, [r7, #12]
    adc6:	885b      	ldrh	r3, [r3, #2]
    adc8:	b2db      	uxtb	r3, r3
    adca:	4618      	mov	r0, r3
    adcc:	2100      	movs	r1, #0
    adce:	f7ff ff53 	bl	ac78 <USBSetConfiguration>
    add2:	4603      	mov	r3, r0
    add4:	2b00      	cmp	r3, #0
    add6:	d101      	bne.n	addc <HandleStdDeviceReq+0xac>
			DBG("USBSetConfiguration failed!\n");
			return FALSE;
    add8:	2300      	movs	r3, #0
    adda:	e00c      	b.n	adf6 <HandleStdDeviceReq+0xc6>
		}
		// configuration successful, update current configuration
		bConfiguration = pSetup->wValue & 0xFF;	
    addc:	68fb      	ldr	r3, [r7, #12]
    adde:	885b      	ldrh	r3, [r3, #2]
    ade0:	b2da      	uxtb	r2, r3
    ade2:	4b07      	ldr	r3, [pc, #28]	; (ae00 <HandleStdDeviceReq+0xd0>)
    ade4:	701a      	strb	r2, [r3, #0]
		break;
    ade6:	e005      	b.n	adf4 <HandleStdDeviceReq+0xc4>
			// put DEVICE_REMOTE_WAKEUP code here
		}
		if (pSetup->wValue == FEA_TEST_MODE) {
			// put TEST_MODE code here
		}
		return FALSE;
    ade8:	2300      	movs	r3, #0
    adea:	e004      	b.n	adf6 <HandleStdDeviceReq+0xc6>

	case REQ_SET_DESCRIPTOR:
		DBG("Device req %d not implemented\n", pSetup->bRequest);
		return FALSE;
    adec:	2300      	movs	r3, #0
    adee:	e002      	b.n	adf6 <HandleStdDeviceReq+0xc6>

	default:
		DBG("Illegal device req %d\n", pSetup->bRequest);
		return FALSE;
    adf0:	2300      	movs	r3, #0
    adf2:	e000      	b.n	adf6 <HandleStdDeviceReq+0xc6>
	}
	
	return TRUE;
    adf4:	2301      	movs	r3, #1
}
    adf6:	4618      	mov	r0, r3
    adf8:	3718      	adds	r7, #24
    adfa:	46bd      	mov	sp, r7
    adfc:	bd80      	pop	{r7, pc}
    adfe:	bf00      	nop
    ae00:	10000af0 	.word	0x10000af0

0000ae04 <HandleStdInterfaceReq>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdInterfaceReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    ae04:	b480      	push	{r7}
    ae06:	b087      	sub	sp, #28
    ae08:	af00      	add	r7, sp, #0
    ae0a:	60f8      	str	r0, [r7, #12]
    ae0c:	60b9      	str	r1, [r7, #8]
    ae0e:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    ae10:	687b      	ldr	r3, [r7, #4]
    ae12:	681b      	ldr	r3, [r3, #0]
    ae14:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    ae16:	68fb      	ldr	r3, [r7, #12]
    ae18:	785b      	ldrb	r3, [r3, #1]
    ae1a:	2b0b      	cmp	r3, #11
    ae1c:	d838      	bhi.n	ae90 <HandleStdInterfaceReq+0x8c>
    ae1e:	a201      	add	r2, pc, #4	; (adr r2, ae24 <HandleStdInterfaceReq+0x20>)
    ae20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    ae24:	0000ae55 	.word	0x0000ae55
    ae28:	0000ae6b 	.word	0x0000ae6b
    ae2c:	0000ae91 	.word	0x0000ae91
    ae30:	0000ae6b 	.word	0x0000ae6b
    ae34:	0000ae91 	.word	0x0000ae91
    ae38:	0000ae91 	.word	0x0000ae91
    ae3c:	0000ae91 	.word	0x0000ae91
    ae40:	0000ae91 	.word	0x0000ae91
    ae44:	0000ae91 	.word	0x0000ae91
    ae48:	0000ae91 	.word	0x0000ae91
    ae4c:	0000ae6f 	.word	0x0000ae6f
    ae50:	0000ae7d 	.word	0x0000ae7d

	case REQ_GET_STATUS:
		// no bits specified
		pbData[0] = 0;
    ae54:	697b      	ldr	r3, [r7, #20]
    ae56:	2200      	movs	r2, #0
    ae58:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    ae5a:	697b      	ldr	r3, [r7, #20]
    ae5c:	3301      	adds	r3, #1
    ae5e:	2200      	movs	r2, #0
    ae60:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    ae62:	68bb      	ldr	r3, [r7, #8]
    ae64:	2202      	movs	r2, #2
    ae66:	601a      	str	r2, [r3, #0]
		break;
    ae68:	e014      	b.n	ae94 <HandleStdInterfaceReq+0x90>

	case REQ_CLEAR_FEATURE:
	case REQ_SET_FEATURE:
		// not defined for interface
		return FALSE;
    ae6a:	2300      	movs	r3, #0
    ae6c:	e013      	b.n	ae96 <HandleStdInterfaceReq+0x92>
	
	case REQ_GET_INTERFACE:	// TODO use bNumInterfaces
        // there is only one interface, return n-1 (= 0)
		pbData[0] = 0;
    ae6e:	697b      	ldr	r3, [r7, #20]
    ae70:	2200      	movs	r2, #0
    ae72:	701a      	strb	r2, [r3, #0]
		*piLen = 1;
    ae74:	68bb      	ldr	r3, [r7, #8]
    ae76:	2201      	movs	r2, #1
    ae78:	601a      	str	r2, [r3, #0]
		break;
    ae7a:	e00b      	b.n	ae94 <HandleStdInterfaceReq+0x90>
	
	case REQ_SET_INTERFACE:	// TODO use bNumInterfaces
		// there is only one interface (= 0)
		if (pSetup->wValue != 0) {
    ae7c:	68fb      	ldr	r3, [r7, #12]
    ae7e:	885b      	ldrh	r3, [r3, #2]
    ae80:	2b00      	cmp	r3, #0
    ae82:	d001      	beq.n	ae88 <HandleStdInterfaceReq+0x84>
			return FALSE;
    ae84:	2300      	movs	r3, #0
    ae86:	e006      	b.n	ae96 <HandleStdInterfaceReq+0x92>
		}
		*piLen = 0;
    ae88:	68bb      	ldr	r3, [r7, #8]
    ae8a:	2200      	movs	r2, #0
    ae8c:	601a      	str	r2, [r3, #0]
		break;
    ae8e:	e001      	b.n	ae94 <HandleStdInterfaceReq+0x90>

	default:
		DBG("Illegal interface req %d\n", pSetup->bRequest);
		return FALSE;
    ae90:	2300      	movs	r3, #0
    ae92:	e000      	b.n	ae96 <HandleStdInterfaceReq+0x92>
	}

	return TRUE;
    ae94:	2301      	movs	r3, #1
}
    ae96:	4618      	mov	r0, r3
    ae98:	371c      	adds	r7, #28
    ae9a:	46bd      	mov	sp, r7
    ae9c:	f85d 7b04 	ldr.w	r7, [sp], #4
    aea0:	4770      	bx	lr
    aea2:	bf00      	nop

0000aea4 <HandleStdEndPointReq>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
static BOOL HandleStdEndPointReq(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    aea4:	b580      	push	{r7, lr}
    aea6:	b086      	sub	sp, #24
    aea8:	af00      	add	r7, sp, #0
    aeaa:	60f8      	str	r0, [r7, #12]
    aeac:	60b9      	str	r1, [r7, #8]
    aeae:	607a      	str	r2, [r7, #4]
	U8	*pbData = *ppbData;
    aeb0:	687b      	ldr	r3, [r7, #4]
    aeb2:	681b      	ldr	r3, [r3, #0]
    aeb4:	617b      	str	r3, [r7, #20]

	switch (pSetup->bRequest) {
    aeb6:	68fb      	ldr	r3, [r7, #12]
    aeb8:	785b      	ldrb	r3, [r3, #1]
    aeba:	2b0c      	cmp	r3, #12
    aebc:	d853      	bhi.n	af66 <HandleStdEndPointReq+0xc2>
    aebe:	a201      	add	r2, pc, #4	; (adr r2, aec4 <HandleStdEndPointReq+0x20>)
    aec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    aec4:	0000aef9 	.word	0x0000aef9
    aec8:	0000af2b 	.word	0x0000af2b
    aecc:	0000af67 	.word	0x0000af67
    aed0:	0000af47 	.word	0x0000af47
    aed4:	0000af67 	.word	0x0000af67
    aed8:	0000af67 	.word	0x0000af67
    aedc:	0000af67 	.word	0x0000af67
    aee0:	0000af67 	.word	0x0000af67
    aee4:	0000af67 	.word	0x0000af67
    aee8:	0000af67 	.word	0x0000af67
    aeec:	0000af67 	.word	0x0000af67
    aef0:	0000af67 	.word	0x0000af67
    aef4:	0000af63 	.word	0x0000af63
	case REQ_GET_STATUS:
		// bit 0 = endpointed halted or not
		pbData[0] = (USBHwEPGetStatus(pSetup->wIndex) & EP_STATUS_STALLED) ? 1 : 0;
    aef8:	68fb      	ldr	r3, [r7, #12]
    aefa:	889b      	ldrh	r3, [r3, #4]
    aefc:	b2db      	uxtb	r3, r3
    aefe:	4618      	mov	r0, r3
    af00:	f7ff fb50 	bl	a5a4 <USBHwEPGetStatus>
    af04:	4603      	mov	r3, r0
    af06:	f003 0302 	and.w	r3, r3, #2
    af0a:	2b00      	cmp	r3, #0
    af0c:	bf14      	ite	ne
    af0e:	2301      	movne	r3, #1
    af10:	2300      	moveq	r3, #0
    af12:	b2db      	uxtb	r3, r3
    af14:	461a      	mov	r2, r3
    af16:	697b      	ldr	r3, [r7, #20]
    af18:	701a      	strb	r2, [r3, #0]
		pbData[1] = 0;
    af1a:	697b      	ldr	r3, [r7, #20]
    af1c:	3301      	adds	r3, #1
    af1e:	2200      	movs	r2, #0
    af20:	701a      	strb	r2, [r3, #0]
		*piLen = 2;
    af22:	68bb      	ldr	r3, [r7, #8]
    af24:	2202      	movs	r2, #2
    af26:	601a      	str	r2, [r3, #0]
		break;
    af28:	e01f      	b.n	af6a <HandleStdEndPointReq+0xc6>
		
	case REQ_CLEAR_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    af2a:	68fb      	ldr	r3, [r7, #12]
    af2c:	885b      	ldrh	r3, [r3, #2]
    af2e:	2b00      	cmp	r3, #0
    af30:	d107      	bne.n	af42 <HandleStdEndPointReq+0x9e>
			// clear HALT by unstalling
			USBHwEPStall(pSetup->wIndex, FALSE);
    af32:	68fb      	ldr	r3, [r7, #12]
    af34:	889b      	ldrh	r3, [r3, #4]
    af36:	b2db      	uxtb	r3, r3
    af38:	4618      	mov	r0, r3
    af3a:	2100      	movs	r1, #0
    af3c:	f7ff fb4a 	bl	a5d4 <USBHwEPStall>
			break;
    af40:	e013      	b.n	af6a <HandleStdEndPointReq+0xc6>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
    af42:	2300      	movs	r3, #0
    af44:	e012      	b.n	af6c <HandleStdEndPointReq+0xc8>
	
	case REQ_SET_FEATURE:
		if (pSetup->wValue == FEA_ENDPOINT_HALT) {
    af46:	68fb      	ldr	r3, [r7, #12]
    af48:	885b      	ldrh	r3, [r3, #2]
    af4a:	2b00      	cmp	r3, #0
    af4c:	d107      	bne.n	af5e <HandleStdEndPointReq+0xba>
			// set HALT by stalling
			USBHwEPStall(pSetup->wIndex, TRUE);
    af4e:	68fb      	ldr	r3, [r7, #12]
    af50:	889b      	ldrh	r3, [r3, #4]
    af52:	b2db      	uxtb	r3, r3
    af54:	4618      	mov	r0, r3
    af56:	2101      	movs	r1, #1
    af58:	f7ff fb3c 	bl	a5d4 <USBHwEPStall>
			break;
    af5c:	e005      	b.n	af6a <HandleStdEndPointReq+0xc6>
		}
		// only ENDPOINT_HALT defined for endpoints
		return FALSE;
    af5e:	2300      	movs	r3, #0
    af60:	e004      	b.n	af6c <HandleStdEndPointReq+0xc8>

	case REQ_SYNCH_FRAME:
		DBG("EP req %d not implemented\n", pSetup->bRequest);
		return FALSE;
    af62:	2300      	movs	r3, #0
    af64:	e002      	b.n	af6c <HandleStdEndPointReq+0xc8>

	default:
		DBG("Illegal EP req %d\n", pSetup->bRequest);
		return FALSE;
    af66:	2300      	movs	r3, #0
    af68:	e000      	b.n	af6c <HandleStdEndPointReq+0xc8>
	}
	
	return TRUE;
    af6a:	2301      	movs	r3, #1
}
    af6c:	4618      	mov	r0, r3
    af6e:	3718      	adds	r7, #24
    af70:	46bd      	mov	sp, r7
    af72:	bd80      	pop	{r7, pc}

0000af74 <USBHandleStandardRequest>:
	@param [in]		ppbData		Data buffer.

	@return TRUE if the request was handled successfully
 */
BOOL USBHandleStandardRequest(TSetupPacket	*pSetup, int *piLen, U8 **ppbData)
{
    af74:	b580      	push	{r7, lr}
    af76:	b084      	sub	sp, #16
    af78:	af00      	add	r7, sp, #0
    af7a:	60f8      	str	r0, [r7, #12]
    af7c:	60b9      	str	r1, [r7, #8]
    af7e:	607a      	str	r2, [r7, #4]
	// try the custom request handler first
	if ((pfnHandleCustomReq != NULL) && pfnHandleCustomReq(pSetup, piLen, ppbData)) {
    af80:	4b19      	ldr	r3, [pc, #100]	; (afe8 <USBHandleStandardRequest+0x74>)
    af82:	681b      	ldr	r3, [r3, #0]
    af84:	2b00      	cmp	r3, #0
    af86:	d00a      	beq.n	af9e <USBHandleStandardRequest+0x2a>
    af88:	4b17      	ldr	r3, [pc, #92]	; (afe8 <USBHandleStandardRequest+0x74>)
    af8a:	681b      	ldr	r3, [r3, #0]
    af8c:	68f8      	ldr	r0, [r7, #12]
    af8e:	68b9      	ldr	r1, [r7, #8]
    af90:	687a      	ldr	r2, [r7, #4]
    af92:	4798      	blx	r3
    af94:	4603      	mov	r3, r0
    af96:	2b00      	cmp	r3, #0
    af98:	d001      	beq.n	af9e <USBHandleStandardRequest+0x2a>
		return TRUE;
    af9a:	2301      	movs	r3, #1
    af9c:	e01f      	b.n	afde <USBHandleStandardRequest+0x6a>
	}
	
	switch (REQTYPE_GET_RECIP(pSetup->bmRequestType)) {
    af9e:	68fb      	ldr	r3, [r7, #12]
    afa0:	781b      	ldrb	r3, [r3, #0]
    afa2:	f003 031f 	and.w	r3, r3, #31
    afa6:	2b01      	cmp	r3, #1
    afa8:	d00a      	beq.n	afc0 <USBHandleStandardRequest+0x4c>
    afaa:	2b02      	cmp	r3, #2
    afac:	d00f      	beq.n	afce <USBHandleStandardRequest+0x5a>
    afae:	2b00      	cmp	r3, #0
    afb0:	d114      	bne.n	afdc <USBHandleStandardRequest+0x68>
	case REQTYPE_RECIP_DEVICE:		return HandleStdDeviceReq(pSetup, piLen, ppbData);
    afb2:	68f8      	ldr	r0, [r7, #12]
    afb4:	68b9      	ldr	r1, [r7, #8]
    afb6:	687a      	ldr	r2, [r7, #4]
    afb8:	f7ff feba 	bl	ad30 <HandleStdDeviceReq>
    afbc:	4603      	mov	r3, r0
    afbe:	e00e      	b.n	afde <USBHandleStandardRequest+0x6a>
	case REQTYPE_RECIP_INTERFACE:	return HandleStdInterfaceReq(pSetup, piLen, ppbData);
    afc0:	68f8      	ldr	r0, [r7, #12]
    afc2:	68b9      	ldr	r1, [r7, #8]
    afc4:	687a      	ldr	r2, [r7, #4]
    afc6:	f7ff ff1d 	bl	ae04 <HandleStdInterfaceReq>
    afca:	4603      	mov	r3, r0
    afcc:	e007      	b.n	afde <USBHandleStandardRequest+0x6a>
	case REQTYPE_RECIP_ENDPOINT: 	return HandleStdEndPointReq(pSetup, piLen, ppbData);
    afce:	68f8      	ldr	r0, [r7, #12]
    afd0:	68b9      	ldr	r1, [r7, #8]
    afd2:	687a      	ldr	r2, [r7, #4]
    afd4:	f7ff ff66 	bl	aea4 <HandleStdEndPointReq>
    afd8:	4603      	mov	r3, r0
    afda:	e000      	b.n	afde <USBHandleStandardRequest+0x6a>
	default: 						return FALSE;
    afdc:	2300      	movs	r3, #0
	}
}
    afde:	4618      	mov	r0, r3
    afe0:	3710      	adds	r7, #16
    afe2:	46bd      	mov	sp, r7
    afe4:	bd80      	pop	{r7, pc}
    afe6:	bf00      	nop
    afe8:	10000af4 	.word	0x10000af4

0000afec <__aeabi_drsub>:
    afec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    aff0:	e002      	b.n	aff8 <__adddf3>
    aff2:	bf00      	nop

0000aff4 <__aeabi_dsub>:
    aff4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000aff8 <__adddf3>:
    aff8:	b530      	push	{r4, r5, lr}
    affa:	ea4f 0441 	mov.w	r4, r1, lsl #1
    affe:	ea4f 0543 	mov.w	r5, r3, lsl #1
    b002:	ea94 0f05 	teq	r4, r5
    b006:	bf08      	it	eq
    b008:	ea90 0f02 	teqeq	r0, r2
    b00c:	bf1f      	itttt	ne
    b00e:	ea54 0c00 	orrsne.w	ip, r4, r0
    b012:	ea55 0c02 	orrsne.w	ip, r5, r2
    b016:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    b01a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    b01e:	f000 80e2 	beq.w	b1e6 <__adddf3+0x1ee>
    b022:	ea4f 5454 	mov.w	r4, r4, lsr #21
    b026:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    b02a:	bfb8      	it	lt
    b02c:	426d      	neglt	r5, r5
    b02e:	dd0c      	ble.n	b04a <__adddf3+0x52>
    b030:	442c      	add	r4, r5
    b032:	ea80 0202 	eor.w	r2, r0, r2
    b036:	ea81 0303 	eor.w	r3, r1, r3
    b03a:	ea82 0000 	eor.w	r0, r2, r0
    b03e:	ea83 0101 	eor.w	r1, r3, r1
    b042:	ea80 0202 	eor.w	r2, r0, r2
    b046:	ea81 0303 	eor.w	r3, r1, r3
    b04a:	2d36      	cmp	r5, #54	; 0x36
    b04c:	bf88      	it	hi
    b04e:	bd30      	pophi	{r4, r5, pc}
    b050:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    b054:	ea4f 3101 	mov.w	r1, r1, lsl #12
    b058:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    b05c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    b060:	d002      	beq.n	b068 <__adddf3+0x70>
    b062:	4240      	negs	r0, r0
    b064:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b068:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    b06c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    b070:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    b074:	d002      	beq.n	b07c <__adddf3+0x84>
    b076:	4252      	negs	r2, r2
    b078:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b07c:	ea94 0f05 	teq	r4, r5
    b080:	f000 80a7 	beq.w	b1d2 <__adddf3+0x1da>
    b084:	f1a4 0401 	sub.w	r4, r4, #1
    b088:	f1d5 0e20 	rsbs	lr, r5, #32
    b08c:	db0d      	blt.n	b0aa <__adddf3+0xb2>
    b08e:	fa02 fc0e 	lsl.w	ip, r2, lr
    b092:	fa22 f205 	lsr.w	r2, r2, r5
    b096:	1880      	adds	r0, r0, r2
    b098:	f141 0100 	adc.w	r1, r1, #0
    b09c:	fa03 f20e 	lsl.w	r2, r3, lr
    b0a0:	1880      	adds	r0, r0, r2
    b0a2:	fa43 f305 	asr.w	r3, r3, r5
    b0a6:	4159      	adcs	r1, r3
    b0a8:	e00e      	b.n	b0c8 <__adddf3+0xd0>
    b0aa:	f1a5 0520 	sub.w	r5, r5, #32
    b0ae:	f10e 0e20 	add.w	lr, lr, #32
    b0b2:	2a01      	cmp	r2, #1
    b0b4:	fa03 fc0e 	lsl.w	ip, r3, lr
    b0b8:	bf28      	it	cs
    b0ba:	f04c 0c02 	orrcs.w	ip, ip, #2
    b0be:	fa43 f305 	asr.w	r3, r3, r5
    b0c2:	18c0      	adds	r0, r0, r3
    b0c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    b0c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b0cc:	d507      	bpl.n	b0de <__adddf3+0xe6>
    b0ce:	f04f 0e00 	mov.w	lr, #0
    b0d2:	f1dc 0c00 	rsbs	ip, ip, #0
    b0d6:	eb7e 0000 	sbcs.w	r0, lr, r0
    b0da:	eb6e 0101 	sbc.w	r1, lr, r1
    b0de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    b0e2:	d31b      	bcc.n	b11c <__adddf3+0x124>
    b0e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    b0e8:	d30c      	bcc.n	b104 <__adddf3+0x10c>
    b0ea:	0849      	lsrs	r1, r1, #1
    b0ec:	ea5f 0030 	movs.w	r0, r0, rrx
    b0f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
    b0f4:	f104 0401 	add.w	r4, r4, #1
    b0f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
    b0fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    b100:	f080 809a 	bcs.w	b238 <__adddf3+0x240>
    b104:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    b108:	bf08      	it	eq
    b10a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    b10e:	f150 0000 	adcs.w	r0, r0, #0
    b112:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    b116:	ea41 0105 	orr.w	r1, r1, r5
    b11a:	bd30      	pop	{r4, r5, pc}
    b11c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    b120:	4140      	adcs	r0, r0
    b122:	eb41 0101 	adc.w	r1, r1, r1
    b126:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b12a:	f1a4 0401 	sub.w	r4, r4, #1
    b12e:	d1e9      	bne.n	b104 <__adddf3+0x10c>
    b130:	f091 0f00 	teq	r1, #0
    b134:	bf04      	itt	eq
    b136:	4601      	moveq	r1, r0
    b138:	2000      	moveq	r0, #0
    b13a:	fab1 f381 	clz	r3, r1
    b13e:	bf08      	it	eq
    b140:	3320      	addeq	r3, #32
    b142:	f1a3 030b 	sub.w	r3, r3, #11
    b146:	f1b3 0220 	subs.w	r2, r3, #32
    b14a:	da0c      	bge.n	b166 <__adddf3+0x16e>
    b14c:	320c      	adds	r2, #12
    b14e:	dd08      	ble.n	b162 <__adddf3+0x16a>
    b150:	f102 0c14 	add.w	ip, r2, #20
    b154:	f1c2 020c 	rsb	r2, r2, #12
    b158:	fa01 f00c 	lsl.w	r0, r1, ip
    b15c:	fa21 f102 	lsr.w	r1, r1, r2
    b160:	e00c      	b.n	b17c <__adddf3+0x184>
    b162:	f102 0214 	add.w	r2, r2, #20
    b166:	bfd8      	it	le
    b168:	f1c2 0c20 	rsble	ip, r2, #32
    b16c:	fa01 f102 	lsl.w	r1, r1, r2
    b170:	fa20 fc0c 	lsr.w	ip, r0, ip
    b174:	bfdc      	itt	le
    b176:	ea41 010c 	orrle.w	r1, r1, ip
    b17a:	4090      	lslle	r0, r2
    b17c:	1ae4      	subs	r4, r4, r3
    b17e:	bfa2      	ittt	ge
    b180:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    b184:	4329      	orrge	r1, r5
    b186:	bd30      	popge	{r4, r5, pc}
    b188:	ea6f 0404 	mvn.w	r4, r4
    b18c:	3c1f      	subs	r4, #31
    b18e:	da1c      	bge.n	b1ca <__adddf3+0x1d2>
    b190:	340c      	adds	r4, #12
    b192:	dc0e      	bgt.n	b1b2 <__adddf3+0x1ba>
    b194:	f104 0414 	add.w	r4, r4, #20
    b198:	f1c4 0220 	rsb	r2, r4, #32
    b19c:	fa20 f004 	lsr.w	r0, r0, r4
    b1a0:	fa01 f302 	lsl.w	r3, r1, r2
    b1a4:	ea40 0003 	orr.w	r0, r0, r3
    b1a8:	fa21 f304 	lsr.w	r3, r1, r4
    b1ac:	ea45 0103 	orr.w	r1, r5, r3
    b1b0:	bd30      	pop	{r4, r5, pc}
    b1b2:	f1c4 040c 	rsb	r4, r4, #12
    b1b6:	f1c4 0220 	rsb	r2, r4, #32
    b1ba:	fa20 f002 	lsr.w	r0, r0, r2
    b1be:	fa01 f304 	lsl.w	r3, r1, r4
    b1c2:	ea40 0003 	orr.w	r0, r0, r3
    b1c6:	4629      	mov	r1, r5
    b1c8:	bd30      	pop	{r4, r5, pc}
    b1ca:	fa21 f004 	lsr.w	r0, r1, r4
    b1ce:	4629      	mov	r1, r5
    b1d0:	bd30      	pop	{r4, r5, pc}
    b1d2:	f094 0f00 	teq	r4, #0
    b1d6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    b1da:	bf06      	itte	eq
    b1dc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    b1e0:	3401      	addeq	r4, #1
    b1e2:	3d01      	subne	r5, #1
    b1e4:	e74e      	b.n	b084 <__adddf3+0x8c>
    b1e6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    b1ea:	bf18      	it	ne
    b1ec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    b1f0:	d029      	beq.n	b246 <__adddf3+0x24e>
    b1f2:	ea94 0f05 	teq	r4, r5
    b1f6:	bf08      	it	eq
    b1f8:	ea90 0f02 	teqeq	r0, r2
    b1fc:	d005      	beq.n	b20a <__adddf3+0x212>
    b1fe:	ea54 0c00 	orrs.w	ip, r4, r0
    b202:	bf04      	itt	eq
    b204:	4619      	moveq	r1, r3
    b206:	4610      	moveq	r0, r2
    b208:	bd30      	pop	{r4, r5, pc}
    b20a:	ea91 0f03 	teq	r1, r3
    b20e:	bf1e      	ittt	ne
    b210:	2100      	movne	r1, #0
    b212:	2000      	movne	r0, #0
    b214:	bd30      	popne	{r4, r5, pc}
    b216:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    b21a:	d105      	bne.n	b228 <__adddf3+0x230>
    b21c:	0040      	lsls	r0, r0, #1
    b21e:	4149      	adcs	r1, r1
    b220:	bf28      	it	cs
    b222:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    b226:	bd30      	pop	{r4, r5, pc}
    b228:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    b22c:	bf3c      	itt	cc
    b22e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    b232:	bd30      	popcc	{r4, r5, pc}
    b234:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b238:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    b23c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    b240:	f04f 0000 	mov.w	r0, #0
    b244:	bd30      	pop	{r4, r5, pc}
    b246:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    b24a:	bf1a      	itte	ne
    b24c:	4619      	movne	r1, r3
    b24e:	4610      	movne	r0, r2
    b250:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    b254:	bf1c      	itt	ne
    b256:	460b      	movne	r3, r1
    b258:	4602      	movne	r2, r0
    b25a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    b25e:	bf06      	itte	eq
    b260:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    b264:	ea91 0f03 	teqeq	r1, r3
    b268:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    b26c:	bd30      	pop	{r4, r5, pc}
    b26e:	bf00      	nop

0000b270 <__aeabi_ui2d>:
    b270:	f090 0f00 	teq	r0, #0
    b274:	bf04      	itt	eq
    b276:	2100      	moveq	r1, #0
    b278:	4770      	bxeq	lr
    b27a:	b530      	push	{r4, r5, lr}
    b27c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    b280:	f104 0432 	add.w	r4, r4, #50	; 0x32
    b284:	f04f 0500 	mov.w	r5, #0
    b288:	f04f 0100 	mov.w	r1, #0
    b28c:	e750      	b.n	b130 <__adddf3+0x138>
    b28e:	bf00      	nop

0000b290 <__aeabi_i2d>:
    b290:	f090 0f00 	teq	r0, #0
    b294:	bf04      	itt	eq
    b296:	2100      	moveq	r1, #0
    b298:	4770      	bxeq	lr
    b29a:	b530      	push	{r4, r5, lr}
    b29c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    b2a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    b2a4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    b2a8:	bf48      	it	mi
    b2aa:	4240      	negmi	r0, r0
    b2ac:	f04f 0100 	mov.w	r1, #0
    b2b0:	e73e      	b.n	b130 <__adddf3+0x138>
    b2b2:	bf00      	nop

0000b2b4 <__aeabi_f2d>:
    b2b4:	0042      	lsls	r2, r0, #1
    b2b6:	ea4f 01e2 	mov.w	r1, r2, asr #3
    b2ba:	ea4f 0131 	mov.w	r1, r1, rrx
    b2be:	ea4f 7002 	mov.w	r0, r2, lsl #28
    b2c2:	bf1f      	itttt	ne
    b2c4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    b2c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    b2cc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    b2d0:	4770      	bxne	lr
    b2d2:	f092 0f00 	teq	r2, #0
    b2d6:	bf14      	ite	ne
    b2d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    b2dc:	4770      	bxeq	lr
    b2de:	b530      	push	{r4, r5, lr}
    b2e0:	f44f 7460 	mov.w	r4, #896	; 0x380
    b2e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b2e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    b2ec:	e720      	b.n	b130 <__adddf3+0x138>
    b2ee:	bf00      	nop

0000b2f0 <__aeabi_ul2d>:
    b2f0:	ea50 0201 	orrs.w	r2, r0, r1
    b2f4:	bf08      	it	eq
    b2f6:	4770      	bxeq	lr
    b2f8:	b530      	push	{r4, r5, lr}
    b2fa:	f04f 0500 	mov.w	r5, #0
    b2fe:	e00a      	b.n	b316 <__aeabi_l2d+0x16>

0000b300 <__aeabi_l2d>:
    b300:	ea50 0201 	orrs.w	r2, r0, r1
    b304:	bf08      	it	eq
    b306:	4770      	bxeq	lr
    b308:	b530      	push	{r4, r5, lr}
    b30a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    b30e:	d502      	bpl.n	b316 <__aeabi_l2d+0x16>
    b310:	4240      	negs	r0, r0
    b312:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b316:	f44f 6480 	mov.w	r4, #1024	; 0x400
    b31a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    b31e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    b322:	f43f aedc 	beq.w	b0de <__adddf3+0xe6>
    b326:	f04f 0203 	mov.w	r2, #3
    b32a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    b32e:	bf18      	it	ne
    b330:	3203      	addne	r2, #3
    b332:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    b336:	bf18      	it	ne
    b338:	3203      	addne	r2, #3
    b33a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    b33e:	f1c2 0320 	rsb	r3, r2, #32
    b342:	fa00 fc03 	lsl.w	ip, r0, r3
    b346:	fa20 f002 	lsr.w	r0, r0, r2
    b34a:	fa01 fe03 	lsl.w	lr, r1, r3
    b34e:	ea40 000e 	orr.w	r0, r0, lr
    b352:	fa21 f102 	lsr.w	r1, r1, r2
    b356:	4414      	add	r4, r2
    b358:	e6c1      	b.n	b0de <__adddf3+0xe6>
    b35a:	bf00      	nop

0000b35c <__aeabi_dmul>:
    b35c:	b570      	push	{r4, r5, r6, lr}
    b35e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    b362:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    b366:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    b36a:	bf1d      	ittte	ne
    b36c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    b370:	ea94 0f0c 	teqne	r4, ip
    b374:	ea95 0f0c 	teqne	r5, ip
    b378:	f000 f8de 	bleq	b538 <__aeabi_dmul+0x1dc>
    b37c:	442c      	add	r4, r5
    b37e:	ea81 0603 	eor.w	r6, r1, r3
    b382:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    b386:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    b38a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    b38e:	bf18      	it	ne
    b390:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    b394:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    b398:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    b39c:	d038      	beq.n	b410 <__aeabi_dmul+0xb4>
    b39e:	fba0 ce02 	umull	ip, lr, r0, r2
    b3a2:	f04f 0500 	mov.w	r5, #0
    b3a6:	fbe1 e502 	umlal	lr, r5, r1, r2
    b3aa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    b3ae:	fbe0 e503 	umlal	lr, r5, r0, r3
    b3b2:	f04f 0600 	mov.w	r6, #0
    b3b6:	fbe1 5603 	umlal	r5, r6, r1, r3
    b3ba:	f09c 0f00 	teq	ip, #0
    b3be:	bf18      	it	ne
    b3c0:	f04e 0e01 	orrne.w	lr, lr, #1
    b3c4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    b3c8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    b3cc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    b3d0:	d204      	bcs.n	b3dc <__aeabi_dmul+0x80>
    b3d2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    b3d6:	416d      	adcs	r5, r5
    b3d8:	eb46 0606 	adc.w	r6, r6, r6
    b3dc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    b3e0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    b3e4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    b3e8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    b3ec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    b3f0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    b3f4:	bf88      	it	hi
    b3f6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    b3fa:	d81e      	bhi.n	b43a <__aeabi_dmul+0xde>
    b3fc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    b400:	bf08      	it	eq
    b402:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    b406:	f150 0000 	adcs.w	r0, r0, #0
    b40a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    b40e:	bd70      	pop	{r4, r5, r6, pc}
    b410:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    b414:	ea46 0101 	orr.w	r1, r6, r1
    b418:	ea40 0002 	orr.w	r0, r0, r2
    b41c:	ea81 0103 	eor.w	r1, r1, r3
    b420:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    b424:	bfc2      	ittt	gt
    b426:	ebd4 050c 	rsbsgt	r5, r4, ip
    b42a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    b42e:	bd70      	popgt	{r4, r5, r6, pc}
    b430:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    b434:	f04f 0e00 	mov.w	lr, #0
    b438:	3c01      	subs	r4, #1
    b43a:	f300 80ab 	bgt.w	b594 <__aeabi_dmul+0x238>
    b43e:	f114 0f36 	cmn.w	r4, #54	; 0x36
    b442:	bfde      	ittt	le
    b444:	2000      	movle	r0, #0
    b446:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    b44a:	bd70      	pople	{r4, r5, r6, pc}
    b44c:	f1c4 0400 	rsb	r4, r4, #0
    b450:	3c20      	subs	r4, #32
    b452:	da35      	bge.n	b4c0 <__aeabi_dmul+0x164>
    b454:	340c      	adds	r4, #12
    b456:	dc1b      	bgt.n	b490 <__aeabi_dmul+0x134>
    b458:	f104 0414 	add.w	r4, r4, #20
    b45c:	f1c4 0520 	rsb	r5, r4, #32
    b460:	fa00 f305 	lsl.w	r3, r0, r5
    b464:	fa20 f004 	lsr.w	r0, r0, r4
    b468:	fa01 f205 	lsl.w	r2, r1, r5
    b46c:	ea40 0002 	orr.w	r0, r0, r2
    b470:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    b474:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    b478:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    b47c:	fa21 f604 	lsr.w	r6, r1, r4
    b480:	eb42 0106 	adc.w	r1, r2, r6
    b484:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    b488:	bf08      	it	eq
    b48a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    b48e:	bd70      	pop	{r4, r5, r6, pc}
    b490:	f1c4 040c 	rsb	r4, r4, #12
    b494:	f1c4 0520 	rsb	r5, r4, #32
    b498:	fa00 f304 	lsl.w	r3, r0, r4
    b49c:	fa20 f005 	lsr.w	r0, r0, r5
    b4a0:	fa01 f204 	lsl.w	r2, r1, r4
    b4a4:	ea40 0002 	orr.w	r0, r0, r2
    b4a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b4ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    b4b0:	f141 0100 	adc.w	r1, r1, #0
    b4b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    b4b8:	bf08      	it	eq
    b4ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    b4be:	bd70      	pop	{r4, r5, r6, pc}
    b4c0:	f1c4 0520 	rsb	r5, r4, #32
    b4c4:	fa00 f205 	lsl.w	r2, r0, r5
    b4c8:	ea4e 0e02 	orr.w	lr, lr, r2
    b4cc:	fa20 f304 	lsr.w	r3, r0, r4
    b4d0:	fa01 f205 	lsl.w	r2, r1, r5
    b4d4:	ea43 0302 	orr.w	r3, r3, r2
    b4d8:	fa21 f004 	lsr.w	r0, r1, r4
    b4dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b4e0:	fa21 f204 	lsr.w	r2, r1, r4
    b4e4:	ea20 0002 	bic.w	r0, r0, r2
    b4e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    b4ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    b4f0:	bf08      	it	eq
    b4f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    b4f6:	bd70      	pop	{r4, r5, r6, pc}
    b4f8:	f094 0f00 	teq	r4, #0
    b4fc:	d10f      	bne.n	b51e <__aeabi_dmul+0x1c2>
    b4fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    b502:	0040      	lsls	r0, r0, #1
    b504:	eb41 0101 	adc.w	r1, r1, r1
    b508:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b50c:	bf08      	it	eq
    b50e:	3c01      	subeq	r4, #1
    b510:	d0f7      	beq.n	b502 <__aeabi_dmul+0x1a6>
    b512:	ea41 0106 	orr.w	r1, r1, r6
    b516:	f095 0f00 	teq	r5, #0
    b51a:	bf18      	it	ne
    b51c:	4770      	bxne	lr
    b51e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    b522:	0052      	lsls	r2, r2, #1
    b524:	eb43 0303 	adc.w	r3, r3, r3
    b528:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    b52c:	bf08      	it	eq
    b52e:	3d01      	subeq	r5, #1
    b530:	d0f7      	beq.n	b522 <__aeabi_dmul+0x1c6>
    b532:	ea43 0306 	orr.w	r3, r3, r6
    b536:	4770      	bx	lr
    b538:	ea94 0f0c 	teq	r4, ip
    b53c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    b540:	bf18      	it	ne
    b542:	ea95 0f0c 	teqne	r5, ip
    b546:	d00c      	beq.n	b562 <__aeabi_dmul+0x206>
    b548:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b54c:	bf18      	it	ne
    b54e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b552:	d1d1      	bne.n	b4f8 <__aeabi_dmul+0x19c>
    b554:	ea81 0103 	eor.w	r1, r1, r3
    b558:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b55c:	f04f 0000 	mov.w	r0, #0
    b560:	bd70      	pop	{r4, r5, r6, pc}
    b562:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b566:	bf06      	itte	eq
    b568:	4610      	moveq	r0, r2
    b56a:	4619      	moveq	r1, r3
    b56c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b570:	d019      	beq.n	b5a6 <__aeabi_dmul+0x24a>
    b572:	ea94 0f0c 	teq	r4, ip
    b576:	d102      	bne.n	b57e <__aeabi_dmul+0x222>
    b578:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    b57c:	d113      	bne.n	b5a6 <__aeabi_dmul+0x24a>
    b57e:	ea95 0f0c 	teq	r5, ip
    b582:	d105      	bne.n	b590 <__aeabi_dmul+0x234>
    b584:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    b588:	bf1c      	itt	ne
    b58a:	4610      	movne	r0, r2
    b58c:	4619      	movne	r1, r3
    b58e:	d10a      	bne.n	b5a6 <__aeabi_dmul+0x24a>
    b590:	ea81 0103 	eor.w	r1, r1, r3
    b594:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b598:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    b59c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    b5a0:	f04f 0000 	mov.w	r0, #0
    b5a4:	bd70      	pop	{r4, r5, r6, pc}
    b5a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    b5aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    b5ae:	bd70      	pop	{r4, r5, r6, pc}

0000b5b0 <__aeabi_ddiv>:
    b5b0:	b570      	push	{r4, r5, r6, lr}
    b5b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    b5b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    b5ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    b5be:	bf1d      	ittte	ne
    b5c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    b5c4:	ea94 0f0c 	teqne	r4, ip
    b5c8:	ea95 0f0c 	teqne	r5, ip
    b5cc:	f000 f8a7 	bleq	b71e <__aeabi_ddiv+0x16e>
    b5d0:	eba4 0405 	sub.w	r4, r4, r5
    b5d4:	ea81 0e03 	eor.w	lr, r1, r3
    b5d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    b5dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    b5e0:	f000 8088 	beq.w	b6f4 <__aeabi_ddiv+0x144>
    b5e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    b5e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    b5ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    b5f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    b5f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    b5f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    b5fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    b600:	ea4f 2600 	mov.w	r6, r0, lsl #8
    b604:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    b608:	429d      	cmp	r5, r3
    b60a:	bf08      	it	eq
    b60c:	4296      	cmpeq	r6, r2
    b60e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    b612:	f504 7440 	add.w	r4, r4, #768	; 0x300
    b616:	d202      	bcs.n	b61e <__aeabi_ddiv+0x6e>
    b618:	085b      	lsrs	r3, r3, #1
    b61a:	ea4f 0232 	mov.w	r2, r2, rrx
    b61e:	1ab6      	subs	r6, r6, r2
    b620:	eb65 0503 	sbc.w	r5, r5, r3
    b624:	085b      	lsrs	r3, r3, #1
    b626:	ea4f 0232 	mov.w	r2, r2, rrx
    b62a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    b62e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    b632:	ebb6 0e02 	subs.w	lr, r6, r2
    b636:	eb75 0e03 	sbcs.w	lr, r5, r3
    b63a:	bf22      	ittt	cs
    b63c:	1ab6      	subcs	r6, r6, r2
    b63e:	4675      	movcs	r5, lr
    b640:	ea40 000c 	orrcs.w	r0, r0, ip
    b644:	085b      	lsrs	r3, r3, #1
    b646:	ea4f 0232 	mov.w	r2, r2, rrx
    b64a:	ebb6 0e02 	subs.w	lr, r6, r2
    b64e:	eb75 0e03 	sbcs.w	lr, r5, r3
    b652:	bf22      	ittt	cs
    b654:	1ab6      	subcs	r6, r6, r2
    b656:	4675      	movcs	r5, lr
    b658:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    b65c:	085b      	lsrs	r3, r3, #1
    b65e:	ea4f 0232 	mov.w	r2, r2, rrx
    b662:	ebb6 0e02 	subs.w	lr, r6, r2
    b666:	eb75 0e03 	sbcs.w	lr, r5, r3
    b66a:	bf22      	ittt	cs
    b66c:	1ab6      	subcs	r6, r6, r2
    b66e:	4675      	movcs	r5, lr
    b670:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    b674:	085b      	lsrs	r3, r3, #1
    b676:	ea4f 0232 	mov.w	r2, r2, rrx
    b67a:	ebb6 0e02 	subs.w	lr, r6, r2
    b67e:	eb75 0e03 	sbcs.w	lr, r5, r3
    b682:	bf22      	ittt	cs
    b684:	1ab6      	subcs	r6, r6, r2
    b686:	4675      	movcs	r5, lr
    b688:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    b68c:	ea55 0e06 	orrs.w	lr, r5, r6
    b690:	d018      	beq.n	b6c4 <__aeabi_ddiv+0x114>
    b692:	ea4f 1505 	mov.w	r5, r5, lsl #4
    b696:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    b69a:	ea4f 1606 	mov.w	r6, r6, lsl #4
    b69e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    b6a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    b6a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    b6aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    b6ae:	d1c0      	bne.n	b632 <__aeabi_ddiv+0x82>
    b6b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b6b4:	d10b      	bne.n	b6ce <__aeabi_ddiv+0x11e>
    b6b6:	ea41 0100 	orr.w	r1, r1, r0
    b6ba:	f04f 0000 	mov.w	r0, #0
    b6be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    b6c2:	e7b6      	b.n	b632 <__aeabi_ddiv+0x82>
    b6c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b6c8:	bf04      	itt	eq
    b6ca:	4301      	orreq	r1, r0
    b6cc:	2000      	moveq	r0, #0
    b6ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    b6d2:	bf88      	it	hi
    b6d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    b6d8:	f63f aeaf 	bhi.w	b43a <__aeabi_dmul+0xde>
    b6dc:	ebb5 0c03 	subs.w	ip, r5, r3
    b6e0:	bf04      	itt	eq
    b6e2:	ebb6 0c02 	subseq.w	ip, r6, r2
    b6e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    b6ea:	f150 0000 	adcs.w	r0, r0, #0
    b6ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    b6f2:	bd70      	pop	{r4, r5, r6, pc}
    b6f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    b6f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    b6fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    b700:	bfc2      	ittt	gt
    b702:	ebd4 050c 	rsbsgt	r5, r4, ip
    b706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    b70a:	bd70      	popgt	{r4, r5, r6, pc}
    b70c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    b710:	f04f 0e00 	mov.w	lr, #0
    b714:	3c01      	subs	r4, #1
    b716:	e690      	b.n	b43a <__aeabi_dmul+0xde>
    b718:	ea45 0e06 	orr.w	lr, r5, r6
    b71c:	e68d      	b.n	b43a <__aeabi_dmul+0xde>
    b71e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    b722:	ea94 0f0c 	teq	r4, ip
    b726:	bf08      	it	eq
    b728:	ea95 0f0c 	teqeq	r5, ip
    b72c:	f43f af3b 	beq.w	b5a6 <__aeabi_dmul+0x24a>
    b730:	ea94 0f0c 	teq	r4, ip
    b734:	d10a      	bne.n	b74c <__aeabi_ddiv+0x19c>
    b736:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    b73a:	f47f af34 	bne.w	b5a6 <__aeabi_dmul+0x24a>
    b73e:	ea95 0f0c 	teq	r5, ip
    b742:	f47f af25 	bne.w	b590 <__aeabi_dmul+0x234>
    b746:	4610      	mov	r0, r2
    b748:	4619      	mov	r1, r3
    b74a:	e72c      	b.n	b5a6 <__aeabi_dmul+0x24a>
    b74c:	ea95 0f0c 	teq	r5, ip
    b750:	d106      	bne.n	b760 <__aeabi_ddiv+0x1b0>
    b752:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    b756:	f43f aefd 	beq.w	b554 <__aeabi_dmul+0x1f8>
    b75a:	4610      	mov	r0, r2
    b75c:	4619      	mov	r1, r3
    b75e:	e722      	b.n	b5a6 <__aeabi_dmul+0x24a>
    b760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b764:	bf18      	it	ne
    b766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b76a:	f47f aec5 	bne.w	b4f8 <__aeabi_dmul+0x19c>
    b76e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    b772:	f47f af0d 	bne.w	b590 <__aeabi_dmul+0x234>
    b776:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    b77a:	f47f aeeb 	bne.w	b554 <__aeabi_dmul+0x1f8>
    b77e:	e712      	b.n	b5a6 <__aeabi_dmul+0x24a>

0000b780 <__aeabi_d2uiz>:
    b780:	004a      	lsls	r2, r1, #1
    b782:	d211      	bcs.n	b7a8 <__aeabi_d2uiz+0x28>
    b784:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    b788:	d211      	bcs.n	b7ae <__aeabi_d2uiz+0x2e>
    b78a:	d50d      	bpl.n	b7a8 <__aeabi_d2uiz+0x28>
    b78c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    b790:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    b794:	d40e      	bmi.n	b7b4 <__aeabi_d2uiz+0x34>
    b796:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    b79a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b79e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    b7a2:	fa23 f002 	lsr.w	r0, r3, r2
    b7a6:	4770      	bx	lr
    b7a8:	f04f 0000 	mov.w	r0, #0
    b7ac:	4770      	bx	lr
    b7ae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    b7b2:	d102      	bne.n	b7ba <__aeabi_d2uiz+0x3a>
    b7b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    b7b8:	4770      	bx	lr
    b7ba:	f04f 0000 	mov.w	r0, #0
    b7be:	4770      	bx	lr

0000b7c0 <memcmp>:
    b7c0:	2a03      	cmp	r2, #3
    b7c2:	b470      	push	{r4, r5, r6}
    b7c4:	d926      	bls.n	b814 <memcmp+0x54>
    b7c6:	ea40 0301 	orr.w	r3, r0, r1
    b7ca:	079b      	lsls	r3, r3, #30
    b7cc:	d011      	beq.n	b7f2 <memcmp+0x32>
    b7ce:	7804      	ldrb	r4, [r0, #0]
    b7d0:	780d      	ldrb	r5, [r1, #0]
    b7d2:	42ac      	cmp	r4, r5
    b7d4:	d122      	bne.n	b81c <memcmp+0x5c>
    b7d6:	4402      	add	r2, r0
    b7d8:	1c43      	adds	r3, r0, #1
    b7da:	e005      	b.n	b7e8 <memcmp+0x28>
    b7dc:	f813 4b01 	ldrb.w	r4, [r3], #1
    b7e0:	f811 5f01 	ldrb.w	r5, [r1, #1]!
    b7e4:	42ac      	cmp	r4, r5
    b7e6:	d119      	bne.n	b81c <memcmp+0x5c>
    b7e8:	4293      	cmp	r3, r2
    b7ea:	d1f7      	bne.n	b7dc <memcmp+0x1c>
    b7ec:	2000      	movs	r0, #0
    b7ee:	bc70      	pop	{r4, r5, r6}
    b7f0:	4770      	bx	lr
    b7f2:	460c      	mov	r4, r1
    b7f4:	4603      	mov	r3, r0
    b7f6:	681e      	ldr	r6, [r3, #0]
    b7f8:	6825      	ldr	r5, [r4, #0]
    b7fa:	4618      	mov	r0, r3
    b7fc:	42ae      	cmp	r6, r5
    b7fe:	4621      	mov	r1, r4
    b800:	f103 0304 	add.w	r3, r3, #4
    b804:	f104 0404 	add.w	r4, r4, #4
    b808:	d104      	bne.n	b814 <memcmp+0x54>
    b80a:	3a04      	subs	r2, #4
    b80c:	2a03      	cmp	r2, #3
    b80e:	4618      	mov	r0, r3
    b810:	4621      	mov	r1, r4
    b812:	d8f0      	bhi.n	b7f6 <memcmp+0x36>
    b814:	2a00      	cmp	r2, #0
    b816:	d1da      	bne.n	b7ce <memcmp+0xe>
    b818:	4610      	mov	r0, r2
    b81a:	e7e8      	b.n	b7ee <memcmp+0x2e>
    b81c:	1b60      	subs	r0, r4, r5
    b81e:	bc70      	pop	{r4, r5, r6}
    b820:	4770      	bx	lr
    b822:	bf00      	nop

0000b824 <memcpy>:
    b824:	4684      	mov	ip, r0
    b826:	ea41 0300 	orr.w	r3, r1, r0
    b82a:	f013 0303 	ands.w	r3, r3, #3
    b82e:	d149      	bne.n	b8c4 <memcpy+0xa0>
    b830:	3a40      	subs	r2, #64	; 0x40
    b832:	d323      	bcc.n	b87c <memcpy+0x58>
    b834:	680b      	ldr	r3, [r1, #0]
    b836:	6003      	str	r3, [r0, #0]
    b838:	684b      	ldr	r3, [r1, #4]
    b83a:	6043      	str	r3, [r0, #4]
    b83c:	688b      	ldr	r3, [r1, #8]
    b83e:	6083      	str	r3, [r0, #8]
    b840:	68cb      	ldr	r3, [r1, #12]
    b842:	60c3      	str	r3, [r0, #12]
    b844:	690b      	ldr	r3, [r1, #16]
    b846:	6103      	str	r3, [r0, #16]
    b848:	694b      	ldr	r3, [r1, #20]
    b84a:	6143      	str	r3, [r0, #20]
    b84c:	698b      	ldr	r3, [r1, #24]
    b84e:	6183      	str	r3, [r0, #24]
    b850:	69cb      	ldr	r3, [r1, #28]
    b852:	61c3      	str	r3, [r0, #28]
    b854:	6a0b      	ldr	r3, [r1, #32]
    b856:	6203      	str	r3, [r0, #32]
    b858:	6a4b      	ldr	r3, [r1, #36]	; 0x24
    b85a:	6243      	str	r3, [r0, #36]	; 0x24
    b85c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    b85e:	6283      	str	r3, [r0, #40]	; 0x28
    b860:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    b862:	62c3      	str	r3, [r0, #44]	; 0x2c
    b864:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    b866:	6303      	str	r3, [r0, #48]	; 0x30
    b868:	6b4b      	ldr	r3, [r1, #52]	; 0x34
    b86a:	6343      	str	r3, [r0, #52]	; 0x34
    b86c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
    b86e:	6383      	str	r3, [r0, #56]	; 0x38
    b870:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
    b872:	63c3      	str	r3, [r0, #60]	; 0x3c
    b874:	3040      	adds	r0, #64	; 0x40
    b876:	3140      	adds	r1, #64	; 0x40
    b878:	3a40      	subs	r2, #64	; 0x40
    b87a:	d2db      	bcs.n	b834 <memcpy+0x10>
    b87c:	3230      	adds	r2, #48	; 0x30
    b87e:	d30b      	bcc.n	b898 <memcpy+0x74>
    b880:	680b      	ldr	r3, [r1, #0]
    b882:	6003      	str	r3, [r0, #0]
    b884:	684b      	ldr	r3, [r1, #4]
    b886:	6043      	str	r3, [r0, #4]
    b888:	688b      	ldr	r3, [r1, #8]
    b88a:	6083      	str	r3, [r0, #8]
    b88c:	68cb      	ldr	r3, [r1, #12]
    b88e:	60c3      	str	r3, [r0, #12]
    b890:	3010      	adds	r0, #16
    b892:	3110      	adds	r1, #16
    b894:	3a10      	subs	r2, #16
    b896:	d2f3      	bcs.n	b880 <memcpy+0x5c>
    b898:	320c      	adds	r2, #12
    b89a:	d305      	bcc.n	b8a8 <memcpy+0x84>
    b89c:	f851 3b04 	ldr.w	r3, [r1], #4
    b8a0:	f840 3b04 	str.w	r3, [r0], #4
    b8a4:	3a04      	subs	r2, #4
    b8a6:	d2f9      	bcs.n	b89c <memcpy+0x78>
    b8a8:	3204      	adds	r2, #4
    b8aa:	d008      	beq.n	b8be <memcpy+0x9a>
    b8ac:	07d2      	lsls	r2, r2, #31
    b8ae:	bf1c      	itt	ne
    b8b0:	f811 3b01 	ldrbne.w	r3, [r1], #1
    b8b4:	f800 3b01 	strbne.w	r3, [r0], #1
    b8b8:	d301      	bcc.n	b8be <memcpy+0x9a>
    b8ba:	880b      	ldrh	r3, [r1, #0]
    b8bc:	8003      	strh	r3, [r0, #0]
    b8be:	4660      	mov	r0, ip
    b8c0:	4770      	bx	lr
    b8c2:	bf00      	nop
    b8c4:	2a08      	cmp	r2, #8
    b8c6:	d313      	bcc.n	b8f0 <memcpy+0xcc>
    b8c8:	078b      	lsls	r3, r1, #30
    b8ca:	d0b1      	beq.n	b830 <memcpy+0xc>
    b8cc:	f010 0303 	ands.w	r3, r0, #3
    b8d0:	d0ae      	beq.n	b830 <memcpy+0xc>
    b8d2:	f1c3 0304 	rsb	r3, r3, #4
    b8d6:	1ad2      	subs	r2, r2, r3
    b8d8:	07db      	lsls	r3, r3, #31
    b8da:	bf1c      	itt	ne
    b8dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
    b8e0:	f800 3b01 	strbne.w	r3, [r0], #1
    b8e4:	d3a4      	bcc.n	b830 <memcpy+0xc>
    b8e6:	f831 3b02 	ldrh.w	r3, [r1], #2
    b8ea:	f820 3b02 	strh.w	r3, [r0], #2
    b8ee:	e79f      	b.n	b830 <memcpy+0xc>
    b8f0:	3a04      	subs	r2, #4
    b8f2:	d3d9      	bcc.n	b8a8 <memcpy+0x84>
    b8f4:	3a01      	subs	r2, #1
    b8f6:	f811 3b01 	ldrb.w	r3, [r1], #1
    b8fa:	f800 3b01 	strb.w	r3, [r0], #1
    b8fe:	d2f9      	bcs.n	b8f4 <memcpy+0xd0>
    b900:	780b      	ldrb	r3, [r1, #0]
    b902:	7003      	strb	r3, [r0, #0]
    b904:	784b      	ldrb	r3, [r1, #1]
    b906:	7043      	strb	r3, [r0, #1]
    b908:	788b      	ldrb	r3, [r1, #2]
    b90a:	7083      	strb	r3, [r0, #2]
    b90c:	4660      	mov	r0, ip
    b90e:	4770      	bx	lr

0000b910 <strlen>:
    b910:	f020 0103 	bic.w	r1, r0, #3
    b914:	f010 0003 	ands.w	r0, r0, #3
    b918:	f1c0 0000 	rsb	r0, r0, #0
    b91c:	f851 3b04 	ldr.w	r3, [r1], #4
    b920:	f100 0c04 	add.w	ip, r0, #4
    b924:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    b928:	f06f 0200 	mvn.w	r2, #0
    b92c:	bf1c      	itt	ne
    b92e:	fa22 f20c 	lsrne.w	r2, r2, ip
    b932:	4313      	orrne	r3, r2
    b934:	f04f 0c01 	mov.w	ip, #1
    b938:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    b93c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    b940:	eba3 020c 	sub.w	r2, r3, ip
    b944:	ea22 0203 	bic.w	r2, r2, r3
    b948:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    b94c:	bf04      	itt	eq
    b94e:	f851 3b04 	ldreq.w	r3, [r1], #4
    b952:	3004      	addeq	r0, #4
    b954:	d0f4      	beq.n	b940 <strlen+0x30>
    b956:	f1c2 0100 	rsb	r1, r2, #0
    b95a:	ea02 0201 	and.w	r2, r2, r1
    b95e:	fab2 f282 	clz	r2, r2
    b962:	f1c2 021f 	rsb	r2, r2, #31
    b966:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
    b96a:	4770      	bx	lr
    b96c:	00000043 	.word	0x00000043

0000b970 <_global_impure_ptr>:
    b970:	10000020                                 ...

0000b974 <advertising_channels>:
    b974:	00270c00                                ..'.

0000b978 <data_channels>:
    b978:	04030201 08070605 0d0b0a09 11100f0e     ................
    b988:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    b998:	25242322 00000026                       "#$%&...

0000b9a0 <payload>:
    b9a0:	aaaaaaca aaaaaaaa aaaaaaaa aaaaaaaa     ................
    b9b0:	aaaaaaaa                                ....

0000b9b4 <whitening>:
    b9b4:	01010101 01000100 00000100 00010000     ................
    b9c4:	01000101 00010101 01010100 00010000     ................
    b9d4:	01010001 01010000 00000000 00010100     ................
    b9e4:	01000101 01010100 00000100 00010100     ................
    b9f4:	00000100 00000100 00000000 01000001     ................
    ba04:	01010000 00000100 01010101 01010100     ................
    ba14:	00000000 01010101 00010101 01010000     ................
    ba24:	01010001 01000000 00000100 00010001     ................

0000ba34 <whitening_index>:
    ba34:	6f783e46 650f2e4d 1a1f2742 597d5350     F>xoM..eB'..PS}Y
    ba44:	3608230a 0021117a 5e06733a 14343156     .#.6z.!.:s.^V14.
    ba54:	5a541b28 662f703f                       (.TZ?p/f

0000ba5c <hop_interval_lut>:
    ba5c:	19130100 101f0f1c 1b1a210e 05081422     .........!.."...
    ba6c:	02231807 1d201e0d 0b0a0311 06151704     ..#... .........
    ba7c:	120c0916 00000024                       ....$...

0000ba84 <whitening_word>:
    ba84:	c3bcb240 5f4a371f 9a9cf685 44c5d6c1     @....7J_.......D
    ba94:	e1de5920 afa51b8f cd4e7b42 2262eb60      Y......B{N.`.b"
    baa4:	f0ef2c90 57d28dc7 66a73da1 113175b0     .,.....W.=.f.u1.
    bab4:	bcb24089 4a371fc3 9cf6855f c5d6c19a     .@....7J_.......
    bac4:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    bad4:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    bae4:	3da157d2 75b066a7 96481131 46e3f877     .W.=.f.u1.H.w..F
    baf4:	9ed0abe9 bad83353 cb240898 a371fc3b     ....S3....$.;.q.
    bb04:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    bb14:	42afa51b 60cd4e7b 902262eb c7f0ef2c     ...B{N.`.b".,...
    bb24:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    bb34:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    bb44:	3f877964 0abe946e 833539ed 40898bad     dy.?n....95....@
    bb54:	1fc3bcb2 855f4a37 c19a9cf6 2044c5d6     ....7J_.......D 
    bb64:	8fe1de59 42afa51b 60cd4e7b 902262eb     Y......B{N.`.b".
    bb74:	40898bad 1fc3bcb2 855f4a37 c19a9cf6     ...@....7J_.....
    bb84:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    bb94:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    bba4:	c19a9cf6 2044c5d6 8fe1de59 42afa51b     ......D Y......B
    bbb4:	60cd4e7b 902262eb c7f0ef2c a157d28d     {N.`.b".,.....W.
    bbc4:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    bbd4:	be946e3f 3539ed0a 898bad83 c3bcb240     ?n....95....@...
    bbe4:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    bbf4:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    bc04:	3bcb2408 f4a371fc a9cf6855 4c5d6c19     .$.;.q..Uh...l]L
    bc14:	1de59204 fa51b8fe d4e7b42a 262eb60c     ......Q.*......&
    bc24:	0ef2c902 7d28dc7f 6a73da15 13175b06     ......(}..sj.[..
    bc34:	44c5d6c1 e1de5920 afa51b8f cd4e7b42     ...D Y......B{N.
    bc44:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    bc54:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    bc64:	c5d6c19a de592044 a51b8fe1 4e7b42af     ....D Y......B{N
    bc74:	62eb60cd ef2c9022 d28dc7f0 a73da157     .`.b".,.....W.=.
    bc84:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    bc94:	bad83353 cb240898 a371fc3b cf6855f4     S3....$.;.q..Uh.
    bca4:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    bcb4:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    bcc4:	c7f0ef2c a157d28d b066a73d 48113175     ,.....W.=.f.u1.H
    bcd4:	e3f87796 d0abe946 d833539e 240898ba     .w..F....S3....$
    bce4:	71fc3bcb 6855f4a3 6c19a9cf 92044c5d     .;.q..Uh...l]L..
    bcf4:	b8fe1de5 b42afa51 b60cd4e7 c902262e     ....Q.*......&..
    bd04:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    bd14:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    bd24:	39ed0abe 8bad8335 bcb24089 4a371fc3     ...95....@....7J
    bd34:	9cf6855f c5d6c19a de592044 a51b8fe1     _.......D Y.....
    bd44:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    bd54:	46e3f877 9ed0abe9 bad83353 cb240898     w..F....S3....$.
    bd64:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    bd74:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    bd84:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    bd94:	19a9cf68 044c5d6c fe1de592 2afa51b8     h...l]L......Q.*
    bda4:	0cd4e7b4 02262eb6 7f0ef2c9 157d28dc     ......&......(}.
    bdb4:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    bdc4:	262eb60c 0ef2c902 7d28dc7f 6a73da15     ...&......(}..sj
    bdd4:	13175b06 87796481 be946e3f 3539ed0a     .[...dy.?n....95
    bde4:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    bdf4:	66a73da1 113175b0 f8779648 abe946e3     .=.f.u1.H.w..F..
    be04:	33539ed0 0898bad8 fc3bcb24 55f4a371     ..S3....$.;.q..U
    be14:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    be24:	592044c5 1b8fe1de 7b42afa5 eb60cd4e     .D Y......B{N.`.
    be34:	2c902262 8dc7f0ef 3da157d2 75b066a7     b".,.....W.=.f.u
    be44:	cf6855f4 5d6c19a9 e592044c 51b8fe1d     .Uh...l]L......Q
    be54:	e7b42afa 2eb60cd4 f2c90226 28dc7f0e     .*......&......(
    be64:	73da157d 175b066a 79648113 946e3f87     }..sj.[...dy.?n.
    be74:	b066a73d 48113175 e3f87796 d0abe946     =.f.u1.H.w..F...
    be84:	d833539e 240898ba 71fc3bcb 6855f4a3     .S3....$.;.q..Uh
    be94:	6c19a9cf 92044c5d b8fe1de5 b42afa51     ...l]L......Q.*.
    bea4:	3175b066 77964811 e946e3f8 539ed0ab     f.u1.H.w..F....S
    beb4:	98bad833 3bcb2408 f4a371fc a9cf6855     3....$.;.q..Uh..
    bec4:	4c5d6c19 1de59204 fa51b8fe d4e7b42a     .l]L......Q.*...
    bed4:	4e7b42af 62eb60cd ef2c9022 d28dc7f0     .B{N.`.b".,.....
    bee4:	a73da157 3175b066 77964811 e946e3f8     W.=.f.u1.H.w..F.
    bef4:	539ed0ab 98bad833 3bcb2408 f4a371fc     ...S3....$.;.q..
    bf04:	cb240898 a371fc3b cf6855f4 5d6c19a9     ..$.;.q..Uh...l]
    bf14:	e592044c 51b8fe1d e7b42afa 2eb60cd4     L......Q.*......
    bf24:	f2c90226 28dc7f0e 73da157d 175b066a     &......(}..sj.[.
    bf34:	b42afa51 b60cd4e7 c902262e dc7f0ef2     Q.*......&......
    bf44:	da157d28 5b066a73 64811317 6e3f8779     (}..sj.[...dy.?n
    bf54:	ed0abe94 ad833539 b240898b 371fc3bc     ....95....@....7
    bf64:	3539ed0a 898bad83 c3bcb240 5f4a371f     ..95....@....7J_
    bf74:	9a9cf685 44c5d6c1 e1de5920 afa51b8f     .......D Y......
    bf84:	cd4e7b42 2262eb60 f0ef2c90 57d28dc7     B{N.`.b".,.....W
    bf94:	4a371fc3 9cf6855f c5d6c19a de592044     ..7J_.......D Y.
    bfa4:	a51b8fe1 4e7b42af 62eb60cd ef2c9022     .....B{N.`.b".,.
    bfb4:	d28dc7f0 a73da157 3175b066 77964811     ....W.=.f.u1.H.w
    bfc4:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    bfd4:	1b8fe1de 7b42afa5 eb60cd4e 2c902262     ......B{N.`.b".,
    bfe4:	8dc7f0ef 3da157d2 75b066a7 96481131     .....W.=.f.u1.H.
    bff4:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    c004:	240898ba 71fc3bcb 6855f4a3 6c19a9cf     ...$.;.q..Uh...l
    c014:	92044c5d b8fe1de5 b42afa51 b60cd4e7     ]L......Q.*.....
    c024:	c902262e dc7f0ef2 da157d28 5b066a73     .&......(}..sj.[
    c034:	64811317 6e3f8779 ed0abe94 ad833539     ...dy.?n....95..
    c044:	b240898b 371fc3bc f6855f4a d6c19a9c     ..@....7J_......
    c054:	b60cd4e7 c902262e dc7f0ef2 da157d28     .....&......(}..
    c064:	5b066a73 64811317 6e3f8779 ed0abe94     sj.[...dy.?n....
    c074:	ad833539 b240898b 371fc3bc f6855f4a     95....@....7J_..
    c084:	2262eb60 f0ef2c90 57d28dc7 66a73da1     `.b".,.....W.=.f
    c094:	113175b0 f8779648 abe946e3 33539ed0     .u1.H.w..F....S3
    c0a4:	0898bad8 fc3bcb24 55f4a371 19a9cf68     ....$.;.q..Uh...
    c0b4:	5d6c19a9 e592044c 51b8fe1d e7b42afa     ..l]L......Q.*..
    c0c4:	2eb60cd4 f2c90226 28dc7f0e 73da157d     ....&......(}..s
    c0d4:	175b066a 79648113 946e3f87 39ed0abe     j.[...dy.?n....9
    c0e4:	dc7f0ef2 da157d28 5b066a73 64811317     ....(}..sj.[...d
    c0f4:	6e3f8779 ed0abe94 ad833539 b240898b     y.?n....95....@.
    c104:	371fc3bc f6855f4a d6c19a9c 592044c5     ...7J_.......D Y
    c114:	a371fc3b cf6855f4 5d6c19a9 e592044c     ;.q..Uh...l]L...
    c124:	51b8fe1d e7b42afa 2eb60cd4 f2c90226     ...Q.*......&...
    c134:	28dc7f0e 73da157d 175b066a 79648113     ...(}..sj.[...dy
    c144:	de592044 a51b8fe1 4e7b42af 62eb60cd     D Y......B{N.`.b
    c154:	ef2c9022 d28dc7f0 a73da157 3175b066     ".,.....W.=.f.u1
    c164:	77964811 e946e3f8 539ed0ab 98bad833     .H.w..F....S3...
    c174:	a157d28d b066a73d 48113175 e3f87796     ..W.=.f.u1.H.w..
    c184:	d0abe946 d833539e 240898ba 71fc3bcb     F....S3....$.;.q
    c194:	6855f4a3 6c19a9cf 92044c5d b8fe1de5     ..Uh...l]L......
    c1a4:	2044c5d6 8fe1de59 42afa51b 60cd4e7b     ..D Y......B{N.`
    c1b4:	902262eb c7f0ef2c a157d28d b066a73d     .b".,.....W.=.f.
    c1c4:	48113175 e3f87796 d0abe946 d833539e     u1.H.w..F....S3.
    c1d4:	5f4a371f 9a9cf685 44c5d6c1 e1de5920     .7J_.......D Y..
    c1e4:	afa51b8f cd4e7b42 2262eb60 f0ef2c90     ....B{N.`.b".,..
    c1f4:	57d28dc7 66a73da1 113175b0 f8779648     ...W.=.f.u1.H.w.

0000c204 <compile_info>:
    c204:	72656275 746f6f74 30322068 312d3531     ubertooth 2015-1
    c214:	31522d30 6f722820 7740746f 69706965     0-R1 (root@weipi
    c224:	2029676e 20646557 20766f4e 32203220     ng) Wed Nov  2 2
    c234:	37343a30 2038323a 2054534b 36313032     0:47:28 KST 2016
    c244:	00000000 35313032 2d30312d 00003152     ....2015-10-R1..
    c254:	00000001 00000001 00000001 00000001     ................
    c264:	ffff0900 ffffffff ff050102 0000ffff     ................
    c274:	0985096c 0000099e 03010200 03000100     l...............
    c284:	01020001 00000100 04020301 04020304     ................
    c294:	03040304 00000203                       ........

0000c29c <abDescriptors>:
    c29c:	02000112 400000ff 60021d50 02010101     .......@P..`....
    c2ac:	02090103 01010020 096e8000 02000004     .... .....n.....
    c2bc:	000000ff 02820507 07000040 40020505     ........@......@
    c2cc:	03040000 035c0409 00740068 00700074     ......\.h.t.t.p.
    c2dc:	002f003a 0067002f 00740069 00750068     :././.g.i.t.h.u.
    c2ec:	002e0062 006f0063 002f006d 00720067     b...c.o.m./.g.r.
    c2fc:	00610065 00730074 006f0063 00740074     e.a.t.s.c.o.t.t.
    c30c:	00610067 00670064 00740065 002f0073     g.a.d.g.e.t.s./.
    c31c:	00620075 00720065 006f0074 0074006f     u.b.e.r.t.o.o.t.
    c32c:	031e0068 006c0062 00650075 006f0074     h...b.l.u.e.t.o.
    c33c:	0074006f 005f0068 00780072 00780074     o.t.h._.r.x.t.x.
    c34c:	00300312 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    c35c:	00000031 6361387b 38613734 63632d38     1...{8ac47a88-cc
    c36c:	342d3632 2d396161 62373838 6332342d     26-4aa9-887b-42c
    c37c:	66633861 36613730 00007d33 000092dd     a8cf07a63}......
    c38c:	00009311 00009329 00009411 000092c9     ....)...........
    c39c:	000092c9 000092c9 00009475 00009311     ........u.......
    c3ac:	0000948d 000092c9 000092c9 000092c9     ................
    c3bc:	000092dd 00009311 00009561 00009721     ........a...!...
    c3cc:	000095e1 000096a5                       ........

0000c3d4 <abExtendedOsFeatureDescriptor>:
    c3d4:	00000028 00040100 00000001 00000000     (...............
    c3e4:	49570100 4253554e 00000000 00000000     ..WINUSB........
    c3f4:	00000000 00000000                       ........

0000c3fc <_init>:
    c3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c3fe:	bf00      	nop
    c400:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c402:	bc08      	pop	{r3}
    c404:	469e      	mov	lr, r3
    c406:	4770      	bx	lr

0000c408 <__init_array_start>:
    c408:	00004215 	.word	0x00004215

0000c40c <__frame_dummy_init_array_entry>:
    c40c:	000040f1                                .@..

0000c410 <_fini>:
    c410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c412:	bf00      	nop
    c414:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c416:	bc08      	pop	{r3}
    c418:	469e      	mov	lr, r3
    c41a:	4770      	bx	lr

0000c41c <__fini_array_start>:
    c41c:	000040cd 	.word	0x000040cd
