<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<!-- This file documents the use of the GNU compilers.

Copyright (C) 1988-2024 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Funding Free Software", the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
"GNU Free Documentation License".

(a) The FSF's Front-Cover Text is:

A GNU Manual

(b) The FSF's Back-Cover Text is:

You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development. -->
<!-- Created by GNU Texinfo 6.5, http://www.gnu.org/software/texinfo/ -->
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<title>CORE-V Built-in Functions (Using the GNU Compiler Collection (GCC))</title>

<meta name="description" content="CORE-V Built-in Functions (Using the GNU Compiler Collection (GCC))">
<meta name="keywords" content="CORE-V Built-in Functions (Using the GNU Compiler Collection (GCC))">
<meta name="resource-type" content="document">
<meta name="distribution" content="global">
<meta name="Generator" content="makeinfo">
<link href="index.html#Top" rel="start" title="Top">
<link href="Indices.html#Indices" rel="index" title="Indices">
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents">
<link href="Target-Builtins.html#Target-Builtins" rel="up" title="Target Builtins">
<link href="RX-Built_002din-Functions.html#RX-Built_002din-Functions" rel="next" title="RX Built-in Functions">
<link href="RISC_002dV-Vector-Intrinsics.html#RISC_002dV-Vector-Intrinsics" rel="prev" title="RISC-V Vector Intrinsics">
<style type="text/css">
<!--
a.summary-letter {text-decoration: none}
blockquote.indentedblock {margin-right: 0em}
blockquote.smallindentedblock {margin-right: 0em; font-size: smaller}
blockquote.smallquotation {font-size: smaller}
div.display {margin-left: 3.2em}
div.example {margin-left: 3.2em}
div.lisp {margin-left: 3.2em}
div.smalldisplay {margin-left: 3.2em}
div.smallexample {margin-left: 3.2em}
div.smalllisp {margin-left: 3.2em}
kbd {font-style: oblique}
pre.display {font-family: inherit}
pre.format {font-family: inherit}
pre.menu-comment {font-family: serif}
pre.menu-preformatted {font-family: serif}
pre.smalldisplay {font-family: inherit; font-size: smaller}
pre.smallexample {font-size: smaller}
pre.smallformat {font-family: inherit; font-size: smaller}
pre.smalllisp {font-size: smaller}
span.nolinebreak {white-space: nowrap}
span.roman {font-family: initial; font-weight: normal}
span.sansserif {font-family: sans-serif; font-weight: normal}
ul.no-bullet {list-style: none}
-->
</style>


</head>

<body lang="en_US">
<a name="CORE_002dV-Built_002din-Functions"></a>
<div class="header">
<p>
Next: <a href="RX-Built_002din-Functions.html#RX-Built_002din-Functions" accesskey="n" rel="next">RX Built-in Functions</a>, Previous: <a href="RISC_002dV-Vector-Intrinsics.html#RISC_002dV-Vector-Intrinsics" accesskey="p" rel="prev">RISC-V Vector Intrinsics</a>, Up: <a href="Target-Builtins.html#Target-Builtins" accesskey="u" rel="up">Target Builtins</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Indices.html#Indices" title="Index" rel="index">Index</a>]</p>
</div>
<hr>
<a name="CORE_002dV-Built_002din-Functions-1"></a>
<h4 class="subsection">6.62.33 CORE-V Built-in Functions</h4>
<p>For more information on all CORE-V built-ins, please see
<a href="https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md">https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md</a>
</p>
<p>These built-in functions are available for the CORE-V MAC machine
architecture. For more information on CORE-V built-ins, please see
<a href="https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md#listing-of-multiply-accumulate-builtins-xcvmac">https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md#listing-of-multiply-accumulate-builtins-xcvmac</a>.
</p>
<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmac"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_mac</strong> <em>(int32_t, int32_t, int32_t)</em></dt>
<dd><p>Generated assembler <code>cv.mac</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmsu"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_msu</strong> <em>(int32_t, int32_t, int32_t)</em></dt>
<dd><p>Generates the <code>cv.msu</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmuluN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_mac_muluN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.muluN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmulhhuN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_mac_mulhhuN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.mulhhuN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmulsN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_mulsN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.mulsN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmulhhsN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_mulhhsN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.mulhhsN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmuluRN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_mac_muluRN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.muluRN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmulhhuRN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_mac_mulhhuRN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.mulhhuRN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmulsRN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_mulsRN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.mulsRN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmulhhsRN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_mulhhsRN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.mulhhsRN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmacuN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_mac_macuN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.macuN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmachhuN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_mac_machhuN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.machhuN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmacsN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_macsN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.macsN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmachhsN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_machhsN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.machhsN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmacuRN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_mac_macuRN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.macuRN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmachhuRN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_mac_machhuRN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.machhuRN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmacsRN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_macsRN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.macsRN</code> machine instruction.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fmac_005fmachhsRN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_mac_machhsRN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generates the <code>cv.machhsRN</code> machine instruction.
</p></dd></dl>

<p>These built-in functions are available for the CORE-V ALU machine
architecture. For more information on CORE-V built-ins, please see
<a href="https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md#listing-of-miscellaneous-alu-builtins-xcvalu">https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md#listing-of-miscellaneous-alu-builtins-xcvalu</a>
</p>
<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fslet"></a>Built-in Function: <em>int</em> <strong>__builtin_riscv_cv_alu_slet</strong> <em>(int32_t, int32_t)</em></dt>
<dd><p>Generated assembler <code>cv.slet</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fsletu"></a>Built-in Function: <em>int</em> <strong>__builtin_riscv_cv_alu_sletu</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sletu</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fmin"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_alu_min</strong> <em>(int32_t, int32_t)</em></dt>
<dd><p>Generated assembler <code>cv.min</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fminu"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_alu_minu</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.minu</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fmax"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_alu_max</strong> <em>(int32_t, int32_t)</em></dt>
<dd><p>Generated assembler <code>cv.max</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fmaxu"></a>Built-in Function: <em>uint32_tnt</em> <strong>__builtin_riscv_cv_alu_maxu</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.maxu</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fexths"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_alu_exths</strong> <em>(int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.exths</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fexthz"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_alu_exthz</strong> <em>(uint16_t)</em></dt>
<dd><p>Generated assembler <code>cv.exthz</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fextbs"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_alu_extbs</strong> <em>(int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.extbs</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fextbz"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_alu_extbz</strong> <em>(uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.extbz</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fclip"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_alu_clip</strong> <em>(int32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.clip</code> if the uint32_t operand is a constant and an exact power of 2.
Generated assembler <code>cv.clipr</code> if  the it is a register.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fclipu"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_alu_clipu</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.clipu</code> if the uint32_t operand is a constant and an exact power of 2.
Generated assembler <code>cv.clipur</code> if  the it is a register.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005faddN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_alu_addN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.addN</code> if the uint8_t operand is a constant and in the range 0 &lt;= shft &lt;= 31.
Generated assembler <code>cv.addNr</code> if  the it is a register.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fadduN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_alu_adduN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.adduN</code> if the uint8_t operand is a constant and in the range 0 &lt;= shft &lt;= 31.
Generated assembler <code>cv.adduNr</code> if  the it is a register.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005faddRN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_alu_addRN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.addRN</code> if the uint8_t operand is a constant and in the range 0 &lt;= shft &lt;= 31.
Generated assembler <code>cv.addRNr</code> if  the it is a register.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fadduRN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_alu_adduRN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.adduRN</code> if the uint8_t operand is a constant and in the range 0 &lt;= shft &lt;= 31.
Generated assembler <code>cv.adduRNr</code> if  the it is a register.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fsubN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_alu_subN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.subN</code> if the uint8_t operand is a constant and in the range 0 &lt;= shft &lt;= 31.
Generated assembler <code>cv.subNr</code> if  the it is a register.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fsubuN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_alu_subuN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.subuN</code> if the uint8_t operand is a constant and in the range 0 &lt;= shft &lt;= 31.
Generated assembler <code>cv.subuNr</code> if  the it is a register.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fsubRN"></a>Built-in Function: <em>int32_t</em> <strong>__builtin_riscv_cv_alu_subRN</strong> <em>(int32_t, int32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.subRN</code> if the uint8_t operand is a constant and in the range 0 &lt;= shft &lt;= 31.
Generated assembler <code>cv.subRNr</code> if  the it is a register.
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005falu_005fsubuRN"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_alu_subuRN</strong> <em>(uint32_t, uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.subuRN</code> if the uint8_t operand is a constant and in the range 0 &lt;= shft &lt;= 31.
Generated assembler <code>cv.subuRNr</code> if  the it is a register.
</p></dd></dl>

<p>These built-in functions are available for the CORE-V Event Load machine
architecture. For more information on CORE-V ELW builtins, please see
<a href="https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md#listing-of-event-load-word-builtins-xcvelw">https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md#listing-of-event-load-word-builtins-xcvelw</a>
</p>
<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005felw_005felw"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_elw_elw</strong> <em>(uint32_t *)</em></dt>
<dd><p>Generated assembler <code>cv.elw</code>
</p></dd></dl>

<p>These built-in functions are available for the CORE-V SIMD machine
architecture. For more information on CORE-V SIMD built-ins, please see
<a href="https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md#listing-of-pulp-816-bit-simd-builtins-xcvsimd">https://github.com/openhwgroup/core-v-sw/blob/master/specifications/corev-builtin-spec.md#listing-of-pulp-816-bit-simd-builtins-xcvsimd</a>
</p>
<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fadd_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_add_h</strong> <em>(uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.add.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fadd_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_add_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.add.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fadd_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_add_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.add.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fadd_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_add_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.add.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fadd_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_add_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.add.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fadd_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_add_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.add.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsub_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sub_h</strong> <em>(uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.sub.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsub_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sub_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sub.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsub_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sub_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.sub.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsub_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sub_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.sub.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsub_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sub_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.sub.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsub_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sub_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.sub.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favg_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avg_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.avg.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favg_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avg_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.avg.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favg_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avg_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.avg.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favg_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avg_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.avg.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favg_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avg_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.avg.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favg_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avg_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.avg.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favgu_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avgu_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.avgu.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favgu_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avgu_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.avgu.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favgu_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avgu_sc_h</strong> <em>(uint32_t, uint16_t)</em></dt>
<dd><p>Generated assembler <code>cv.avgu.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favgu_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avgu_sc_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.avgu.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favgu_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avgu_sc_b</strong> <em>(uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.avgu.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005favgu_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_avgu_sc_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.avgu.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmin_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_min_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.min.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmin_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_min_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.min.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmin_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_min_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.min.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmin_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_min_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.min.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmin_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_min_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.min.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmin_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_min_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.min.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fminu_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_minu_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.minu.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fminu_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_minu_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.minu.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fminu_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_minu_sc_h</strong> <em>(uint32_t, uint16_t)</em></dt>
<dd><p>Generated assembler <code>cv.minu.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fminu_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_minu_sc_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.minu.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fminu_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_minu_sc_b</strong> <em>(uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.minu.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fminu_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_minu_sc_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.minu.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmax_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_max_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.max.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmax_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_max_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.max.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmax_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_max_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.max.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmax_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_max_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.max.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmax_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_max_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.max.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmax_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_max_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.max.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmaxu_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_maxu_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.maxu.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmaxu_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_maxu_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.maxu.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmaxu_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_maxu_sc_h</strong> <em>(uint32_t, uint16_t)</em></dt>
<dd><p>Generated assembler <code>cv.maxu.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmaxu_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_maxu_sc_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.maxu.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmaxu_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_maxu_sc_b</strong> <em>(uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.maxu.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fmaxu_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_maxu_sc_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.maxu.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsrl_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_srl_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.srl.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsrl_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_srl_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.srl.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsrl_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_srl_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.srl.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsrl_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_srl_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.srl.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsrl_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_srl_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.srl.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsrl_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_srl_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.srl.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsra_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sra_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sra.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsra_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sra_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sra.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsra_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sra_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.sra.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsra_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sra_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.sra.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsra_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sra_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.sra.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsra_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sra_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.sra.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsll_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sll_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sll.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsll_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sll_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sll.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsll_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sll_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.sll.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsll_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sll_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.sll.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsll_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sll_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.sll.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsll_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sll_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.sll.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005for_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_or_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.or.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005for_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_or_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.or.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005for_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_or_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.or.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005for_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_or_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.or.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005for_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_or_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.or.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005for_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_or_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.or.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fxor_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_xor_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.xor.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fxor_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_xor_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.xor.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fxor_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_xor_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.xor.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fxor_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_xor_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.xor.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fxor_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_xor_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.xor.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fxor_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_xor_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.xor.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fand_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_and_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.and.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fand_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_and_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.and.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fand_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_and_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.and.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fand_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_and_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.and.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fand_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_and_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.and.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fand_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_and_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.and.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fabs_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_abs_h</strong> <em>(uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.abs.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fabs_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_abs_b</strong> <em>(uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.abs.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotup_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotup_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotup.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotup_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotup_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotup.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotup_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotup_sc_h</strong> <em>(uint32_t, uint16_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotup.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotup_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotup_sc_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotup.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotup_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotup_sc_b</strong> <em>(uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotup.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotup_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotup_sc_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotup.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotusp_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotusp_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotusp.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotusp_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotusp_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotusp.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotusp_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotusp_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotusp.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotusp_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotusp_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotusp.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotusp_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotusp_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotusp.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotusp_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotusp_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotusp.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotsp_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotsp_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotsp.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotsp_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotsp_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotsp.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotsp_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotsp_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotsp.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotsp_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotsp_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotsp.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotsp_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotsp_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotsp.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fdotsp_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_dotsp_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.dotsp.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotup_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotup_h</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotup.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotup_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotup_b</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotup.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotup_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotup_sc_h</strong> <em>(uint32_t, uint16_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotup.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotup_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotup_sc_h</strong> <em>(uint32_t, uint6_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotup.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotup_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotup_sc_b</strong> <em>(uint32_t, uint8_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotup.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotup_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotup_sc_b</strong> <em>(uint32_t, uint6_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotup.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotusp_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotusp_h</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotusp.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotusp_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotusp_b</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotusp.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotusp_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotusp_sc_h</strong> <em>(uint32_t, int16_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotusp.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotusp_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotusp_sc_h</strong> <em>(uint32_t, int6_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotusp.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotusp_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotusp_sc_b</strong> <em>(uint32_t, int8_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotusp.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotusp_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotusp_sc_b</strong> <em>(uint32_t, int6_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotusp.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotsp_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotsp_h</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotsp.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotsp_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotsp_b</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotsp.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotsp_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotsp_sc_h</strong> <em>(uint32_t, int16_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotsp.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotsp_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotsp_sc_h</strong> <em>(uint32_t, int6_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotsp.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotsp_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotsp_sc_b</strong> <em>(uint32_t, int8_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotsp.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsdotsp_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sdotsp_sc_b</strong> <em>(uint32_t, int6_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.sdotsp.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fextract_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_extract_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.extract.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fextract_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_extract_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.extract.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fextractu_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_extractu_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.extractu.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fextractu_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_extractu_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.extractu.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005finsert_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_insert_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.insert.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005finsert_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_insert_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.insert.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fshuffle_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_shuffle_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.shuffle.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fshuffle_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_shuffle_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.shuffle.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fshuffle_005fsci_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_shuffle_sci_h</strong> <em>(uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.shuffle.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fshufflei0_005fsci_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_shufflei0_sci_b</strong> <em>(uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.shufflei0.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fshufflei1_005fsci_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_shufflei1_sci_b</strong> <em>(uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.shufflei1.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fshufflei2_005fsci_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_shufflei2_sci_b</strong> <em>(uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.shufflei2.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fshufflei3_005fsci_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_shufflei3_sci_b</strong> <em>(uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.shufflei3.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fshuffle2_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_shuffle2_h</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.shuffle2.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fshuffle2_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_shuffle2_b</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.shuffle2.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fpacklo_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_packlo_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.pack</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fpackhi_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_packhi_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.pack.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fpackhi_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_packhi_b</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.packhi.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fpacklo_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_packlo_b</strong> <em>(uint32_t, uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.packlo.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpeq_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpeq_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpeq.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpeq_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpeq_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpeq.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpeq_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpeq_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpeq.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpeq_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpeq_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpeq.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpeq_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpeq_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpeq.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpeq_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpeq_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpeq.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpne_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpne_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpne.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpne_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpne_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpne.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpne_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpne_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpne.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpne_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpne_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpne.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpne_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpne_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpne.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpne_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpne_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpne.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgt_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgt_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgt.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgt_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgt_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgt.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgt_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgt_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgt.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgt_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgt_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgt.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgt_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgt_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgt.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgt_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgt_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgt.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpge_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpge_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpge.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpge_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpge_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpge.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpge_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpge_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpge.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpge_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpge_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpge.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpge_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpge_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpge.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpge_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpge_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpge.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmplt_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmplt_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmplt.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmplt_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmplt_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmplt.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmplt_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmplt_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmplt.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmplt_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmplt_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmplt.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmplt_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmplt_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmplt.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmplt_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmplt_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmplt.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmple_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmple_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmple.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmple_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmple_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmple.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmple_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmple_sc_h</strong> <em>(uint32_t, int16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmple.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmple_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmple_sc_h</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmple.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmple_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmple_sc_b</strong> <em>(uint32_t, int8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmple.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmple_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmple_sc_b</strong> <em>(uint32_t, int6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmple.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgtu_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgtu_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgtu.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgtu_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgtu_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgtu.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgtu_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgtu_sc_h</strong> <em>(uint32_t, uint16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgtu.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgtu_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgtu_sc_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgtu.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgtu_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgtu_sc_b</strong> <em>(uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgtu.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgtu_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgtu_sc_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgtu.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgeu_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgeu_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgeu.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgeu_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgeu_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgeu.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgeu_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgeu_sc_h</strong> <em>(uint32_t, uint16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgeu.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgeu_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgeu_sc_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgeu.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgeu_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgeu_sc_b</strong> <em>(uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgeu.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpgeu_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpgeu_sc_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpgeu.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpltu_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpltu_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpltu.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpltu_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpltu_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpltu.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpltu_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpltu_sc_h</strong> <em>(uint32_t, uint16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpltu.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpltu_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpltu_sc_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpltu.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpltu_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpltu_sc_b</strong> <em>(uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpltu.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpltu_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpltu_sc_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpltu.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpleu_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpleu_h</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpleu.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpleu_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpleu_b</strong> <em>(uint32_t, uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpleu.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpleu_005fsc_005fh"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpleu_sc_h</strong> <em>(uint32_t, uint16_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpleu.sc.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpleu_005fsc_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpleu_sc_h</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpleu.sci.h</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpleu_005fsc_005fb"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpleu_sc_b</strong> <em>(uint32_t, uint8_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpleu.sc.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcmpleu_005fsc_005fb-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cmpleu_sc_b</strong> <em>(uint32_t, uint6_t)</em></dt>
<dd><p>Generated assembler <code>cv.cmpleu.sci.b</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcplxmul_005fr"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cplxmul_r</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.cplxmul.r</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcplxmul_005fi"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cplxmul_i</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.cplxmul.i</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcplxmul_005fr-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cplxmul_r</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.cplxmul.r.div2</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcplxmul_005fi-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cplxmul_i</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.cplxmul.i.div2</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcplxmul_005fr-2"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cplxmul_r</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.cplxmul.r.div4</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcplxmul_005fi-2"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cplxmul_i</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.cplxmul.i.div4</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcplxmul_005fr-3"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cplxmul_r</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.cplxmul.r.div8</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcplxmul_005fi-3"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cplxmul_i</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.cplxmul.i.div8</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fcplxconj"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_cplxconj</strong> <em>(uint32_t)</em></dt>
<dd><p>Generated assembler <code>cv.cplxconj</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsubrotmj"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_subrotmj</strong> <em>(uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.subrotmj</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsubrotmj-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_subrotmj</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.subrotmj.div2</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsubrotmj-2"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_subrotmj</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.subrotmj.div4</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsubrotmj-3"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_subrotmj</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.subrotmj.div8</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fadd_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_add_h</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.add.div2</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fadd_005fh-2"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_add_h</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.add.div4</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fadd_005fh-3"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_add_h</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.add.div8</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsub_005fh-1"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sub_h</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.sub.div2</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsub_005fh-2"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sub_h</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.sub.div4</code>
</p></dd></dl>

<dl>
<dt><a name="index-_005f_005fbuiltin_005friscv_005fcv_005fsimd_005fsub_005fh-3"></a>Built-in Function: <em>uint32_t</em> <strong>__builtin_riscv_cv_simd_sub_h</strong> <em>(uint32_t, uint32_t, uint32_t, uint4_t)</em></dt>
<dd><p>Generated assembler <code>cv.sub.div8</code>
</p></dd></dl>

<hr>
<div class="header">
<p>
Next: <a href="RX-Built_002din-Functions.html#RX-Built_002din-Functions" accesskey="n" rel="next">RX Built-in Functions</a>, Previous: <a href="RISC_002dV-Vector-Intrinsics.html#RISC_002dV-Vector-Intrinsics" accesskey="p" rel="prev">RISC-V Vector Intrinsics</a>, Up: <a href="Target-Builtins.html#Target-Builtins" accesskey="u" rel="up">Target Builtins</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Indices.html#Indices" title="Index" rel="index">Index</a>]</p>
</div>



</body>
</html>
