// Seed: 838493604
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input supply0 id_2,
    output wor id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output uwire id_7,
    input wand id_8
);
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri id_4,
    input tri1 id_5,
    output tri0 id_6
    , id_14,
    input wor id_7,
    output wire id_8,
    output wand id_9,
    output uwire id_10,
    input wire id_11,
    input supply0 id_12
);
  assign id_1 = -1;
  supply1 id_15;
  assign id_15 = -1;
  logic id_16 = id_0, id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_1,
      id_11,
      id_5,
      id_0,
      id_1,
      id_2
  );
  wire id_18;
  parameter id_19 = 1;
endmodule
