<profile>

<section name = "Vitis HLS Report for 'prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3'" level="0">
<item name = "Date">Fri Jul 18 13:03:56 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.239 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1303, 1303, 13.030 us, 13.030 us, 1300, 1300, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_51_2_VITIS_LOOP_52_3">1301, 1301, 10, 4, 4, 324, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 65, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 198, 170, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 120, -</column>
<column name="Register">-, -, 121, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_5ns_7ns_11_1_1_U36">mul_5ns_7ns_11_1_1, 0, 0, 0, 30, 0</column>
<column name="mul_5ns_7ns_11_1_1_U37">mul_5ns_7ns_11_1_1, 0, 0, 0, 30, 0</column>
<column name="urem_5ns_3ns_2_9_1_U34">urem_5ns_3ns_2_9_1, 0, 0, 99, 55, 0</column>
<column name="urem_5ns_3ns_2_9_1_U35">urem_5ns_3ns_2_9_1, 0, 0, 99, 55, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln51_1_fu_245_p2">+, 0, 0, 9, 9, 1</column>
<column name="add_ln51_fu_257_p2">+, 0, 0, 7, 5, 1</column>
<column name="add_ln52_fu_291_p2">+, 0, 0, 7, 5, 1</column>
<column name="add_ln54_fu_398_p2">+, 0, 0, 7, 6, 6</column>
<column name="sub_ln53_fu_389_p2">-, 0, 0, 7, 6, 6</column>
<column name="icmp_ln51_fu_239_p2">icmp, 0, 0, 9, 9, 9</column>
<column name="icmp_ln52_fu_263_p2">icmp, 0, 0, 7, 5, 5</column>
<column name="grp_fu_285_p0">select, 0, 0, 5, 1, 5</column>
<column name="select_ln51_fu_269_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="i_fu_80">9, 2, 5, 10</column>
<column name="indvar_flatten_fu_84">9, 2, 9, 18</column>
<column name="j_fu_76">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln54_reg_475">6, 0, 6, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_80">5, 0, 5, 0</column>
<column name="icmp_ln51_reg_450">1, 0, 1, 0</column>
<column name="icmp_ln51_reg_450_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_84">9, 0, 9, 0</column>
<column name="j_fu_76">5, 0, 5, 0</column>
<column name="select_ln51_1_reg_460">5, 0, 5, 0</column>
<column name="select_ln51_1_reg_460_pp0_iter1_reg">5, 0, 5, 0</column>
<column name="select_ln51_reg_454">5, 0, 5, 0</column>
<column name="tmp_12_reg_466">4, 0, 4, 0</column>
<column name="trunc_ln51_reg_471">2, 0, 2, 0</column>
<column name="select_ln51_reg_454">64, 32, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, prepare_input_buf_func.2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="input_buf_2_2_address0">out, 6, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_2_ce0">out, 1, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_2_we0">out, 1, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_2_d0">out, 16, ap_memory, input_buf_2_2, array</column>
<column name="input_buf_2_1_address0">out, 6, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_1_ce0">out, 1, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_1_we0">out, 1, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_1_d0">out, 16, ap_memory, input_buf_2_1, array</column>
<column name="input_buf_2_0_address0">out, 6, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_0_ce0">out, 1, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_0_we0">out, 1, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_2_0_d0">out, 16, ap_memory, input_buf_2_0, array</column>
<column name="input_buf_1_2_address0">out, 6, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_2_ce0">out, 1, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_2_we0">out, 1, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_2_d0">out, 16, ap_memory, input_buf_1_2, array</column>
<column name="input_buf_1_1_address0">out, 6, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_1_ce0">out, 1, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_1_we0">out, 1, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_1_d0">out, 16, ap_memory, input_buf_1_1, array</column>
<column name="input_buf_1_0_address0">out, 6, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_0_ce0">out, 1, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_0_we0">out, 1, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_1_0_d0">out, 16, ap_memory, input_buf_1_0, array</column>
<column name="input_buf_0_2_address0">out, 6, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_2_ce0">out, 1, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_2_we0">out, 1, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_2_d0">out, 16, ap_memory, input_buf_0_2, array</column>
<column name="input_buf_0_1_address0">out, 6, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_1_ce0">out, 1, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_1_we0">out, 1, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_1_d0">out, 16, ap_memory, input_buf_0_1, array</column>
<column name="input_buf_0_0_address0">out, 6, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_0_ce0">out, 1, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_0_we0">out, 1, ap_memory, input_buf_0_0, array</column>
<column name="input_buf_0_0_d0">out, 16, ap_memory, input_buf_0_0, array</column>
</table>
</item>
</section>
</profile>
