
Modulo_IO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003dd4  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000550  20000000  00403dd4  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          00000bb8  20000550  00404324  00010550  2**2
                  ALLOC
  3 .stack        00002000  20001108  00404edc  00010550  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010550  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010579  2**0
                  CONTENTS, READONLY
  6 .debug_info   00009980  00000000  00000000  000105d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001864  00000000  00000000  00019f54  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000770  00000000  00000000  0001b7b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 000006a8  00000000  00000000  0001bf28  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  0001124a  00000000  00000000  0001c5d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000ace7  00000000  00000000  0002d81a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00047f35  00000000  00000000  00038501  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001070  00000000  00000000  00080438  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000324f  00000000  00000000  000814a8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003108 	.word	0x20003108
  400004:	00400729 	.word	0x00400729
  400008:	00400725 	.word	0x00400725
  40000c:	00400725 	.word	0x00400725
  400010:	00400725 	.word	0x00400725
  400014:	00400725 	.word	0x00400725
  400018:	00400725 	.word	0x00400725
	...
  40002c:	00400725 	.word	0x00400725
  400030:	00400725 	.word	0x00400725
  400034:	00000000 	.word	0x00000000
  400038:	00400725 	.word	0x00400725
  40003c:	00400725 	.word	0x00400725
  400040:	00400725 	.word	0x00400725
  400044:	00400725 	.word	0x00400725
  400048:	00400725 	.word	0x00400725
  40004c:	00400725 	.word	0x00400725
  400050:	00400725 	.word	0x00400725
  400054:	00400725 	.word	0x00400725
  400058:	00400725 	.word	0x00400725
  40005c:	00400725 	.word	0x00400725
  400060:	004028e5 	.word	0x004028e5
  400064:	00402ba1 	.word	0x00402ba1
  400068:	00400725 	.word	0x00400725
  40006c:	00400229 	.word	0x00400229
  400070:	0040023d 	.word	0x0040023d
  400074:	00400725 	.word	0x00400725
  400078:	00400725 	.word	0x00400725
  40007c:	00400725 	.word	0x00400725
  400080:	00400725 	.word	0x00400725
  400084:	00400725 	.word	0x00400725
  400088:	00400725 	.word	0x00400725
  40008c:	00400725 	.word	0x00400725
  400090:	00400725 	.word	0x00400725
  400094:	00400725 	.word	0x00400725
  400098:	00400725 	.word	0x00400725
  40009c:	00400725 	.word	0x00400725
  4000a0:	00400725 	.word	0x00400725
  4000a4:	00400725 	.word	0x00400725
  4000a8:	00400725 	.word	0x00400725
  4000ac:	00400725 	.word	0x00400725
  4000b0:	00400725 	.word	0x00400725
  4000b4:	00400725 	.word	0x00400725
  4000b8:	00400725 	.word	0x00400725
  4000bc:	00400725 	.word	0x00400725
  4000c0:	00400725 	.word	0x00400725
  4000c4:	00400725 	.word	0x00400725
  4000c8:	00400725 	.word	0x00400725
  4000cc:	00400725 	.word	0x00400725

004000d0 <__do_global_dtors_aux>:
  4000d0:	b510      	push	{r4, lr}
  4000d2:	4c05      	ldr	r4, [pc, #20]	; (4000e8 <__do_global_dtors_aux+0x18>)
  4000d4:	7823      	ldrb	r3, [r4, #0]
  4000d6:	b933      	cbnz	r3, 4000e6 <__do_global_dtors_aux+0x16>
  4000d8:	4b04      	ldr	r3, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x1c>)
  4000da:	b113      	cbz	r3, 4000e2 <__do_global_dtors_aux+0x12>
  4000dc:	4804      	ldr	r0, [pc, #16]	; (4000f0 <__do_global_dtors_aux+0x20>)
  4000de:	f3af 8000 	nop.w
  4000e2:	2301      	movs	r3, #1
  4000e4:	7023      	strb	r3, [r4, #0]
  4000e6:	bd10      	pop	{r4, pc}
  4000e8:	20000550 	.word	0x20000550
  4000ec:	00000000 	.word	0x00000000
  4000f0:	00403dd4 	.word	0x00403dd4

004000f4 <frame_dummy>:
  4000f4:	4b08      	ldr	r3, [pc, #32]	; (400118 <frame_dummy+0x24>)
  4000f6:	b510      	push	{r4, lr}
  4000f8:	b11b      	cbz	r3, 400102 <frame_dummy+0xe>
  4000fa:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x28>)
  4000fc:	4908      	ldr	r1, [pc, #32]	; (400120 <frame_dummy+0x2c>)
  4000fe:	f3af 8000 	nop.w
  400102:	4808      	ldr	r0, [pc, #32]	; (400124 <frame_dummy+0x30>)
  400104:	6803      	ldr	r3, [r0, #0]
  400106:	b903      	cbnz	r3, 40010a <frame_dummy+0x16>
  400108:	bd10      	pop	{r4, pc}
  40010a:	4b07      	ldr	r3, [pc, #28]	; (400128 <frame_dummy+0x34>)
  40010c:	2b00      	cmp	r3, #0
  40010e:	d0fb      	beq.n	400108 <frame_dummy+0x14>
  400110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400114:	4718      	bx	r3
  400116:	bf00      	nop
  400118:	00000000 	.word	0x00000000
  40011c:	00403dd4 	.word	0x00403dd4
  400120:	20000554 	.word	0x20000554
  400124:	00403dd4 	.word	0x00403dd4
  400128:	00000000 	.word	0x00000000

0040012c <matrix_set_system_io>:
	
	p_matrix->MATRIX_SYSIO = ul_io;
	
#else
	
	p_matrix->CCFG_SYSIO = ul_io;
  40012c:	4b01      	ldr	r3, [pc, #4]	; (400134 <matrix_set_system_io+0x8>)
  40012e:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
  400132:	4770      	bx	lr
  400134:	400e0200 	.word	0x400e0200

00400138 <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  400138:	460b      	mov	r3, r1
  40013a:	b119      	cbz	r1, 400144 <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  40013c:	6809      	ldr	r1, [r1, #0]
  40013e:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  400140:	685b      	ldr	r3, [r3, #4]
  400142:	60c3      	str	r3, [r0, #12]
	}
	if (p_next_packet) {
  400144:	b11a      	cbz	r2, 40014e <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  400146:	6813      	ldr	r3, [r2, #0]
  400148:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  40014a:	6853      	ldr	r3, [r2, #4]
  40014c:	61c3      	str	r3, [r0, #28]
  40014e:	4770      	bx	lr

00400150 <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  400150:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
  400154:	05c9      	lsls	r1, r1, #23
  400156:	0dc9      	lsrs	r1, r1, #23
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  400158:	6201      	str	r1, [r0, #32]
  40015a:	4770      	bx	lr

0040015c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40015c:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40015e:	480e      	ldr	r0, [pc, #56]	; (400198 <sysclk_init+0x3c>)
  400160:	4b0e      	ldr	r3, [pc, #56]	; (40019c <sysclk_init+0x40>)
  400162:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400164:	2000      	movs	r0, #0
  400166:	213e      	movs	r1, #62	; 0x3e
  400168:	4b0d      	ldr	r3, [pc, #52]	; (4001a0 <sysclk_init+0x44>)
  40016a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40016c:	4c0d      	ldr	r4, [pc, #52]	; (4001a4 <sysclk_init+0x48>)
  40016e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400170:	2800      	cmp	r0, #0
  400172:	d0fc      	beq.n	40016e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400174:	4b0c      	ldr	r3, [pc, #48]	; (4001a8 <sysclk_init+0x4c>)
  400176:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400178:	4a0c      	ldr	r2, [pc, #48]	; (4001ac <sysclk_init+0x50>)
  40017a:	4b0d      	ldr	r3, [pc, #52]	; (4001b0 <sysclk_init+0x54>)
  40017c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40017e:	4c0d      	ldr	r4, [pc, #52]	; (4001b4 <sysclk_init+0x58>)
  400180:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400182:	2800      	cmp	r0, #0
  400184:	d0fc      	beq.n	400180 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400186:	2010      	movs	r0, #16
  400188:	4b0b      	ldr	r3, [pc, #44]	; (4001b8 <sysclk_init+0x5c>)
  40018a:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40018c:	4b0b      	ldr	r3, [pc, #44]	; (4001bc <sysclk_init+0x60>)
  40018e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400190:	4801      	ldr	r0, [pc, #4]	; (400198 <sysclk_init+0x3c>)
  400192:	4b02      	ldr	r3, [pc, #8]	; (40019c <sysclk_init+0x40>)
  400194:	4798      	blx	r3
  400196:	bd10      	pop	{r4, pc}
  400198:	03d09000 	.word	0x03d09000
  40019c:	200000ad 	.word	0x200000ad
  4001a0:	004002b9 	.word	0x004002b9
  4001a4:	0040030d 	.word	0x0040030d
  4001a8:	0040031d 	.word	0x0040031d
  4001ac:	201f3f03 	.word	0x201f3f03
  4001b0:	400e0400 	.word	0x400e0400
  4001b4:	0040032d 	.word	0x0040032d
  4001b8:	00400251 	.word	0x00400251
  4001bc:	004007d9 	.word	0x004007d9

004001c0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4001c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4001c4:	4681      	mov	r9, r0
  4001c6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4001c8:	4b12      	ldr	r3, [pc, #72]	; (400214 <pio_handler_process+0x54>)
  4001ca:	4798      	blx	r3
  4001cc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4001ce:	4648      	mov	r0, r9
  4001d0:	4b11      	ldr	r3, [pc, #68]	; (400218 <pio_handler_process+0x58>)
  4001d2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4001d4:	4005      	ands	r5, r0
  4001d6:	d013      	beq.n	400200 <pio_handler_process+0x40>
  4001d8:	4c10      	ldr	r4, [pc, #64]	; (40021c <pio_handler_process+0x5c>)
  4001da:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4001de:	6823      	ldr	r3, [r4, #0]
  4001e0:	4543      	cmp	r3, r8
  4001e2:	d108      	bne.n	4001f6 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4001e4:	6861      	ldr	r1, [r4, #4]
  4001e6:	4229      	tst	r1, r5
  4001e8:	d005      	beq.n	4001f6 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4001ea:	68e3      	ldr	r3, [r4, #12]
  4001ec:	4640      	mov	r0, r8
  4001ee:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4001f0:	6863      	ldr	r3, [r4, #4]
  4001f2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4001f6:	42b4      	cmp	r4, r6
  4001f8:	d002      	beq.n	400200 <pio_handler_process+0x40>
  4001fa:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4001fc:	2d00      	cmp	r5, #0
  4001fe:	d1ee      	bne.n	4001de <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400200:	4b07      	ldr	r3, [pc, #28]	; (400220 <pio_handler_process+0x60>)
  400202:	681b      	ldr	r3, [r3, #0]
  400204:	b123      	cbz	r3, 400210 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400206:	4b07      	ldr	r3, [pc, #28]	; (400224 <pio_handler_process+0x64>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	b10b      	cbz	r3, 400210 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  40020c:	4648      	mov	r0, r9
  40020e:	4798      	blx	r3
  400210:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400214:	0040059d 	.word	0x0040059d
  400218:	004005a1 	.word	0x004005a1
  40021c:	20000570 	.word	0x20000570
  400220:	200005fc 	.word	0x200005fc
  400224:	2000056c 	.word	0x2000056c

00400228 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400228:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40022a:	4802      	ldr	r0, [pc, #8]	; (400234 <PIOA_Handler+0xc>)
  40022c:	210b      	movs	r1, #11
  40022e:	4b02      	ldr	r3, [pc, #8]	; (400238 <PIOA_Handler+0x10>)
  400230:	4798      	blx	r3
  400232:	bd08      	pop	{r3, pc}
  400234:	400e0e00 	.word	0x400e0e00
  400238:	004001c1 	.word	0x004001c1

0040023c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40023c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40023e:	4802      	ldr	r0, [pc, #8]	; (400248 <PIOB_Handler+0xc>)
  400240:	210c      	movs	r1, #12
  400242:	4b02      	ldr	r3, [pc, #8]	; (40024c <PIOB_Handler+0x10>)
  400244:	4798      	blx	r3
  400246:	bd08      	pop	{r3, pc}
  400248:	400e1000 	.word	0x400e1000
  40024c:	004001c1 	.word	0x004001c1

00400250 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400250:	4a18      	ldr	r2, [pc, #96]	; (4002b4 <pmc_switch_mck_to_pllack+0x64>)
  400252:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400254:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400258:	4318      	orrs	r0, r3
  40025a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40025c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40025e:	f013 0f08 	tst.w	r3, #8
  400262:	d003      	beq.n	40026c <pmc_switch_mck_to_pllack+0x1c>
  400264:	e009      	b.n	40027a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400266:	3b01      	subs	r3, #1
  400268:	d103      	bne.n	400272 <pmc_switch_mck_to_pllack+0x22>
  40026a:	e01e      	b.n	4002aa <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40026c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400270:	4910      	ldr	r1, [pc, #64]	; (4002b4 <pmc_switch_mck_to_pllack+0x64>)
  400272:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400274:	f012 0f08 	tst.w	r2, #8
  400278:	d0f5      	beq.n	400266 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40027a:	4a0e      	ldr	r2, [pc, #56]	; (4002b4 <pmc_switch_mck_to_pllack+0x64>)
  40027c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40027e:	f023 0303 	bic.w	r3, r3, #3
  400282:	f043 0302 	orr.w	r3, r3, #2
  400286:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400288:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40028a:	f010 0008 	ands.w	r0, r0, #8
  40028e:	d004      	beq.n	40029a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400290:	2000      	movs	r0, #0
  400292:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400294:	3b01      	subs	r3, #1
  400296:	d103      	bne.n	4002a0 <pmc_switch_mck_to_pllack+0x50>
  400298:	e009      	b.n	4002ae <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40029a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40029e:	4905      	ldr	r1, [pc, #20]	; (4002b4 <pmc_switch_mck_to_pllack+0x64>)
  4002a0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4002a2:	f012 0f08 	tst.w	r2, #8
  4002a6:	d0f5      	beq.n	400294 <pmc_switch_mck_to_pllack+0x44>
  4002a8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4002aa:	2001      	movs	r0, #1
  4002ac:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4002ae:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4002b0:	4770      	bx	lr
  4002b2:	bf00      	nop
  4002b4:	400e0400 	.word	0x400e0400

004002b8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4002b8:	b138      	cbz	r0, 4002ca <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4002ba:	4911      	ldr	r1, [pc, #68]	; (400300 <pmc_switch_mainck_to_xtal+0x48>)
  4002bc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4002be:	4a11      	ldr	r2, [pc, #68]	; (400304 <pmc_switch_mainck_to_xtal+0x4c>)
  4002c0:	401a      	ands	r2, r3
  4002c2:	4b11      	ldr	r3, [pc, #68]	; (400308 <pmc_switch_mainck_to_xtal+0x50>)
  4002c4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4002c6:	620b      	str	r3, [r1, #32]
  4002c8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4002ca:	4a0d      	ldr	r2, [pc, #52]	; (400300 <pmc_switch_mainck_to_xtal+0x48>)
  4002cc:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4002ce:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4002d2:	f023 0303 	bic.w	r3, r3, #3
  4002d6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4002da:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4002de:	0209      	lsls	r1, r1, #8
  4002e0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4002e2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4002e4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4002e6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4002e8:	f013 0f01 	tst.w	r3, #1
  4002ec:	d0fb      	beq.n	4002e6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4002ee:	4a04      	ldr	r2, [pc, #16]	; (400300 <pmc_switch_mainck_to_xtal+0x48>)
  4002f0:	6a13      	ldr	r3, [r2, #32]
  4002f2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4002f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4002fa:	6213      	str	r3, [r2, #32]
  4002fc:	4770      	bx	lr
  4002fe:	bf00      	nop
  400300:	400e0400 	.word	0x400e0400
  400304:	fec8fffc 	.word	0xfec8fffc
  400308:	01370002 	.word	0x01370002

0040030c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40030c:	4b02      	ldr	r3, [pc, #8]	; (400318 <pmc_osc_is_ready_mainck+0xc>)
  40030e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400310:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400314:	4770      	bx	lr
  400316:	bf00      	nop
  400318:	400e0400 	.word	0x400e0400

0040031c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40031c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400320:	4b01      	ldr	r3, [pc, #4]	; (400328 <pmc_disable_pllack+0xc>)
  400322:	629a      	str	r2, [r3, #40]	; 0x28
  400324:	4770      	bx	lr
  400326:	bf00      	nop
  400328:	400e0400 	.word	0x400e0400

0040032c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40032c:	4b02      	ldr	r3, [pc, #8]	; (400338 <pmc_is_locked_pllack+0xc>)
  40032e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400330:	f000 0002 	and.w	r0, r0, #2
  400334:	4770      	bx	lr
  400336:	bf00      	nop
  400338:	400e0400 	.word	0x400e0400

0040033c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40033c:	2822      	cmp	r0, #34	; 0x22
  40033e:	d81e      	bhi.n	40037e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400340:	281f      	cmp	r0, #31
  400342:	d80c      	bhi.n	40035e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400344:	4b11      	ldr	r3, [pc, #68]	; (40038c <pmc_enable_periph_clk+0x50>)
  400346:	699a      	ldr	r2, [r3, #24]
  400348:	2301      	movs	r3, #1
  40034a:	4083      	lsls	r3, r0
  40034c:	401a      	ands	r2, r3
  40034e:	4293      	cmp	r3, r2
  400350:	d017      	beq.n	400382 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400352:	2301      	movs	r3, #1
  400354:	4083      	lsls	r3, r0
  400356:	4a0d      	ldr	r2, [pc, #52]	; (40038c <pmc_enable_periph_clk+0x50>)
  400358:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40035a:	2000      	movs	r0, #0
  40035c:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40035e:	4b0b      	ldr	r3, [pc, #44]	; (40038c <pmc_enable_periph_clk+0x50>)
  400360:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
  400364:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400366:	2301      	movs	r3, #1
  400368:	4083      	lsls	r3, r0
  40036a:	401a      	ands	r2, r3
  40036c:	4293      	cmp	r3, r2
  40036e:	d00a      	beq.n	400386 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400370:	2301      	movs	r3, #1
  400372:	4083      	lsls	r3, r0
  400374:	4a05      	ldr	r2, [pc, #20]	; (40038c <pmc_enable_periph_clk+0x50>)
  400376:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40037a:	2000      	movs	r0, #0
  40037c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40037e:	2001      	movs	r0, #1
  400380:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400382:	2000      	movs	r0, #0
  400384:	4770      	bx	lr
  400386:	2000      	movs	r0, #0
}
  400388:	4770      	bx	lr
  40038a:	bf00      	nop
  40038c:	400e0400 	.word	0x400e0400

00400390 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400390:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400392:	23ac      	movs	r3, #172	; 0xac
  400394:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400396:	680b      	ldr	r3, [r1, #0]
  400398:	684a      	ldr	r2, [r1, #4]
  40039a:	fbb3 f3f2 	udiv	r3, r3, r2
  40039e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4003a0:	1e5c      	subs	r4, r3, #1
  4003a2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4003a6:	4294      	cmp	r4, r2
  4003a8:	d80a      	bhi.n	4003c0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  4003aa:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4003ac:	688b      	ldr	r3, [r1, #8]
  4003ae:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4003b0:	f240 2302 	movw	r3, #514	; 0x202
  4003b4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4003b8:	2350      	movs	r3, #80	; 0x50
  4003ba:	6003      	str	r3, [r0, #0]

	return 0;
  4003bc:	2000      	movs	r0, #0
  4003be:	e000      	b.n	4003c2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4003c0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4003c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003c6:	4770      	bx	lr

004003c8 <uart_enable_tx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  4003c8:	2340      	movs	r3, #64	; 0x40
  4003ca:	6003      	str	r3, [r0, #0]
  4003cc:	4770      	bx	lr
  4003ce:	bf00      	nop

004003d0 <uart_enable_rx>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  4003d0:	2310      	movs	r3, #16
  4003d2:	6003      	str	r3, [r0, #0]
  4003d4:	4770      	bx	lr
  4003d6:	bf00      	nop

004003d8 <uart_enable>:
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable(Uart *p_uart)
{
	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4003d8:	2350      	movs	r3, #80	; 0x50
  4003da:	6003      	str	r3, [r0, #0]
  4003dc:	4770      	bx	lr
  4003de:	bf00      	nop

004003e0 <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  4003e0:	6081      	str	r1, [r0, #8]
  4003e2:	4770      	bx	lr

004003e4 <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  4003e4:	6940      	ldr	r0, [r0, #20]
}
  4003e6:	4770      	bx	lr

004003e8 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4003e8:	6943      	ldr	r3, [r0, #20]
  4003ea:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4003ee:	bf1d      	ittte	ne
  4003f0:	6983      	ldrne	r3, [r0, #24]
  4003f2:	700b      	strbne	r3, [r1, #0]
	return 0;
  4003f4:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4003f6:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4003f8:	4770      	bx	lr
  4003fa:	bf00      	nop

004003fc <uart_get_pdc_base>:
	if (p_uart == UART2)
		p_pdc_base = PDC_UART2;
#endif

	return p_pdc_base;
}
  4003fc:	4b03      	ldr	r3, [pc, #12]	; (40040c <uart_get_pdc_base+0x10>)
  4003fe:	4a04      	ldr	r2, [pc, #16]	; (400410 <uart_get_pdc_base+0x14>)
  400400:	4904      	ldr	r1, [pc, #16]	; (400414 <uart_get_pdc_base+0x18>)
  400402:	4288      	cmp	r0, r1
  400404:	bf14      	ite	ne
  400406:	4610      	movne	r0, r2
  400408:	4618      	moveq	r0, r3
  40040a:	4770      	bx	lr
  40040c:	400e0900 	.word	0x400e0900
  400410:	400e0700 	.word	0x400e0700
  400414:	400e0800 	.word	0x400e0800

00400418 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400418:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  40041a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40041e:	d02f      	beq.n	400480 <pio_set_peripheral+0x68>
  400420:	d807      	bhi.n	400432 <pio_set_peripheral+0x1a>
  400422:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400426:	d014      	beq.n	400452 <pio_set_peripheral+0x3a>
  400428:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40042c:	d01e      	beq.n	40046c <pio_set_peripheral+0x54>
  40042e:	b939      	cbnz	r1, 400440 <pio_set_peripheral+0x28>
  400430:	4770      	bx	lr
  400432:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400436:	d037      	beq.n	4004a8 <pio_set_peripheral+0x90>
  400438:	d804      	bhi.n	400444 <pio_set_peripheral+0x2c>
  40043a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40043e:	d029      	beq.n	400494 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400440:	6042      	str	r2, [r0, #4]
  400442:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  400444:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400448:	d02e      	beq.n	4004a8 <pio_set_peripheral+0x90>
  40044a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40044e:	d02b      	beq.n	4004a8 <pio_set_peripheral+0x90>
  400450:	e7f6      	b.n	400440 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400452:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400454:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400456:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400458:	43d3      	mvns	r3, r2
  40045a:	4021      	ands	r1, r4
  40045c:	4019      	ands	r1, r3
  40045e:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400460:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400462:	6f44      	ldr	r4, [r0, #116]	; 0x74
  400464:	4021      	ands	r1, r4
  400466:	400b      	ands	r3, r1
  400468:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40046a:	e01a      	b.n	4004a2 <pio_set_peripheral+0x8a>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40046c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40046e:	4313      	orrs	r3, r2
  400470:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400472:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400474:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400476:	400b      	ands	r3, r1
  400478:	ea23 0302 	bic.w	r3, r3, r2
  40047c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40047e:	e7df      	b.n	400440 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400480:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400482:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400484:	400b      	ands	r3, r1
  400486:	ea23 0302 	bic.w	r3, r3, r2
  40048a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40048c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40048e:	4313      	orrs	r3, r2
  400490:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400492:	e7d5      	b.n	400440 <pio_set_peripheral+0x28>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400494:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400496:	4313      	orrs	r3, r2
  400498:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40049a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40049c:	4313      	orrs	r3, r2
  40049e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4004a0:	e7ce      	b.n	400440 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4004a2:	6042      	str	r2, [r0, #4]
}
  4004a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4004a8:	4770      	bx	lr
  4004aa:	bf00      	nop

004004ac <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4004ac:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004ae:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4004b2:	bf14      	ite	ne
  4004b4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004b6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4004b8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4004bc:	bf14      	ite	ne
  4004be:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4004c0:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4004c2:	f012 0f02 	tst.w	r2, #2
  4004c6:	d002      	beq.n	4004ce <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  4004c8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4004cc:	e004      	b.n	4004d8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4004ce:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4004d2:	bf18      	it	ne
  4004d4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4004d8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4004da:	6001      	str	r1, [r0, #0]
  4004dc:	4770      	bx	lr
  4004de:	bf00      	nop

004004e0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4004e0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4004e2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4004e4:	9c01      	ldr	r4, [sp, #4]
  4004e6:	b10c      	cbz	r4, 4004ec <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4004e8:	6641      	str	r1, [r0, #100]	; 0x64
  4004ea:	e000      	b.n	4004ee <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4004ec:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4004ee:	b10b      	cbz	r3, 4004f4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4004f0:	6501      	str	r1, [r0, #80]	; 0x50
  4004f2:	e000      	b.n	4004f6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4004f4:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4004f6:	b10a      	cbz	r2, 4004fc <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4004f8:	6301      	str	r1, [r0, #48]	; 0x30
  4004fa:	e000      	b.n	4004fe <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4004fc:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4004fe:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400500:	6001      	str	r1, [r0, #0]
}
  400502:	f85d 4b04 	ldr.w	r4, [sp], #4
  400506:	4770      	bx	lr

00400508 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  400508:	b5f0      	push	{r4, r5, r6, r7, lr}
  40050a:	b083      	sub	sp, #12
  40050c:	4607      	mov	r7, r0
  40050e:	460c      	mov	r4, r1
  400510:	4616      	mov	r6, r2
  400512:	461d      	mov	r5, r3
	/* Configure pins */
	switch (ul_type) {
  400514:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400518:	d014      	beq.n	400544 <pio_configure+0x3c>
  40051a:	d809      	bhi.n	400530 <pio_configure+0x28>
  40051c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400520:	d010      	beq.n	400544 <pio_configure+0x3c>
  400522:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400526:	d00d      	beq.n	400544 <pio_configure+0x3c>
  400528:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40052c:	d12c      	bne.n	400588 <pio_configure+0x80>
  40052e:	e009      	b.n	400544 <pio_configure+0x3c>
  400530:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400534:	d018      	beq.n	400568 <pio_configure+0x60>
  400536:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40053a:	d015      	beq.n	400568 <pio_configure+0x60>
  40053c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400540:	d00c      	beq.n	40055c <pio_configure+0x54>
  400542:	e021      	b.n	400588 <pio_configure+0x80>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400544:	4638      	mov	r0, r7
  400546:	4621      	mov	r1, r4
  400548:	4632      	mov	r2, r6
  40054a:	4b11      	ldr	r3, [pc, #68]	; (400590 <pio_configure+0x88>)
  40054c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40054e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400552:	bf14      	ite	ne
  400554:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400556:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400558:	2001      	movs	r0, #1
  40055a:	e016      	b.n	40058a <pio_configure+0x82>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  40055c:	4611      	mov	r1, r2
  40055e:	461a      	mov	r2, r3
  400560:	4b0c      	ldr	r3, [pc, #48]	; (400594 <pio_configure+0x8c>)
  400562:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400564:	2001      	movs	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
		break;

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
		break;
  400566:	e010      	b.n	40058a <pio_configure+0x82>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400568:	f005 0301 	and.w	r3, r5, #1
  40056c:	9300      	str	r3, [sp, #0]
  40056e:	4638      	mov	r0, r7
  400570:	4631      	mov	r1, r6
  400572:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  400576:	bf14      	ite	ne
  400578:	2200      	movne	r2, #0
  40057a:	2201      	moveq	r2, #1
  40057c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400580:	4c05      	ldr	r4, [pc, #20]	; (400598 <pio_configure+0x90>)
  400582:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  400584:	2001      	movs	r0, #1
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;
  400586:	e000      	b.n	40058a <pio_configure+0x82>

	default:
		return 0;
  400588:	2000      	movs	r0, #0
	}

	return 1;
}
  40058a:	b003      	add	sp, #12
  40058c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40058e:	bf00      	nop
  400590:	00400419 	.word	0x00400419
  400594:	004004ad 	.word	0x004004ad
  400598:	004004e1 	.word	0x004004e1

0040059c <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40059c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40059e:	4770      	bx	lr

004005a0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4005a0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4005a2:	4770      	bx	lr

004005a4 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005a4:	0943      	lsrs	r3, r0, #5
  4005a6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005aa:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005ae:	025b      	lsls	r3, r3, #9
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  4005b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4005b2:	f000 031f 	and.w	r3, r0, #31
  4005b6:	fa22 f003 	lsr.w	r0, r2, r3
}
  4005ba:	f000 0001 	and.w	r0, r0, #1
  4005be:	4770      	bx	lr

004005c0 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005c0:	0943      	lsrs	r3, r0, #5
  4005c2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005c6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005ca:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4005cc:	f000 001f 	and.w	r0, r0, #31
  4005d0:	2201      	movs	r2, #1
  4005d2:	4082      	lsls	r2, r0
  4005d4:	631a      	str	r2, [r3, #48]	; 0x30
  4005d6:	4770      	bx	lr

004005d8 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005d8:	0943      	lsrs	r3, r0, #5
  4005da:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005de:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005e2:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4005e4:	f000 001f 	and.w	r0, r0, #31
  4005e8:	2201      	movs	r2, #1
  4005ea:	4082      	lsls	r2, r0
  4005ec:	635a      	str	r2, [r3, #52]	; 0x34
  4005ee:	4770      	bx	lr

004005f0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4005f0:	b570      	push	{r4, r5, r6, lr}
  4005f2:	b082      	sub	sp, #8
  4005f4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005f6:	0943      	lsrs	r3, r0, #5
  4005f8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005fc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400600:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  400602:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400606:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40060a:	d047      	beq.n	40069c <pio_configure_pin+0xac>
  40060c:	d809      	bhi.n	400622 <pio_configure_pin+0x32>
  40060e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400612:	d021      	beq.n	400658 <pio_configure_pin+0x68>
  400614:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400618:	d02f      	beq.n	40067a <pio_configure_pin+0x8a>
  40061a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40061e:	d16f      	bne.n	400700 <pio_configure_pin+0x110>
  400620:	e009      	b.n	400636 <pio_configure_pin+0x46>
  400622:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400626:	d055      	beq.n	4006d4 <pio_configure_pin+0xe4>
  400628:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40062c:	d052      	beq.n	4006d4 <pio_configure_pin+0xe4>
  40062e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400632:	d044      	beq.n	4006be <pio_configure_pin+0xce>
  400634:	e064      	b.n	400700 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400636:	f000 001f 	and.w	r0, r0, #31
  40063a:	2601      	movs	r6, #1
  40063c:	4086      	lsls	r6, r0
  40063e:	4620      	mov	r0, r4
  400640:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400644:	4632      	mov	r2, r6
  400646:	4b30      	ldr	r3, [pc, #192]	; (400708 <pio_configure_pin+0x118>)
  400648:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40064a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40064e:	bf14      	ite	ne
  400650:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400652:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400654:	2001      	movs	r0, #1
  400656:	e054      	b.n	400702 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400658:	f000 001f 	and.w	r0, r0, #31
  40065c:	2601      	movs	r6, #1
  40065e:	4086      	lsls	r6, r0
  400660:	4620      	mov	r0, r4
  400662:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400666:	4632      	mov	r2, r6
  400668:	4b27      	ldr	r3, [pc, #156]	; (400708 <pio_configure_pin+0x118>)
  40066a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40066c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400670:	bf14      	ite	ne
  400672:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400674:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400676:	2001      	movs	r0, #1
  400678:	e043      	b.n	400702 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40067a:	f000 001f 	and.w	r0, r0, #31
  40067e:	2601      	movs	r6, #1
  400680:	4086      	lsls	r6, r0
  400682:	4620      	mov	r0, r4
  400684:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400688:	4632      	mov	r2, r6
  40068a:	4b1f      	ldr	r3, [pc, #124]	; (400708 <pio_configure_pin+0x118>)
  40068c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40068e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400692:	bf14      	ite	ne
  400694:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400696:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400698:	2001      	movs	r0, #1
  40069a:	e032      	b.n	400702 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40069c:	f000 001f 	and.w	r0, r0, #31
  4006a0:	2601      	movs	r6, #1
  4006a2:	4086      	lsls	r6, r0
  4006a4:	4620      	mov	r0, r4
  4006a6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4006aa:	4632      	mov	r2, r6
  4006ac:	4b16      	ldr	r3, [pc, #88]	; (400708 <pio_configure_pin+0x118>)
  4006ae:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4006b0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4006b4:	bf14      	ite	ne
  4006b6:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4006b8:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4006ba:	2001      	movs	r0, #1
  4006bc:	e021      	b.n	400702 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4006be:	f000 031f 	and.w	r3, r0, #31
  4006c2:	2601      	movs	r6, #1
  4006c4:	4620      	mov	r0, r4
  4006c6:	fa06 f103 	lsl.w	r1, r6, r3
  4006ca:	462a      	mov	r2, r5
  4006cc:	4b0f      	ldr	r3, [pc, #60]	; (40070c <pio_configure_pin+0x11c>)
  4006ce:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4006d0:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4006d2:	e016      	b.n	400702 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4006d4:	f000 031f 	and.w	r3, r0, #31
  4006d8:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4006da:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4006de:	ea05 0106 	and.w	r1, r5, r6
  4006e2:	9100      	str	r1, [sp, #0]
  4006e4:	4620      	mov	r0, r4
  4006e6:	fa06 f103 	lsl.w	r1, r6, r3
  4006ea:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4006ee:	bf14      	ite	ne
  4006f0:	2200      	movne	r2, #0
  4006f2:	2201      	moveq	r2, #1
  4006f4:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4006f8:	4c05      	ldr	r4, [pc, #20]	; (400710 <pio_configure_pin+0x120>)
  4006fa:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4006fc:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4006fe:	e000      	b.n	400702 <pio_configure_pin+0x112>

	default:
		return 0;
  400700:	2000      	movs	r0, #0
	}

	return 1;
}
  400702:	b002      	add	sp, #8
  400704:	bd70      	pop	{r4, r5, r6, pc}
  400706:	bf00      	nop
  400708:	00400419 	.word	0x00400419
  40070c:	004004ad 	.word	0x004004ad
  400710:	004004e1 	.word	0x004004e1

00400714 <board_init>:
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
	WDT->WDT_MR = WDT_MR_WDDIS; 
  400714:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400718:	4b01      	ldr	r3, [pc, #4]	; (400720 <board_init+0xc>)
  40071a:	605a      	str	r2, [r3, #4]
  40071c:	4770      	bx	lr
  40071e:	bf00      	nop
  400720:	400e1450 	.word	0x400e1450

00400724 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  400724:	e7fe      	b.n	400724 <Dummy_Handler>
  400726:	bf00      	nop

00400728 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400728:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  40072a:	4b1f      	ldr	r3, [pc, #124]	; (4007a8 <Reset_Handler+0x80>)
  40072c:	4a1f      	ldr	r2, [pc, #124]	; (4007ac <Reset_Handler+0x84>)
  40072e:	429a      	cmp	r2, r3
  400730:	d003      	beq.n	40073a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  400732:	4b1f      	ldr	r3, [pc, #124]	; (4007b0 <Reset_Handler+0x88>)
  400734:	4a1c      	ldr	r2, [pc, #112]	; (4007a8 <Reset_Handler+0x80>)
  400736:	429a      	cmp	r2, r3
  400738:	d304      	bcc.n	400744 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40073a:	4b1e      	ldr	r3, [pc, #120]	; (4007b4 <Reset_Handler+0x8c>)
  40073c:	4a1e      	ldr	r2, [pc, #120]	; (4007b8 <Reset_Handler+0x90>)
  40073e:	429a      	cmp	r2, r3
  400740:	d310      	bcc.n	400764 <Reset_Handler+0x3c>
  400742:	e01b      	b.n	40077c <Reset_Handler+0x54>
  400744:	4918      	ldr	r1, [pc, #96]	; (4007a8 <Reset_Handler+0x80>)
  400746:	1d0a      	adds	r2, r1, #4
  400748:	4b1c      	ldr	r3, [pc, #112]	; (4007bc <Reset_Handler+0x94>)
  40074a:	1a9b      	subs	r3, r3, r2
  40074c:	f023 0303 	bic.w	r3, r3, #3
  400750:	3304      	adds	r3, #4
  400752:	4a16      	ldr	r2, [pc, #88]	; (4007ac <Reset_Handler+0x84>)
  400754:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
  400756:	f852 0b04 	ldr.w	r0, [r2], #4
  40075a:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  40075e:	429a      	cmp	r2, r3
  400760:	d1f9      	bne.n	400756 <Reset_Handler+0x2e>
  400762:	e7ea      	b.n	40073a <Reset_Handler+0x12>
  400764:	4b16      	ldr	r3, [pc, #88]	; (4007c0 <Reset_Handler+0x98>)
  400766:	4a17      	ldr	r2, [pc, #92]	; (4007c4 <Reset_Handler+0x9c>)
  400768:	1ad2      	subs	r2, r2, r3
  40076a:	f022 0203 	bic.w	r2, r2, #3
  40076e:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400770:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400772:	2100      	movs	r1, #0
  400774:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400778:	4293      	cmp	r3, r2
  40077a:	d1fb      	bne.n	400774 <Reset_Handler+0x4c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40077c:	4b12      	ldr	r3, [pc, #72]	; (4007c8 <Reset_Handler+0xa0>)
  40077e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
  400782:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  400786:	4911      	ldr	r1, [pc, #68]	; (4007cc <Reset_Handler+0xa4>)
  400788:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  40078a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  40078e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
  400792:	d203      	bcs.n	40079c <Reset_Handler+0x74>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  400794:	688b      	ldr	r3, [r1, #8]
  400796:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40079a:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  40079c:	4b0c      	ldr	r3, [pc, #48]	; (4007d0 <Reset_Handler+0xa8>)
  40079e:	4798      	blx	r3

	/* Branch to main function */
	main();
  4007a0:	4b0c      	ldr	r3, [pc, #48]	; (4007d4 <Reset_Handler+0xac>)
  4007a2:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  4007a4:	e7fe      	b.n	4007a4 <Reset_Handler+0x7c>
  4007a6:	bf00      	nop
  4007a8:	20000000 	.word	0x20000000
  4007ac:	00403dd4 	.word	0x00403dd4
  4007b0:	20000550 	.word	0x20000550
  4007b4:	20001108 	.word	0x20001108
  4007b8:	20000550 	.word	0x20000550
  4007bc:	20000553 	.word	0x20000553
  4007c0:	20000554 	.word	0x20000554
  4007c4:	2000110b 	.word	0x2000110b
  4007c8:	00400000 	.word	0x00400000
  4007cc:	e000ed00 	.word	0xe000ed00
  4007d0:	00403c65 	.word	0x00403c65
  4007d4:	00403089 	.word	0x00403089

004007d8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  4007d8:	4b3d      	ldr	r3, [pc, #244]	; (4008d0 <SystemCoreClockUpdate+0xf8>)
  4007da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4007dc:	f003 0303 	and.w	r3, r3, #3
  4007e0:	2b03      	cmp	r3, #3
  4007e2:	d85d      	bhi.n	4008a0 <SystemCoreClockUpdate+0xc8>
  4007e4:	e8df f003 	tbb	[pc, r3]
  4007e8:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4007ec:	4b39      	ldr	r3, [pc, #228]	; (4008d4 <SystemCoreClockUpdate+0xfc>)
  4007ee:	695b      	ldr	r3, [r3, #20]
  4007f0:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4007f4:	bf14      	ite	ne
  4007f6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4007fa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4007fe:	4b36      	ldr	r3, [pc, #216]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  400800:	601a      	str	r2, [r3, #0]
  400802:	e04d      	b.n	4008a0 <SystemCoreClockUpdate+0xc8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  400804:	4b32      	ldr	r3, [pc, #200]	; (4008d0 <SystemCoreClockUpdate+0xf8>)
  400806:	6a1b      	ldr	r3, [r3, #32]
  400808:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40080c:	d003      	beq.n	400816 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40080e:	4a33      	ldr	r2, [pc, #204]	; (4008dc <SystemCoreClockUpdate+0x104>)
  400810:	4b31      	ldr	r3, [pc, #196]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  400812:	601a      	str	r2, [r3, #0]
  400814:	e044      	b.n	4008a0 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400816:	4a32      	ldr	r2, [pc, #200]	; (4008e0 <SystemCoreClockUpdate+0x108>)
  400818:	4b2f      	ldr	r3, [pc, #188]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  40081a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  40081c:	4b2c      	ldr	r3, [pc, #176]	; (4008d0 <SystemCoreClockUpdate+0xf8>)
  40081e:	6a1b      	ldr	r3, [r3, #32]
  400820:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400824:	2b10      	cmp	r3, #16
  400826:	d002      	beq.n	40082e <SystemCoreClockUpdate+0x56>
  400828:	2b20      	cmp	r3, #32
  40082a:	d004      	beq.n	400836 <SystemCoreClockUpdate+0x5e>
  40082c:	e038      	b.n	4008a0 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  40082e:	4a2d      	ldr	r2, [pc, #180]	; (4008e4 <SystemCoreClockUpdate+0x10c>)
  400830:	4b29      	ldr	r3, [pc, #164]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  400832:	601a      	str	r2, [r3, #0]
				break;
  400834:	e034      	b.n	4008a0 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  400836:	4a29      	ldr	r2, [pc, #164]	; (4008dc <SystemCoreClockUpdate+0x104>)
  400838:	4b27      	ldr	r3, [pc, #156]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  40083a:	601a      	str	r2, [r3, #0]
				break;
  40083c:	e030      	b.n	4008a0 <SystemCoreClockUpdate+0xc8>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40083e:	4b24      	ldr	r3, [pc, #144]	; (4008d0 <SystemCoreClockUpdate+0xf8>)
  400840:	6a1b      	ldr	r3, [r3, #32]
  400842:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400846:	d003      	beq.n	400850 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400848:	4a24      	ldr	r2, [pc, #144]	; (4008dc <SystemCoreClockUpdate+0x104>)
  40084a:	4b23      	ldr	r3, [pc, #140]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  40084c:	601a      	str	r2, [r3, #0]
  40084e:	e012      	b.n	400876 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400850:	4a23      	ldr	r2, [pc, #140]	; (4008e0 <SystemCoreClockUpdate+0x108>)
  400852:	4b21      	ldr	r3, [pc, #132]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  400854:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  400856:	4b1e      	ldr	r3, [pc, #120]	; (4008d0 <SystemCoreClockUpdate+0xf8>)
  400858:	6a1b      	ldr	r3, [r3, #32]
  40085a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40085e:	2b10      	cmp	r3, #16
  400860:	d002      	beq.n	400868 <SystemCoreClockUpdate+0x90>
  400862:	2b20      	cmp	r3, #32
  400864:	d004      	beq.n	400870 <SystemCoreClockUpdate+0x98>
  400866:	e006      	b.n	400876 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  400868:	4a1e      	ldr	r2, [pc, #120]	; (4008e4 <SystemCoreClockUpdate+0x10c>)
  40086a:	4b1b      	ldr	r3, [pc, #108]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  40086c:	601a      	str	r2, [r3, #0]
				break;
  40086e:	e002      	b.n	400876 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  400870:	4a1a      	ldr	r2, [pc, #104]	; (4008dc <SystemCoreClockUpdate+0x104>)
  400872:	4b19      	ldr	r3, [pc, #100]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  400874:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  400876:	4b16      	ldr	r3, [pc, #88]	; (4008d0 <SystemCoreClockUpdate+0xf8>)
  400878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40087a:	f003 0303 	and.w	r3, r3, #3
  40087e:	2b02      	cmp	r3, #2
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  400880:	4a13      	ldr	r2, [pc, #76]	; (4008d0 <SystemCoreClockUpdate+0xf8>)
  400882:	bf07      	ittee	eq
  400884:	6a93      	ldreq	r3, [r2, #40]	; 0x28
				                          CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  400886:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				                          CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk) >> 
  400888:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
				                           CKGR_PLLBR_MULB_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk) >> 
  40088a:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40088c:	4812      	ldr	r0, [pc, #72]	; (4008d8 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                          CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
				                          CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk) >> 
  40088e:	f3c3 410a 	ubfx	r1, r3, #16, #11
  400892:	6803      	ldr	r3, [r0, #0]
  400894:	fb01 3303 	mla	r3, r1, r3, r3
				                           CKGR_PLLBR_MULB_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk) >> 
  400898:	b2d2      	uxtb	r2, r2
  40089a:	fbb3 f3f2 	udiv	r3, r3, r2
  40089e:	6003      	str	r3, [r0, #0]
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4008a0:	4b0b      	ldr	r3, [pc, #44]	; (4008d0 <SystemCoreClockUpdate+0xf8>)
  4008a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008a8:	2b70      	cmp	r3, #112	; 0x70
  4008aa:	d107      	bne.n	4008bc <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4008ac:	4a0a      	ldr	r2, [pc, #40]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  4008ae:	6813      	ldr	r3, [r2, #0]
  4008b0:	490d      	ldr	r1, [pc, #52]	; (4008e8 <SystemCoreClockUpdate+0x110>)
  4008b2:	fba1 1303 	umull	r1, r3, r1, r3
  4008b6:	085b      	lsrs	r3, r3, #1
  4008b8:	6013      	str	r3, [r2, #0]
  4008ba:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4008bc:	4b04      	ldr	r3, [pc, #16]	; (4008d0 <SystemCoreClockUpdate+0xf8>)
  4008be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4008c0:	4905      	ldr	r1, [pc, #20]	; (4008d8 <SystemCoreClockUpdate+0x100>)
  4008c2:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4008c6:	680b      	ldr	r3, [r1, #0]
  4008c8:	40d3      	lsrs	r3, r2
  4008ca:	600b      	str	r3, [r1, #0]
  4008cc:	4770      	bx	lr
  4008ce:	bf00      	nop
  4008d0:	400e0400 	.word	0x400e0400
  4008d4:	400e1410 	.word	0x400e1410
  4008d8:	200000f4 	.word	0x200000f4
  4008dc:	00b71b00 	.word	0x00b71b00
  4008e0:	003d0900 	.word	0x003d0900
  4008e4:	007a1200 	.word	0x007a1200
  4008e8:	aaaaaaab 	.word	0xaaaaaaab

004008ec <sendCmdEltra>:
int eltra_polling_timeout = 0x00;
char cmd_null[1]={0x00};

void	sendCmdEltra(char, char [], int);
void	sendCmdEltra(char cmd_eltra, char data_eltra[], int len)
{
  4008ec:	b530      	push	{r4, r5, lr}
  4008ee:	b08b      	sub	sp, #44	; 0x2c
	char checksum = 0; 
	char checksum_hi = 0;
	char checksum_lo = 0;
	int index = 0;
	
	innerData[index++] = WUP_eltra;
  4008f0:	2312      	movs	r3, #18
  4008f2:	f88d 3008 	strb.w	r3, [sp, #8]
	innerData[index++] = STX_eltra;
  4008f6:	2302      	movs	r3, #2
  4008f8:	f88d 3009 	strb.w	r3, [sp, #9]
	innerData[index++] = DEST_eltra;
  4008fc:	2342      	movs	r3, #66	; 0x42
  4008fe:	f88d 300a 	strb.w	r3, [sp, #10]
	innerData[index++] = cmd_eltra;
  400902:	f88d 000b 	strb.w	r0, [sp, #11]

	if (len > 0) {
  400906:	2a00      	cmp	r2, #0
  400908:	dd42      	ble.n	400990 <sendCmdEltra+0xa4>
  40090a:	3901      	subs	r1, #1
  40090c:	f10d 030b 	add.w	r3, sp, #11
  400910:	a80a      	add	r0, sp, #40	; 0x28
  400912:	1884      	adds	r4, r0, r2
  400914:	3c1d      	subs	r4, #29
		for (int i=0; i<len; i++) {
			innerData[index++] = data_eltra[i];
  400916:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40091a:	f803 0f01 	strb.w	r0, [r3, #1]!
	innerData[index++] = STX_eltra;
	innerData[index++] = DEST_eltra;
	innerData[index++] = cmd_eltra;

	if (len > 0) {
		for (int i=0; i<len; i++) {
  40091e:	42a3      	cmp	r3, r4
  400920:	d1f9      	bne.n	400916 <sendCmdEltra+0x2a>
  400922:	1d15      	adds	r5, r2, #4
			innerData[index++] = data_eltra[i];
		}
	}

	innerData[index++] = ETX_eltra;
  400924:	3205      	adds	r2, #5
  400926:	ab0a      	add	r3, sp, #40	; 0x28
  400928:	442b      	add	r3, r5
  40092a:	2103      	movs	r1, #3
  40092c:	f803 1c20 	strb.w	r1, [r3, #-32]
	
	for (int j=0; j<index; j++) {
  400930:	2a00      	cmp	r2, #0
  400932:	dd0a      	ble.n	40094a <sendCmdEltra+0x5e>
  400934:	f10d 0007 	add.w	r0, sp, #7
	int index = 0;
	
	innerData[index++] = WUP_eltra;
	innerData[index++] = STX_eltra;
	innerData[index++] = DEST_eltra;
	innerData[index++] = cmd_eltra;
  400938:	2300      	movs	r3, #0
  40093a:	4619      	mov	r1, r3
	}

	innerData[index++] = ETX_eltra;
	
	for (int j=0; j<index; j++) {
		checksum = checksum ^ innerData[j];
  40093c:	f810 4f01 	ldrb.w	r4, [r0, #1]!
  400940:	4061      	eors	r1, r4
		}
	}

	innerData[index++] = ETX_eltra;
	
	for (int j=0; j<index; j++) {
  400942:	3301      	adds	r3, #1
  400944:	4293      	cmp	r3, r2
  400946:	dbf9      	blt.n	40093c <sendCmdEltra+0x50>
  400948:	e000      	b.n	40094c <sendCmdEltra+0x60>

void	sendCmdEltra(char, char [], int);
void	sendCmdEltra(char cmd_eltra, char data_eltra[], int len)
{
	char innerData[32];
	char checksum = 0; 
  40094a:	2100      	movs	r1, #0
	}

	checksum_hi = (checksum >> 4 & 0x0F) + 0x30;
	checksum_lo = (checksum & 0x0F) + 0x30;

	innerData[index++] = checksum_hi;
  40094c:	ab0a      	add	r3, sp, #40	; 0x28
  40094e:	441a      	add	r2, r3
	
	for (int j=0; j<index; j++) {
		checksum = checksum ^ innerData[j];
	}

	checksum_hi = (checksum >> 4 & 0x0F) + 0x30;
  400950:	090b      	lsrs	r3, r1, #4
  400952:	3330      	adds	r3, #48	; 0x30
	checksum_lo = (checksum & 0x0F) + 0x30;

	innerData[index++] = checksum_hi;
  400954:	f802 3c20 	strb.w	r3, [r2, #-32]
	innerData[index++] = checksum_lo;
  400958:	ab0a      	add	r3, sp, #40	; 0x28
  40095a:	442b      	add	r3, r5
	for (int j=0; j<index; j++) {
		checksum = checksum ^ innerData[j];
	}

	checksum_hi = (checksum >> 4 & 0x0F) + 0x30;
	checksum_lo = (checksum & 0x0F) + 0x30;
  40095c:	f001 010f 	and.w	r1, r1, #15
  400960:	3130      	adds	r1, #48	; 0x30

	innerData[index++] = checksum_hi;
	innerData[index++] = checksum_lo;
  400962:	f803 1c1e 	strb.w	r1, [r3, #-30]

	innerData[index++] = EOT_eltra;
  400966:	2204      	movs	r2, #4
  400968:	f803 2c1d 	strb.w	r2, [r3, #-29]

	
	Pdc	*serial_232;
	pdc_packet_t serial_232_TX_packet;
	serial_232 = uart_get_pdc_base(UART0);
  40096c:	480c      	ldr	r0, [pc, #48]	; (4009a0 <sendCmdEltra+0xb4>)
  40096e:	4b0d      	ldr	r3, [pc, #52]	; (4009a4 <sendCmdEltra+0xb8>)
  400970:	4798      	blx	r3
  400972:	4604      	mov	r4, r0
	pdc_enable_transfer(serial_232, PERIPH_PTCR_TXTEN);
  400974:	f44f 7180 	mov.w	r1, #256	; 0x100
  400978:	4b0b      	ldr	r3, [pc, #44]	; (4009a8 <sendCmdEltra+0xbc>)
  40097a:	4798      	blx	r3
	serial_232_TX_packet.ul_addr = (uint32_t)innerData;
  40097c:	ab02      	add	r3, sp, #8
  40097e:	9300      	str	r3, [sp, #0]
	checksum_lo = (checksum & 0x0F) + 0x30;

	innerData[index++] = checksum_hi;
	innerData[index++] = checksum_lo;

	innerData[index++] = EOT_eltra;
  400980:	3504      	adds	r5, #4
	Pdc	*serial_232;
	pdc_packet_t serial_232_TX_packet;
	serial_232 = uart_get_pdc_base(UART0);
	pdc_enable_transfer(serial_232, PERIPH_PTCR_TXTEN);
	serial_232_TX_packet.ul_addr = (uint32_t)innerData;
	serial_232_TX_packet.ul_size = index;
  400982:	9501      	str	r5, [sp, #4]
	pdc_tx_init(serial_232, &serial_232_TX_packet, NULL);
  400984:	4620      	mov	r0, r4
  400986:	4669      	mov	r1, sp
  400988:	2200      	movs	r2, #0
  40098a:	4b08      	ldr	r3, [pc, #32]	; (4009ac <sendCmdEltra+0xc0>)
  40098c:	4798      	blx	r3
  40098e:	e005      	b.n	40099c <sendCmdEltra+0xb0>
		for (int i=0; i<len; i++) {
			innerData[index++] = data_eltra[i];
		}
	}

	innerData[index++] = ETX_eltra;
  400990:	2303      	movs	r3, #3
  400992:	f88d 300c 	strb.w	r3, [sp, #12]
  400996:	2205      	movs	r2, #5
	int index = 0;
	
	innerData[index++] = WUP_eltra;
	innerData[index++] = STX_eltra;
	innerData[index++] = DEST_eltra;
	innerData[index++] = cmd_eltra;
  400998:	2504      	movs	r5, #4
  40099a:	e7cb      	b.n	400934 <sendCmdEltra+0x48>
	serial_232 = uart_get_pdc_base(UART0);
	pdc_enable_transfer(serial_232, PERIPH_PTCR_TXTEN);
	serial_232_TX_packet.ul_addr = (uint32_t)innerData;
	serial_232_TX_packet.ul_size = index;
	pdc_tx_init(serial_232, &serial_232_TX_packet, NULL);
}	
  40099c:	b00b      	add	sp, #44	; 0x2c
  40099e:	bd30      	pop	{r4, r5, pc}
  4009a0:	400e0600 	.word	0x400e0600
  4009a4:	004003fd 	.word	0x004003fd
  4009a8:	00400151 	.word	0x00400151
  4009ac:	00400139 	.word	0x00400139

004009b0 <sendInquireEltra>:

void	sendInquireEltra(void);
void	sendInquireEltra()
{
  4009b0:	b530      	push	{r4, r5, lr}
  4009b2:	b085      	sub	sp, #20
	char buffer_eltra[2] = {0x12, 0x05};	
  4009b4:	4b0c      	ldr	r3, [pc, #48]	; (4009e8 <sendInquireEltra+0x38>)
  4009b6:	881b      	ldrh	r3, [r3, #0]
  4009b8:	f8ad 300c 	strh.w	r3, [sp, #12]
		
	inquire_eltra = 0;
  4009bc:	2400      	movs	r4, #0
  4009be:	4b0b      	ldr	r3, [pc, #44]	; (4009ec <sendInquireEltra+0x3c>)
  4009c0:	601c      	str	r4, [r3, #0]

	Pdc	*serial_232;
	pdc_packet_t serial_232_TX_packet;
	serial_232 = uart_get_pdc_base(UART0);
  4009c2:	480b      	ldr	r0, [pc, #44]	; (4009f0 <sendInquireEltra+0x40>)
  4009c4:	4b0b      	ldr	r3, [pc, #44]	; (4009f4 <sendInquireEltra+0x44>)
  4009c6:	4798      	blx	r3
  4009c8:	4605      	mov	r5, r0
	pdc_enable_transfer(serial_232, PERIPH_PTCR_TXTEN);
  4009ca:	f44f 7180 	mov.w	r1, #256	; 0x100
  4009ce:	4b0a      	ldr	r3, [pc, #40]	; (4009f8 <sendInquireEltra+0x48>)
  4009d0:	4798      	blx	r3
	serial_232_TX_packet.ul_addr = (uint32_t)buffer_eltra;
  4009d2:	ab03      	add	r3, sp, #12
  4009d4:	9301      	str	r3, [sp, #4]
	serial_232_TX_packet.ul_size = 2;
  4009d6:	2302      	movs	r3, #2
  4009d8:	9302      	str	r3, [sp, #8]
	pdc_tx_init(serial_232, &serial_232_TX_packet, NULL);
  4009da:	4628      	mov	r0, r5
  4009dc:	a901      	add	r1, sp, #4
  4009de:	4622      	mov	r2, r4
  4009e0:	4b06      	ldr	r3, [pc, #24]	; (4009fc <sendInquireEltra+0x4c>)
  4009e2:	4798      	blx	r3

}
  4009e4:	b005      	add	sp, #20
  4009e6:	bd30      	pop	{r4, r5, pc}
  4009e8:	00403da4 	.word	0x00403da4
  4009ec:	20000114 	.word	0x20000114
  4009f0:	400e0600 	.word	0x400e0600
  4009f4:	004003fd 	.word	0x004003fd
  4009f8:	00400151 	.word	0x00400151
  4009fc:	00400139 	.word	0x00400139

00400a00 <not_ack_RS485>:

void	not_ack_RS485(void);
void	not_ack_RS485()
{
	if (bufer_serial_rx[0] != 0x80)
  400a00:	4b13      	ldr	r3, [pc, #76]	; (400a50 <not_ack_RS485+0x50>)
  400a02:	781b      	ldrb	r3, [r3, #0]
  400a04:	2b80      	cmp	r3, #128	; 0x80
  400a06:	d021      	beq.n	400a4c <not_ack_RS485+0x4c>

}

void	not_ack_RS485(void);
void	not_ack_RS485()
{
  400a08:	b530      	push	{r4, r5, lr}
  400a0a:	b083      	sub	sp, #12
	if (bufer_serial_rx[0] != 0x80)
	{
		bufer_seria_tx[0] = 0xA1;
  400a0c:	4c11      	ldr	r4, [pc, #68]	; (400a54 <not_ack_RS485+0x54>)
  400a0e:	23a1      	movs	r3, #161	; 0xa1
  400a10:	7023      	strb	r3, [r4, #0]
		bufer_seria_tx[1] = 0x15;
  400a12:	2315      	movs	r3, #21
  400a14:	7063      	strb	r3, [r4, #1]
		bufer_seria_tx[2] = error_code;
  400a16:	4b10      	ldr	r3, [pc, #64]	; (400a58 <not_ack_RS485+0x58>)
  400a18:	781b      	ldrb	r3, [r3, #0]
  400a1a:	70a3      	strb	r3, [r4, #2]
		bufer_seria_tx[3] = -(0xA1 ^ 0x15 ^ error_code);
  400a1c:	f083 03b4 	eor.w	r3, r3, #180	; 0xb4
  400a20:	425b      	negs	r3, r3
  400a22:	70e3      	strb	r3, [r4, #3]
		bufer_seria_tx[4] = 0xFC;
  400a24:	23fc      	movs	r3, #252	; 0xfc
  400a26:	7123      	strb	r3, [r4, #4]
		
		Pdc	*serial_485;
		pdc_packet_t serial_485_TX_packet;
		serial_485 = uart_get_pdc_base(UART1);
  400a28:	480c      	ldr	r0, [pc, #48]	; (400a5c <not_ack_RS485+0x5c>)
  400a2a:	4b0d      	ldr	r3, [pc, #52]	; (400a60 <not_ack_RS485+0x60>)
  400a2c:	4798      	blx	r3
  400a2e:	4605      	mov	r5, r0
		pdc_enable_transfer(serial_485, PERIPH_PTCR_TXTEN);
  400a30:	f44f 7180 	mov.w	r1, #256	; 0x100
  400a34:	4b0b      	ldr	r3, [pc, #44]	; (400a64 <not_ack_RS485+0x64>)
  400a36:	4798      	blx	r3
		serial_485_TX_packet.ul_addr = (uint32_t)bufer_seria_tx;
  400a38:	9400      	str	r4, [sp, #0]
		serial_485_TX_packet.ul_size = 5;
  400a3a:	2305      	movs	r3, #5
  400a3c:	9301      	str	r3, [sp, #4]
		pdc_tx_init(serial_485, &serial_485_TX_packet, NULL);
  400a3e:	4628      	mov	r0, r5
  400a40:	4669      	mov	r1, sp
  400a42:	2200      	movs	r2, #0
  400a44:	4b08      	ldr	r3, [pc, #32]	; (400a68 <not_ack_RS485+0x68>)
  400a46:	4798      	blx	r3
	}
}
  400a48:	b003      	add	sp, #12
  400a4a:	bd30      	pop	{r4, r5, pc}
  400a4c:	4770      	bx	lr
  400a4e:	bf00      	nop
  400a50:	20000608 	.word	0x20000608
  400a54:	20000b08 	.word	0x20000b08
  400a58:	200005f1 	.word	0x200005f1
  400a5c:	400e0800 	.word	0x400e0800
  400a60:	004003fd 	.word	0x004003fd
  400a64:	00400151 	.word	0x00400151
  400a68:	00400139 	.word	0x00400139

00400a6c <escenario_set>:



void	escenario_set(char);
void	escenario_set(char	escenario_idx)
{
  400a6c:	b410      	push	{r4}
	switch (escenario_idx)
  400a6e:	284d      	cmp	r0, #77	; 0x4d
  400a70:	f201 86ee 	bhi.w	402850 <escenario_set+0x1de4>
  400a74:	e8df f010 	tbh	[pc, r0, lsl #1]
  400a78:	008c004e 	.word	0x008c004e
  400a7c:	020400c9 	.word	0x020400c9
  400a80:	037b033e 	.word	0x037b033e
  400a84:	05ec04b6 	.word	0x05ec04b6
  400a88:	08600726 	.word	0x08600726
  400a8c:	0ad4099a 	.word	0x0ad4099a
  400a90:	0d3b0c0a 	.word	0x0d3b0c0a
  400a94:	0eac0e70 	.word	0x0eac0e70
  400a98:	0eec0eec 	.word	0x0eec0eec
  400a9c:	02420107 	.word	0x02420107
  400aa0:	03b90eec 	.word	0x03b90eec
  400aa4:	062e04f4 	.word	0x062e04f4
  400aa8:	089e0764 	.word	0x089e0764
  400aac:	0b1209d8 	.word	0x0b1209d8
  400ab0:	0d7c0c47 	.word	0x0d7c0c47
  400ab4:	0eec0eec 	.word	0x0eec0eec
  400ab8:	0eec0eec 	.word	0x0eec0eec
  400abc:	02800145 	.word	0x02800145
  400ac0:	03f70eec 	.word	0x03f70eec
  400ac4:	066c0532 	.word	0x066c0532
  400ac8:	08dc07a6 	.word	0x08dc07a6
  400acc:	0b4f0a16 	.word	0x0b4f0a16
  400ad0:	0db90c84 	.word	0x0db90c84
  400ad4:	0eec0eec 	.word	0x0eec0eec
  400ad8:	0eec0eec 	.word	0x0eec0eec
  400adc:	02be0183 	.word	0x02be0183
  400ae0:	04350eec 	.word	0x04350eec
  400ae4:	06aa0570 	.word	0x06aa0570
  400ae8:	091e07e4 	.word	0x091e07e4
  400aec:	0b8c0a54 	.word	0x0b8c0a54
  400af0:	0df60cc1 	.word	0x0df60cc1
  400af4:	0eec0eec 	.word	0x0eec0eec
  400af8:	0eec0eec 	.word	0x0eec0eec
  400afc:	02fc01c6 	.word	0x02fc01c6
  400b00:	04730eec 	.word	0x04730eec
  400b04:	06e805ae 	.word	0x06e805ae
  400b08:	095c0822 	.word	0x095c0822
  400b0c:	0bc90a96 	.word	0x0bc90a96
  400b10:	0e330cfe 	.word	0x0e330cfe
	{
		case 0x00:
			port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  400b14:	49b9      	ldr	r1, [pc, #740]	; (400dfc <escenario_set+0x390>)
  400b16:	2300      	movs	r3, #0
  400b18:	640b      	str	r3, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  400b1a:	4ab9      	ldr	r2, [pc, #740]	; (400e00 <escenario_set+0x394>)
  400b1c:	6413      	str	r3, [r2, #64]	; 0x40
			
			port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  400b1e:	644b      	str	r3, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  400b20:	6453      	str	r3, [r2, #68]	; 0x44
			
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400b22:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400b24:	6493      	str	r3, [r2, #72]	; 0x48
			
			port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400b26:	64cb      	str	r3, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400b28:	64d3      	str	r3, [r2, #76]	; 0x4c
			
			port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400b2a:	650b      	str	r3, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400b2c:	6513      	str	r3, [r2, #80]	; 0x50
			
			port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  400b2e:	24ff      	movs	r4, #255	; 0xff
  400b30:	654c      	str	r4, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  400b32:	6554      	str	r4, [r2, #84]	; 0x54
			
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400b34:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400b36:	6693      	str	r3, [r2, #104]	; 0x68
			
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400b38:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400b3a:	66d3      	str	r3, [r2, #108]	; 0x6c
			
			port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400b3c:	670b      	str	r3, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400b3e:	6713      	str	r3, [r2, #112]	; 0x70
			
			port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400b40:	674b      	str	r3, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400b42:	6753      	str	r3, [r2, #116]	; 0x74
			
			port_slots_write[EMERGENCIA_PASO_OFST] = ENCENDIDO;
  400b44:	f8c1 4080 	str.w	r4, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = ENCENDIDO;
  400b48:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
			
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400b4c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400b50:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
			
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400b54:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400b58:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
			
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400b5c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400b60:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
			
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400b64:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400b68:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
			
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400b6c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400b70:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
			
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400b74:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400b78:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
			
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400b7c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400b80:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400b84:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400b88:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  400b8c:	f001 be9f 	b.w	4028ce <escenario_set+0x1e62>
		
		case 0x01:
			port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  400b90:	499a      	ldr	r1, [pc, #616]	; (400dfc <escenario_set+0x390>)
  400b92:	2300      	movs	r3, #0
  400b94:	640b      	str	r3, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  400b96:	4a9a      	ldr	r2, [pc, #616]	; (400e00 <escenario_set+0x394>)
  400b98:	6413      	str	r3, [r2, #64]	; 0x40
	
			port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  400b9a:	644b      	str	r3, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  400b9c:	6453      	str	r3, [r2, #68]	; 0x44
	
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400b9e:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400ba0:	6493      	str	r3, [r2, #72]	; 0x48
	
			port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400ba2:	64cb      	str	r3, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400ba4:	64d3      	str	r3, [r2, #76]	; 0x4c
	
			port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400ba6:	650b      	str	r3, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400ba8:	6513      	str	r3, [r2, #80]	; 0x50
	
			port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400baa:	654b      	str	r3, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400bac:	6553      	str	r3, [r2, #84]	; 0x54
	
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400bae:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400bb0:	6693      	str	r3, [r2, #104]	; 0x68
	
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400bb2:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400bb4:	66d3      	str	r3, [r2, #108]	; 0x6c
	
			port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400bb6:	670b      	str	r3, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400bb8:	6713      	str	r3, [r2, #112]	; 0x70
	
			port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400bba:	674b      	str	r3, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400bbc:	6753      	str	r3, [r2, #116]	; 0x74
			//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
	
			//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
			//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
	
			port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400bbe:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400bc2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400bc6:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400bca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400bce:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400bd2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400bd6:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400bda:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400bde:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400be2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400be6:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400bea:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400bee:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400bf2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400bf6:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400bfa:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400bfe:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400c02:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		
		break;
  400c06:	f001 be62 	b.w	4028ce <escenario_set+0x1e62>
	
	
	case 0x02:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400c0a:	497c      	ldr	r1, [pc, #496]	; (400dfc <escenario_set+0x390>)
  400c0c:	24ff      	movs	r4, #255	; 0xff
  400c0e:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400c10:	4a7b      	ldr	r2, [pc, #492]	; (400e00 <escenario_set+0x394>)
  400c12:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400c14:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400c16:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400c18:	2300      	movs	r3, #0
  400c1a:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400c1c:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400c1e:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400c20:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400c22:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400c24:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400c26:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400c28:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400c2a:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400c2c:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400c2e:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400c30:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400c32:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400c34:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  400c36:	674c      	str	r4, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  400c38:	6754      	str	r4, [r2, #116]	; 0x74

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400c3a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400c3e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400c42:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400c46:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400c4a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400c4e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400c52:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400c56:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400c5a:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400c5e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400c62:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400c66:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400c6a:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400c6e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400c72:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400c76:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400c7a:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400c7e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400c82:	f001 be24 	b.w	4028ce <escenario_set+0x1e62>



	case 0x12:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400c86:	495d      	ldr	r1, [pc, #372]	; (400dfc <escenario_set+0x390>)
  400c88:	24ff      	movs	r4, #255	; 0xff
  400c8a:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400c8c:	4a5c      	ldr	r2, [pc, #368]	; (400e00 <escenario_set+0x394>)
  400c8e:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400c90:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400c92:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400c94:	2300      	movs	r3, #0
  400c96:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400c98:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400c9a:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400c9c:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400c9e:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400ca0:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400ca2:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400ca4:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400ca6:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400ca8:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400caa:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400cac:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  400cae:	670c      	str	r4, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  400cb0:	6714      	str	r4, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400cb2:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400cb4:	6753      	str	r3, [r2, #116]	; 0x74

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400cb6:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400cba:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400cbe:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400cc2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400cc6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400cca:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400cce:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400cd2:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400cd6:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400cda:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400cde:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400ce2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400ce6:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400cea:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400cee:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400cf2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400cf6:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400cfa:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400cfe:	f001 bde6 	b.w	4028ce <escenario_set+0x1e62>


	case 0x22:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400d02:	493e      	ldr	r1, [pc, #248]	; (400dfc <escenario_set+0x390>)
  400d04:	24ff      	movs	r4, #255	; 0xff
  400d06:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400d08:	4a3d      	ldr	r2, [pc, #244]	; (400e00 <escenario_set+0x394>)
  400d0a:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400d0c:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400d0e:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400d10:	2300      	movs	r3, #0
  400d12:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400d14:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400d16:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400d18:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400d1a:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400d1c:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400d1e:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400d20:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400d22:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400d24:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  400d26:	66cc      	str	r4, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  400d28:	66d4      	str	r4, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400d2a:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400d2c:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  400d2e:	674c      	str	r4, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  400d30:	6754      	str	r4, [r2, #116]	; 0x74

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400d32:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400d36:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400d3a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400d3e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400d42:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400d46:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400d4a:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400d4e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400d52:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400d56:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400d5a:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400d5e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400d62:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400d66:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400d6a:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400d6e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400d72:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400d76:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400d7a:	f001 bda8 	b.w	4028ce <escenario_set+0x1e62>



	case 0x32:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400d7e:	491f      	ldr	r1, [pc, #124]	; (400dfc <escenario_set+0x390>)
  400d80:	24ff      	movs	r4, #255	; 0xff
  400d82:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400d84:	4a1e      	ldr	r2, [pc, #120]	; (400e00 <escenario_set+0x394>)
  400d86:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400d88:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400d8a:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400d8c:	2300      	movs	r3, #0
  400d8e:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400d90:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400d92:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400d94:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400d96:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400d98:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400d9a:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400d9c:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400d9e:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400da0:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  400da2:	66cc      	str	r4, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  400da4:	66d4      	str	r4, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  400da6:	670c      	str	r4, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  400da8:	6714      	str	r4, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400daa:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400dac:	6753      	str	r3, [r2, #116]	; 0x74

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400dae:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400db2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400db6:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400dba:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400dbe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400dc2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400dc6:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400dca:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400dce:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400dd2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400dd6:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400dda:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400dde:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400de2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400de6:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400dea:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400dee:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400df2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400df6:	f001 bd6a 	b.w	4028ce <escenario_set+0x1e62>
  400dfa:	bf00      	nop
  400dfc:	20000708 	.word	0x20000708
  400e00:	20000c08 	.word	0x20000c08



	case 0x42:
		/* Your code here */
		port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400e04:	49b9      	ldr	r1, [pc, #740]	; (4010ec <escenario_set+0x680>)
  400e06:	24ff      	movs	r4, #255	; 0xff
  400e08:	678c      	str	r4, [r1, #120]	; 0x78
		port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  400e0a:	4ab9      	ldr	r2, [pc, #740]	; (4010f0 <escenario_set+0x684>)
  400e0c:	6794      	str	r4, [r2, #120]	; 0x78

		port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400e0e:	67cc      	str	r4, [r1, #124]	; 0x7c
		port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  400e10:	67d4      	str	r4, [r2, #124]	; 0x7c

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400e12:	2300      	movs	r3, #0
  400e14:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400e16:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400e18:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400e1a:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400e1c:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400e1e:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400e20:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400e22:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  400e24:	668c      	str	r4, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  400e26:	6694      	str	r4, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400e28:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400e2a:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  400e2c:	670c      	str	r4, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  400e2e:	6714      	str	r4, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400e30:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400e32:	6753      	str	r3, [r2, #116]	; 0x74
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400e34:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400e38:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400e3c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400e40:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400e44:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400e48:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400e4c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400e50:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400e54:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400e58:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400e5c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400e60:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400e64:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400e68:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400e6c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400e70:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400e74:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400e78:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  400e7c:	f001 bd27 	b.w	4028ce <escenario_set+0x1e62>

			
		// MODO A CONTROLADO, MODO B BLOQUEADO
		case 0x03:
			port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400e80:	499a      	ldr	r1, [pc, #616]	; (4010ec <escenario_set+0x680>)
  400e82:	24ff      	movs	r4, #255	; 0xff
  400e84:	640c      	str	r4, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400e86:	4a9a      	ldr	r2, [pc, #616]	; (4010f0 <escenario_set+0x684>)
  400e88:	6414      	str	r4, [r2, #64]	; 0x40
			
			port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  400e8a:	644c      	str	r4, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  400e8c:	6454      	str	r4, [r2, #68]	; 0x44
			
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400e8e:	2300      	movs	r3, #0
  400e90:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400e92:	6493      	str	r3, [r2, #72]	; 0x48
			
			port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  400e94:	64cc      	str	r4, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  400e96:	64d4      	str	r4, [r2, #76]	; 0x4c
			
			port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  400e98:	650c      	str	r4, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  400e9a:	6514      	str	r4, [r2, #80]	; 0x50
			
			port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400e9c:	654b      	str	r3, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400e9e:	6553      	str	r3, [r2, #84]	; 0x54
			
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400ea0:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400ea2:	6693      	str	r3, [r2, #104]	; 0x68
			
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400ea4:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400ea6:	66d3      	str	r3, [r2, #108]	; 0x6c
			
			port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400ea8:	670b      	str	r3, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400eaa:	6713      	str	r3, [r2, #112]	; 0x70
			
			port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400eac:	674b      	str	r3, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400eae:	6753      	str	r3, [r2, #116]	; 0x74
			//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
			
			//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
			//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
			
			port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400eb0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400eb4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
			
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400eb8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400ebc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
			
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400ec0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400ec4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
			
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400ec8:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400ecc:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
			
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400ed0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400ed4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
			
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400ed8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400edc:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
			
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400ee0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400ee4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
			
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400ee8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400eec:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400ef0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400ef4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  400ef8:	f001 bce9 	b.w	4028ce <escenario_set+0x1e62>
		
		// MODO A CONTROLADO, MODO B LIBRE
		case 0x13:
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400efc:	497b      	ldr	r1, [pc, #492]	; (4010ec <escenario_set+0x680>)
  400efe:	24ff      	movs	r4, #255	; 0xff
  400f00:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400f02:	4a7b      	ldr	r2, [pc, #492]	; (4010f0 <escenario_set+0x684>)
  400f04:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  400f06:	2300      	movs	r3, #0
  400f08:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  400f0a:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  400f0c:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  400f0e:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  400f10:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  400f12:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  400f14:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  400f16:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  400f18:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  400f1a:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400f1c:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400f1e:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400f20:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400f22:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400f24:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400f26:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400f28:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400f2a:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400f2c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400f30:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400f34:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400f38:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400f3c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400f40:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400f44:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400f48:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400f4c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400f50:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400f54:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400f58:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400f5c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400f60:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400f64:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400f68:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400f6c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400f70:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  400f74:	f001 bcab 	b.w	4028ce <escenario_set+0x1e62>
		
		//MODO A BLOQUEADO, MODO B BLOQUEADO
		case 0x23:
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400f78:	495c      	ldr	r1, [pc, #368]	; (4010ec <escenario_set+0x680>)
  400f7a:	24ff      	movs	r4, #255	; 0xff
  400f7c:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400f7e:	4a5c      	ldr	r2, [pc, #368]	; (4010f0 <escenario_set+0x684>)
  400f80:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  400f82:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  400f84:	6454      	str	r4, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  400f86:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  400f88:	6494      	str	r4, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  400f8a:	2300      	movs	r3, #0
  400f8c:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  400f8e:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  400f90:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  400f92:	6514      	str	r4, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  400f94:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  400f96:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  400f98:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  400f9a:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  400f9c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  400f9e:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  400fa0:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  400fa2:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  400fa4:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  400fa6:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  400fa8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  400fac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  400fb0:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  400fb4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  400fb8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  400fbc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400fc0:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  400fc4:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400fc8:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  400fcc:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400fd0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  400fd4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400fd8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  400fdc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400fe0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  400fe4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400fe8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  400fec:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  400ff0:	f001 bc6d 	b.w	4028ce <escenario_set+0x1e62>
		
		
		//MODO A BLOQUEADO, MODO B LIBRE
		case 0x33:
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400ff4:	493d      	ldr	r1, [pc, #244]	; (4010ec <escenario_set+0x680>)
  400ff6:	24ff      	movs	r4, #255	; 0xff
  400ff8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  400ffa:	4a3d      	ldr	r2, [pc, #244]	; (4010f0 <escenario_set+0x684>)
  400ffc:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  400ffe:	2300      	movs	r3, #0
  401000:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401002:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401004:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401006:	6494      	str	r4, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401008:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40100a:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40100c:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40100e:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401010:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401012:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401014:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401016:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401018:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40101a:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40101c:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40101e:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401020:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401022:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401024:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401028:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40102c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401030:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401034:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401038:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40103c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401040:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401044:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401048:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40104c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401050:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401054:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401058:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40105c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401060:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401064:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401068:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  40106c:	f001 bc2f 	b.w	4028ce <escenario_set+0x1e62>
		
		
		case 0x43:
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401070:	491e      	ldr	r1, [pc, #120]	; (4010ec <escenario_set+0x680>)
  401072:	2300      	movs	r3, #0
  401074:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401076:	4a1e      	ldr	r2, [pc, #120]	; (4010f0 <escenario_set+0x684>)
  401078:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  40107a:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40107c:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40107e:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401080:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401082:	24ff      	movs	r4, #255	; 0xff
  401084:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401086:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401088:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40108a:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40108c:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40108e:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401090:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401092:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401094:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401096:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401098:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40109a:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40109c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40109e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4010a0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4010a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4010a8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4010ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4010b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4010b4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4010b8:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4010bc:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4010c0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4010c4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4010c8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4010cc:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4010d0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4010d4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4010d8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4010dc:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4010e0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4010e4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		
		break;
  4010e8:	f001 bbf1 	b.w	4028ce <escenario_set+0x1e62>
  4010ec:	20000708 	.word	0x20000708
  4010f0:	20000c08 	.word	0x20000c08
		
		
		case 0x04:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4010f4:	49b9      	ldr	r1, [pc, #740]	; (4013dc <escenario_set+0x970>)
  4010f6:	2300      	movs	r3, #0
  4010f8:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4010fa:	4ab9      	ldr	r2, [pc, #740]	; (4013e0 <escenario_set+0x974>)
  4010fc:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4010fe:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401100:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401102:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401104:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401106:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401108:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40110a:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40110c:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40110e:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401110:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401112:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401114:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401116:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401118:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40111a:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40111c:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40111e:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401120:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401122:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401126:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40112a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40112e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401132:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401136:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40113a:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40113e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401142:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401146:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40114a:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40114e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401152:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401156:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40115a:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40115e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401162:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401166:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  40116a:	f001 bbb0 	b.w	4028ce <escenario_set+0x1e62>
		
		
		case 0x05:
		/* Your code here */
			port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  40116e:	499b      	ldr	r1, [pc, #620]	; (4013dc <escenario_set+0x970>)
  401170:	2300      	movs	r3, #0
  401172:	640b      	str	r3, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401174:	4a9a      	ldr	r2, [pc, #616]	; (4013e0 <escenario_set+0x974>)
  401176:	6413      	str	r3, [r2, #64]	; 0x40
		
			port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401178:	644b      	str	r3, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40117a:	6453      	str	r3, [r2, #68]	; 0x44
		
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40117c:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40117e:	6493      	str	r3, [r2, #72]	; 0x48
		
			port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401180:	64cb      	str	r3, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401182:	64d3      	str	r3, [r2, #76]	; 0x4c
		
			port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401184:	650b      	str	r3, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401186:	6513      	str	r3, [r2, #80]	; 0x50
		
			port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401188:	654b      	str	r3, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40118a:	6553      	str	r3, [r2, #84]	; 0x54
		
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  40118c:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40118e:	6693      	str	r3, [r2, #104]	; 0x68
		
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401190:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401192:	66d3      	str	r3, [r2, #108]	; 0x6c
		
			port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  401194:	24ff      	movs	r4, #255	; 0xff
  401196:	670c      	str	r4, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  401198:	6714      	str	r4, [r2, #112]	; 0x70
		
			port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40119a:	674b      	str	r3, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40119c:	6753      	str	r3, [r2, #116]	; 0x74
			//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
			//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
			//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
			port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40119e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4011a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4011a6:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4011aa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4011ae:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4011b2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4011b6:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4011ba:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4011be:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4011c2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4011c6:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4011ca:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4011ce:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4011d2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4011d6:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4011da:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4011de:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4011e2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  4011e6:	f001 bb72 	b.w	4028ce <escenario_set+0x1e62>
		
		// MODO A CONTROLADO, MODO B LIBRE
		case 0x15:
			port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4011ea:	497c      	ldr	r1, [pc, #496]	; (4013dc <escenario_set+0x970>)
  4011ec:	2300      	movs	r3, #0
  4011ee:	640b      	str	r3, [r1, #64]	; 0x40
			port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4011f0:	4a7b      	ldr	r2, [pc, #492]	; (4013e0 <escenario_set+0x974>)
  4011f2:	6413      	str	r3, [r2, #64]	; 0x40
		
			port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4011f4:	644b      	str	r3, [r1, #68]	; 0x44
			port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4011f6:	6453      	str	r3, [r2, #68]	; 0x44
		
			port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4011f8:	648b      	str	r3, [r1, #72]	; 0x48
			port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4011fa:	6493      	str	r3, [r2, #72]	; 0x48
		
			port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4011fc:	64cb      	str	r3, [r1, #76]	; 0x4c
			port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4011fe:	64d3      	str	r3, [r2, #76]	; 0x4c
		
			port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401200:	650b      	str	r3, [r1, #80]	; 0x50
			port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401202:	6513      	str	r3, [r2, #80]	; 0x50
		
			port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401204:	654b      	str	r3, [r1, #84]	; 0x54
			port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401206:	6553      	str	r3, [r2, #84]	; 0x54
		
			port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401208:	668b      	str	r3, [r1, #104]	; 0x68
			port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40120a:	6693      	str	r3, [r2, #104]	; 0x68
		
			port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40120c:	66cb      	str	r3, [r1, #108]	; 0x6c
			port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40120e:	66d3      	str	r3, [r2, #108]	; 0x6c
		
			port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401210:	670b      	str	r3, [r1, #112]	; 0x70
			port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401212:	6713      	str	r3, [r2, #112]	; 0x70
		
			port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  401214:	24ff      	movs	r4, #255	; 0xff
  401216:	674c      	str	r4, [r1, #116]	; 0x74
			port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  401218:	6754      	str	r4, [r2, #116]	; 0x74
			//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
			//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
			//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
			port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40121a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
			port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40121e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
			port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401222:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
			port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401226:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
			port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40122a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
			port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40122e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401232:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
			port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401236:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40123a:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
			port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40123e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401242:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
			port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401246:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40124a:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
			port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40124e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401252:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
			port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401256:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40125a:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
			port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40125e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  401262:	f001 bb34 	b.w	4028ce <escenario_set+0x1e62>
		
		//MODO A BLOQUEADO, MODO B BLOQUEADO
		case 0x25:
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401266:	495d      	ldr	r1, [pc, #372]	; (4013dc <escenario_set+0x970>)
  401268:	2300      	movs	r3, #0
  40126a:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  40126c:	4a5c      	ldr	r2, [pc, #368]	; (4013e0 <escenario_set+0x974>)
  40126e:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401270:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401272:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401274:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401276:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401278:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40127a:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40127c:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40127e:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401280:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401282:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  401284:	24ff      	movs	r4, #255	; 0xff
  401286:	668c      	str	r4, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  401288:	6694      	str	r4, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40128a:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40128c:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  40128e:	670c      	str	r4, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  401290:	6714      	str	r4, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401292:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401294:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401296:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40129a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40129e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4012a2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4012a6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4012aa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4012ae:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4012b2:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4012b6:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4012ba:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4012be:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4012c2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4012c6:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4012ca:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4012ce:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4012d2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4012d6:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4012da:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  4012de:	f001 baf6 	b.w	4028ce <escenario_set+0x1e62>
		
		
		//MODO A BLOQUEADO, MODO B LIBRE
		case 0x35:
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4012e2:	493e      	ldr	r1, [pc, #248]	; (4013dc <escenario_set+0x970>)
  4012e4:	2300      	movs	r3, #0
  4012e6:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4012e8:	4a3d      	ldr	r2, [pc, #244]	; (4013e0 <escenario_set+0x974>)
  4012ea:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4012ec:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4012ee:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4012f0:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4012f2:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4012f4:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4012f6:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4012f8:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4012fa:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4012fc:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4012fe:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  401300:	24ff      	movs	r4, #255	; 0xff
  401302:	668c      	str	r4, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  401304:	6694      	str	r4, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401306:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401308:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40130a:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40130c:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  40130e:	674c      	str	r4, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  401310:	6754      	str	r4, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401312:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401316:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40131a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40131e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401322:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401326:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40132a:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40132e:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401332:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401336:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40133a:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40133e:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401342:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401346:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40134a:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40134e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401352:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401356:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		break;
  40135a:	f001 bab8 	b.w	4028ce <escenario_set+0x1e62>
		
		
		case 0x45:
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  40135e:	491f      	ldr	r1, [pc, #124]	; (4013dc <escenario_set+0x970>)
  401360:	2300      	movs	r3, #0
  401362:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401364:	4a1e      	ldr	r2, [pc, #120]	; (4013e0 <escenario_set+0x974>)
  401366:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401368:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40136a:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40136c:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40136e:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401370:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401372:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401374:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401376:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401378:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40137a:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  40137c:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40137e:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  401380:	24ff      	movs	r4, #255	; 0xff
  401382:	66cc      	str	r4, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  401384:	66d4      	str	r4, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401386:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401388:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  40138a:	674c      	str	r4, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  40138c:	6754      	str	r4, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40138e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401392:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401396:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40139a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40139e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4013a2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4013a6:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4013aa:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4013ae:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4013b2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4013b6:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4013ba:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4013be:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4013c2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4013c6:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4013ca:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4013ce:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4013d2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
		
		break;
  4013d6:	f001 ba7a 	b.w	4028ce <escenario_set+0x1e62>
  4013da:	bf00      	nop
  4013dc:	20000708 	.word	0x20000708
  4013e0:	20000c08 	.word	0x20000c08
		
		
		//MODO A CONTROLADO, MODO B BLOQUEADO
		case 0x06:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4013e4:	49b9      	ldr	r1, [pc, #740]	; (4016cc <escenario_set+0xc60>)
  4013e6:	24ff      	movs	r4, #255	; 0xff
  4013e8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4013ea:	4ab9      	ldr	r2, [pc, #740]	; (4016d0 <escenario_set+0xc64>)
  4013ec:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4013ee:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4013f0:	6454      	str	r4, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4013f2:	2300      	movs	r3, #0
  4013f4:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4013f6:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4013f8:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4013fa:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4013fc:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4013fe:	6514      	str	r4, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401400:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401402:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401404:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401406:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401408:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40140a:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40140c:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40140e:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401410:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401412:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401414:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401418:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40141c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401420:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401424:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401428:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40142c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401430:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401434:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401438:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40143c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401440:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401444:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401448:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40144c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401450:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401454:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401458:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  40145c:	f001 ba37 	b.w	4028ce <escenario_set+0x1e62>
		
		
		//MODO A CONTROLADO, MODO B LIBRE
		case 0x16:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401460:	499a      	ldr	r1, [pc, #616]	; (4016cc <escenario_set+0xc60>)
  401462:	24ff      	movs	r4, #255	; 0xff
  401464:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401466:	4a9a      	ldr	r2, [pc, #616]	; (4016d0 <escenario_set+0xc64>)
  401468:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  40146a:	2300      	movs	r3, #0
  40146c:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40146e:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401470:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401472:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401474:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401476:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401478:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40147a:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40147c:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40147e:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401480:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401482:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401484:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401486:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401488:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40148a:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40148c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40148e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401490:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401494:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401498:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40149c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4014a0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4014a4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4014a8:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4014ac:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4014b0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4014b4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4014b8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4014bc:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4014c0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4014c4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4014c8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4014cc:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4014d0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4014d4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  4014d8:	f001 b9f9 	b.w	4028ce <escenario_set+0x1e62>
		
		case 0x26:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4014dc:	497b      	ldr	r1, [pc, #492]	; (4016cc <escenario_set+0xc60>)
  4014de:	24ff      	movs	r4, #255	; 0xff
  4014e0:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4014e2:	4a7b      	ldr	r2, [pc, #492]	; (4016d0 <escenario_set+0xc64>)
  4014e4:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4014e6:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4014e8:	6454      	str	r4, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4014ea:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4014ec:	6494      	str	r4, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4014ee:	2300      	movs	r3, #0
  4014f0:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4014f2:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4014f4:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4014f6:	6514      	str	r4, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4014f8:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4014fa:	6553      	str	r3, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4014fc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4014fe:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401500:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401502:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401504:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401506:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401508:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40150a:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40150c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401510:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401514:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401518:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40151c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401520:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401524:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401528:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40152c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401530:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401534:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401538:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40153c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401540:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401544:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401548:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40154c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401550:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  401554:	f001 b9bb 	b.w	4028ce <escenario_set+0x1e62>
		
		
		case 0x36:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401558:	495c      	ldr	r1, [pc, #368]	; (4016cc <escenario_set+0xc60>)
  40155a:	24ff      	movs	r4, #255	; 0xff
  40155c:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  40155e:	4a5c      	ldr	r2, [pc, #368]	; (4016d0 <escenario_set+0xc64>)
  401560:	6414      	str	r4, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401562:	2300      	movs	r3, #0
  401564:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401566:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401568:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  40156a:	6494      	str	r4, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40156c:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40156e:	64d3      	str	r3, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401570:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401572:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401574:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401576:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401578:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40157a:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40157c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40157e:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401580:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401582:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401584:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401586:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401588:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40158c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401590:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401594:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401598:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40159c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4015a0:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4015a4:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4015a8:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4015ac:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4015b0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4015b4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4015b8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4015bc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4015c0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4015c4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4015c8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4015cc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  4015d0:	f001 b97d 	b.w	4028ce <escenario_set+0x1e62>
		
		case 0x46:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4015d4:	493d      	ldr	r1, [pc, #244]	; (4016cc <escenario_set+0xc60>)
  4015d6:	2300      	movs	r3, #0
  4015d8:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4015da:	4a3d      	ldr	r2, [pc, #244]	; (4016d0 <escenario_set+0xc64>)
  4015dc:	6413      	str	r3, [r2, #64]	; 0x40
		
		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4015de:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4015e0:	6453      	str	r3, [r2, #68]	; 0x44
		
		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4015e2:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4015e4:	6493      	str	r3, [r2, #72]	; 0x48
		
		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4015e6:	24ff      	movs	r4, #255	; 0xff
  4015e8:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4015ea:	64d4      	str	r4, [r2, #76]	; 0x4c
		
		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4015ec:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4015ee:	6513      	str	r3, [r2, #80]	; 0x50
		
		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4015f0:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4015f2:	6554      	str	r4, [r2, #84]	; 0x54
		
		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4015f4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4015f6:	6693      	str	r3, [r2, #104]	; 0x68
		
		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4015f8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4015fa:	66d3      	str	r3, [r2, #108]	; 0x6c
		
		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4015fc:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4015fe:	6713      	str	r3, [r2, #112]	; 0x70
		
		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401600:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401602:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
		
		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
		
		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401604:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401608:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		
		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40160c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401610:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
		
		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401614:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401618:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
		
		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40161c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401620:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
		
		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401624:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401628:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
		
		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40162c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401630:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
		
		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401634:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401638:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
		
		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40163c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401640:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		
		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401644:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401648:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

		break;
  40164c:	f001 b93f 	b.w	4028ce <escenario_set+0x1e62>
		
	case 0x07:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401650:	491e      	ldr	r1, [pc, #120]	; (4016cc <escenario_set+0xc60>)
  401652:	24ff      	movs	r4, #255	; 0xff
  401654:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401656:	4a1e      	ldr	r2, [pc, #120]	; (4016d0 <escenario_set+0xc64>)
  401658:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  40165a:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  40165c:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40165e:	2300      	movs	r3, #0
  401660:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401662:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401664:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401666:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401668:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  40166a:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40166c:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40166e:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401670:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401672:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401674:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401676:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401678:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40167a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40167c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40167e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401680:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401684:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401688:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40168c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401690:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401694:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401698:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40169c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4016a0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4016a4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4016a8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4016ac:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4016b0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4016b4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4016b8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4016bc:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4016c0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4016c4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  4016c8:	f001 b901 	b.w	4028ce <escenario_set+0x1e62>
  4016cc:	20000708 	.word	0x20000708
  4016d0:	20000c08 	.word	0x20000c08

	case 0x17:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4016d4:	49b9      	ldr	r1, [pc, #740]	; (4019bc <escenario_set+0xf50>)
  4016d6:	24ff      	movs	r4, #255	; 0xff
  4016d8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4016da:	4ab9      	ldr	r2, [pc, #740]	; (4019c0 <escenario_set+0xf54>)
  4016dc:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4016de:	2300      	movs	r3, #0
  4016e0:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4016e2:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4016e4:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4016e6:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4016e8:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4016ea:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4016ec:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4016ee:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4016f0:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4016f2:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4016f4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4016f6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4016f8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4016fa:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4016fc:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4016fe:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401700:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401702:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401704:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401708:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40170c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401710:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401714:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401718:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40171c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401720:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401724:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401728:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40172c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401730:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401734:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401738:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40173c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401740:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401744:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401748:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  40174c:	f001 b8bf 	b.w	4028ce <escenario_set+0x1e62>
		
		
	case 0x27:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401750:	499a      	ldr	r1, [pc, #616]	; (4019bc <escenario_set+0xf50>)
  401752:	2300      	movs	r3, #0
  401754:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401756:	4a9a      	ldr	r2, [pc, #616]	; (4019c0 <escenario_set+0xf54>)
  401758:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  40175a:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40175c:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  40175e:	24ff      	movs	r4, #255	; 0xff
  401760:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401762:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401764:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401766:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401768:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  40176a:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40176c:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40176e:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401770:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401772:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401774:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401776:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401778:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40177a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40177c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40177e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401780:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401784:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401788:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40178c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401790:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401794:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401798:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40179c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4017a0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4017a4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4017a8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4017ac:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4017b0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4017b4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4017b8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4017bc:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4017c0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4017c4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  4017c8:	f001 b881 	b.w	4028ce <escenario_set+0x1e62>
		
		
	case 0x37:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4017cc:	497b      	ldr	r1, [pc, #492]	; (4019bc <escenario_set+0xf50>)
  4017ce:	24ff      	movs	r4, #255	; 0xff
  4017d0:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4017d2:	4a7b      	ldr	r2, [pc, #492]	; (4019c0 <escenario_set+0xf54>)
  4017d4:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4017d6:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4017d8:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4017da:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4017dc:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4017de:	2300      	movs	r3, #0
  4017e0:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4017e2:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4017e4:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4017e6:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4017e8:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  4017ea:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4017ec:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4017ee:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4017f0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4017f2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4017f4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4017f6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4017f8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4017fa:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4017fc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401800:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401804:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401808:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40180c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401810:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401814:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401818:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40181c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401820:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401824:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401828:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40182c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401830:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401834:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401838:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40183c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401840:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401844:	f001 b843 	b.w	4028ce <escenario_set+0x1e62>
	
	
	case 0x47:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401848:	495c      	ldr	r1, [pc, #368]	; (4019bc <escenario_set+0xf50>)
  40184a:	2300      	movs	r3, #0
  40184c:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  40184e:	4a5c      	ldr	r2, [pc, #368]	; (4019c0 <escenario_set+0xf54>)
  401850:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401852:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401854:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401856:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401858:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40185a:	24ff      	movs	r4, #255	; 0xff
  40185c:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40185e:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401860:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401862:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401864:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401866:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401868:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40186a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40186c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40186e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401870:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401872:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401874:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401876:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401878:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40187c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401880:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401884:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401888:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40188c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401890:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401894:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401898:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40189c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4018a0:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4018a4:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4018a8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4018ac:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4018b0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4018b4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4018b8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4018bc:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  4018c0:	f001 b805 	b.w	4028ce <escenario_set+0x1e62>
	
		
		
	case 0x08:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4018c4:	493d      	ldr	r1, [pc, #244]	; (4019bc <escenario_set+0xf50>)
  4018c6:	24ff      	movs	r4, #255	; 0xff
  4018c8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4018ca:	4a3d      	ldr	r2, [pc, #244]	; (4019c0 <escenario_set+0xf54>)
  4018cc:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4018ce:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4018d0:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4018d2:	2300      	movs	r3, #0
  4018d4:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4018d6:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4018d8:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  4018da:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4018dc:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4018de:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4018e0:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4018e2:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4018e4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4018e6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4018e8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4018ea:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4018ec:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4018ee:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4018f0:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4018f2:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4018f4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4018f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4018fc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401900:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401904:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401908:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40190c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401910:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401914:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401918:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40191c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401920:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401924:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401928:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40192c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401930:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401934:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401938:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  40193c:	f000 bfc7 	b.w	4028ce <escenario_set+0x1e62>
		
	
	
	case 0x18:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401940:	491e      	ldr	r1, [pc, #120]	; (4019bc <escenario_set+0xf50>)
  401942:	24ff      	movs	r4, #255	; 0xff
  401944:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401946:	4a1e      	ldr	r2, [pc, #120]	; (4019c0 <escenario_set+0xf54>)
  401948:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  40194a:	2300      	movs	r3, #0
  40194c:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40194e:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401950:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401952:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401954:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401956:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401958:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40195a:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40195c:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  40195e:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401960:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401962:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401964:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401966:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401968:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40196a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40196c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40196e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401970:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401974:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401978:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40197c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401980:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401984:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401988:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40198c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401990:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401994:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401998:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40199c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4019a0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4019a4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4019a8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4019ac:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4019b0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4019b4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;	
  4019b8:	f000 bf89 	b.w	4028ce <escenario_set+0x1e62>
  4019bc:	20000708 	.word	0x20000708
  4019c0:	20000c08 	.word	0x20000c08
		
		
	case 0x28:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4019c4:	49b9      	ldr	r1, [pc, #740]	; (401cac <escenario_set+0x1240>)
  4019c6:	2300      	movs	r3, #0
  4019c8:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4019ca:	4ab9      	ldr	r2, [pc, #740]	; (401cb0 <escenario_set+0x1244>)
  4019cc:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4019ce:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4019d0:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4019d2:	24ff      	movs	r4, #255	; 0xff
  4019d4:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4019d6:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4019d8:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4019da:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4019dc:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  4019de:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4019e0:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4019e2:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4019e4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4019e6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4019e8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4019ea:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4019ec:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4019ee:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4019f0:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4019f2:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4019f4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4019f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4019fc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401a00:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401a04:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401a08:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401a0c:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401a10:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401a14:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401a18:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401a1c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401a20:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401a24:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401a28:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401a2c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401a30:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401a34:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401a38:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401a3c:	f000 bf47 	b.w	4028ce <escenario_set+0x1e62>
		
		
		
	case 0x38:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401a40:	499a      	ldr	r1, [pc, #616]	; (401cac <escenario_set+0x1240>)
  401a42:	24ff      	movs	r4, #255	; 0xff
  401a44:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401a46:	4a9a      	ldr	r2, [pc, #616]	; (401cb0 <escenario_set+0x1244>)
  401a48:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401a4a:	2300      	movs	r3, #0
  401a4c:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401a4e:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401a50:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401a52:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401a54:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401a56:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401a58:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401a5a:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401a5c:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401a5e:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401a60:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401a62:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401a64:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401a66:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401a68:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401a6a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401a6c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401a6e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401a70:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401a74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401a78:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401a7c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401a80:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401a84:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401a88:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401a8c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401a90:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401a94:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401a98:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401a9c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401aa0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401aa4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401aa8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401aac:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401ab0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401ab4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401ab8:	f000 bf09 	b.w	4028ce <escenario_set+0x1e62>
		
		
		
	case 0x48:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401abc:	497b      	ldr	r1, [pc, #492]	; (401cac <escenario_set+0x1240>)
  401abe:	2300      	movs	r3, #0
  401ac0:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401ac2:	4a7b      	ldr	r2, [pc, #492]	; (401cb0 <escenario_set+0x1244>)
  401ac4:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401ac6:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401ac8:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401aca:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401acc:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401ace:	24ff      	movs	r4, #255	; 0xff
  401ad0:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401ad2:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401ad4:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401ad6:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401ad8:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401ada:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401adc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401ade:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401ae0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401ae2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401ae4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401ae6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401ae8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401aea:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401aec:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401af0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401af4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401af8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401afc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401b00:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401b04:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401b08:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401b0c:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401b10:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401b14:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401b18:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401b1c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401b20:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401b24:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401b28:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401b2c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401b30:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401b34:	f000 becb 	b.w	4028ce <escenario_set+0x1e62>
		


	case 0x09:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401b38:	495c      	ldr	r1, [pc, #368]	; (401cac <escenario_set+0x1240>)
  401b3a:	24ff      	movs	r4, #255	; 0xff
  401b3c:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401b3e:	4a5c      	ldr	r2, [pc, #368]	; (401cb0 <escenario_set+0x1244>)
  401b40:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401b42:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401b44:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401b46:	2300      	movs	r3, #0
  401b48:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401b4a:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401b4c:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401b4e:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401b50:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401b52:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401b54:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401b56:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401b58:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401b5a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401b5c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401b5e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401b60:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401b62:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401b64:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401b66:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401b68:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401b6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401b70:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401b74:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401b78:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401b7c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401b80:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401b84:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401b88:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401b8c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401b90:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401b94:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401b98:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401b9c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401ba0:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401ba4:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401ba8:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401bac:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401bb0:	f000 be8d 	b.w	4028ce <escenario_set+0x1e62>



	case 0x19:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401bb4:	493d      	ldr	r1, [pc, #244]	; (401cac <escenario_set+0x1240>)
  401bb6:	24ff      	movs	r4, #255	; 0xff
  401bb8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401bba:	4a3d      	ldr	r2, [pc, #244]	; (401cb0 <escenario_set+0x1244>)
  401bbc:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401bbe:	2300      	movs	r3, #0
  401bc0:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401bc2:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401bc4:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401bc6:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401bc8:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401bca:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401bcc:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401bce:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401bd0:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401bd2:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401bd4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401bd6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401bd8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401bda:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401bdc:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401bde:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401be0:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401be2:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401be4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401be8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401bec:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401bf0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401bf4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401bf8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401bfc:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401c00:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401c04:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401c08:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401c0c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401c10:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401c14:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401c18:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401c1c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401c20:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401c24:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401c28:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401c2c:	f000 be4f 	b.w	4028ce <escenario_set+0x1e62>


	case 0x29:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401c30:	491e      	ldr	r1, [pc, #120]	; (401cac <escenario_set+0x1240>)
  401c32:	2300      	movs	r3, #0
  401c34:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401c36:	4a1e      	ldr	r2, [pc, #120]	; (401cb0 <escenario_set+0x1244>)
  401c38:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401c3a:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401c3c:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401c3e:	24ff      	movs	r4, #255	; 0xff
  401c40:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401c42:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401c44:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401c46:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401c48:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401c4a:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401c4c:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401c4e:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401c50:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401c52:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401c54:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401c56:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401c58:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401c5a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401c5c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401c5e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401c60:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401c64:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401c68:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401c6c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401c70:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401c74:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401c78:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401c7c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401c80:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401c84:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401c88:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401c8c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401c90:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401c94:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401c98:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401c9c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401ca0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401ca4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401ca8:	f000 be11 	b.w	4028ce <escenario_set+0x1e62>
  401cac:	20000708 	.word	0x20000708
  401cb0:	20000c08 	.word	0x20000c08



	case 0x39:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401cb4:	49b9      	ldr	r1, [pc, #740]	; (401f9c <escenario_set+0x1530>)
  401cb6:	24ff      	movs	r4, #255	; 0xff
  401cb8:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401cba:	4ab9      	ldr	r2, [pc, #740]	; (401fa0 <escenario_set+0x1534>)
  401cbc:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401cbe:	2300      	movs	r3, #0
  401cc0:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401cc2:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401cc4:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401cc6:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401cc8:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401cca:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401ccc:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401cce:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401cd0:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401cd2:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401cd4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401cd6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401cd8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401cda:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401cdc:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401cde:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401ce0:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401ce2:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401ce4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401ce8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401cec:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401cf0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401cf4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401cf8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401cfc:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401d00:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401d04:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401d08:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401d0c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401d10:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401d14:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401d18:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401d1c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401d20:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401d24:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401d28:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401d2c:	f000 bdcf 	b.w	4028ce <escenario_set+0x1e62>



	case 0x49:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401d30:	499a      	ldr	r1, [pc, #616]	; (401f9c <escenario_set+0x1530>)
  401d32:	2300      	movs	r3, #0
  401d34:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401d36:	4a9a      	ldr	r2, [pc, #616]	; (401fa0 <escenario_set+0x1534>)
  401d38:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401d3a:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401d3c:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401d3e:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401d40:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401d42:	24ff      	movs	r4, #255	; 0xff
  401d44:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401d46:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401d48:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401d4a:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401d4c:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401d4e:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401d50:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401d52:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401d54:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401d56:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401d58:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401d5a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401d5c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401d5e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401d60:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401d64:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401d68:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401d6c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401d70:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401d74:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401d78:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401d7c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401d80:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401d84:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401d88:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401d8c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401d90:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401d94:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401d98:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401d9c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401da0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401da4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401da8:	f000 bd91 	b.w	4028ce <escenario_set+0x1e62>



	case 0x0A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401dac:	497b      	ldr	r1, [pc, #492]	; (401f9c <escenario_set+0x1530>)
  401dae:	24ff      	movs	r4, #255	; 0xff
  401db0:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401db2:	4a7b      	ldr	r2, [pc, #492]	; (401fa0 <escenario_set+0x1534>)
  401db4:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401db6:	644c      	str	r4, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  401db8:	6454      	str	r4, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401dba:	2300      	movs	r3, #0
  401dbc:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401dbe:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401dc0:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401dc2:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401dc4:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401dc6:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401dc8:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401dca:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401dcc:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401dce:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401dd0:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401dd2:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401dd4:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401dd6:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401dd8:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401dda:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401ddc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401de0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401de4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401de8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401dec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401df0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401df4:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401df8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401dfc:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401e00:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401e04:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401e08:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401e0c:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401e10:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401e14:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401e18:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401e1c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401e20:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401e24:	f000 bd53 	b.w	4028ce <escenario_set+0x1e62>



	case 0x1A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401e28:	495c      	ldr	r1, [pc, #368]	; (401f9c <escenario_set+0x1530>)
  401e2a:	24ff      	movs	r4, #255	; 0xff
  401e2c:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401e2e:	4a5c      	ldr	r2, [pc, #368]	; (401fa0 <escenario_set+0x1534>)
  401e30:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401e32:	2300      	movs	r3, #0
  401e34:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401e36:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401e38:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401e3a:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401e3c:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401e3e:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401e40:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401e42:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401e44:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401e46:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401e48:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401e4a:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401e4c:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401e4e:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401e50:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401e52:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401e54:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401e56:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401e58:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401e5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401e60:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401e64:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401e68:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401e6c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401e70:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401e74:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401e78:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401e7c:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401e80:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401e84:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401e88:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401e8c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401e90:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401e94:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401e98:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401e9c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401ea0:	f000 bd15 	b.w	4028ce <escenario_set+0x1e62>


	case 0x2A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401ea4:	493d      	ldr	r1, [pc, #244]	; (401f9c <escenario_set+0x1530>)
  401ea6:	2300      	movs	r3, #0
  401ea8:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401eaa:	4a3d      	ldr	r2, [pc, #244]	; (401fa0 <escenario_set+0x1534>)
  401eac:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401eae:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401eb0:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401eb2:	24ff      	movs	r4, #255	; 0xff
  401eb4:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401eb6:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401eb8:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401eba:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401ebc:	650c      	str	r4, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = ENCENDIDO;
  401ebe:	6514      	str	r4, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  401ec0:	654b      	str	r3, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  401ec2:	6553      	str	r3, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401ec4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401ec6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401ec8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401eca:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401ecc:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401ece:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401ed0:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401ed2:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401ed4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401ed8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401edc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401ee0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401ee4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401ee8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401eec:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401ef0:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401ef4:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401ef8:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401efc:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401f00:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401f04:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401f08:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401f0c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401f10:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401f14:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401f18:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401f1c:	f000 bcd7 	b.w	4028ce <escenario_set+0x1e62>



	case 0x3A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401f20:	491e      	ldr	r1, [pc, #120]	; (401f9c <escenario_set+0x1530>)
  401f22:	24ff      	movs	r4, #255	; 0xff
  401f24:	640c      	str	r4, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  401f26:	4a1e      	ldr	r2, [pc, #120]	; (401fa0 <escenario_set+0x1534>)
  401f28:	6414      	str	r4, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401f2a:	2300      	movs	r3, #0
  401f2c:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401f2e:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401f30:	648c      	str	r4, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = ENCENDIDO;
  401f32:	6494      	str	r4, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  401f34:	64cb      	str	r3, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  401f36:	64d3      	str	r3, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401f38:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401f3a:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401f3c:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401f3e:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401f40:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401f42:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401f44:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401f46:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401f48:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401f4a:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401f4c:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401f4e:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401f50:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401f54:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401f58:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401f5c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401f60:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401f64:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401f68:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401f6c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401f70:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401f74:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401f78:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401f7c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401f80:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  401f84:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401f88:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  401f8c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401f90:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  401f94:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  401f98:	f000 bc99 	b.w	4028ce <escenario_set+0x1e62>
  401f9c:	20000708 	.word	0x20000708
  401fa0:	20000c08 	.word	0x20000c08



	case 0x4A:
		/* Your code here */
		port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  401fa4:	49b7      	ldr	r1, [pc, #732]	; (402284 <escenario_set+0x1818>)
  401fa6:	2300      	movs	r3, #0
  401fa8:	640b      	str	r3, [r1, #64]	; 0x40
		port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  401faa:	4ab7      	ldr	r2, [pc, #732]	; (402288 <escenario_set+0x181c>)
  401fac:	6413      	str	r3, [r2, #64]	; 0x40

		port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  401fae:	644b      	str	r3, [r1, #68]	; 0x44
		port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  401fb0:	6453      	str	r3, [r2, #68]	; 0x44

		port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  401fb2:	648b      	str	r3, [r1, #72]	; 0x48
		port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  401fb4:	6493      	str	r3, [r2, #72]	; 0x48

		port_slots_write[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401fb6:	24ff      	movs	r4, #255	; 0xff
  401fb8:	64cc      	str	r4, [r1, #76]	; 0x4c
		port_slots_default[PICTOGRAMA_2_OFST] = ENCENDIDO;
  401fba:	64d4      	str	r4, [r2, #76]	; 0x4c

		port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  401fbc:	650b      	str	r3, [r1, #80]	; 0x50
		port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  401fbe:	6513      	str	r3, [r2, #80]	; 0x50

		port_slots_write[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401fc0:	654c      	str	r4, [r1, #84]	; 0x54
		port_slots_default[PICTOGRAMA_4_OFST] = ENCENDIDO;
  401fc2:	6554      	str	r4, [r2, #84]	; 0x54

		port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  401fc4:	668b      	str	r3, [r1, #104]	; 0x68
		port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  401fc6:	6693      	str	r3, [r2, #104]	; 0x68

		port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  401fc8:	66cb      	str	r3, [r1, #108]	; 0x6c
		port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  401fca:	66d3      	str	r3, [r2, #108]	; 0x6c

		port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  401fcc:	670b      	str	r3, [r1, #112]	; 0x70
		port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  401fce:	6713      	str	r3, [r2, #112]	; 0x70

		port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  401fd0:	674b      	str	r3, [r1, #116]	; 0x74
		port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  401fd2:	6753      	str	r3, [r2, #116]	; 0x74
		//port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;

		//port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
		//port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;

		port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  401fd4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
		port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  401fd8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

		port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  401fdc:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
		port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  401fe0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  401fe4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
		port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  401fe8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

		port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401fec:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
		port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  401ff0:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

		port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401ff4:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
		port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  401ff8:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

		port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  401ffc:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
		port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402000:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

		port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402004:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
		port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402008:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

		port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40200c:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
		port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402010:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402014:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
		port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402018:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
  40201c:	f000 bc57 	b.w	4028ce <escenario_set+0x1e62>

	case 0x0B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402020:	4998      	ldr	r1, [pc, #608]	; (402284 <escenario_set+0x1818>)
  402022:	23ff      	movs	r3, #255	; 0xff
  402024:	678b      	str	r3, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402026:	4a98      	ldr	r2, [pc, #608]	; (402288 <escenario_set+0x181c>)
  402028:	6793      	str	r3, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40202a:	67cb      	str	r3, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40202c:	67d3      	str	r3, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  40202e:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402030:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  402032:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  402034:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  402036:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  402038:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40203a:	2300      	movs	r3, #0
  40203c:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40203e:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402040:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402042:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402044:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402046:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402048:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40204a:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40204c:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40204e:	6553      	str	r3, [r2, #84]	; 0x54
		
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402050:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402054:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402058:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40205c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402060:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402064:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402068:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40206c:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402070:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402074:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402078:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40207c:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402080:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402084:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402088:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40208c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402090:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402094:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	
	break;
  402098:	f000 bc19 	b.w	4028ce <escenario_set+0x1e62>

	case 0x1B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40209c:	4979      	ldr	r1, [pc, #484]	; (402284 <escenario_set+0x1818>)
  40209e:	24ff      	movs	r4, #255	; 0xff
  4020a0:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4020a2:	4a79      	ldr	r2, [pc, #484]	; (402288 <escenario_set+0x181c>)
  4020a4:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4020a6:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4020a8:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  4020aa:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  4020ac:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  4020ae:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  4020b0:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4020b2:	2300      	movs	r3, #0
  4020b4:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4020b6:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  4020b8:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  4020ba:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4020bc:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4020be:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4020c0:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4020c2:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4020c4:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4020c6:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4020c8:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4020ca:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4020cc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4020d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4020d4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4020d8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4020dc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4020e0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4020e4:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4020e8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4020ec:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4020f0:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4020f4:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4020f8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4020fc:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402100:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402104:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402108:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40210c:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402110:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  402114:	e3db      	b.n	4028ce <escenario_set+0x1e62>


	case 0x2B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402116:	495b      	ldr	r1, [pc, #364]	; (402284 <escenario_set+0x1818>)
  402118:	24ff      	movs	r4, #255	; 0xff
  40211a:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40211c:	4a5a      	ldr	r2, [pc, #360]	; (402288 <escenario_set+0x181c>)
  40211e:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402120:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402122:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402124:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402126:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  402128:	2300      	movs	r3, #0
  40212a:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40212c:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  40212e:	670c      	str	r4, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  402130:	6714      	str	r4, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  402132:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  402134:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402136:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402138:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40213a:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40213c:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40213e:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402140:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402142:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402144:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402146:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40214a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40214e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402152:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402156:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40215a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40215e:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402162:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402166:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40216a:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40216e:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402172:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402176:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40217a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40217e:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402182:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402186:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40218a:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  40218e:	e39e      	b.n	4028ce <escenario_set+0x1e62>


	case 0x3B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402190:	493c      	ldr	r1, [pc, #240]	; (402284 <escenario_set+0x1818>)
  402192:	24ff      	movs	r4, #255	; 0xff
  402194:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402196:	4a3c      	ldr	r2, [pc, #240]	; (402288 <escenario_set+0x181c>)
  402198:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40219a:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40219c:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  40219e:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  4021a0:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4021a2:	2300      	movs	r3, #0
  4021a4:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4021a6:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4021a8:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4021aa:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  4021ac:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  4021ae:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4021b0:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4021b2:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4021b4:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4021b6:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4021b8:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4021ba:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4021bc:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4021be:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4021c0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4021c4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4021c8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4021cc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4021d0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4021d4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4021d8:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4021dc:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4021e0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4021e4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4021e8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4021ec:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4021f0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4021f4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4021f8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4021fc:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402200:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402204:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  402208:	e361      	b.n	4028ce <escenario_set+0x1e62>



	case 0x4B:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40220a:	491e      	ldr	r1, [pc, #120]	; (402284 <escenario_set+0x1818>)
  40220c:	24ff      	movs	r4, #255	; 0xff
  40220e:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402210:	4a1d      	ldr	r2, [pc, #116]	; (402288 <escenario_set+0x181c>)
  402212:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402214:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402216:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  402218:	2300      	movs	r3, #0
  40221a:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  40221c:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  40221e:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  402220:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  402222:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402224:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  402226:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  402228:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40222a:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40222c:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40222e:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402230:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402232:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402234:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402236:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402238:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40223a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40223e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402242:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402246:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40224a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40224e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402252:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402256:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40225a:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40225e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402262:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402266:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40226a:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40226e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402272:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402276:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40227a:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40227e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  402282:	e324      	b.n	4028ce <escenario_set+0x1e62>
  402284:	20000708 	.word	0x20000708
  402288:	20000c08 	.word	0x20000c08

	case 0x0C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40228c:	49b6      	ldr	r1, [pc, #728]	; (402568 <escenario_set+0x1afc>)
  40228e:	23ff      	movs	r3, #255	; 0xff
  402290:	678b      	str	r3, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402292:	4ab6      	ldr	r2, [pc, #728]	; (40256c <escenario_set+0x1b00>)
  402294:	6793      	str	r3, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402296:	67cb      	str	r3, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402298:	67d3      	str	r3, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  40229a:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  40229c:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  40229e:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  4022a0:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  4022a2:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  4022a4:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4022a6:	2300      	movs	r3, #0
  4022a8:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4022aa:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4022ac:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4022ae:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4022b0:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4022b2:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4022b4:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4022b6:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4022b8:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4022ba:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4022bc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4022c0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4022c4:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4022c8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4022cc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4022d0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4022d4:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4022d8:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4022dc:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4022e0:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4022e4:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4022e8:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4022ec:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4022f0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4022f4:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4022f8:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4022fc:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402300:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	
	break;
  402304:	e2e3      	b.n	4028ce <escenario_set+0x1e62>

	case 0x1C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402306:	4998      	ldr	r1, [pc, #608]	; (402568 <escenario_set+0x1afc>)
  402308:	24ff      	movs	r4, #255	; 0xff
  40230a:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40230c:	4a97      	ldr	r2, [pc, #604]	; (40256c <escenario_set+0x1b00>)
  40230e:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402310:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402312:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402314:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402316:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  402318:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  40231a:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40231c:	2300      	movs	r3, #0
  40231e:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402320:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  402322:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  402324:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402326:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402328:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40232a:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40232c:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40232e:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402330:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402332:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402334:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402336:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40233a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40233e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402342:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402346:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40234a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40234e:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402352:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402356:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40235a:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40235e:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402362:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402366:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40236a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40236e:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402372:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402376:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40237a:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  40237e:	e2a6      	b.n	4028ce <escenario_set+0x1e62>


	case 0x2C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402380:	4979      	ldr	r1, [pc, #484]	; (402568 <escenario_set+0x1afc>)
  402382:	24ff      	movs	r4, #255	; 0xff
  402384:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402386:	4a79      	ldr	r2, [pc, #484]	; (40256c <escenario_set+0x1b00>)
  402388:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40238a:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40238c:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  40238e:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402390:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  402392:	2300      	movs	r3, #0
  402394:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  402396:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  402398:	670c      	str	r4, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  40239a:	6714      	str	r4, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40239c:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40239e:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4023a0:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4023a2:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4023a4:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4023a6:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4023a8:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4023aa:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4023ac:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4023ae:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4023b0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4023b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4023b8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4023bc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4023c0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4023c4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4023c8:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4023cc:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4023d0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4023d4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4023d8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4023dc:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4023e0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4023e4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4023e8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4023ec:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4023f0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4023f4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  4023f8:	e269      	b.n	4028ce <escenario_set+0x1e62>


	case 0x3C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4023fa:	495b      	ldr	r1, [pc, #364]	; (402568 <escenario_set+0x1afc>)
  4023fc:	24ff      	movs	r4, #255	; 0xff
  4023fe:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402400:	4a5a      	ldr	r2, [pc, #360]	; (40256c <escenario_set+0x1b00>)
  402402:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402404:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402406:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402408:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  40240a:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40240c:	2300      	movs	r3, #0
  40240e:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  402410:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  402412:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402414:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  402416:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  402418:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40241a:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40241c:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40241e:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402420:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402422:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402424:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402426:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402428:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40242a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40242e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402432:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402436:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40243a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40243e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402442:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402446:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40244a:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40244e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402452:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402456:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40245a:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40245e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402462:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402466:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40246a:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40246e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  402472:	e22c      	b.n	4028ce <escenario_set+0x1e62>

	case 0x4C:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402474:	493c      	ldr	r1, [pc, #240]	; (402568 <escenario_set+0x1afc>)
  402476:	24ff      	movs	r4, #255	; 0xff
  402478:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40247a:	4a3c      	ldr	r2, [pc, #240]	; (40256c <escenario_set+0x1b00>)
  40247c:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40247e:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402480:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  402482:	2300      	movs	r3, #0
  402484:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  402486:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  402488:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  40248a:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40248c:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40248e:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  402490:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  402492:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402494:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402496:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402498:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40249a:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40249c:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40249e:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4024a0:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4024a2:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4024a4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4024a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4024ac:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4024b0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4024b4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4024b8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4024bc:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4024c0:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4024c4:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4024c8:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4024cc:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4024d0:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4024d4:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4024d8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4024dc:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4024e0:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4024e4:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4024e8:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  4024ec:	e1ef      	b.n	4028ce <escenario_set+0x1e62>
	
	case 0x0D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4024ee:	491e      	ldr	r1, [pc, #120]	; (402568 <escenario_set+0x1afc>)
  4024f0:	23ff      	movs	r3, #255	; 0xff
  4024f2:	678b      	str	r3, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4024f4:	4a1d      	ldr	r2, [pc, #116]	; (40256c <escenario_set+0x1b00>)
  4024f6:	6793      	str	r3, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4024f8:	67cb      	str	r3, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4024fa:	67d3      	str	r3, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  4024fc:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  4024fe:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  402500:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  402502:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  402504:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  402506:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  402508:	2300      	movs	r3, #0
  40250a:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40250c:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40250e:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402510:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402512:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402514:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402516:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402518:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40251a:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40251c:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40251e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402522:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402526:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40252a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40252e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402532:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402536:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40253a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40253e:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402542:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402546:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40254a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40254e:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402552:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402556:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40255a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40255e:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402562:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	
	break;
  402566:	e1b2      	b.n	4028ce <escenario_set+0x1e62>
  402568:	20000708 	.word	0x20000708
  40256c:	20000c08 	.word	0x20000c08

	case 0x1D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402570:	49b5      	ldr	r1, [pc, #724]	; (402848 <escenario_set+0x1ddc>)
  402572:	24ff      	movs	r4, #255	; 0xff
  402574:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402576:	4ab5      	ldr	r2, [pc, #724]	; (40284c <escenario_set+0x1de0>)
  402578:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40257a:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40257c:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  40257e:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402580:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  402582:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  402584:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  402586:	2300      	movs	r3, #0
  402588:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40258a:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  40258c:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  40258e:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402590:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402592:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402594:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402596:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402598:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40259a:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40259c:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40259e:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4025a0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  4025a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  4025a8:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4025ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4025b0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4025b4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4025b8:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4025bc:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4025c0:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4025c4:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4025c8:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4025cc:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4025d0:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4025d4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4025d8:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4025dc:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4025e0:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4025e4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  4025e8:	e171      	b.n	4028ce <escenario_set+0x1e62>


	case 0x2D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4025ea:	4997      	ldr	r1, [pc, #604]	; (402848 <escenario_set+0x1ddc>)
  4025ec:	24ff      	movs	r4, #255	; 0xff
  4025ee:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4025f0:	4a96      	ldr	r2, [pc, #600]	; (40284c <escenario_set+0x1de0>)
  4025f2:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4025f4:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4025f6:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  4025f8:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  4025fa:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4025fc:	2300      	movs	r3, #0
  4025fe:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  402600:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = ENCENDIDO;
  402602:	670c      	str	r4, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = ENCENDIDO;
  402604:	6714      	str	r4, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  402606:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  402608:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40260a:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  40260c:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40260e:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402610:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402612:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402614:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402616:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402618:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40261a:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40261e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402622:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402626:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40262a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40262e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402632:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402636:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40263a:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40263e:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402642:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402646:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40264a:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40264e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402652:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402656:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40265a:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40265e:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  402662:	e134      	b.n	4028ce <escenario_set+0x1e62>


	case 0x3D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  402664:	4978      	ldr	r1, [pc, #480]	; (402848 <escenario_set+0x1ddc>)
  402666:	24ff      	movs	r4, #255	; 0xff
  402668:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  40266a:	4a78      	ldr	r2, [pc, #480]	; (40284c <escenario_set+0x1de0>)
  40266c:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  40266e:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  402670:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = ENCENDIDO;
  402672:	668c      	str	r4, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = ENCENDIDO;
  402674:	6694      	str	r4, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  402676:	2300      	movs	r3, #0
  402678:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40267a:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40267c:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  40267e:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  402680:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  402682:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402684:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402686:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402688:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40268a:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40268c:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  40268e:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402690:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402692:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402694:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402698:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40269c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  4026a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  4026a4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  4026a8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4026ac:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4026b0:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4026b4:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4026b8:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4026bc:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4026c0:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4026c4:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4026c8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4026cc:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4026d0:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4026d4:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4026d8:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  4026dc:	e0f7      	b.n	4028ce <escenario_set+0x1e62>

	case 0x4D:
	/* Your code here */
	port_slots_write[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4026de:	495a      	ldr	r1, [pc, #360]	; (402848 <escenario_set+0x1ddc>)
  4026e0:	24ff      	movs	r4, #255	; 0xff
  4026e2:	678c      	str	r4, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4026e4:	4a59      	ldr	r2, [pc, #356]	; (40284c <escenario_set+0x1de0>)
  4026e6:	6794      	str	r4, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4026e8:	67cc      	str	r4, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4026ea:	67d4      	str	r4, [r2, #124]	; 0x7c

	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4026ec:	2300      	movs	r3, #0
  4026ee:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4026f0:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = ENCENDIDO;
  4026f2:	66cc      	str	r4, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = ENCENDIDO;
  4026f4:	66d4      	str	r4, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4026f6:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4026f8:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = ENCENDIDO;
  4026fa:	674c      	str	r4, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = ENCENDIDO;
  4026fc:	6754      	str	r4, [r2, #116]	; 0x74
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4026fe:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402700:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402702:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402704:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402706:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402708:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40270a:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40270c:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  40270e:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402712:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402716:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40271a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40271e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402722:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402726:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40272a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40272e:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402732:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402736:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40273a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40273e:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402742:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402746:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40274a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40274e:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402752:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	
	break;
  402756:	e0ba      	b.n	4028ce <escenario_set+0x1e62>
	
	
	case 0x0E:
	port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  402758:	493b      	ldr	r1, [pc, #236]	; (402848 <escenario_set+0x1ddc>)
  40275a:	2300      	movs	r3, #0
  40275c:	640b      	str	r3, [r1, #64]	; 0x40
	port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  40275e:	4a3b      	ldr	r2, [pc, #236]	; (40284c <escenario_set+0x1de0>)
  402760:	6413      	str	r3, [r2, #64]	; 0x40
	
	port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  402762:	644b      	str	r3, [r1, #68]	; 0x44
	port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  402764:	6453      	str	r3, [r2, #68]	; 0x44
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  402766:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402768:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  40276a:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  40276c:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  40276e:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402770:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  402772:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  402774:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  402776:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  402778:	6693      	str	r3, [r2, #104]	; 0x68
	
	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  40277a:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  40277c:	66d3      	str	r3, [r2, #108]	; 0x6c
	
	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  40277e:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402780:	6713      	str	r3, [r2, #112]	; 0x70
	
	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  402782:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  402784:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402786:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40278a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40278e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402792:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402796:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40279a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40279e:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4027a2:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4027a6:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4027aa:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4027ae:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4027b2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4027b6:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4027ba:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4027be:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4027c2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4027c6:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4027ca:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	break;
  4027ce:	e07e      	b.n	4028ce <escenario_set+0x1e62>
	
	
	case 0x0F:
	port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  4027d0:	491d      	ldr	r1, [pc, #116]	; (402848 <escenario_set+0x1ddc>)
  4027d2:	2300      	movs	r3, #0
  4027d4:	640b      	str	r3, [r1, #64]	; 0x40
	port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  4027d6:	4a1d      	ldr	r2, [pc, #116]	; (40284c <escenario_set+0x1de0>)
  4027d8:	6413      	str	r3, [r2, #64]	; 0x40
	
	port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  4027da:	644b      	str	r3, [r1, #68]	; 0x44
	port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  4027dc:	6453      	str	r3, [r2, #68]	; 0x44
	
	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  4027de:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  4027e0:	6493      	str	r3, [r2, #72]	; 0x48
	
	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  4027e2:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  4027e4:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  4027e6:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  4027e8:	6513      	str	r3, [r2, #80]	; 0x50
	
	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  4027ea:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  4027ec:	6553      	str	r3, [r2, #84]	; 0x54
	
	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  4027ee:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  4027f0:	6693      	str	r3, [r2, #104]	; 0x68
	
	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  4027f2:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  4027f4:	66d3      	str	r3, [r2, #108]	; 0x6c
	
	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  4027f6:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  4027f8:	6713      	str	r3, [r2, #112]	; 0x70
	
	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  4027fa:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  4027fc:	6753      	str	r3, [r2, #116]	; 0x74
	
	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  4027fe:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  402802:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	
	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  402806:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  40280a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
	
	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  40280e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  402812:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	
	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  402816:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40281a:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
	
	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  40281e:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  402822:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
	
	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  402826:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  40282a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	
	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  40282e:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  402832:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	
	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  402836:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  40283a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
	
	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  40283e:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  402842:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	break;
  402846:	e042      	b.n	4028ce <escenario_set+0x1e62>
  402848:	20000708 	.word	0x20000708
  40284c:	20000c08 	.word	0x20000c08
	
	default:
	/* Your code here */
	
	port_slots_write[PASO_MODO_A_ANT_OFST] = APAGADO;
  402850:	4921      	ldr	r1, [pc, #132]	; (4028d8 <escenario_set+0x1e6c>)
  402852:	2300      	movs	r3, #0
  402854:	640b      	str	r3, [r1, #64]	; 0x40
	port_slots_default[PASO_MODO_A_ANT_OFST] = APAGADO;
  402856:	4a21      	ldr	r2, [pc, #132]	; (4028dc <escenario_set+0x1e70>)
  402858:	6413      	str	r3, [r2, #64]	; 0x40

	port_slots_write[PASO_MODO_B_ANT_OFST] = APAGADO;
  40285a:	644b      	str	r3, [r1, #68]	; 0x44
	port_slots_default[PASO_MODO_B_ANT_OFST] = APAGADO;
  40285c:	6453      	str	r3, [r2, #68]	; 0x44

	port_slots_write[PICTOGRAMA_1_OFST] = APAGADO;
  40285e:	648b      	str	r3, [r1, #72]	; 0x48
	port_slots_default[PICTOGRAMA_1_OFST] = APAGADO;
  402860:	6493      	str	r3, [r2, #72]	; 0x48

	port_slots_write[PICTOGRAMA_2_OFST] = APAGADO;
  402862:	64cb      	str	r3, [r1, #76]	; 0x4c
	port_slots_default[PICTOGRAMA_2_OFST] = APAGADO;
  402864:	64d3      	str	r3, [r2, #76]	; 0x4c

	port_slots_write[PICTOGRAMA_3_OFST] = APAGADO;
  402866:	650b      	str	r3, [r1, #80]	; 0x50
	port_slots_default[PICTOGRAMA_3_OFST] = APAGADO;
  402868:	6513      	str	r3, [r2, #80]	; 0x50

	port_slots_write[PICTOGRAMA_4_OFST] = APAGADO;
  40286a:	654b      	str	r3, [r1, #84]	; 0x54
	port_slots_default[PICTOGRAMA_4_OFST] = APAGADO;
  40286c:	6553      	str	r3, [r2, #84]	; 0x54

	port_slots_write[MODO_BIT_1_OFST] = APAGADO;
  40286e:	668b      	str	r3, [r1, #104]	; 0x68
	port_slots_default[MODO_BIT_1_OFST] = APAGADO;
  402870:	6693      	str	r3, [r2, #104]	; 0x68

	port_slots_write[MODO_BIT_2_OFST] = APAGADO;
  402872:	66cb      	str	r3, [r1, #108]	; 0x6c
	port_slots_default[MODO_BIT_2_OFST] = APAGADO;
  402874:	66d3      	str	r3, [r2, #108]	; 0x6c

	port_slots_write[MODO_BIT_3_OFST] = APAGADO;
  402876:	670b      	str	r3, [r1, #112]	; 0x70
	port_slots_default[MODO_BIT_3_OFST] = APAGADO;
  402878:	6713      	str	r3, [r2, #112]	; 0x70

	port_slots_write[MODO_BIT_4_OFST] = APAGADO;
  40287a:	674b      	str	r3, [r1, #116]	; 0x74
	port_slots_default[MODO_BIT_4_OFST] = APAGADO;
  40287c:	6753      	str	r3, [r2, #116]	; 0x74

	port_slots_write[PASO_MODO_A_NEW_OFST] = APAGADO;
  40287e:	678b      	str	r3, [r1, #120]	; 0x78
	port_slots_default[PASO_MODO_A_NEW_OFST] = APAGADO;
  402880:	6793      	str	r3, [r2, #120]	; 0x78

	port_slots_write[PASO_MODO_B_NEW_OFST] = APAGADO;
  402882:	67cb      	str	r3, [r1, #124]	; 0x7c
	port_slots_default[PASO_MODO_B_NEW_OFST] = APAGADO;
  402884:	67d3      	str	r3, [r2, #124]	; 0x7c

	port_slots_write[EMERGENCIA_PASO_OFST] = APAGADO;
  402886:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	port_slots_default[EMERGENCIA_PASO_OFST] = APAGADO;
  40288a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

	port_slots_write[SOLENOIDE_S_OFST] = APAGADO;
  40288e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
	port_slots_default[SOLENOIDE_S_OFST] = APAGADO;
  402892:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	port_slots_write[SOLENOIDE_I_OFST] = APAGADO;
  402896:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
	port_slots_default[SOLENOIDE_I_OFST] = APAGADO;
  40289a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

	port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  40289e:	f8c1 30a8 	str.w	r3, [r1, #168]	; 0xa8
	port_slots_default[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4028a2:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

	port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4028a6:	f8c1 30ac 	str.w	r3, [r1, #172]	; 0xac
	port_slots_default[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  4028aa:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

	port_slots_write[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4028ae:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	port_slots_default[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  4028b2:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

	port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4028b6:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
	port_slots_default[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4028ba:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

	port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4028be:	f8c1 30c4 	str.w	r3, [r1, #196]	; 0xc4
	port_slots_default[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  4028c2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

	port_slots_write[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4028c6:	f8c1 30c8 	str.w	r3, [r1, #200]	; 0xc8
	port_slots_default[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  4028ca:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

	break;
	
	}
	
	port_slots_read[ESCENARIO] = escenario_idx;
  4028ce:	4b04      	ldr	r3, [pc, #16]	; (4028e0 <escenario_set+0x1e74>)
  4028d0:	7058      	strb	r0, [r3, #1]
}
  4028d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4028d6:	4770      	bx	lr
  4028d8:	20000708 	.word	0x20000708
  4028dc:	20000c08 	.word	0x20000c08
  4028e0:	20001008 	.word	0x20001008

004028e4 <UART0_Handler>:


void UART0_Handler()
{
  4028e4:	b510      	push	{r4, lr}
  4028e6:	b082      	sub	sp, #8
	unsigned int static checksum_eltra = 0;
	char_timeout_RS232 = 40;
  4028e8:	2228      	movs	r2, #40	; 0x28
  4028ea:	4b98      	ldr	r3, [pc, #608]	; (402b4c <UART0_Handler+0x268>)
  4028ec:	601a      	str	r2, [r3, #0]
	//	static	int	rx_idx;
	uint8_t received_byte;
	//	unsigned	int	temp_char = 0;
	uint32_t dw_status = uart_get_status(UART0);
  4028ee:	4898      	ldr	r0, [pc, #608]	; (402b50 <UART0_Handler+0x26c>)
  4028f0:	4b98      	ldr	r3, [pc, #608]	; (402b54 <UART0_Handler+0x270>)
  4028f2:	4798      	blx	r3
	unsigned int checksum_hi = 0;
	unsigned int checksum_lo = 0;
	
	

	if(dw_status & UART_SR_RXRDY)
  4028f4:	f010 0f01 	tst.w	r0, #1
  4028f8:	f000 8126 	beq.w	402b48 <UART0_Handler+0x264>
	{
		uart_read(UART0, &received_byte);
  4028fc:	4894      	ldr	r0, [pc, #592]	; (402b50 <UART0_Handler+0x26c>)
  4028fe:	f10d 0107 	add.w	r1, sp, #7
  402902:	4b95      	ldr	r3, [pc, #596]	; (402b58 <UART0_Handler+0x274>)
  402904:	4798      	blx	r3
		//			temp_char = (int)received_byte;
		//	uart_write(UART1, received_byte);

		bufer_serial_rx[rx_idx_RS232++] = (int)received_byte;
  402906:	4995      	ldr	r1, [pc, #596]	; (402b5c <UART0_Handler+0x278>)
  402908:	680a      	ldr	r2, [r1, #0]
  40290a:	1c53      	adds	r3, r2, #1
  40290c:	600b      	str	r3, [r1, #0]
  40290e:	f89d 1007 	ldrb.w	r1, [sp, #7]
  402912:	4893      	ldr	r0, [pc, #588]	; (402b60 <UART0_Handler+0x27c>)
  402914:	5481      	strb	r1, [r0, r2]


		if (rx_idx_RS232 == 0x01) {
  402916:	2b01      	cmp	r3, #1
  402918:	d123      	bne.n	402962 <UART0_Handler+0x7e>
			if ((unsigned int)received_byte == 0x15) {
  40291a:	2915      	cmp	r1, #21
  40291c:	d10a      	bne.n	402934 <UART0_Handler+0x50>
				error_code = ERROR_NACK_eltra;
  40291e:	2242      	movs	r2, #66	; 0x42
  402920:	4b90      	ldr	r3, [pc, #576]	; (402b64 <UART0_Handler+0x280>)
  402922:	701a      	strb	r2, [r3, #0]
				not_ack_RS485();
  402924:	4b90      	ldr	r3, [pc, #576]	; (402b68 <UART0_Handler+0x284>)
  402926:	4798      	blx	r3
				char_timeout_RS485 = 0;
  402928:	2300      	movs	r3, #0
  40292a:	4a90      	ldr	r2, [pc, #576]	; (402b6c <UART0_Handler+0x288>)
  40292c:	6013      	str	r3, [r2, #0]
				rx_idx_RS485 = 0;
  40292e:	4a90      	ldr	r2, [pc, #576]	; (402b70 <UART0_Handler+0x28c>)
  402930:	6013      	str	r3, [r2, #0]
  402932:	e016      	b.n	402962 <UART0_Handler+0x7e>
			}
			else if ((unsigned int)received_byte == 0x06) {
  402934:	2906      	cmp	r1, #6
  402936:	d10a      	bne.n	40294e <UART0_Handler+0x6a>
				rx_idx_RS232 = 0;
  402938:	2200      	movs	r2, #0
  40293a:	4b88      	ldr	r3, [pc, #544]	; (402b5c <UART0_Handler+0x278>)
  40293c:	601a      	str	r2, [r3, #0]
				comando_eltra = 0xFF;
  40293e:	23ff      	movs	r3, #255	; 0xff
  402940:	4a8c      	ldr	r2, [pc, #560]	; (402b74 <UART0_Handler+0x290>)
  402942:	7013      	strb	r3, [r2, #0]
				code0_eltra = 0xFF;
  402944:	4a8c      	ldr	r2, [pc, #560]	; (402b78 <UART0_Handler+0x294>)
  402946:	7013      	strb	r3, [r2, #0]
				sendInquireEltra();
  402948:	4b8c      	ldr	r3, [pc, #560]	; (402b7c <UART0_Handler+0x298>)
  40294a:	4798      	blx	r3
  40294c:	e009      	b.n	402962 <UART0_Handler+0x7e>
			}
			else if ((unsigned int)received_byte == 0x10) {
  40294e:	2910      	cmp	r1, #16
  402950:	d107      	bne.n	402962 <UART0_Handler+0x7e>
				rx_idx_RS232 = 0;
  402952:	2200      	movs	r2, #0
  402954:	4b81      	ldr	r3, [pc, #516]	; (402b5c <UART0_Handler+0x278>)
  402956:	601a      	str	r2, [r3, #0]
				comando_eltra = 0xFF;
  402958:	23ff      	movs	r3, #255	; 0xff
  40295a:	4a86      	ldr	r2, [pc, #536]	; (402b74 <UART0_Handler+0x290>)
  40295c:	7013      	strb	r3, [r2, #0]
                code0_eltra = 0xFF;
  40295e:	4a86      	ldr	r2, [pc, #536]	; (402b78 <UART0_Handler+0x294>)
  402960:	7013      	strb	r3, [r2, #0]
			}
		}
				
		
		if (rx_idx_RS232 == 0x02)
  402962:	4b7e      	ldr	r3, [pc, #504]	; (402b5c <UART0_Handler+0x278>)
  402964:	681b      	ldr	r3, [r3, #0]
  402966:	2b02      	cmp	r3, #2
  402968:	d112      	bne.n	402990 <UART0_Handler+0xac>
		{
			data_leng = 255;
  40296a:	22ff      	movs	r2, #255	; 0xff
  40296c:	4b84      	ldr	r3, [pc, #528]	; (402b80 <UART0_Handler+0x29c>)
  40296e:	601a      	str	r2, [r3, #0]
			if (((unsigned int)received_byte != 0x42) && ((unsigned int) bufer_serial_rx[0] != 0x02))
  402970:	f89d 3007 	ldrb.w	r3, [sp, #7]
  402974:	2b42      	cmp	r3, #66	; 0x42
  402976:	d00b      	beq.n	402990 <UART0_Handler+0xac>
  402978:	4b79      	ldr	r3, [pc, #484]	; (402b60 <UART0_Handler+0x27c>)
  40297a:	781b      	ldrb	r3, [r3, #0]
  40297c:	2b02      	cmp	r3, #2
  40297e:	d007      	beq.n	402990 <UART0_Handler+0xac>
			{
				rx_idx_RS232 = 0;
  402980:	2200      	movs	r2, #0
  402982:	4b76      	ldr	r3, [pc, #472]	; (402b5c <UART0_Handler+0x278>)
  402984:	601a      	str	r2, [r3, #0]
				comando_eltra = 0xFF;
  402986:	23ff      	movs	r3, #255	; 0xff
  402988:	4a7a      	ldr	r2, [pc, #488]	; (402b74 <UART0_Handler+0x290>)
  40298a:	7013      	strb	r3, [r2, #0]
				code0_eltra = 0xFF;
  40298c:	4a7a      	ldr	r2, [pc, #488]	; (402b78 <UART0_Handler+0x294>)
  40298e:	7013      	strb	r3, [r2, #0]
			}
		}
		
		if (rx_idx_RS232 == 0x03)
  402990:	4b72      	ldr	r3, [pc, #456]	; (402b5c <UART0_Handler+0x278>)
  402992:	681b      	ldr	r3, [r3, #0]
  402994:	2b03      	cmp	r3, #3
  402996:	d104      	bne.n	4029a2 <UART0_Handler+0xbe>
		{
			comando_eltra = (int)received_byte;
  402998:	f89d 1007 	ldrb.w	r1, [sp, #7]
  40299c:	4a75      	ldr	r2, [pc, #468]	; (402b74 <UART0_Handler+0x290>)
  40299e:	7011      	strb	r1, [r2, #0]
  4029a0:	e00d      	b.n	4029be <UART0_Handler+0xda>
		}
		
		if (rx_idx_RS232 == 0x04)
  4029a2:	2b04      	cmp	r3, #4
  4029a4:	d104      	bne.n	4029b0 <UART0_Handler+0xcc>
		{
			code0_eltra = (int)received_byte;
  4029a6:	f89d 1007 	ldrb.w	r1, [sp, #7]
  4029aa:	4a73      	ldr	r2, [pc, #460]	; (402b78 <UART0_Handler+0x294>)
  4029ac:	7011      	strb	r1, [r2, #0]
  4029ae:	e00d      	b.n	4029cc <UART0_Handler+0xe8>
		}

		if (rx_idx_RS232 == 0x05)
  4029b0:	2b05      	cmp	r3, #5
  4029b2:	d104      	bne.n	4029be <UART0_Handler+0xda>
		{
			code1_eltra = (int)received_byte;
  4029b4:	f89d 2007 	ldrb.w	r2, [sp, #7]
  4029b8:	4b72      	ldr	r3, [pc, #456]	; (402b84 <UART0_Handler+0x2a0>)
  4029ba:	701a      	strb	r2, [r3, #0]
  4029bc:	e010      	b.n	4029e0 <UART0_Handler+0xfc>
			
		}
		
		if (rx_idx_RS232 == 0x06)
  4029be:	2b06      	cmp	r3, #6
  4029c0:	d104      	bne.n	4029cc <UART0_Handler+0xe8>
		{
			code2_eltra = (int)received_byte;
  4029c2:	f89d 2007 	ldrb.w	r2, [sp, #7]
  4029c6:	4b70      	ldr	r3, [pc, #448]	; (402b88 <UART0_Handler+0x2a4>)
  4029c8:	701a      	strb	r2, [r3, #0]
  4029ca:	e009      	b.n	4029e0 <UART0_Handler+0xfc>
		}
		
		//NO llega el final de trama (Cambiar esta longitud cuando se sopoerta comandos largos)
		if (rx_idx_RS232 > 0x10) {
  4029cc:	2b10      	cmp	r3, #16
  4029ce:	dd07      	ble.n	4029e0 <UART0_Handler+0xfc>
			rx_idx_RS232 = 0;
  4029d0:	2200      	movs	r2, #0
  4029d2:	4b62      	ldr	r3, [pc, #392]	; (402b5c <UART0_Handler+0x278>)
  4029d4:	601a      	str	r2, [r3, #0]
            comando_eltra = 0xFF;
  4029d6:	23ff      	movs	r3, #255	; 0xff
  4029d8:	4a66      	ldr	r2, [pc, #408]	; (402b74 <UART0_Handler+0x290>)
  4029da:	7013      	strb	r3, [r2, #0]
            code0_eltra = 0xFF;
  4029dc:	4a66      	ldr	r2, [pc, #408]	; (402b78 <UART0_Handler+0x294>)
  4029de:	7013      	strb	r3, [r2, #0]
		}

		//Llega FIN de trama
		if (rx_idx_RS232 > 0x06 && (unsigned int)received_byte == 0x04) {
  4029e0:	4b5e      	ldr	r3, [pc, #376]	; (402b5c <UART0_Handler+0x278>)
  4029e2:	681a      	ldr	r2, [r3, #0]
  4029e4:	2a06      	cmp	r2, #6
  4029e6:	f340 80af 	ble.w	402b48 <UART0_Handler+0x264>
  4029ea:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4029ee:	2b04      	cmp	r3, #4
  4029f0:	f040 80aa 	bne.w	402b48 <UART0_Handler+0x264>
			switch (code0_eltra)
  4029f4:	4b60      	ldr	r3, [pc, #384]	; (402b78 <UART0_Handler+0x294>)
  4029f6:	781b      	ldrb	r3, [r3, #0]
  4029f8:	2b52      	cmp	r3, #82	; 0x52
  4029fa:	d004      	beq.n	402a06 <UART0_Handler+0x122>
  4029fc:	2b54      	cmp	r3, #84	; 0x54
  4029fe:	d00b      	beq.n	402a18 <UART0_Handler+0x134>
  402a00:	2b30      	cmp	r3, #48	; 0x30
  402a02:	d131      	bne.n	402a68 <UART0_Handler+0x184>
  402a04:	e011      	b.n	402a2a <UART0_Handler+0x146>
			{
				case 0x52:
					error_code = ERROR_CMD_Refused_eltra;
  402a06:	2243      	movs	r2, #67	; 0x43
  402a08:	4b56      	ldr	r3, [pc, #344]	; (402b64 <UART0_Handler+0x280>)
  402a0a:	701a      	strb	r2, [r3, #0]
					char_timeout_RS232 = 0;
  402a0c:	2300      	movs	r3, #0
  402a0e:	4a4f      	ldr	r2, [pc, #316]	; (402b4c <UART0_Handler+0x268>)
  402a10:	6013      	str	r3, [r2, #0]
					rx_idx_RS232 = 0;
  402a12:	4a52      	ldr	r2, [pc, #328]	; (402b5c <UART0_Handler+0x278>)
  402a14:	6013      	str	r3, [r2, #0]
					break;
  402a16:	e097      	b.n	402b48 <UART0_Handler+0x264>
				case 0x54:
					error_code = ERROR_CMD_no_eltra;
  402a18:	2244      	movs	r2, #68	; 0x44
  402a1a:	4b52      	ldr	r3, [pc, #328]	; (402b64 <UART0_Handler+0x280>)
  402a1c:	701a      	strb	r2, [r3, #0]
					char_timeout_RS232 = 0;
  402a1e:	2300      	movs	r3, #0
  402a20:	4a4a      	ldr	r2, [pc, #296]	; (402b4c <UART0_Handler+0x268>)
  402a22:	6013      	str	r3, [r2, #0]
					rx_idx_RS232 = 0;
  402a24:	4a4d      	ldr	r2, [pc, #308]	; (402b5c <UART0_Handler+0x278>)
  402a26:	6013      	str	r3, [r2, #0]
					break;
  402a28:	e08e      	b.n	402b48 <UART0_Handler+0x264>
				case 0x30:
					
					if ((unsigned int) bufer_serial_rx[rx_idx_RS232-4] != 0x03) {
  402a2a:	1f13      	subs	r3, r2, #4
  402a2c:	494c      	ldr	r1, [pc, #304]	; (402b60 <UART0_Handler+0x27c>)
  402a2e:	5cc9      	ldrb	r1, [r1, r3]
  402a30:	2903      	cmp	r1, #3
  402a32:	d008      	beq.n	402a46 <UART0_Handler+0x162>
						error_code = ERROR_NACK_eltra;
  402a34:	2242      	movs	r2, #66	; 0x42
  402a36:	4b4b      	ldr	r3, [pc, #300]	; (402b64 <UART0_Handler+0x280>)
  402a38:	701a      	strb	r2, [r3, #0]
                        char_timeout_RS232 = 0;
  402a3a:	2300      	movs	r3, #0
  402a3c:	4a43      	ldr	r2, [pc, #268]	; (402b4c <UART0_Handler+0x268>)
  402a3e:	6013      	str	r3, [r2, #0]
                        rx_idx_RS232 = 0;
  402a40:	4a46      	ldr	r2, [pc, #280]	; (402b5c <UART0_Handler+0x278>)
  402a42:	6013      	str	r3, [r2, #0]
						break;
  402a44:	e080      	b.n	402b48 <UART0_Handler+0x264>
                    }
					checksum_eltra = 0;
  402a46:	2000      	movs	r0, #0
  402a48:	4950      	ldr	r1, [pc, #320]	; (402b8c <UART0_Handler+0x2a8>)
  402a4a:	6008      	str	r0, [r1, #0]
					for (int j=0; j< (rx_idx_RS232-4); j++) {
  402a4c:	4283      	cmp	r3, r0
  402a4e:	dd14      	ble.n	402a7a <UART0_Handler+0x196>
  402a50:	4b4f      	ldr	r3, [pc, #316]	; (402b90 <UART0_Handler+0x2ac>)
  402a52:	441a      	add	r2, r3
  402a54:	3a04      	subs	r2, #4
  402a56:	4601      	mov	r1, r0
						checksum_eltra = checksum_eltra ^ (unsigned int) bufer_serial_rx[j];
  402a58:	f813 0f01 	ldrb.w	r0, [r3, #1]!
  402a5c:	4041      	eors	r1, r0
                        char_timeout_RS232 = 0;
                        rx_idx_RS232 = 0;
						break;
                    }
					checksum_eltra = 0;
					for (int j=0; j< (rx_idx_RS232-4); j++) {
  402a5e:	4293      	cmp	r3, r2
  402a60:	d1fa      	bne.n	402a58 <UART0_Handler+0x174>
  402a62:	4b4a      	ldr	r3, [pc, #296]	; (402b8c <UART0_Handler+0x2a8>)
  402a64:	6019      	str	r1, [r3, #0]
  402a66:	e008      	b.n	402a7a <UART0_Handler+0x196>
               	    //    rx_idx_RS232 = 0;
					//	break;
					//}
					break;
				default:
					error_code = ERROR_NACK_eltra;
  402a68:	2242      	movs	r2, #66	; 0x42
  402a6a:	4b3e      	ldr	r3, [pc, #248]	; (402b64 <UART0_Handler+0x280>)
  402a6c:	701a      	strb	r2, [r3, #0]
					char_timeout_RS232 = 0;
  402a6e:	2300      	movs	r3, #0
  402a70:	4a36      	ldr	r2, [pc, #216]	; (402b4c <UART0_Handler+0x268>)
  402a72:	6013      	str	r3, [r2, #0]
                    rx_idx_RS232 = 0;
  402a74:	4a39      	ldr	r2, [pc, #228]	; (402b5c <UART0_Handler+0x278>)
  402a76:	6013      	str	r3, [r2, #0]
                    break;
  402a78:	e066      	b.n	402b48 <UART0_Handler+0x264>
			}
			//Si no se ha encontrado un error
			if (rx_idx_RS232 != 0) {
  402a7a:	4b38      	ldr	r3, [pc, #224]	; (402b5c <UART0_Handler+0x278>)
  402a7c:	681b      	ldr	r3, [r3, #0]
  402a7e:	2b00      	cmp	r3, #0
  402a80:	d062      	beq.n	402b48 <UART0_Handler+0x264>
				switch (comando_eltra)
  402a82:	4b3c      	ldr	r3, [pc, #240]	; (402b74 <UART0_Handler+0x290>)
  402a84:	781b      	ldrb	r3, [r3, #0]
  402a86:	2b3f      	cmp	r3, #63	; 0x3f
  402a88:	d004      	beq.n	402a94 <UART0_Handler+0x1b0>
  402a8a:	2b76      	cmp	r3, #118	; 0x76
  402a8c:	d050      	beq.n	402b30 <UART0_Handler+0x24c>
  402a8e:	2b3c      	cmp	r3, #60	; 0x3c
  402a90:	d15a      	bne.n	402b48 <UART0_Handler+0x264>
  402a92:	e026      	b.n	402ae2 <UART0_Handler+0x1fe>
				{
					case 0x3F:
						port_slots_read[SENSOR_STATUS_ELTRA] = code1_eltra;
  402a94:	4b3b      	ldr	r3, [pc, #236]	; (402b84 <UART0_Handler+0x2a0>)
  402a96:	781b      	ldrb	r3, [r3, #0]
  402a98:	4a3e      	ldr	r2, [pc, #248]	; (402b94 <UART0_Handler+0x2b0>)
  402a9a:	f882 3090 	strb.w	r3, [r2, #144]	; 0x90
						if (code1_eltra == 0x30) {
  402a9e:	2b30      	cmp	r3, #48	; 0x30
  402aa0:	d105      	bne.n	402aae <UART0_Handler+0x1ca>
							LED_SENS_S_OFF;
  402aa2:	2020      	movs	r0, #32
  402aa4:	4c3c      	ldr	r4, [pc, #240]	; (402b98 <UART0_Handler+0x2b4>)
  402aa6:	47a0      	blx	r4
							LED_SENS_I_OFF;
  402aa8:	2021      	movs	r0, #33	; 0x21
  402aaa:	47a0      	blx	r4
  402aac:	e04c      	b.n	402b48 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x31) {
  402aae:	2b31      	cmp	r3, #49	; 0x31
  402ab0:	d106      	bne.n	402ac0 <UART0_Handler+0x1dc>
							LED_SENS_S_OFF;
  402ab2:	2020      	movs	r0, #32
  402ab4:	4b38      	ldr	r3, [pc, #224]	; (402b98 <UART0_Handler+0x2b4>)
  402ab6:	4798      	blx	r3
							LED_SENS_I_ON;
  402ab8:	2021      	movs	r0, #33	; 0x21
  402aba:	4b38      	ldr	r3, [pc, #224]	; (402b9c <UART0_Handler+0x2b8>)
  402abc:	4798      	blx	r3
  402abe:	e043      	b.n	402b48 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x32) {
  402ac0:	2b32      	cmp	r3, #50	; 0x32
  402ac2:	d106      	bne.n	402ad2 <UART0_Handler+0x1ee>
							LED_SENS_S_ON;
  402ac4:	2020      	movs	r0, #32
  402ac6:	4b35      	ldr	r3, [pc, #212]	; (402b9c <UART0_Handler+0x2b8>)
  402ac8:	4798      	blx	r3
							LED_SENS_I_OFF;
  402aca:	2021      	movs	r0, #33	; 0x21
  402acc:	4b32      	ldr	r3, [pc, #200]	; (402b98 <UART0_Handler+0x2b4>)
  402ace:	4798      	blx	r3
  402ad0:	e03a      	b.n	402b48 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x33) {
  402ad2:	2b33      	cmp	r3, #51	; 0x33
  402ad4:	d138      	bne.n	402b48 <UART0_Handler+0x264>
							LED_SENS_S_ON;
  402ad6:	2020      	movs	r0, #32
  402ad8:	4c30      	ldr	r4, [pc, #192]	; (402b9c <UART0_Handler+0x2b8>)
  402ada:	47a0      	blx	r4
							LED_SENS_I_ON;
  402adc:	2021      	movs	r0, #33	; 0x21
  402ade:	47a0      	blx	r4
  402ae0:	e032      	b.n	402b48 <UART0_Handler+0x264>
						}
						break;
					case 0x3C:
						//qu hacer con el estado 0x30?
						if (code0_eltra != 0x30) {
  402ae2:	4b25      	ldr	r3, [pc, #148]	; (402b78 <UART0_Handler+0x294>)
  402ae4:	781b      	ldrb	r3, [r3, #0]
  402ae6:	2b30      	cmp	r3, #48	; 0x30
  402ae8:	d004      	beq.n	402af4 <UART0_Handler+0x210>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x30;
  402aea:	2230      	movs	r2, #48	; 0x30
  402aec:	4b29      	ldr	r3, [pc, #164]	; (402b94 <UART0_Handler+0x2b0>)
  402aee:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
							break;
  402af2:	e029      	b.n	402b48 <UART0_Handler+0x264>
						}
						if (code1_eltra == 0x30) {
  402af4:	4b23      	ldr	r3, [pc, #140]	; (402b84 <UART0_Handler+0x2a0>)
  402af6:	781b      	ldrb	r3, [r3, #0]
  402af8:	2b30      	cmp	r3, #48	; 0x30
  402afa:	d104      	bne.n	402b06 <UART0_Handler+0x222>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x31;
  402afc:	2231      	movs	r2, #49	; 0x31
  402afe:	4b25      	ldr	r3, [pc, #148]	; (402b94 <UART0_Handler+0x2b0>)
  402b00:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  402b04:	e020      	b.n	402b48 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x31) {
  402b06:	2b31      	cmp	r3, #49	; 0x31
  402b08:	d104      	bne.n	402b14 <UART0_Handler+0x230>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x31;
  402b0a:	2231      	movs	r2, #49	; 0x31
  402b0c:	4b21      	ldr	r3, [pc, #132]	; (402b94 <UART0_Handler+0x2b0>)
  402b0e:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  402b12:	e019      	b.n	402b48 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x32) {
  402b14:	2b32      	cmp	r3, #50	; 0x32
  402b16:	d104      	bne.n	402b22 <UART0_Handler+0x23e>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x30;
  402b18:	2230      	movs	r2, #48	; 0x30
  402b1a:	4b1e      	ldr	r3, [pc, #120]	; (402b94 <UART0_Handler+0x2b0>)
  402b1c:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  402b20:	e012      	b.n	402b48 <UART0_Handler+0x264>
						} else if (code1_eltra == 0x38) {
  402b22:	2b38      	cmp	r3, #56	; 0x38
  402b24:	d110      	bne.n	402b48 <UART0_Handler+0x264>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x30;
  402b26:	2230      	movs	r2, #48	; 0x30
  402b28:	4b1a      	ldr	r3, [pc, #104]	; (402b94 <UART0_Handler+0x2b0>)
  402b2a:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  402b2e:	e00b      	b.n	402b48 <UART0_Handler+0x264>
						}
						break;
					case 0x76:
						if (code0_eltra == 0x30 && code1_eltra == 0x30) {
  402b30:	4b11      	ldr	r3, [pc, #68]	; (402b78 <UART0_Handler+0x294>)
  402b32:	781b      	ldrb	r3, [r3, #0]
  402b34:	2b30      	cmp	r3, #48	; 0x30
  402b36:	d107      	bne.n	402b48 <UART0_Handler+0x264>
  402b38:	4b12      	ldr	r3, [pc, #72]	; (402b84 <UART0_Handler+0x2a0>)
  402b3a:	781b      	ldrb	r3, [r3, #0]
  402b3c:	2b30      	cmp	r3, #48	; 0x30
  402b3e:	d103      	bne.n	402b48 <UART0_Handler+0x264>
							port_slots_read[SENSOR_STATUS_ELTRA] = 0x30;
  402b40:	2230      	movs	r2, #48	; 0x30
  402b42:	4b14      	ldr	r3, [pc, #80]	; (402b94 <UART0_Handler+0x2b0>)
  402b44:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
						break;
				}
			}
		}
	}
}
  402b48:	b002      	add	sp, #8
  402b4a:	bd10      	pop	{r4, pc}
  402b4c:	200000fc 	.word	0x200000fc
  402b50:	400e0600 	.word	0x400e0600
  402b54:	004003e5 	.word	0x004003e5
  402b58:	004003e9 	.word	0x004003e9
  402b5c:	20000600 	.word	0x20000600
  402b60:	20000608 	.word	0x20000608
  402b64:	200005f1 	.word	0x200005f1
  402b68:	00400a01 	.word	0x00400a01
  402b6c:	20000124 	.word	0x20000124
  402b70:	20000604 	.word	0x20000604
  402b74:	20000105 	.word	0x20000105
  402b78:	200005e0 	.word	0x200005e0
  402b7c:	004009b1 	.word	0x004009b1
  402b80:	20000118 	.word	0x20000118
  402b84:	200005e2 	.word	0x200005e2
  402b88:	200005f0 	.word	0x200005f0
  402b8c:	200005e4 	.word	0x200005e4
  402b90:	20000607 	.word	0x20000607
  402b94:	20001008 	.word	0x20001008
  402b98:	004005d9 	.word	0x004005d9
  402b9c:	004005c1 	.word	0x004005c1

00402ba0 <UART1_Handler>:

void UART1_Handler()
{
  402ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ba2:	b085      	sub	sp, #20
	unsigned int static sumatoria_v = 0;
	char_timeout_RS485 = 20;
  402ba4:	2214      	movs	r2, #20
  402ba6:	4ba0      	ldr	r3, [pc, #640]	; (402e28 <UART1_Handler+0x288>)
  402ba8:	601a      	str	r2, [r3, #0]
	//	static	int	rx_idx;
	uint8_t received_byte;
	//	unsigned	int	temp_char = 0;
	uint32_t dw_status = uart_get_status(UART1);
  402baa:	48a0      	ldr	r0, [pc, #640]	; (402e2c <UART1_Handler+0x28c>)
  402bac:	4ba0      	ldr	r3, [pc, #640]	; (402e30 <UART1_Handler+0x290>)
  402bae:	4798      	blx	r3



	if(dw_status & UART_SR_RXRDY)
  402bb0:	f010 0f01 	tst.w	r0, #1
  402bb4:	f000 8241 	beq.w	40303a <UART1_Handler+0x49a>
	{
		uart_read(UART1, &received_byte);
  402bb8:	489c      	ldr	r0, [pc, #624]	; (402e2c <UART1_Handler+0x28c>)
  402bba:	f10d 010f 	add.w	r1, sp, #15
  402bbe:	4b9d      	ldr	r3, [pc, #628]	; (402e34 <UART1_Handler+0x294>)
  402bc0:	4798      	blx	r3
		//			temp_char = (int)received_byte;
		//	uart_write(UART1, received_byte);

		bufer_serial_rx[rx_idx_RS485 ++] = (int)received_byte;
  402bc2:	499d      	ldr	r1, [pc, #628]	; (402e38 <UART1_Handler+0x298>)
  402bc4:	680a      	ldr	r2, [r1, #0]
  402bc6:	1c53      	adds	r3, r2, #1
  402bc8:	600b      	str	r3, [r1, #0]
  402bca:	f89d 500f 	ldrb.w	r5, [sp, #15]
  402bce:	499b      	ldr	r1, [pc, #620]	; (402e3c <UART1_Handler+0x29c>)
  402bd0:	548d      	strb	r5, [r1, r2]
		
		if (rx_idx_RS485 == 0x01)
  402bd2:	2b01      	cmp	r3, #1
  402bd4:	d110      	bne.n	402bf8 <UART1_Handler+0x58>
		{
			sumatoria_v = (int)received_byte;
  402bd6:	4b9a      	ldr	r3, [pc, #616]	; (402e40 <UART1_Handler+0x2a0>)
  402bd8:	601d      	str	r5, [r3, #0]
			data_leng = 255;
  402bda:	22ff      	movs	r2, #255	; 0xff
  402bdc:	4b99      	ldr	r3, [pc, #612]	; (402e44 <UART1_Handler+0x2a4>)
  402bde:	601a      	str	r2, [r3, #0]
			if (((unsigned int)received_byte != dev_id) && ((unsigned int)received_byte != 0x80))
  402be0:	4b99      	ldr	r3, [pc, #612]	; (402e48 <UART1_Handler+0x2a8>)
  402be2:	681b      	ldr	r3, [r3, #0]
  402be4:	429d      	cmp	r5, r3
  402be6:	d007      	beq.n	402bf8 <UART1_Handler+0x58>
  402be8:	2d80      	cmp	r5, #128	; 0x80
  402bea:	d005      	beq.n	402bf8 <UART1_Handler+0x58>
			{
				rx_idx_RS485 = 0;
  402bec:	2200      	movs	r2, #0
  402bee:	4b92      	ldr	r3, [pc, #584]	; (402e38 <UART1_Handler+0x298>)
  402bf0:	601a      	str	r2, [r3, #0]
				funcion = 0x20;
  402bf2:	2220      	movs	r2, #32
  402bf4:	4b95      	ldr	r3, [pc, #596]	; (402e4c <UART1_Handler+0x2ac>)
  402bf6:	701a      	strb	r2, [r3, #0]
			}
		}

		
		if ((rx_idx_RS485 != 0x01) && (rx_idx_RS485 < (data_leng + 4)))
  402bf8:	4b8f      	ldr	r3, [pc, #572]	; (402e38 <UART1_Handler+0x298>)
  402bfa:	681b      	ldr	r3, [r3, #0]
  402bfc:	2b01      	cmp	r3, #1
  402bfe:	f000 820f 	beq.w	403020 <UART1_Handler+0x480>
  402c02:	4a90      	ldr	r2, [pc, #576]	; (402e44 <UART1_Handler+0x2a4>)
  402c04:	6812      	ldr	r2, [r2, #0]
  402c06:	3204      	adds	r2, #4
  402c08:	4293      	cmp	r3, r2
  402c0a:	da03      	bge.n	402c14 <UART1_Handler+0x74>
		{
			sumatoria_v ^= (int)received_byte;
  402c0c:	498c      	ldr	r1, [pc, #560]	; (402e40 <UART1_Handler+0x2a0>)
  402c0e:	680a      	ldr	r2, [r1, #0]
  402c10:	406a      	eors	r2, r5
  402c12:	600a      	str	r2, [r1, #0]
		}
		
		if (rx_idx_RS485 == 0x02)
  402c14:	2b02      	cmp	r3, #2
  402c16:	d10f      	bne.n	402c38 <UART1_Handler+0x98>
		{
			if (((int)received_byte == 0x10) || ((int)received_byte == 0x1A) || ((int)received_byte == 0x1B))
  402c18:	2d10      	cmp	r5, #16
  402c1a:	d004      	beq.n	402c26 <UART1_Handler+0x86>
  402c1c:	f1a5 031a 	sub.w	r3, r5, #26
  402c20:	b2db      	uxtb	r3, r3
  402c22:	2b01      	cmp	r3, #1
  402c24:	d802      	bhi.n	402c2c <UART1_Handler+0x8c>
			{
				funcion = (int)received_byte;
  402c26:	4b89      	ldr	r3, [pc, #548]	; (402e4c <UART1_Handler+0x2ac>)
  402c28:	701d      	strb	r5, [r3, #0]
  402c2a:	e005      	b.n	402c38 <UART1_Handler+0x98>
			}
			else
			{
				rx_idx_RS485 = 0;
  402c2c:	2200      	movs	r2, #0
  402c2e:	4b82      	ldr	r3, [pc, #520]	; (402e38 <UART1_Handler+0x298>)
  402c30:	601a      	str	r2, [r3, #0]
				funcion = 0x20;
  402c32:	2220      	movs	r2, #32
  402c34:	4b85      	ldr	r3, [pc, #532]	; (402e4c <UART1_Handler+0x2ac>)
  402c36:	701a      	strb	r2, [r3, #0]
			}
		}
		
		if (rx_idx_RS485 == 3)
  402c38:	4b7f      	ldr	r3, [pc, #508]	; (402e38 <UART1_Handler+0x298>)
  402c3a:	681e      	ldr	r6, [r3, #0]
  402c3c:	2e03      	cmp	r6, #3
  402c3e:	d102      	bne.n	402c46 <UART1_Handler+0xa6>
		{
			port_address = (int)received_byte;
  402c40:	4b83      	ldr	r3, [pc, #524]	; (402e50 <UART1_Handler+0x2b0>)
  402c42:	601d      	str	r5, [r3, #0]
  402c44:	e008      	b.n	402c58 <UART1_Handler+0xb8>
		}

		if (rx_idx_RS485 == 4)
  402c46:	2e04      	cmp	r6, #4
  402c48:	d102      	bne.n	402c50 <UART1_Handler+0xb0>
		{
			data_leng = (int)received_byte;
  402c4a:	4b7e      	ldr	r3, [pc, #504]	; (402e44 <UART1_Handler+0x2a4>)
  402c4c:	601d      	str	r5, [r3, #0]
  402c4e:	e003      	b.n	402c58 <UART1_Handler+0xb8>
		}
		
		if (rx_idx_RS485 == 5)
  402c50:	2e05      	cmp	r6, #5
		{
			escenario_temp = (int)received_byte;
  402c52:	bf04      	itt	eq
  402c54:	4b7f      	ldreq	r3, [pc, #508]	; (402e54 <UART1_Handler+0x2b4>)
  402c56:	601d      	streq	r5, [r3, #0]
		}
		
		
		int	i = 1;

		switch (funcion)
  402c58:	4b7c      	ldr	r3, [pc, #496]	; (402e4c <UART1_Handler+0x2ac>)
  402c5a:	781b      	ldrb	r3, [r3, #0]
  402c5c:	2b1a      	cmp	r3, #26
  402c5e:	f000 80c2 	beq.w	402de6 <UART1_Handler+0x246>
  402c62:	2b1b      	cmp	r3, #27
  402c64:	f000 816c 	beq.w	402f40 <UART1_Handler+0x3a0>
  402c68:	2b10      	cmp	r3, #16
  402c6a:	f040 81cb 	bne.w	403004 <UART1_Handler+0x464>
		{
			case 0x10:

			if (bufer_serial_rx[0] != 0x80)
  402c6e:	4b73      	ldr	r3, [pc, #460]	; (402e3c <UART1_Handler+0x29c>)
  402c70:	781b      	ldrb	r3, [r3, #0]
  402c72:	2b80      	cmp	r3, #128	; 0x80
  402c74:	f000 81c6 	beq.w	403004 <UART1_Handler+0x464>
			{
				if ((rx_idx_RS485 == 0x06) && ((int)received_byte != 0xFC))
  402c78:	2e06      	cmp	r6, #6
  402c7a:	d10b      	bne.n	402c94 <UART1_Handler+0xf4>
  402c7c:	2dfc      	cmp	r5, #252	; 0xfc
  402c7e:	d009      	beq.n	402c94 <UART1_Handler+0xf4>
				{
					error_code = ERROR_OVER;
  402c80:	2202      	movs	r2, #2
  402c82:	4b75      	ldr	r3, [pc, #468]	; (402e58 <UART1_Handler+0x2b8>)
  402c84:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402c86:	4b75      	ldr	r3, [pc, #468]	; (402e5c <UART1_Handler+0x2bc>)
  402c88:	4798      	blx	r3
					char_timeout_RS485 = 0;
  402c8a:	2300      	movs	r3, #0
  402c8c:	4a66      	ldr	r2, [pc, #408]	; (402e28 <UART1_Handler+0x288>)
  402c8e:	6013      	str	r3, [r2, #0]
					rx_idx_RS485 = 0;
  402c90:	4a69      	ldr	r2, [pc, #420]	; (402e38 <UART1_Handler+0x298>)
  402c92:	6013      	str	r3, [r2, #0]
				}

				

				
				sumatoria_v = (unsigned int)bufer_serial_rx[0];
  402c94:	4a69      	ldr	r2, [pc, #420]	; (402e3c <UART1_Handler+0x29c>)
  402c96:	7811      	ldrb	r1, [r2, #0]
				
				for (i = 1; i < (4); i++)
				{
					sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
  402c98:	7853      	ldrb	r3, [r2, #1]
  402c9a:	4059      	eors	r1, r3
  402c9c:	7893      	ldrb	r3, [r2, #2]
  402c9e:	4059      	eors	r1, r3
  402ca0:	78d3      	ldrb	r3, [r2, #3]
  402ca2:	404b      	eors	r3, r1
  402ca4:	4a66      	ldr	r2, [pc, #408]	; (402e40 <UART1_Handler+0x2a0>)
  402ca6:	6013      	str	r3, [r2, #0]
				}
				if ((rx_idx_RS485 == 0x06) && ((-sumatoria_v & 0x000000FF) != (unsigned int)bufer_serial_rx[4] ))
  402ca8:	4a63      	ldr	r2, [pc, #396]	; (402e38 <UART1_Handler+0x298>)
  402caa:	6812      	ldr	r2, [r2, #0]
  402cac:	2a06      	cmp	r2, #6
  402cae:	f040 81a9 	bne.w	403004 <UART1_Handler+0x464>
  402cb2:	425b      	negs	r3, r3
  402cb4:	b2db      	uxtb	r3, r3
  402cb6:	4a61      	ldr	r2, [pc, #388]	; (402e3c <UART1_Handler+0x29c>)
  402cb8:	7912      	ldrb	r2, [r2, #4]
  402cba:	4293      	cmp	r3, r2
  402cbc:	f000 81b3 	beq.w	403026 <UART1_Handler+0x486>
				{
					error_code = ERROR_CHK;
  402cc0:	2203      	movs	r2, #3
  402cc2:	4b65      	ldr	r3, [pc, #404]	; (402e58 <UART1_Handler+0x2b8>)
  402cc4:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402cc6:	4b65      	ldr	r3, [pc, #404]	; (402e5c <UART1_Handler+0x2bc>)
  402cc8:	4798      	blx	r3
				}
				
				if ((rx_idx_RS485 == 6) && ((unsigned char)received_byte == 0xFC))
  402cca:	4b5b      	ldr	r3, [pc, #364]	; (402e38 <UART1_Handler+0x298>)
  402ccc:	681b      	ldr	r3, [r3, #0]
  402cce:	2b06      	cmp	r3, #6
  402cd0:	f040 8198 	bne.w	403004 <UART1_Handler+0x464>
  402cd4:	f89d 300f 	ldrb.w	r3, [sp, #15]
  402cd8:	2bfc      	cmp	r3, #252	; 0xfc
  402cda:	f040 8193 	bne.w	403004 <UART1_Handler+0x464>
				{
					
					
					if ((-sumatoria_v & 0x000000FF) == (unsigned int)bufer_serial_rx[4] )
  402cde:	4b58      	ldr	r3, [pc, #352]	; (402e40 <UART1_Handler+0x2a0>)
  402ce0:	681b      	ldr	r3, [r3, #0]
  402ce2:	425b      	negs	r3, r3
  402ce4:	b2db      	uxtb	r3, r3
  402ce6:	4a55      	ldr	r2, [pc, #340]	; (402e3c <UART1_Handler+0x29c>)
  402ce8:	7912      	ldrb	r2, [r2, #4]
  402cea:	4293      	cmp	r3, r2
  402cec:	d174      	bne.n	402dd8 <UART1_Handler+0x238>
					{
						
						
						sumatoria_v = 0xA1 ^ 0x10 ^ (char)port_address ^ (char)data_leng;
  402cee:	4b58      	ldr	r3, [pc, #352]	; (402e50 <UART1_Handler+0x2b0>)
  402cf0:	681a      	ldr	r2, [r3, #0]
  402cf2:	4b54      	ldr	r3, [pc, #336]	; (402e44 <UART1_Handler+0x2a4>)
  402cf4:	f8d3 e000 	ldr.w	lr, [r3]
  402cf8:	ea82 030e 	eor.w	r3, r2, lr
  402cfc:	f083 03b1 	eor.w	r3, r3, #177	; 0xb1
  402d00:	b2db      	uxtb	r3, r3
  402d02:	494f      	ldr	r1, [pc, #316]	; (402e40 <UART1_Handler+0x2a0>)
  402d04:	600b      	str	r3, [r1, #0]
						
						bufer_seria_tx[0] = 0xA1;
  402d06:	4b56      	ldr	r3, [pc, #344]	; (402e60 <UART1_Handler+0x2c0>)
  402d08:	21a1      	movs	r1, #161	; 0xa1
  402d0a:	7019      	strb	r1, [r3, #0]
						bufer_seria_tx[1] = 0x10;
  402d0c:	2110      	movs	r1, #16
  402d0e:	7059      	strb	r1, [r3, #1]
						bufer_seria_tx[2] = (char)port_address;
  402d10:	709a      	strb	r2, [r3, #2]
						bufer_seria_tx[3] = (char)data_leng;
  402d12:	f883 e003 	strb.w	lr, [r3, #3]
						
						for (i = 4; i < (data_leng + 4); i++)
  402d16:	f10e 0304 	add.w	r3, lr, #4
  402d1a:	2b04      	cmp	r3, #4
  402d1c:	dd3e      	ble.n	402d9c <UART1_Handler+0x1fc>
  402d1e:	4613      	mov	r3, r2
  402d20:	4a47      	ldr	r2, [pc, #284]	; (402e40 <UART1_Handler+0x2a0>)
  402d22:	6815      	ldr	r5, [r2, #0]
  402d24:	4c4f      	ldr	r4, [pc, #316]	; (402e64 <UART1_Handler+0x2c4>)
  402d26:	441c      	add	r4, r3
  402d28:	4e4f      	ldr	r6, [pc, #316]	; (402e68 <UART1_Handler+0x2c8>)
  402d2a:	eb0e 0703 	add.w	r7, lr, r3
							bufer_seria_tx[i] = (char)port_slots_read[port_address];
							sumatoria_v ^= (char)port_slots_read[port_address++];
							
							if (((port_address - 1) == CONFIRMACION_A_ANT_OFST) || ((port_address - 1) == CONFIRMACION_A_NEW_OFST))
							{
								port_slots_read[CONFIRMACION_A_ANT_OFST] = 0;
  402d2e:	4a4f      	ldr	r2, [pc, #316]	; (402e6c <UART1_Handler+0x2cc>)
  402d30:	2100      	movs	r1, #0
								port_slots_read[CERRADA_AS_OFST] = 0;
								port_slots_read[CERRADA_GU_OFST] = 0;
							}
							if (((port_address - 1) == SENSOR_STATUS_ELTRA) )
							{
								port_slots_read[SENSOR_STATUS_ELTRA] = 0x0F;
  402d32:	f04f 0c0f 	mov.w	ip, #15
						bufer_seria_tx[2] = (char)port_address;
						bufer_seria_tx[3] = (char)data_leng;
						
						for (i = 4; i < (data_leng + 4); i++)
						{
							bufer_seria_tx[i] = (char)port_slots_read[port_address];
  402d36:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  402d3a:	f806 0f01 	strb.w	r0, [r6, #1]!
							sumatoria_v ^= (char)port_slots_read[port_address++];
  402d3e:	3301      	adds	r3, #1
  402d40:	4045      	eors	r5, r0
							
							if (((port_address - 1) == CONFIRMACION_A_ANT_OFST) || ((port_address - 1) == CONFIRMACION_A_NEW_OFST))
  402d42:	f023 0002 	bic.w	r0, r3, #2
  402d46:	2881      	cmp	r0, #129	; 0x81
							{
								port_slots_read[CONFIRMACION_A_ANT_OFST] = 0;
  402d48:	bf04      	itt	eq
  402d4a:	f882 1080 	strbeq.w	r1, [r2, #128]	; 0x80
								port_slots_read[CONFIRMACION_A_NEW_OFST] = 0;
  402d4e:	f882 1082 	strbeq.w	r1, [r2, #130]	; 0x82
							}
							
							if (((port_address - 1) == CONFIRMACION_B_ANT_OFST) || ((port_address - 1) == CONFIRMACION_B_NEW_OFST))
  402d52:	2b82      	cmp	r3, #130	; 0x82
  402d54:	d001      	beq.n	402d5a <UART1_Handler+0x1ba>
  402d56:	2b84      	cmp	r3, #132	; 0x84
  402d58:	d103      	bne.n	402d62 <UART1_Handler+0x1c2>
							{
								port_slots_read[CONFIRMACION_B_ANT_OFST] = 0;
  402d5a:	f882 1081 	strb.w	r1, [r2, #129]	; 0x81
								port_slots_read[CONFIRMACION_B_NEW_OFST] = 0;
  402d5e:	f882 1083 	strb.w	r1, [r2, #131]	; 0x83
							}
							
							if (((port_address - 1) == ABIERTA_AS_OFST) || ((port_address - 1) == ABIERTA_GU_OFST))
  402d62:	2b8a      	cmp	r3, #138	; 0x8a
  402d64:	d001      	beq.n	402d6a <UART1_Handler+0x1ca>
  402d66:	2b87      	cmp	r3, #135	; 0x87
  402d68:	d103      	bne.n	402d72 <UART1_Handler+0x1d2>
							{
								port_slots_read[ABIERTA_AS_OFST] = 0;
  402d6a:	f882 1089 	strb.w	r1, [r2, #137]	; 0x89
								port_slots_read[ABIERTA_GU_OFST] = 0;
  402d6e:	f882 1086 	strb.w	r1, [r2, #134]	; 0x86
							}
							
							if (((port_address - 1) == CERRADA_AS_OFST) || ((port_address - 1) == CERRADA_GU_OFST))
  402d72:	2b8b      	cmp	r3, #139	; 0x8b
  402d74:	d001      	beq.n	402d7a <UART1_Handler+0x1da>
  402d76:	2b88      	cmp	r3, #136	; 0x88
  402d78:	d103      	bne.n	402d82 <UART1_Handler+0x1e2>
							{
								port_slots_read[CERRADA_AS_OFST] = 0;
  402d7a:	f882 108a 	strb.w	r1, [r2, #138]	; 0x8a
								port_slots_read[CERRADA_GU_OFST] = 0;
  402d7e:	f882 1087 	strb.w	r1, [r2, #135]	; 0x87
							}
							if (((port_address - 1) == SENSOR_STATUS_ELTRA) )
  402d82:	2b91      	cmp	r3, #145	; 0x91
							{
								port_slots_read[SENSOR_STATUS_ELTRA] = 0x0F;
  402d84:	bf08      	it	eq
  402d86:	f882 c090 	strbeq.w	ip, [r2, #144]	; 0x90
						bufer_seria_tx[0] = 0xA1;
						bufer_seria_tx[1] = 0x10;
						bufer_seria_tx[2] = (char)port_address;
						bufer_seria_tx[3] = (char)data_leng;
						
						for (i = 4; i < (data_leng + 4); i++)
  402d8a:	42bb      	cmp	r3, r7
  402d8c:	d1d3      	bne.n	402d36 <UART1_Handler+0x196>
  402d8e:	f10e 0e04 	add.w	lr, lr, #4
  402d92:	4b2f      	ldr	r3, [pc, #188]	; (402e50 <UART1_Handler+0x2b0>)
  402d94:	601f      	str	r7, [r3, #0]
  402d96:	4b2a      	ldr	r3, [pc, #168]	; (402e40 <UART1_Handler+0x2a0>)
  402d98:	601d      	str	r5, [r3, #0]
  402d9a:	e001      	b.n	402da0 <UART1_Handler+0x200>
  402d9c:	f04f 0e04 	mov.w	lr, #4
							{
								port_slots_read[SENSOR_STATUS_ELTRA] = 0x0F;
							}
						}
						
						bufer_seria_tx[i++] = -(char)sumatoria_v;
  402da0:	4c2f      	ldr	r4, [pc, #188]	; (402e60 <UART1_Handler+0x2c0>)
  402da2:	4b27      	ldr	r3, [pc, #156]	; (402e40 <UART1_Handler+0x2a0>)
  402da4:	681b      	ldr	r3, [r3, #0]
  402da6:	425b      	negs	r3, r3
  402da8:	f804 300e 	strb.w	r3, [r4, lr]
						bufer_seria_tx[i] = 0xFC;
  402dac:	44a6      	add	lr, r4
  402dae:	23fc      	movs	r3, #252	; 0xfc
  402db0:	f88e 3001 	strb.w	r3, [lr, #1]
						
						Pdc	*serial_485;
						pdc_packet_t serial_485_TX_packet;
						serial_485 = uart_get_pdc_base(UART1);
  402db4:	481d      	ldr	r0, [pc, #116]	; (402e2c <UART1_Handler+0x28c>)
  402db6:	4b2e      	ldr	r3, [pc, #184]	; (402e70 <UART1_Handler+0x2d0>)
  402db8:	4798      	blx	r3
  402dba:	4605      	mov	r5, r0
						pdc_enable_transfer(serial_485, PERIPH_PTCR_TXTEN);
  402dbc:	f44f 7180 	mov.w	r1, #256	; 0x100
  402dc0:	4b2c      	ldr	r3, [pc, #176]	; (402e74 <UART1_Handler+0x2d4>)
  402dc2:	4798      	blx	r3
						serial_485_TX_packet.ul_addr = (uint32_t)bufer_seria_tx;
  402dc4:	9401      	str	r4, [sp, #4]
						serial_485_TX_packet.ul_size = (data_leng + 6);
  402dc6:	4b1f      	ldr	r3, [pc, #124]	; (402e44 <UART1_Handler+0x2a4>)
  402dc8:	681b      	ldr	r3, [r3, #0]
  402dca:	3306      	adds	r3, #6
  402dcc:	9302      	str	r3, [sp, #8]
						pdc_tx_init(serial_485, &serial_485_TX_packet, NULL);
  402dce:	4628      	mov	r0, r5
  402dd0:	a901      	add	r1, sp, #4
  402dd2:	2200      	movs	r2, #0
  402dd4:	4b28      	ldr	r3, [pc, #160]	; (402e78 <UART1_Handler+0x2d8>)
  402dd6:	4798      	blx	r3
						
					}
					funcion = 0x20;
  402dd8:	2220      	movs	r2, #32
  402dda:	4b1c      	ldr	r3, [pc, #112]	; (402e4c <UART1_Handler+0x2ac>)
  402ddc:	701a      	strb	r2, [r3, #0]
					rx_idx_RS485 = 0;
  402dde:	2200      	movs	r2, #0
  402de0:	4b15      	ldr	r3, [pc, #84]	; (402e38 <UART1_Handler+0x298>)
  402de2:	601a      	str	r2, [r3, #0]
  402de4:	e10e      	b.n	403004 <UART1_Handler+0x464>
			
			
			
			//
			case 0x1A:
			sumatoria_v = (unsigned int)bufer_serial_rx[0];
  402de6:	4b15      	ldr	r3, [pc, #84]	; (402e3c <UART1_Handler+0x29c>)
  402de8:	781b      	ldrb	r3, [r3, #0]
  402dea:	4a15      	ldr	r2, [pc, #84]	; (402e40 <UART1_Handler+0x2a0>)
  402dec:	6013      	str	r3, [r2, #0]
			for (i = 1; i < (data_leng + 4); i++)
  402dee:	4a15      	ldr	r2, [pc, #84]	; (402e44 <UART1_Handler+0x2a4>)
  402df0:	6817      	ldr	r7, [r2, #0]
  402df2:	1d38      	adds	r0, r7, #4
  402df4:	2801      	cmp	r0, #1
  402df6:	dd0a      	ble.n	402e0e <UART1_Handler+0x26e>
  402df8:	4a10      	ldr	r2, [pc, #64]	; (402e3c <UART1_Handler+0x29c>)
  402dfa:	2401      	movs	r4, #1
			{
				sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
  402dfc:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  402e00:	404b      	eors	r3, r1
			
			
			//
			case 0x1A:
			sumatoria_v = (unsigned int)bufer_serial_rx[0];
			for (i = 1; i < (data_leng + 4); i++)
  402e02:	3401      	adds	r4, #1
  402e04:	4284      	cmp	r4, r0
  402e06:	dbf9      	blt.n	402dfc <UART1_Handler+0x25c>
  402e08:	4a0d      	ldr	r2, [pc, #52]	; (402e40 <UART1_Handler+0x2a0>)
  402e0a:	6013      	str	r3, [r2, #0]
  402e0c:	e000      	b.n	402e10 <UART1_Handler+0x270>
  402e0e:	2401      	movs	r4, #1
				sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
			}
			
			//			int	i = 1;
			//	if ((rx_idx_RS232 == (6 + data_leng)) && (-sumatoria_v != (int)bufer_serial_rx[data_leng + 4]) )
			if ((rx_idx_RS485 == (6 + data_leng)) && ((int)received_byte != 0xFC))
  402e10:	3706      	adds	r7, #6
  402e12:	42be      	cmp	r6, r7
  402e14:	d13f      	bne.n	402e96 <UART1_Handler+0x2f6>
  402e16:	2dfc      	cmp	r5, #252	; 0xfc
  402e18:	d030      	beq.n	402e7c <UART1_Handler+0x2dc>
			{
				error_code = ERROR_OVER;
  402e1a:	2202      	movs	r2, #2
  402e1c:	4b0e      	ldr	r3, [pc, #56]	; (402e58 <UART1_Handler+0x2b8>)
  402e1e:	701a      	strb	r2, [r3, #0]
				not_ack_RS485();
  402e20:	4b0e      	ldr	r3, [pc, #56]	; (402e5c <UART1_Handler+0x2bc>)
  402e22:	4798      	blx	r3
  402e24:	e037      	b.n	402e96 <UART1_Handler+0x2f6>
  402e26:	bf00      	nop
  402e28:	20000124 	.word	0x20000124
  402e2c:	400e0800 	.word	0x400e0800
  402e30:	004003e5 	.word	0x004003e5
  402e34:	004003e9 	.word	0x004003e9
  402e38:	20000604 	.word	0x20000604
  402e3c:	20000608 	.word	0x20000608
  402e40:	200005ec 	.word	0x200005ec
  402e44:	20000118 	.word	0x20000118
  402e48:	2000010c 	.word	0x2000010c
  402e4c:	2000011c 	.word	0x2000011c
  402e50:	200005e8 	.word	0x200005e8
  402e54:	20000110 	.word	0x20000110
  402e58:	200005f1 	.word	0x200005f1
  402e5c:	00400a01 	.word	0x00400a01
  402e60:	20000b08 	.word	0x20000b08
  402e64:	20001007 	.word	0x20001007
  402e68:	20000b0b 	.word	0x20000b0b
  402e6c:	20001008 	.word	0x20001008
  402e70:	004003fd 	.word	0x004003fd
  402e74:	00400151 	.word	0x00400151
  402e78:	00400139 	.word	0x00400139
			}
			else
			{
				if ((rx_idx_RS485 == (0x06 + data_leng)) && ((-sumatoria_v & 0x000000FF) != (unsigned int)bufer_serial_rx[data_leng + 4] ))
  402e7c:	4b70      	ldr	r3, [pc, #448]	; (403040 <UART1_Handler+0x4a0>)
  402e7e:	681b      	ldr	r3, [r3, #0]
  402e80:	425b      	negs	r3, r3
  402e82:	b2db      	uxtb	r3, r3
  402e84:	4a6f      	ldr	r2, [pc, #444]	; (403044 <UART1_Handler+0x4a4>)
  402e86:	5c12      	ldrb	r2, [r2, r0]
  402e88:	4293      	cmp	r3, r2
  402e8a:	d004      	beq.n	402e96 <UART1_Handler+0x2f6>

				{
					error_code = ERROR_CHK;
  402e8c:	2203      	movs	r2, #3
  402e8e:	4b6e      	ldr	r3, [pc, #440]	; (403048 <UART1_Handler+0x4a8>)
  402e90:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402e92:	4b6e      	ldr	r3, [pc, #440]	; (40304c <UART1_Handler+0x4ac>)
  402e94:	4798      	blx	r3
				}
			}

			if ((rx_idx_RS485 == (6 + data_leng)) && ((unsigned int)received_byte == 0xFC))
  402e96:	4b6e      	ldr	r3, [pc, #440]	; (403050 <UART1_Handler+0x4b0>)
  402e98:	681a      	ldr	r2, [r3, #0]
  402e9a:	1d91      	adds	r1, r2, #6
  402e9c:	4b6d      	ldr	r3, [pc, #436]	; (403054 <UART1_Handler+0x4b4>)
  402e9e:	681b      	ldr	r3, [r3, #0]
  402ea0:	4299      	cmp	r1, r3
  402ea2:	f040 80ca 	bne.w	40303a <UART1_Handler+0x49a>
  402ea6:	f89d 300f 	ldrb.w	r3, [sp, #15]
  402eaa:	2bfc      	cmp	r3, #252	; 0xfc
  402eac:	f040 80b1 	bne.w	403012 <UART1_Handler+0x472>
				// 				for (i = 1; i < (data_leng + 4); i++)
				// 				{
				// 					sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
				// 				}

				if ((-sumatoria_v & 0x000000FF) == (unsigned int)bufer_serial_rx[i] )
  402eb0:	4b63      	ldr	r3, [pc, #396]	; (403040 <UART1_Handler+0x4a0>)
  402eb2:	681b      	ldr	r3, [r3, #0]
  402eb4:	425b      	negs	r3, r3
  402eb6:	b2db      	uxtb	r3, r3
  402eb8:	4962      	ldr	r1, [pc, #392]	; (403044 <UART1_Handler+0x4a4>)
  402eba:	5d09      	ldrb	r1, [r1, r4]
  402ebc:	428b      	cmp	r3, r1
  402ebe:	f040 80a8 	bne.w	403012 <UART1_Handler+0x472>
				{
					if ((port_address + data_leng) < 0x80)
  402ec2:	4b65      	ldr	r3, [pc, #404]	; (403058 <UART1_Handler+0x4b8>)
  402ec4:	6819      	ldr	r1, [r3, #0]
  402ec6:	1853      	adds	r3, r2, r1
  402ec8:	2b7f      	cmp	r3, #127	; 0x7f
  402eca:	dc33      	bgt.n	402f34 <UART1_Handler+0x394>
					{
						int	port_address_temp = port_address;
						for (i = 0; i < data_leng; i++)
  402ecc:	2a00      	cmp	r2, #0
  402ece:	dd0d      	ble.n	402eec <UART1_Handler+0x34c>
  402ed0:	4b62      	ldr	r3, [pc, #392]	; (40305c <UART1_Handler+0x4bc>)
  402ed2:	f101 4080 	add.w	r0, r1, #1073741824	; 0x40000000
  402ed6:	3801      	subs	r0, #1
  402ed8:	4961      	ldr	r1, [pc, #388]	; (403060 <UART1_Handler+0x4c0>)
  402eda:	eb01 0180 	add.w	r1, r1, r0, lsl #2
  402ede:	441a      	add	r2, r3
						{
							port_slots_write[port_address_temp++] = bufer_serial_rx[i + 4];
  402ee0:	f813 0f01 	ldrb.w	r0, [r3, #1]!
  402ee4:	f841 0f04 	str.w	r0, [r1, #4]!
				if ((-sumatoria_v & 0x000000FF) == (unsigned int)bufer_serial_rx[i] )
				{
					if ((port_address + data_leng) < 0x80)
					{
						int	port_address_temp = port_address;
						for (i = 0; i < data_leng; i++)
  402ee8:	4293      	cmp	r3, r2
  402eea:	d1f9      	bne.n	402ee0 <UART1_Handler+0x340>
						{
							port_slots_write[port_address_temp++] = bufer_serial_rx[i + 4];
						}
						funcion = 0x20;
  402eec:	2220      	movs	r2, #32
  402eee:	4b5d      	ldr	r3, [pc, #372]	; (403064 <UART1_Handler+0x4c4>)
  402ef0:	701a      	strb	r2, [r3, #0]
						
						if (bufer_serial_rx[0] != 0x80)
  402ef2:	4b54      	ldr	r3, [pc, #336]	; (403044 <UART1_Handler+0x4a4>)
  402ef4:	781b      	ldrb	r3, [r3, #0]
  402ef6:	2b80      	cmp	r3, #128	; 0x80
  402ef8:	f000 8084 	beq.w	403004 <UART1_Handler+0x464>
						{
							bufer_seria_tx[0] = 0xA1;
  402efc:	4c5a      	ldr	r4, [pc, #360]	; (403068 <UART1_Handler+0x4c8>)
  402efe:	23a1      	movs	r3, #161	; 0xa1
  402f00:	7023      	strb	r3, [r4, #0]
							bufer_seria_tx[1] = 0x06;
  402f02:	2306      	movs	r3, #6
  402f04:	7063      	strb	r3, [r4, #1]
							bufer_seria_tx[2] = 0x00;
  402f06:	2500      	movs	r5, #0
  402f08:	70a5      	strb	r5, [r4, #2]
							bufer_seria_tx[3] = -((char)(0xA1 ^ 0x06 ^ 0x00));
  402f0a:	2359      	movs	r3, #89	; 0x59
  402f0c:	70e3      	strb	r3, [r4, #3]
							bufer_seria_tx[4] = 0xFC;
  402f0e:	23fc      	movs	r3, #252	; 0xfc
  402f10:	7123      	strb	r3, [r4, #4]
							
							Pdc	*serial_485;
							pdc_packet_t serial_485_TX_packet;
							serial_485 = uart_get_pdc_base(UART1);
  402f12:	4856      	ldr	r0, [pc, #344]	; (40306c <UART1_Handler+0x4cc>)
  402f14:	4b56      	ldr	r3, [pc, #344]	; (403070 <UART1_Handler+0x4d0>)
  402f16:	4798      	blx	r3
  402f18:	4606      	mov	r6, r0
							pdc_enable_transfer(serial_485, PERIPH_PTCR_TXTEN);
  402f1a:	f44f 7180 	mov.w	r1, #256	; 0x100
  402f1e:	4b55      	ldr	r3, [pc, #340]	; (403074 <UART1_Handler+0x4d4>)
  402f20:	4798      	blx	r3
							serial_485_TX_packet.ul_addr = (uint32_t)bufer_seria_tx;
  402f22:	9401      	str	r4, [sp, #4]
							serial_485_TX_packet.ul_size = 5;
  402f24:	2305      	movs	r3, #5
  402f26:	9302      	str	r3, [sp, #8]
							pdc_tx_init(serial_485, &serial_485_TX_packet, NULL);
  402f28:	4630      	mov	r0, r6
  402f2a:	a901      	add	r1, sp, #4
  402f2c:	462a      	mov	r2, r5
  402f2e:	4b52      	ldr	r3, [pc, #328]	; (403078 <UART1_Handler+0x4d8>)
  402f30:	4798      	blx	r3
  402f32:	e067      	b.n	403004 <UART1_Handler+0x464>
						}
					}
					else
					{
						error_code = ERROR_ACS;
  402f34:	2204      	movs	r2, #4
  402f36:	4b44      	ldr	r3, [pc, #272]	; (403048 <UART1_Handler+0x4a8>)
  402f38:	701a      	strb	r2, [r3, #0]
						not_ack_RS485();
  402f3a:	4b44      	ldr	r3, [pc, #272]	; (40304c <UART1_Handler+0x4ac>)
  402f3c:	4798      	blx	r3
  402f3e:	e061      	b.n	403004 <UART1_Handler+0x464>
			
			

			case 0x1B:

			if (bufer_serial_rx[0] != 0x80)
  402f40:	4b40      	ldr	r3, [pc, #256]	; (403044 <UART1_Handler+0x4a4>)
  402f42:	781b      	ldrb	r3, [r3, #0]
  402f44:	2b80      	cmp	r3, #128	; 0x80
  402f46:	d05d      	beq.n	403004 <UART1_Handler+0x464>
			{
				if ((rx_idx_RS485 == 0x07) && ((int)received_byte != 0xFC))
  402f48:	2e07      	cmp	r6, #7
  402f4a:	d10b      	bne.n	402f64 <UART1_Handler+0x3c4>
  402f4c:	2dfc      	cmp	r5, #252	; 0xfc
  402f4e:	d009      	beq.n	402f64 <UART1_Handler+0x3c4>
				{
					error_code = ERROR_OVER;
  402f50:	2202      	movs	r2, #2
  402f52:	4b3d      	ldr	r3, [pc, #244]	; (403048 <UART1_Handler+0x4a8>)
  402f54:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402f56:	4b3d      	ldr	r3, [pc, #244]	; (40304c <UART1_Handler+0x4ac>)
  402f58:	4798      	blx	r3
					char_timeout_RS485 = 0;
  402f5a:	2300      	movs	r3, #0
  402f5c:	4a47      	ldr	r2, [pc, #284]	; (40307c <UART1_Handler+0x4dc>)
  402f5e:	6013      	str	r3, [r2, #0]
					rx_idx_RS485 = 0;
  402f60:	4a3c      	ldr	r2, [pc, #240]	; (403054 <UART1_Handler+0x4b4>)
  402f62:	6013      	str	r3, [r2, #0]
				}


				sumatoria_v = (unsigned int)bufer_serial_rx[0];
  402f64:	4b37      	ldr	r3, [pc, #220]	; (403044 <UART1_Handler+0x4a4>)
  402f66:	7819      	ldrb	r1, [r3, #0]
				
				for (i = 1; i < (5); i++)
				{
					sumatoria_v ^= (unsigned int)bufer_serial_rx[i];
  402f68:	785a      	ldrb	r2, [r3, #1]
  402f6a:	4051      	eors	r1, r2
  402f6c:	789a      	ldrb	r2, [r3, #2]
  402f6e:	4051      	eors	r1, r2
  402f70:	78da      	ldrb	r2, [r3, #3]
  402f72:	404a      	eors	r2, r1
  402f74:	791b      	ldrb	r3, [r3, #4]
  402f76:	4053      	eors	r3, r2
  402f78:	4a31      	ldr	r2, [pc, #196]	; (403040 <UART1_Handler+0x4a0>)
  402f7a:	6013      	str	r3, [r2, #0]
				}
				
				if ((rx_idx_RS485 == 0x07) && ((-sumatoria_v & 0x000000FF) != (unsigned int)bufer_serial_rx[5] ))
  402f7c:	4a35      	ldr	r2, [pc, #212]	; (403054 <UART1_Handler+0x4b4>)
  402f7e:	6812      	ldr	r2, [r2, #0]
  402f80:	2a07      	cmp	r2, #7
  402f82:	d13f      	bne.n	403004 <UART1_Handler+0x464>
  402f84:	425b      	negs	r3, r3
  402f86:	b2db      	uxtb	r3, r3
  402f88:	4a2e      	ldr	r2, [pc, #184]	; (403044 <UART1_Handler+0x4a4>)
  402f8a:	7952      	ldrb	r2, [r2, #5]
  402f8c:	4293      	cmp	r3, r2
  402f8e:	d04f      	beq.n	403030 <UART1_Handler+0x490>
				{
					error_code = ERROR_CHK;
  402f90:	2203      	movs	r2, #3
  402f92:	4b2d      	ldr	r3, [pc, #180]	; (403048 <UART1_Handler+0x4a8>)
  402f94:	701a      	strb	r2, [r3, #0]
					not_ack_RS485();
  402f96:	4b2d      	ldr	r3, [pc, #180]	; (40304c <UART1_Handler+0x4ac>)
  402f98:	4798      	blx	r3
				}
				
				if ((rx_idx_RS485 == 7) && ((unsigned char)received_byte == 0xFC))
  402f9a:	4b2e      	ldr	r3, [pc, #184]	; (403054 <UART1_Handler+0x4b4>)
  402f9c:	681b      	ldr	r3, [r3, #0]
  402f9e:	2b07      	cmp	r3, #7
  402fa0:	d130      	bne.n	403004 <UART1_Handler+0x464>
  402fa2:	f89d 300f 	ldrb.w	r3, [sp, #15]
  402fa6:	2bfc      	cmp	r3, #252	; 0xfc
  402fa8:	d12c      	bne.n	403004 <UART1_Handler+0x464>
				{
					
					
					if ((-sumatoria_v & 0x000000FF) == (unsigned int)bufer_serial_rx[5] )
  402faa:	4b25      	ldr	r3, [pc, #148]	; (403040 <UART1_Handler+0x4a0>)
  402fac:	681b      	ldr	r3, [r3, #0]
  402fae:	425b      	negs	r3, r3
  402fb0:	b2db      	uxtb	r3, r3
  402fb2:	4a24      	ldr	r2, [pc, #144]	; (403044 <UART1_Handler+0x4a4>)
  402fb4:	7952      	ldrb	r2, [r2, #5]
  402fb6:	4293      	cmp	r3, r2
  402fb8:	d11e      	bne.n	402ff8 <UART1_Handler+0x458>
						//	error_code = ERROR_SCN;
						//	not_ack_RS485();
						//}
						//else
						//{
							escenario_set(escenario_temp);
  402fba:	4b31      	ldr	r3, [pc, #196]	; (403080 <UART1_Handler+0x4e0>)
  402fbc:	7818      	ldrb	r0, [r3, #0]
  402fbe:	4b31      	ldr	r3, [pc, #196]	; (403084 <UART1_Handler+0x4e4>)
  402fc0:	4798      	blx	r3
							bufer_seria_tx[0] = 0xA1;
  402fc2:	4c29      	ldr	r4, [pc, #164]	; (403068 <UART1_Handler+0x4c8>)
  402fc4:	23a1      	movs	r3, #161	; 0xa1
  402fc6:	7023      	strb	r3, [r4, #0]
							bufer_seria_tx[1] = 0x06;
  402fc8:	2306      	movs	r3, #6
  402fca:	7063      	strb	r3, [r4, #1]
							bufer_seria_tx[2] = 0x00;
  402fcc:	2500      	movs	r5, #0
  402fce:	70a5      	strb	r5, [r4, #2]
							bufer_seria_tx[3] = -((char)(0xA1 ^ 0x06 ^ 0x00));
  402fd0:	2359      	movs	r3, #89	; 0x59
  402fd2:	70e3      	strb	r3, [r4, #3]
							bufer_seria_tx[4] = 0xFC;
  402fd4:	23fc      	movs	r3, #252	; 0xfc
  402fd6:	7123      	strb	r3, [r4, #4]
							
							Pdc	*serial_485;
							pdc_packet_t serial_485_TX_packet;
							serial_485 = uart_get_pdc_base(UART1);
  402fd8:	4824      	ldr	r0, [pc, #144]	; (40306c <UART1_Handler+0x4cc>)
  402fda:	4b25      	ldr	r3, [pc, #148]	; (403070 <UART1_Handler+0x4d0>)
  402fdc:	4798      	blx	r3
  402fde:	4606      	mov	r6, r0
							pdc_enable_transfer(serial_485, PERIPH_PTCR_TXTEN);
  402fe0:	f44f 7180 	mov.w	r1, #256	; 0x100
  402fe4:	4b23      	ldr	r3, [pc, #140]	; (403074 <UART1_Handler+0x4d4>)
  402fe6:	4798      	blx	r3
							serial_485_TX_packet.ul_addr = (uint32_t)bufer_seria_tx;
  402fe8:	9401      	str	r4, [sp, #4]
							serial_485_TX_packet.ul_size = 5;
  402fea:	2305      	movs	r3, #5
  402fec:	9302      	str	r3, [sp, #8]
							pdc_tx_init(serial_485, &serial_485_TX_packet, NULL);
  402fee:	4630      	mov	r0, r6
  402ff0:	a901      	add	r1, sp, #4
  402ff2:	462a      	mov	r2, r5
  402ff4:	4b20      	ldr	r3, [pc, #128]	; (403078 <UART1_Handler+0x4d8>)
  402ff6:	4798      	blx	r3
						//}
						

						
					}
					funcion = 0x20;
  402ff8:	2220      	movs	r2, #32
  402ffa:	4b1a      	ldr	r3, [pc, #104]	; (403064 <UART1_Handler+0x4c4>)
  402ffc:	701a      	strb	r2, [r3, #0]
					rx_idx_RS485 = 0;
  402ffe:	2200      	movs	r2, #0
  403000:	4b14      	ldr	r3, [pc, #80]	; (403054 <UART1_Handler+0x4b4>)
  403002:	601a      	str	r2, [r3, #0]
			break;
			
			
		}

		if (rx_idx_RS485 == (6 + data_leng))
  403004:	4b12      	ldr	r3, [pc, #72]	; (403050 <UART1_Handler+0x4b0>)
  403006:	681b      	ldr	r3, [r3, #0]
  403008:	3306      	adds	r3, #6
  40300a:	4a12      	ldr	r2, [pc, #72]	; (403054 <UART1_Handler+0x4b4>)
  40300c:	6812      	ldr	r2, [r2, #0]
  40300e:	4293      	cmp	r3, r2
  403010:	d113      	bne.n	40303a <UART1_Handler+0x49a>
		{
			rx_idx_RS485 = 0;
  403012:	2200      	movs	r2, #0
  403014:	4b0f      	ldr	r3, [pc, #60]	; (403054 <UART1_Handler+0x4b4>)
  403016:	601a      	str	r2, [r3, #0]
			funcion = 0x20;
  403018:	2220      	movs	r2, #32
  40301a:	4b12      	ldr	r3, [pc, #72]	; (403064 <UART1_Handler+0x4c4>)
  40301c:	701a      	strb	r2, [r3, #0]
  40301e:	e00c      	b.n	40303a <UART1_Handler+0x49a>
				rx_idx_RS485 = 0;
				funcion = 0x20;
			}
		}
		
		if (rx_idx_RS485 == 3)
  403020:	4b0c      	ldr	r3, [pc, #48]	; (403054 <UART1_Handler+0x4b4>)
  403022:	681e      	ldr	r6, [r3, #0]
  403024:	e614      	b.n	402c50 <UART1_Handler+0xb0>
				{
					error_code = ERROR_CHK;
					not_ack_RS485();
				}
				
				if ((rx_idx_RS485 == 6) && ((unsigned char)received_byte == 0xFC))
  403026:	f89d 300f 	ldrb.w	r3, [sp, #15]
  40302a:	2bfc      	cmp	r3, #252	; 0xfc
  40302c:	d1ea      	bne.n	403004 <UART1_Handler+0x464>
  40302e:	e65e      	b.n	402cee <UART1_Handler+0x14e>
				{
					error_code = ERROR_CHK;
					not_ack_RS485();
				}
				
				if ((rx_idx_RS485 == 7) && ((unsigned char)received_byte == 0xFC))
  403030:	f89d 300f 	ldrb.w	r3, [sp, #15]
  403034:	2bfc      	cmp	r3, #252	; 0xfc
  403036:	d1e5      	bne.n	403004 <UART1_Handler+0x464>
  403038:	e7bf      	b.n	402fba <UART1_Handler+0x41a>
			rx_idx_RS485 = 0;
			funcion = 0x20;
		}
		
	}
}
  40303a:	b005      	add	sp, #20
  40303c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40303e:	bf00      	nop
  403040:	200005ec 	.word	0x200005ec
  403044:	20000608 	.word	0x20000608
  403048:	200005f1 	.word	0x200005f1
  40304c:	00400a01 	.word	0x00400a01
  403050:	20000118 	.word	0x20000118
  403054:	20000604 	.word	0x20000604
  403058:	200005e8 	.word	0x200005e8
  40305c:	2000060b 	.word	0x2000060b
  403060:	20000708 	.word	0x20000708
  403064:	2000011c 	.word	0x2000011c
  403068:	20000b08 	.word	0x20000b08
  40306c:	400e0800 	.word	0x400e0800
  403070:	004003fd 	.word	0x004003fd
  403074:	00400151 	.word	0x00400151
  403078:	00400139 	.word	0x00400139
  40307c:	20000124 	.word	0x20000124
  403080:	20000110 	.word	0x20000110
  403084:	00400a6d 	.word	0x00400a6d

00403088 <main>:
* \brief Application entry point for pdc_uart example.
*
* \return Unused (ANSI-C compatibility).
*/
int main(void)
{
  403088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40308c:	b087      	sub	sp, #28
	//! [board_setup]
	sysclk_init();
  40308e:	4bae      	ldr	r3, [pc, #696]	; (403348 <main+0x2c0>)
  403090:	4798      	blx	r3
	board_init();
  403092:	4bae      	ldr	r3, [pc, #696]	; (40334c <main+0x2c4>)
  403094:	4798      	blx	r3
	/* Initialize the SAM system */
	delay_init();
	matrix_set_system_io(CCFG_SYSIO_SYSIO10 | CCFG_SYSIO_SYSIO11 | CCFG_SYSIO_SYSIO12 );
  403096:	f44f 50e0 	mov.w	r0, #7168	; 0x1c00
  40309a:	4bad      	ldr	r3, [pc, #692]	; (403350 <main+0x2c8>)
  40309c:	4798      	blx	r3
	
	
	
	//	TQ paso / confirm
	gpio_configure_pin(NA,PIO_OUTPUT_0 | PIO_DEFAULT);	//	NA
  40309e:	200f      	movs	r0, #15
  4030a0:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030a4:	4cab      	ldr	r4, [pc, #684]	; (403354 <main+0x2cc>)
  4030a6:	47a0      	blx	r4
	gpio_configure_pin(EMERGENCIA_PASO,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030a8:	200e      	movs	r0, #14
  4030aa:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030ae:	47a0      	blx	r4
	gpio_configure_pin(PASO_MODO_A,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030b0:	2018      	movs	r0, #24
  4030b2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030b6:	47a0      	blx	r4
	gpio_configure_pin(PASO_MODO_B,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030b8:	200d      	movs	r0, #13
  4030ba:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030be:	47a0      	blx	r4
	gpio_configure_pin(CONFIRMACION_A,PIO_INPUT | PIO_DEFAULT);	//
  4030c0:	2010      	movs	r0, #16
  4030c2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030c6:	47a0      	blx	r4
	gpio_configure_pin(CONFIRMACION_B,PIO_INPUT | PIO_DEFAULT);	//
  4030c8:	2014      	movs	r0, #20
  4030ca:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030ce:	47a0      	blx	r4
	
	//	Emergencia ppl
	gpio_configure_pin(EMERGENCIA_PPL,PIO_INPUT | PIO_DEFAULT);	//
  4030d0:	202e      	movs	r0, #46	; 0x2e
  4030d2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4030d6:	47a0      	blx	r4
	
	// TQ config / modo
	gpio_configure_pin(MODO_BIT_1,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030d8:	200b      	movs	r0, #11
  4030da:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030de:	47a0      	blx	r4
	gpio_configure_pin(MODO_BIT_2,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030e0:	200c      	movs	r0, #12
  4030e2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030e6:	47a0      	blx	r4
	gpio_configure_pin(MODO_BIT_3,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030e8:	201a      	movs	r0, #26
  4030ea:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030ee:	47a0      	blx	r4
	gpio_configure_pin(MODO_BIT_4,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030f0:	2019      	movs	r0, #25
  4030f2:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030f6:	47a0      	blx	r4
	
	// Pictogramas
	gpio_configure_pin(PICTOGRAMA_1,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4030f8:	2006      	movs	r0, #6
  4030fa:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4030fe:	47a0      	blx	r4
	gpio_configure_pin(PICTOGRAMA_2,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403100:	2005      	movs	r0, #5
  403102:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403106:	47a0      	blx	r4
	gpio_configure_pin(PICTOGRAMA_3,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403108:	2007      	movs	r0, #7
  40310a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40310e:	47a0      	blx	r4
	gpio_configure_pin(PICTOGRAMA_4,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403110:	2008      	movs	r0, #8
  403112:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403116:	47a0      	blx	r4
	
	// PMR
	gpio_configure_pin(ABIERTA,PIO_INPUT | PIO_DEFAULT);	//
  403118:	2004      	movs	r0, #4
  40311a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40311e:	47a0      	blx	r4
	gpio_configure_pin(CERRADA,PIO_INPUT | PIO_DEFAULT);	//
  403120:	201b      	movs	r0, #27
  403122:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403126:	47a0      	blx	r4
	gpio_configure_pin(ALARMADA,PIO_INPUT | PIO_DEFAULT);	//
  403128:	201c      	movs	r0, #28
  40312a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40312e:	47a0      	blx	r4
	gpio_configure_pin(APERTURA_DERECHA,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403130:	201d      	movs	r0, #29
  403132:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403136:	47a0      	blx	r4
	gpio_configure_pin(APERTURA_IZQUIERDA,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403138:	201e      	movs	r0, #30
  40313a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40313e:	47a0      	blx	r4
	gpio_configure_pin(EMERGENCIA_PMR,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403140:	2003      	movs	r0, #3
  403142:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403146:	47a0      	blx	r4
	
	// Capturadora
	gpio_configure_pin(SENSOR_I,PIO_INPUT | PIO_DEFAULT);	//
  403148:	202d      	movs	r0, #45	; 0x2d
  40314a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40314e:	47a0      	blx	r4
	gpio_configure_pin(SENSOR_S,PIO_INPUT | PIO_DEFAULT);	//
  403150:	202b      	movs	r0, #43	; 0x2b
  403152:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403156:	47a0      	blx	r4
	gpio_configure_pin(SOLENOIDE_I,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403158:	202c      	movs	r0, #44	; 0x2c
  40315a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40315e:	47a0      	blx	r4
	gpio_configure_pin(SOLENOIDE_S,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  403160:	202a      	movs	r0, #42	; 0x2a
  403162:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403166:	47a0      	blx	r4
	
	//	Dip switch
	gpio_configure_pin(BIT_0,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403168:	4d7b      	ldr	r5, [pc, #492]	; (403358 <main+0x2d0>)
  40316a:	2015      	movs	r0, #21
  40316c:	4629      	mov	r1, r5
  40316e:	47a0      	blx	r4
	gpio_configure_pin(BIT_1,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403170:	2013      	movs	r0, #19
  403172:	4629      	mov	r1, r5
  403174:	47a0      	blx	r4
	gpio_configure_pin(BIT_2,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403176:	2016      	movs	r0, #22
  403178:	4629      	mov	r1, r5
  40317a:	47a0      	blx	r4
	gpio_configure_pin(BIT_3,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  40317c:	2017      	movs	r0, #23
  40317e:	4629      	mov	r1, r5
  403180:	47a0      	blx	r4
	
	//	Dip switch_escenario
	gpio_configure_pin(BIT_SC_0,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403182:	2024      	movs	r0, #36	; 0x24
  403184:	4629      	mov	r1, r5
  403186:	47a0      	blx	r4
	gpio_configure_pin(BIT_SC_0,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403188:	2024      	movs	r0, #36	; 0x24
  40318a:	4629      	mov	r1, r5
  40318c:	47a0      	blx	r4
	gpio_configure_pin(BIT_SC_0,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  40318e:	2024      	movs	r0, #36	; 0x24
  403190:	4629      	mov	r1, r5
  403192:	47a0      	blx	r4
	gpio_configure_pin(BIT_SC_0,PIO_INPUT | PIO_DEFAULT | PIO_PULLUP);	//
  403194:	2024      	movs	r0, #36	; 0x24
  403196:	4629      	mov	r1, r5
  403198:	47a0      	blx	r4

	//	LEDs
	gpio_configure_pin(LED_SENS_S,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  40319a:	2020      	movs	r0, #32
  40319c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4031a0:	47a0      	blx	r4
	gpio_configure_pin(LED_SENS_I,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4031a2:	2021      	movs	r0, #33	; 0x21
  4031a4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4031a8:	47a0      	blx	r4
	gpio_configure_pin(LED_3,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4031aa:	2011      	movs	r0, #17
  4031ac:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4031b0:	47a0      	blx	r4
	gpio_configure_pin(LED_4,PIO_OUTPUT_0 | PIO_DEFAULT);	//
  4031b2:	2012      	movs	r0, #18
  4031b4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4031b8:	47a0      	blx	r4


	// 	/* Configura UART. */

	//	#include "asf.h" //uart.h etc. included here
	pmc_enable_periph_clk(ID_UART1);
  4031ba:	2009      	movs	r0, #9
  4031bc:	4c67      	ldr	r4, [pc, #412]	; (40335c <main+0x2d4>)
  4031be:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_UART0);
  4031c0:	2008      	movs	r0, #8
  4031c2:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOB);
  4031c4:	200c      	movs	r0, #12
  4031c6:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PIOA);
  4031c8:	200b      	movs	r0, #11
  4031ca:	47a0      	blx	r4
	#define PINS_UART1_ID       ID_PIOB
	#define PINS_UART1_TYPE     PIO_PERIPH_A
	#define PINS_UART1_ATTR     PIO_DEFAULT

	// set the pins to use the uart peripheral
	pio_configure(PINS_UART1_PIO, PINS_UART1_TYPE, PINS_UART1_MASK, PINS_UART1_ATTR);
  4031cc:	4864      	ldr	r0, [pc, #400]	; (403360 <main+0x2d8>)
  4031ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4031d2:	220c      	movs	r2, #12
  4031d4:	2300      	movs	r3, #0
  4031d6:	4c63      	ldr	r4, [pc, #396]	; (403364 <main+0x2dc>)
  4031d8:	47a0      	blx	r4

	//enable the uart peripherial clock


	const sam_uart_opt_t uart1_settings =
  4031da:	4b63      	ldr	r3, [pc, #396]	; (403368 <main+0x2e0>)
  4031dc:	9303      	str	r3, [sp, #12]
  4031de:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4031e2:	9304      	str	r3, [sp, #16]
  4031e4:	f44f 6800 	mov.w	r8, #2048	; 0x800
  4031e8:	f8cd 8014 	str.w	r8, [sp, #20]
	{ sysclk_get_cpu_hz(), UART_SERIAL_BAUDRATE_485, UART_SERIAL_MODE };

	uart_init(UART1,&uart1_settings);      //Init UART1 and enable Rx and Tx
  4031ec:	4c5f      	ldr	r4, [pc, #380]	; (40336c <main+0x2e4>)
  4031ee:	4620      	mov	r0, r4
  4031f0:	a903      	add	r1, sp, #12
  4031f2:	4b5f      	ldr	r3, [pc, #380]	; (403370 <main+0x2e8>)
  4031f4:	4798      	blx	r3

	uart_enable_interrupt(UART1,UART_IER_RXRDY);   //Interrupt reading ready
  4031f6:	4620      	mov	r0, r4
  4031f8:	2101      	movs	r1, #1
  4031fa:	4e5e      	ldr	r6, [pc, #376]	; (403374 <main+0x2ec>)
  4031fc:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4031fe:	4d5e      	ldr	r5, [pc, #376]	; (403378 <main+0x2f0>)
  403200:	f44f 7b00 	mov.w	fp, #512	; 0x200
  403204:	f8c5 b000 	str.w	fp, [r5]
	NVIC_EnableIRQ(UART1_IRQn);

	// 	uart_init(UART1, &serial_485_opt_t);
	uart_enable_tx(UART1);
  403208:	4620      	mov	r0, r4
  40320a:	4b5c      	ldr	r3, [pc, #368]	; (40337c <main+0x2f4>)
  40320c:	4798      	blx	r3
	uart_enable_rx(UART1);
  40320e:	4620      	mov	r0, r4
  403210:	4b5b      	ldr	r3, [pc, #364]	; (403380 <main+0x2f8>)
  403212:	4798      	blx	r3
	uart_enable(UART1);                     //Enable UART1
  403214:	4620      	mov	r0, r4
  403216:	f8df a180 	ldr.w	sl, [pc, #384]	; 403398 <main+0x310>
  40321a:	47d0      	blx	sl
	

	// 	// 	// Configura DMA serial TX
	Pdc	*serial_485;
	//	pdc_packet_t serial_485_TX_packet;
	serial_485 = uart_get_pdc_base(UART1);
  40321c:	4620      	mov	r0, r4
  40321e:	4b59      	ldr	r3, [pc, #356]	; (403384 <main+0x2fc>)
  403220:	4798      	blx	r3
	pdc_enable_transfer(serial_485, PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  403222:	f240 1101 	movw	r1, #257	; 0x101
  403226:	f8df 9174 	ldr.w	r9, [pc, #372]	; 40339c <main+0x314>
  40322a:	47c8      	blx	r9
	// 	serial_485_RX_packet.ul_addr = (uint32_t) bufer_serial_RX_a;
	// 	serial_485_RX_packet.ul_size = 72;
	// 	pdc_rx_init(serial_485, &serial_485_RX_packet, NULL);

	// 	// Habilita interrupciones
	uart_enable_interrupt(UART1, UART_IER_RXRDY);
  40322c:	4620      	mov	r0, r4
  40322e:	2101      	movs	r1, #1
  403230:	47b0      	blx	r6
  403232:	f8c5 b000 	str.w	fp, [r5]
	NVIC_EnableIRQ(UART1_IRQn);
	Enable_global_interrupt();
  403236:	f8df b168 	ldr.w	fp, [pc, #360]	; 4033a0 <main+0x318>
  40323a:	2401      	movs	r4, #1
  40323c:	f88b 4000 	strb.w	r4, [fp]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  403240:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  403244:	b662      	cpsie	i
	#define PINS_UART0_ID       ID_PIOA
	#define PINS_UART0_TYPE     PIO_PERIPH_A
	#define PINS_UART0_ATTR     PIO_DEFAULT

	// set the pins to use the uart peripheral
	pio_configure(PINS_UART0_PIO, PINS_UART0_TYPE, PINS_UART0_MASK, PINS_UART1_ATTR);
  403246:	4850      	ldr	r0, [pc, #320]	; (403388 <main+0x300>)
  403248:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40324c:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  403250:	2300      	movs	r3, #0
  403252:	4f44      	ldr	r7, [pc, #272]	; (403364 <main+0x2dc>)
  403254:	47b8      	blx	r7

	//enable the uart peripherial clock


	const sam_uart_opt_t uart0_settings =
  403256:	4b44      	ldr	r3, [pc, #272]	; (403368 <main+0x2e0>)
  403258:	9300      	str	r3, [sp, #0]
  40325a:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
  40325e:	9301      	str	r3, [sp, #4]
  403260:	f8cd 8008 	str.w	r8, [sp, #8]
	{ sysclk_get_cpu_hz(), UART_SERIAL_BAUDRATE, UART_SERIAL_MODE };

	uart_init(UART0,&uart0_settings);      //Init UART1 and enable Rx and Tx
  403264:	f8df 813c 	ldr.w	r8, [pc, #316]	; 4033a4 <main+0x31c>
  403268:	4640      	mov	r0, r8
  40326a:	4669      	mov	r1, sp
  40326c:	4b40      	ldr	r3, [pc, #256]	; (403370 <main+0x2e8>)
  40326e:	4798      	blx	r3

	uart_enable_interrupt(UART0,UART_IER_RXRDY);   //Interrupt reading ready
  403270:	4640      	mov	r0, r8
  403272:	4621      	mov	r1, r4
  403274:	47b0      	blx	r6
  403276:	f44f 7780 	mov.w	r7, #256	; 0x100
  40327a:	602f      	str	r7, [r5, #0]
	NVIC_EnableIRQ(UART0_IRQn);

	// 	uart_init(UART1, &serial_485_opt_t);
	uart_enable_tx(UART0);
  40327c:	4640      	mov	r0, r8
  40327e:	4b3f      	ldr	r3, [pc, #252]	; (40337c <main+0x2f4>)
  403280:	4798      	blx	r3
	uart_enable_rx(UART0);
  403282:	4640      	mov	r0, r8
  403284:	4b3e      	ldr	r3, [pc, #248]	; (403380 <main+0x2f8>)
  403286:	4798      	blx	r3
	uart_enable(UART0);                     //Enable UART1
  403288:	4640      	mov	r0, r8
  40328a:	47d0      	blx	sl
	


	// 	// 	// Configura DMA serial TX
	Pdc	*serial_232;	//	pdc_packet_t serial_485_TX_packet;
	serial_232 = uart_get_pdc_base(UART0);
  40328c:	4640      	mov	r0, r8
  40328e:	4b3d      	ldr	r3, [pc, #244]	; (403384 <main+0x2fc>)
  403290:	4798      	blx	r3
	pdc_enable_transfer(serial_232, PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  403292:	f240 1101 	movw	r1, #257	; 0x101
  403296:	47c8      	blx	r9
	// 	serial_485_RX_packet.ul_addr = (uint32_t) bufer_serial_RX_a;
	// 	serial_485_RX_packet.ul_size = 72;
	// 	pdc_rx_init(serial_485, &serial_485_RX_packet, NULL);

	// 	// Habilita interrupciones
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
  403298:	4640      	mov	r0, r8
  40329a:	4621      	mov	r1, r4
  40329c:	47b0      	blx	r6
  40329e:	602f      	str	r7, [r5, #0]
	NVIC_EnableIRQ(UART0_IRQn);
	Enable_global_interrupt();
  4032a0:	f88b 4000 	strb.w	r4, [fp]
  4032a4:	f3bf 8f5f 	dmb	sy
  4032a8:	b662      	cpsie	i
	
	
	//	PIOA->PIO_PUER = (1 << 19 | 1 << 21 | 1 << 22 | 1 << 23);
	
	// Lee dipswitch de identificacion del dispositivo
	dev_id = 0;
  4032aa:	2200      	movs	r2, #0
  4032ac:	4b37      	ldr	r3, [pc, #220]	; (40338c <main+0x304>)
  4032ae:	601a      	str	r2, [r3, #0]
	if (gpio_pin_is_low(BIT_0))
  4032b0:	2015      	movs	r0, #21
  4032b2:	4b37      	ldr	r3, [pc, #220]	; (403390 <main+0x308>)
  4032b4:	4798      	blx	r3
  4032b6:	b918      	cbnz	r0, 4032c0 <main+0x238>
	{
		dev_id += 1;
  4032b8:	4a34      	ldr	r2, [pc, #208]	; (40338c <main+0x304>)
  4032ba:	6813      	ldr	r3, [r2, #0]
  4032bc:	4423      	add	r3, r4
  4032be:	6013      	str	r3, [r2, #0]
	}
	
	if (gpio_pin_is_low(BIT_1))
  4032c0:	2013      	movs	r0, #19
  4032c2:	4b33      	ldr	r3, [pc, #204]	; (403390 <main+0x308>)
  4032c4:	4798      	blx	r3
  4032c6:	b918      	cbnz	r0, 4032d0 <main+0x248>
	{
		dev_id += 2;
  4032c8:	4a30      	ldr	r2, [pc, #192]	; (40338c <main+0x304>)
  4032ca:	6813      	ldr	r3, [r2, #0]
  4032cc:	3302      	adds	r3, #2
  4032ce:	6013      	str	r3, [r2, #0]
	}
	
	if (gpio_pin_is_low(BIT_2))
  4032d0:	2016      	movs	r0, #22
  4032d2:	4b2f      	ldr	r3, [pc, #188]	; (403390 <main+0x308>)
  4032d4:	4798      	blx	r3
  4032d6:	b918      	cbnz	r0, 4032e0 <main+0x258>
	{
		dev_id += 4;
  4032d8:	4a2c      	ldr	r2, [pc, #176]	; (40338c <main+0x304>)
  4032da:	6813      	ldr	r3, [r2, #0]
  4032dc:	3304      	adds	r3, #4
  4032de:	6013      	str	r3, [r2, #0]
	}
	
	if (gpio_pin_is_low(BIT_3))
  4032e0:	2017      	movs	r0, #23
  4032e2:	4b2b      	ldr	r3, [pc, #172]	; (403390 <main+0x308>)
  4032e4:	4798      	blx	r3
  4032e6:	b918      	cbnz	r0, 4032f0 <main+0x268>
	{
		dev_id += 8;
  4032e8:	4a28      	ldr	r2, [pc, #160]	; (40338c <main+0x304>)
  4032ea:	6813      	ldr	r3, [r2, #0]
  4032ec:	3308      	adds	r3, #8
  4032ee:	6013      	str	r3, [r2, #0]
	}
	
	dev_id |= 0x80;
  4032f0:	4a26      	ldr	r2, [pc, #152]	; (40338c <main+0x304>)
  4032f2:	6813      	ldr	r3, [r2, #0]
  4032f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4032f8:	6013      	str	r3, [r2, #0]
	//dev_id=0x82;  //para KABA
	
	// Lee dipswitch de definicion de escenario
	escenario_v = 0;
  4032fa:	2200      	movs	r2, #0
  4032fc:	4b25      	ldr	r3, [pc, #148]	; (403394 <main+0x30c>)
  4032fe:	701a      	strb	r2, [r3, #0]
	
	
	if (gpio_pin_is_low(BIT_SC_0))
  403300:	2024      	movs	r0, #36	; 0x24
  403302:	4b23      	ldr	r3, [pc, #140]	; (403390 <main+0x308>)
  403304:	4798      	blx	r3
  403306:	b918      	cbnz	r0, 403310 <main+0x288>
	{
		escenario_v += 1;
  403308:	4a22      	ldr	r2, [pc, #136]	; (403394 <main+0x30c>)
  40330a:	7813      	ldrb	r3, [r2, #0]
  40330c:	3301      	adds	r3, #1
  40330e:	7013      	strb	r3, [r2, #0]
	}
	
	if (gpio_pin_is_low(BIT_SC_1))
  403310:	2025      	movs	r0, #37	; 0x25
  403312:	4b1f      	ldr	r3, [pc, #124]	; (403390 <main+0x308>)
  403314:	4798      	blx	r3
  403316:	b918      	cbnz	r0, 403320 <main+0x298>
	{
		escenario_v += 2;
  403318:	4a1e      	ldr	r2, [pc, #120]	; (403394 <main+0x30c>)
  40331a:	7813      	ldrb	r3, [r2, #0]
  40331c:	3302      	adds	r3, #2
  40331e:	7013      	strb	r3, [r2, #0]
	}
	
	if (gpio_pin_is_low(BIT_SC_2))
  403320:	2027      	movs	r0, #39	; 0x27
  403322:	4b1b      	ldr	r3, [pc, #108]	; (403390 <main+0x308>)
  403324:	4798      	blx	r3
  403326:	b918      	cbnz	r0, 403330 <main+0x2a8>
	{
		escenario_v += 4;
  403328:	4a1a      	ldr	r2, [pc, #104]	; (403394 <main+0x30c>)
  40332a:	7813      	ldrb	r3, [r2, #0]
  40332c:	3304      	adds	r3, #4
  40332e:	7013      	strb	r3, [r2, #0]
	}
	
	if (gpio_pin_is_low(BIT_SC_3))
  403330:	2026      	movs	r0, #38	; 0x26
  403332:	4b17      	ldr	r3, [pc, #92]	; (403390 <main+0x308>)
  403334:	4798      	blx	r3
  403336:	2800      	cmp	r0, #0
  403338:	f040 8471 	bne.w	403c1e <main+0xb96>
	{
		escenario_v += 8;
  40333c:	4a15      	ldr	r2, [pc, #84]	; (403394 <main+0x30c>)
  40333e:	7813      	ldrb	r3, [r2, #0]
  403340:	3308      	adds	r3, #8
  403342:	7013      	strb	r3, [r2, #0]
  403344:	f000 bc6b 	b.w	403c1e <main+0xb96>
  403348:	0040015d 	.word	0x0040015d
  40334c:	00400715 	.word	0x00400715
  403350:	0040012d 	.word	0x0040012d
  403354:	004005f1 	.word	0x004005f1
  403358:	28000001 	.word	0x28000001
  40335c:	0040033d 	.word	0x0040033d
  403360:	400e1000 	.word	0x400e1000
  403364:	00400509 	.word	0x00400509
  403368:	03d09000 	.word	0x03d09000
  40336c:	400e0800 	.word	0x400e0800
  403370:	00400391 	.word	0x00400391
  403374:	004003e1 	.word	0x004003e1
  403378:	e000e100 	.word	0xe000e100
  40337c:	004003c9 	.word	0x004003c9
  403380:	004003d1 	.word	0x004003d1
  403384:	004003fd 	.word	0x004003fd
  403388:	400e0e00 	.word	0x400e0e00
  40338c:	2000010c 	.word	0x2000010c
  403390:	004005a5 	.word	0x004005a5
  403394:	200005e1 	.word	0x200005e1
  403398:	004003d9 	.word	0x004003d9
  40339c:	00400151 	.word	0x00400151
  4033a0:	200000f0 	.word	0x200000f0
  4033a4:	400e0600 	.word	0x400e0600
	//escenario_v = 0;   //para KABA
	
	int	i;
	for (i = 0; i < 128; i ++)
	{
		port_slots_write[i] = IGNORAR;
  4033a8:	f843 2f04 	str.w	r2, [r3, #4]!
		port_slots_read[i] = IGNORAR;
  4033ac:	f800 2f01 	strb.w	r2, [r0, #1]!
		port_slots_default[i] = IGNORAR;
  4033b0:	f841 2f04 	str.w	r2, [r1, #4]!
	}

	//escenario_v = 0;   //para KABA
	
	int	i;
	for (i = 0; i < 128; i ++)
  4033b4:	42a3      	cmp	r3, r4
  4033b6:	d1f7      	bne.n	4033a8 <main+0x320>
	//	EMERGENCIA_PASO_OFF	;
	//	PASO_MODO_A_ON	;
	//	PASO_MODO_A_OFF	;
	//	PASO_MODO_B_ON	;
	//	PASO_MODO_B_OFF	;
	escenario_set(escenario_v);
  4033b8:	4c64      	ldr	r4, [pc, #400]	; (40354c <main+0x4c4>)
  4033ba:	7820      	ldrb	r0, [r4, #0]
  4033bc:	4b64      	ldr	r3, [pc, #400]	; (403550 <main+0x4c8>)
  4033be:	4798      	blx	r3





   port_slots_read[ESCENARIO] = escenario_v;
  4033c0:	7822      	ldrb	r2, [r4, #0]
  4033c2:	4b64      	ldr	r3, [pc, #400]	; (403554 <main+0x4cc>)
  4033c4:	705a      	strb	r2, [r3, #1]




	while (1) {
		delay_ms(1);
  4033c6:	4e64      	ldr	r6, [pc, #400]	; (403558 <main+0x4d0>)
		
		if (char_timeout_RS485 == 0)
  4033c8:	4c64      	ldr	r4, [pc, #400]	; (40355c <main+0x4d4>)
		{
			if (rx_idx_RS485 != 0)
  4033ca:	4d65      	ldr	r5, [pc, #404]	; (403560 <main+0x4d8>)




	while (1) {
		delay_ms(1);
  4033cc:	f241 10dc 	movw	r0, #4572	; 0x11dc
  4033d0:	47b0      	blx	r6
		
		if (char_timeout_RS485 == 0)
  4033d2:	6823      	ldr	r3, [r4, #0]
  4033d4:	b94b      	cbnz	r3, 4033ea <main+0x362>
		{
			if (rx_idx_RS485 != 0)
  4033d6:	682b      	ldr	r3, [r5, #0]
  4033d8:	b123      	cbz	r3, 4033e4 <main+0x35c>
			{
				error_code = ERROR_UNDER;
  4033da:	2201      	movs	r2, #1
  4033dc:	4b61      	ldr	r3, [pc, #388]	; (403564 <main+0x4dc>)
  4033de:	701a      	strb	r2, [r3, #0]
				not_ack_RS485();
  4033e0:	4b61      	ldr	r3, [pc, #388]	; (403568 <main+0x4e0>)
  4033e2:	4798      	blx	r3
			}
			rx_idx_RS485 = 0;
  4033e4:	2300      	movs	r3, #0
  4033e6:	602b      	str	r3, [r5, #0]
  4033e8:	e001      	b.n	4033ee <main+0x366>
		}
		else
		{
			char_timeout_RS485--;
  4033ea:	3b01      	subs	r3, #1
  4033ec:	6023      	str	r3, [r4, #0]
		}
		
		if (char_timeout_RS232 == 0)
  4033ee:	4b5f      	ldr	r3, [pc, #380]	; (40356c <main+0x4e4>)
  4033f0:	681b      	ldr	r3, [r3, #0]
  4033f2:	b91b      	cbnz	r3, 4033fc <main+0x374>
			//if (rx_idx_RS232 != 0)
			//{
			//	error_code = ERROR_UNDER;
			//	not_ack_RS232();
			//}
			rx_idx_RS232 = 0;
  4033f4:	2200      	movs	r2, #0
  4033f6:	4b5e      	ldr	r3, [pc, #376]	; (403570 <main+0x4e8>)
  4033f8:	601a      	str	r2, [r3, #0]
  4033fa:	e002      	b.n	403402 <main+0x37a>
		}
		else
		{
			char_timeout_RS232--;
  4033fc:	3b01      	subs	r3, #1
  4033fe:	4a5b      	ldr	r2, [pc, #364]	; (40356c <main+0x4e4>)
  403400:	6013      	str	r3, [r2, #0]
		//	---------------------------------------------------------------------------------------
		//	Capturador Eltra
		/////////////////////////////////////
		//
		
		if (port_slots_write[INSERT_CARD_ELTRA] == ENCENDIDO)
  403402:	4b5c      	ldr	r3, [pc, #368]	; (403574 <main+0x4ec>)
  403404:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  403408:	2bff      	cmp	r3, #255	; 0xff
  40340a:	d110      	bne.n	40342e <main+0x3a6>
		{
			eltra_polling_timeout = 350;
  40340c:	f44f 72af 	mov.w	r2, #350	; 0x15e
  403410:	4b59      	ldr	r3, [pc, #356]	; (403578 <main+0x4f0>)
  403412:	601a      	str	r2, [r3, #0]
			inquire_eltra = 1;
  403414:	2201      	movs	r2, #1
  403416:	4b59      	ldr	r3, [pc, #356]	; (40357c <main+0x4f4>)
  403418:	601a      	str	r2, [r3, #0]
			port_slots_write[INSERT_CARD_ELTRA] = IGNORAR;
  40341a:	22aa      	movs	r2, #170	; 0xaa
  40341c:	4b55      	ldr	r3, [pc, #340]	; (403574 <main+0x4ec>)
  40341e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
			sendCmdEltra(CMD_insertCard_eltra, cmd_null, 0);
  403422:	203c      	movs	r0, #60	; 0x3c
  403424:	4956      	ldr	r1, [pc, #344]	; (403580 <main+0x4f8>)
  403426:	2200      	movs	r2, #0
  403428:	4b56      	ldr	r3, [pc, #344]	; (403584 <main+0x4fc>)
  40342a:	4798      	blx	r3
  40342c:	e06b      	b.n	403506 <main+0x47e>
		}
		else if (port_slots_write[SEND_SENSOR_STATUS_ELTRA] == ENCENDIDO)
  40342e:	4b51      	ldr	r3, [pc, #324]	; (403574 <main+0x4ec>)
  403430:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  403434:	2bff      	cmp	r3, #255	; 0xff
  403436:	d10f      	bne.n	403458 <main+0x3d0>
		{
			inquire_eltra = 1;
  403438:	2201      	movs	r2, #1
  40343a:	4b50      	ldr	r3, [pc, #320]	; (40357c <main+0x4f4>)
  40343c:	601a      	str	r2, [r3, #0]
			eltra_polling_timeout = 120;
  40343e:	2278      	movs	r2, #120	; 0x78
  403440:	4b4d      	ldr	r3, [pc, #308]	; (403578 <main+0x4f0>)
  403442:	601a      	str	r2, [r3, #0]
			port_slots_write[SEND_SENSOR_STATUS_ELTRA] = IGNORAR;
  403444:	22aa      	movs	r2, #170	; 0xaa
  403446:	4b4b      	ldr	r3, [pc, #300]	; (403574 <main+0x4ec>)
  403448:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
			sendCmdEltra(CMD_sendSensorStatus_eltra, cmd_null, 0);
  40344c:	203f      	movs	r0, #63	; 0x3f
  40344e:	494c      	ldr	r1, [pc, #304]	; (403580 <main+0x4f8>)
  403450:	2200      	movs	r2, #0
  403452:	4b4c      	ldr	r3, [pc, #304]	; (403584 <main+0x4fc>)
  403454:	4798      	blx	r3
  403456:	e056      	b.n	403506 <main+0x47e>
		}
		else if (port_slots_write[INIT_MODULE_ELTRA] == ENCENDIDO)
  403458:	4b46      	ldr	r3, [pc, #280]	; (403574 <main+0x4ec>)
  40345a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
  40345e:	2bff      	cmp	r3, #255	; 0xff
  403460:	d113      	bne.n	40348a <main+0x402>
		{
			eltra_polling_timeout = 350;
  403462:	f44f 72af 	mov.w	r2, #350	; 0x15e
  403466:	4b44      	ldr	r3, [pc, #272]	; (403578 <main+0x4f0>)
  403468:	601a      	str	r2, [r3, #0]
			inquire_eltra = 1;
  40346a:	2201      	movs	r2, #1
  40346c:	4b43      	ldr	r3, [pc, #268]	; (40357c <main+0x4f4>)
  40346e:	601a      	str	r2, [r3, #0]
			init_eltra = 0xFF;
  403470:	22ff      	movs	r2, #255	; 0xff
  403472:	4b45      	ldr	r3, [pc, #276]	; (403588 <main+0x500>)
  403474:	701a      	strb	r2, [r3, #0]
			port_slots_write[INIT_MODULE_ELTRA] = IGNORAR;
  403476:	22aa      	movs	r2, #170	; 0xaa
  403478:	4b3e      	ldr	r3, [pc, #248]	; (403574 <main+0x4ec>)
  40347a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
			sendCmdEltra(CMD_initModule_eltra, cmd_null, 0);
  40347e:	2044      	movs	r0, #68	; 0x44
  403480:	493f      	ldr	r1, [pc, #252]	; (403580 <main+0x4f8>)
  403482:	2200      	movs	r2, #0
  403484:	4b3f      	ldr	r3, [pc, #252]	; (403584 <main+0x4fc>)
  403486:	4798      	blx	r3
  403488:	e03d      	b.n	403506 <main+0x47e>
		}
		else if (port_slots_write[EJECT_CARD_ELTRA] == ENCENDIDO)
  40348a:	4b3a      	ldr	r3, [pc, #232]	; (403574 <main+0x4ec>)
  40348c:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
  403490:	2bff      	cmp	r3, #255	; 0xff
  403492:	d110      	bne.n	4034b6 <main+0x42e>
		{
			eltra_polling_timeout = 350;
  403494:	f44f 72af 	mov.w	r2, #350	; 0x15e
  403498:	4b37      	ldr	r3, [pc, #220]	; (403578 <main+0x4f0>)
  40349a:	601a      	str	r2, [r3, #0]
			inquire_eltra = 1;
  40349c:	2201      	movs	r2, #1
  40349e:	4b37      	ldr	r3, [pc, #220]	; (40357c <main+0x4f4>)
  4034a0:	601a      	str	r2, [r3, #0]
			port_slots_write[EJECT_CARD_ELTRA] = IGNORAR;
  4034a2:	22aa      	movs	r2, #170	; 0xaa
  4034a4:	4b33      	ldr	r3, [pc, #204]	; (403574 <main+0x4ec>)
  4034a6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
			sendCmdEltra(CMD_ejectCard_eltra, cmd_null, 0);
  4034aa:	2046      	movs	r0, #70	; 0x46
  4034ac:	4934      	ldr	r1, [pc, #208]	; (403580 <main+0x4f8>)
  4034ae:	2200      	movs	r2, #0
  4034b0:	4b34      	ldr	r3, [pc, #208]	; (403584 <main+0x4fc>)
  4034b2:	4798      	blx	r3
  4034b4:	e027      	b.n	403506 <main+0x47e>
		}
		else if (port_slots_write[CAPTURE_CARD_ELTRA] == ENCENDIDO)
  4034b6:	4b2f      	ldr	r3, [pc, #188]	; (403574 <main+0x4ec>)
  4034b8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  4034bc:	2bff      	cmp	r3, #255	; 0xff
  4034be:	d110      	bne.n	4034e2 <main+0x45a>
		{
			eltra_polling_timeout = 350;
  4034c0:	f44f 72af 	mov.w	r2, #350	; 0x15e
  4034c4:	4b2c      	ldr	r3, [pc, #176]	; (403578 <main+0x4f0>)
  4034c6:	601a      	str	r2, [r3, #0]
			inquire_eltra = 1;
  4034c8:	2201      	movs	r2, #1
  4034ca:	4b2c      	ldr	r3, [pc, #176]	; (40357c <main+0x4f4>)
  4034cc:	601a      	str	r2, [r3, #0]
			port_slots_write[CAPTURE_CARD_ELTRA] = IGNORAR;
  4034ce:	22aa      	movs	r2, #170	; 0xaa
  4034d0:	4b28      	ldr	r3, [pc, #160]	; (403574 <main+0x4ec>)
  4034d2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
			sendCmdEltra(CMD_captureCard_eltra, cmd_null, 0);
  4034d6:	2076      	movs	r0, #118	; 0x76
  4034d8:	4929      	ldr	r1, [pc, #164]	; (403580 <main+0x4f8>)
  4034da:	2200      	movs	r2, #0
  4034dc:	4b29      	ldr	r3, [pc, #164]	; (403584 <main+0x4fc>)
  4034de:	4798      	blx	r3
  4034e0:	e011      	b.n	403506 <main+0x47e>
		}
		else if (port_slots_write[INQUIRE_ELTRA] == ENCENDIDO)
  4034e2:	4b24      	ldr	r3, [pc, #144]	; (403574 <main+0x4ec>)
  4034e4:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
  4034e8:	2bff      	cmp	r3, #255	; 0xff
  4034ea:	d10c      	bne.n	403506 <main+0x47e>
		{
			eltra_polling_timeout = 350;
  4034ec:	f44f 72af 	mov.w	r2, #350	; 0x15e
  4034f0:	4b21      	ldr	r3, [pc, #132]	; (403578 <main+0x4f0>)
  4034f2:	601a      	str	r2, [r3, #0]
			init_eltra = 0xFF;
  4034f4:	22ff      	movs	r2, #255	; 0xff
  4034f6:	4b24      	ldr	r3, [pc, #144]	; (403588 <main+0x500>)
  4034f8:	701a      	strb	r2, [r3, #0]
			port_slots_write[INQUIRE_ELTRA] = IGNORAR;
  4034fa:	22aa      	movs	r2, #170	; 0xaa
  4034fc:	4b1d      	ldr	r3, [pc, #116]	; (403574 <main+0x4ec>)
  4034fe:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			sendInquireEltra();
  403502:	4b22      	ldr	r3, [pc, #136]	; (40358c <main+0x504>)
  403504:	4798      	blx	r3
		}


		///// send Polling eltra
		
		if (init_eltra == 0xFF && eltra_polling_timeout == 0) {
  403506:	4b20      	ldr	r3, [pc, #128]	; (403588 <main+0x500>)
  403508:	781b      	ldrb	r3, [r3, #0]
  40350a:	2bff      	cmp	r3, #255	; 0xff
  40350c:	d115      	bne.n	40353a <main+0x4b2>
  40350e:	4b1a      	ldr	r3, [pc, #104]	; (403578 <main+0x4f0>)
  403510:	681b      	ldr	r3, [r3, #0]
  403512:	b993      	cbnz	r3, 40353a <main+0x4b2>
			eltra_polling_timeout = 120;
  403514:	2278      	movs	r2, #120	; 0x78
  403516:	4b18      	ldr	r3, [pc, #96]	; (403578 <main+0x4f0>)
  403518:	601a      	str	r2, [r3, #0]
			if (inquire_eltra == 1) {
  40351a:	4b18      	ldr	r3, [pc, #96]	; (40357c <main+0x4f4>)
  40351c:	681b      	ldr	r3, [r3, #0]
  40351e:	2b01      	cmp	r3, #1
  403520:	d102      	bne.n	403528 <main+0x4a0>
				sendInquireEltra();
  403522:	4b1a      	ldr	r3, [pc, #104]	; (40358c <main+0x504>)
  403524:	4798      	blx	r3
  403526:	e039      	b.n	40359c <main+0x514>
			} 
			else {
				inquire_eltra = 1;
  403528:	2201      	movs	r2, #1
  40352a:	4b14      	ldr	r3, [pc, #80]	; (40357c <main+0x4f4>)
  40352c:	601a      	str	r2, [r3, #0]
				sendCmdEltra(CMD_sendSensorStatus_eltra, cmd_null, 0);				
  40352e:	203f      	movs	r0, #63	; 0x3f
  403530:	4913      	ldr	r1, [pc, #76]	; (403580 <main+0x4f8>)
  403532:	2200      	movs	r2, #0
  403534:	4b13      	ldr	r3, [pc, #76]	; (403584 <main+0x4fc>)
  403536:	4798      	blx	r3
  403538:	e030      	b.n	40359c <main+0x514>
			}
			
		} else {
			if (eltra_polling_timeout > 0) {
  40353a:	4b0f      	ldr	r3, [pc, #60]	; (403578 <main+0x4f0>)
  40353c:	681b      	ldr	r3, [r3, #0]
  40353e:	2b00      	cmp	r3, #0
  403540:	dd26      	ble.n	403590 <main+0x508>
				eltra_polling_timeout--;
  403542:	3b01      	subs	r3, #1
  403544:	4a0c      	ldr	r2, [pc, #48]	; (403578 <main+0x4f0>)
  403546:	6013      	str	r3, [r2, #0]
  403548:	e028      	b.n	40359c <main+0x514>
  40354a:	bf00      	nop
  40354c:	200005e1 	.word	0x200005e1
  403550:	00400a6d 	.word	0x00400a6d
  403554:	20001008 	.word	0x20001008
  403558:	20000001 	.word	0x20000001
  40355c:	20000124 	.word	0x20000124
  403560:	20000604 	.word	0x20000604
  403564:	200005f1 	.word	0x200005f1
  403568:	00400a01 	.word	0x00400a01
  40356c:	200000fc 	.word	0x200000fc
  403570:	20000600 	.word	0x20000600
  403574:	20000708 	.word	0x20000708
  403578:	200005f4 	.word	0x200005f4
  40357c:	20000114 	.word	0x20000114
  403580:	200005f8 	.word	0x200005f8
  403584:	004008ed 	.word	0x004008ed
  403588:	20000104 	.word	0x20000104
  40358c:	004009b1 	.word	0x004009b1
			} else if (eltra_polling_timeout < 0) {
  403590:	2b00      	cmp	r3, #0
  403592:	da03      	bge.n	40359c <main+0x514>
				eltra_polling_timeout = 300;
  403594:	f44f 7296 	mov.w	r2, #300	; 0x12c
  403598:	4b90      	ldr	r3, [pc, #576]	; (4037dc <main+0x754>)
  40359a:	601a      	str	r2, [r3, #0]

		////////////////////////////////////////////////////////
		////////////////////////////////////////////////////////
		////////////////////////////////////////////////////////

		if (port_slots_write[MODO_BIT_1_OFST] == ENCENDIDO)
  40359c:	4b90      	ldr	r3, [pc, #576]	; (4037e0 <main+0x758>)
  40359e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4035a0:	2bff      	cmp	r3, #255	; 0xff
  4035a2:	d105      	bne.n	4035b0 <main+0x528>
		{
			port_slots_write[MODO_BIT_1_OFST] = IGNORAR;
  4035a4:	22aa      	movs	r2, #170	; 0xaa
  4035a6:	4b8e      	ldr	r3, [pc, #568]	; (4037e0 <main+0x758>)
  4035a8:	669a      	str	r2, [r3, #104]	; 0x68
			MODO_BIT_1_1;
  4035aa:	200b      	movs	r0, #11
  4035ac:	4b8d      	ldr	r3, [pc, #564]	; (4037e4 <main+0x75c>)
  4035ae:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_1_OFST] == APAGADO)
  4035b0:	4b8b      	ldr	r3, [pc, #556]	; (4037e0 <main+0x758>)
  4035b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4035b4:	b92b      	cbnz	r3, 4035c2 <main+0x53a>
		{
			port_slots_write[MODO_BIT_1_OFST] = IGNORAR;
  4035b6:	22aa      	movs	r2, #170	; 0xaa
  4035b8:	4b89      	ldr	r3, [pc, #548]	; (4037e0 <main+0x758>)
  4035ba:	669a      	str	r2, [r3, #104]	; 0x68
			MODO_BIT_1_0;
  4035bc:	200b      	movs	r0, #11
  4035be:	4b8a      	ldr	r3, [pc, #552]	; (4037e8 <main+0x760>)
  4035c0:	4798      	blx	r3
		}
		
		if (port_slots_write[MODO_BIT_2_OFST] == ENCENDIDO)
  4035c2:	4b87      	ldr	r3, [pc, #540]	; (4037e0 <main+0x758>)
  4035c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  4035c6:	2bff      	cmp	r3, #255	; 0xff
  4035c8:	d105      	bne.n	4035d6 <main+0x54e>
		{
			port_slots_write[MODO_BIT_2_OFST] = IGNORAR;
  4035ca:	22aa      	movs	r2, #170	; 0xaa
  4035cc:	4b84      	ldr	r3, [pc, #528]	; (4037e0 <main+0x758>)
  4035ce:	66da      	str	r2, [r3, #108]	; 0x6c
			MODO_BIT_2_1;
  4035d0:	200c      	movs	r0, #12
  4035d2:	4b84      	ldr	r3, [pc, #528]	; (4037e4 <main+0x75c>)
  4035d4:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_2_OFST] == APAGADO)
  4035d6:	4b82      	ldr	r3, [pc, #520]	; (4037e0 <main+0x758>)
  4035d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  4035da:	b92b      	cbnz	r3, 4035e8 <main+0x560>
		{
			port_slots_write[MODO_BIT_2_OFST] = IGNORAR;
  4035dc:	22aa      	movs	r2, #170	; 0xaa
  4035de:	4b80      	ldr	r3, [pc, #512]	; (4037e0 <main+0x758>)
  4035e0:	66da      	str	r2, [r3, #108]	; 0x6c
			MODO_BIT_2_0;
  4035e2:	200c      	movs	r0, #12
  4035e4:	4b80      	ldr	r3, [pc, #512]	; (4037e8 <main+0x760>)
  4035e6:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_3_OFST] == ENCENDIDO)
  4035e8:	4b7d      	ldr	r3, [pc, #500]	; (4037e0 <main+0x758>)
  4035ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4035ec:	2bff      	cmp	r3, #255	; 0xff
  4035ee:	d105      	bne.n	4035fc <main+0x574>
		{
			port_slots_write[MODO_BIT_3_OFST] = IGNORAR;
  4035f0:	22aa      	movs	r2, #170	; 0xaa
  4035f2:	4b7b      	ldr	r3, [pc, #492]	; (4037e0 <main+0x758>)
  4035f4:	671a      	str	r2, [r3, #112]	; 0x70
			MODO_BIT_3_1;
  4035f6:	201a      	movs	r0, #26
  4035f8:	4b7a      	ldr	r3, [pc, #488]	; (4037e4 <main+0x75c>)
  4035fa:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_3_OFST] == APAGADO)
  4035fc:	4b78      	ldr	r3, [pc, #480]	; (4037e0 <main+0x758>)
  4035fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403600:	b92b      	cbnz	r3, 40360e <main+0x586>
		{
			port_slots_write[MODO_BIT_3_OFST] = IGNORAR;
  403602:	22aa      	movs	r2, #170	; 0xaa
  403604:	4b76      	ldr	r3, [pc, #472]	; (4037e0 <main+0x758>)
  403606:	671a      	str	r2, [r3, #112]	; 0x70
			MODO_BIT_3_0;
  403608:	201a      	movs	r0, #26
  40360a:	4b77      	ldr	r3, [pc, #476]	; (4037e8 <main+0x760>)
  40360c:	4798      	blx	r3
		}
		
		if (port_slots_write[MODO_BIT_4_OFST] == ENCENDIDO)
  40360e:	4b74      	ldr	r3, [pc, #464]	; (4037e0 <main+0x758>)
  403610:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403612:	2bff      	cmp	r3, #255	; 0xff
  403614:	d105      	bne.n	403622 <main+0x59a>
		{
			port_slots_write[MODO_BIT_4_OFST] = IGNORAR;
  403616:	22aa      	movs	r2, #170	; 0xaa
  403618:	4b71      	ldr	r3, [pc, #452]	; (4037e0 <main+0x758>)
  40361a:	675a      	str	r2, [r3, #116]	; 0x74
			MODO_BIT_4_1;
  40361c:	2019      	movs	r0, #25
  40361e:	4b71      	ldr	r3, [pc, #452]	; (4037e4 <main+0x75c>)
  403620:	4798      	blx	r3
		}
		if (port_slots_write[MODO_BIT_4_OFST] == APAGADO)
  403622:	4b6f      	ldr	r3, [pc, #444]	; (4037e0 <main+0x758>)
  403624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403626:	b92b      	cbnz	r3, 403634 <main+0x5ac>
		{
			port_slots_write[MODO_BIT_4_OFST] = IGNORAR;
  403628:	22aa      	movs	r2, #170	; 0xaa
  40362a:	4b6d      	ldr	r3, [pc, #436]	; (4037e0 <main+0x758>)
  40362c:	675a      	str	r2, [r3, #116]	; 0x74
			MODO_BIT_4_0;
  40362e:	2019      	movs	r0, #25
  403630:	4b6d      	ldr	r3, [pc, #436]	; (4037e8 <main+0x760>)
  403632:	4798      	blx	r3
		}
		//	---------------------------------------------------------------------------
		if ((port_slots_write[PASO_MODO_A_ANT_OFST] == ENCENDIDO) || (port_slots_write[PASO_MODO_A_NEW_OFST] == ENCENDIDO))
  403634:	4b6a      	ldr	r3, [pc, #424]	; (4037e0 <main+0x758>)
  403636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  403638:	2bff      	cmp	r3, #255	; 0xff
  40363a:	d003      	beq.n	403644 <main+0x5bc>
  40363c:	4b68      	ldr	r3, [pc, #416]	; (4037e0 <main+0x758>)
  40363e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
  403640:	2bff      	cmp	r3, #255	; 0xff
  403642:	d106      	bne.n	403652 <main+0x5ca>
		{
			port_slots_write[PASO_MODO_A_ANT_OFST] = IGNORAR;
  403644:	4b66      	ldr	r3, [pc, #408]	; (4037e0 <main+0x758>)
  403646:	22aa      	movs	r2, #170	; 0xaa
  403648:	641a      	str	r2, [r3, #64]	; 0x40
			port_slots_write[PASO_MODO_A_NEW_OFST] = IGNORAR;
  40364a:	679a      	str	r2, [r3, #120]	; 0x78
			PASO_MODO_A_ON;
  40364c:	2018      	movs	r0, #24
  40364e:	4b65      	ldr	r3, [pc, #404]	; (4037e4 <main+0x75c>)
  403650:	4798      	blx	r3
		}
		if ((port_slots_write[PASO_MODO_A_ANT_OFST] == APAGADO) || (port_slots_write[PASO_MODO_A_NEW_OFST] == APAGADO))
  403652:	4b63      	ldr	r3, [pc, #396]	; (4037e0 <main+0x758>)
  403654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  403656:	b113      	cbz	r3, 40365e <main+0x5d6>
  403658:	4b61      	ldr	r3, [pc, #388]	; (4037e0 <main+0x758>)
  40365a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
  40365c:	b933      	cbnz	r3, 40366c <main+0x5e4>
		{
			port_slots_write[PASO_MODO_A_ANT_OFST] = IGNORAR;
  40365e:	4b60      	ldr	r3, [pc, #384]	; (4037e0 <main+0x758>)
  403660:	22aa      	movs	r2, #170	; 0xaa
  403662:	641a      	str	r2, [r3, #64]	; 0x40
			port_slots_write[PASO_MODO_A_NEW_OFST] = IGNORAR;
  403664:	679a      	str	r2, [r3, #120]	; 0x78
			PASO_MODO_A_OFF;
  403666:	2018      	movs	r0, #24
  403668:	4b5f      	ldr	r3, [pc, #380]	; (4037e8 <main+0x760>)
  40366a:	4798      	blx	r3
		}
		
		if ((port_slots_write[PASO_MODO_B_ANT_OFST] == ENCENDIDO) || (port_slots_write[PASO_MODO_B_NEW_OFST] == ENCENDIDO))
  40366c:	4b5c      	ldr	r3, [pc, #368]	; (4037e0 <main+0x758>)
  40366e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  403670:	2bff      	cmp	r3, #255	; 0xff
  403672:	d003      	beq.n	40367c <main+0x5f4>
  403674:	4b5a      	ldr	r3, [pc, #360]	; (4037e0 <main+0x758>)
  403676:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
  403678:	2bff      	cmp	r3, #255	; 0xff
  40367a:	d106      	bne.n	40368a <main+0x602>
		{
			port_slots_write[PASO_MODO_B_ANT_OFST] = IGNORAR;
  40367c:	4b58      	ldr	r3, [pc, #352]	; (4037e0 <main+0x758>)
  40367e:	22aa      	movs	r2, #170	; 0xaa
  403680:	645a      	str	r2, [r3, #68]	; 0x44
			port_slots_write[PASO_MODO_B_NEW_OFST] = IGNORAR;
  403682:	67da      	str	r2, [r3, #124]	; 0x7c
			PASO_MODO_B_ON;
  403684:	200d      	movs	r0, #13
  403686:	4b57      	ldr	r3, [pc, #348]	; (4037e4 <main+0x75c>)
  403688:	4798      	blx	r3
		}
		if ((port_slots_write[PASO_MODO_B_ANT_OFST] == APAGADO) || (port_slots_write[PASO_MODO_B_NEW_OFST] == APAGADO))
  40368a:	4b55      	ldr	r3, [pc, #340]	; (4037e0 <main+0x758>)
  40368c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40368e:	b113      	cbz	r3, 403696 <main+0x60e>
  403690:	4b53      	ldr	r3, [pc, #332]	; (4037e0 <main+0x758>)
  403692:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
  403694:	b933      	cbnz	r3, 4036a4 <main+0x61c>
		{
			port_slots_write[PASO_MODO_B_ANT_OFST] = IGNORAR;
  403696:	4b52      	ldr	r3, [pc, #328]	; (4037e0 <main+0x758>)
  403698:	22aa      	movs	r2, #170	; 0xaa
  40369a:	645a      	str	r2, [r3, #68]	; 0x44
			port_slots_write[PASO_MODO_B_NEW_OFST] = IGNORAR;
  40369c:	67da      	str	r2, [r3, #124]	; 0x7c
			PASO_MODO_B_OFF;
  40369e:	200d      	movs	r0, #13
  4036a0:	4b51      	ldr	r3, [pc, #324]	; (4037e8 <main+0x760>)
  4036a2:	4798      	blx	r3
		}

		if (port_slots_write[EMERGENCIA_PASO_OFST] == ENCENDIDO)
  4036a4:	4b4e      	ldr	r3, [pc, #312]	; (4037e0 <main+0x758>)
  4036a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4036aa:	2bff      	cmp	r3, #255	; 0xff
  4036ac:	d106      	bne.n	4036bc <main+0x634>
		{
			port_slots_write[EMERGENCIA_PASO_OFST] = IGNORAR;
  4036ae:	22aa      	movs	r2, #170	; 0xaa
  4036b0:	4b4b      	ldr	r3, [pc, #300]	; (4037e0 <main+0x758>)
  4036b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			EMERGENCIA_PASO_ON;
  4036b6:	200e      	movs	r0, #14
  4036b8:	4b4a      	ldr	r3, [pc, #296]	; (4037e4 <main+0x75c>)
  4036ba:	4798      	blx	r3
		}
		if (port_slots_write[EMERGENCIA_PASO_OFST] == APAGADO)
  4036bc:	4b48      	ldr	r3, [pc, #288]	; (4037e0 <main+0x758>)
  4036be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  4036c2:	b933      	cbnz	r3, 4036d2 <main+0x64a>
		{
			port_slots_write[EMERGENCIA_PASO_OFST] = IGNORAR;
  4036c4:	22aa      	movs	r2, #170	; 0xaa
  4036c6:	4b46      	ldr	r3, [pc, #280]	; (4037e0 <main+0x758>)
  4036c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			EMERGENCIA_PASO_OFF;
  4036cc:	200e      	movs	r0, #14
  4036ce:	4b46      	ldr	r3, [pc, #280]	; (4037e8 <main+0x760>)
  4036d0:	4798      	blx	r3
		}
		//	------------------------------------------------------------------------
		if (port_slots_write[PICTOGRAMA_1_OFST] == ENCENDIDO)
  4036d2:	4b43      	ldr	r3, [pc, #268]	; (4037e0 <main+0x758>)
  4036d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4036d6:	2bff      	cmp	r3, #255	; 0xff
  4036d8:	d105      	bne.n	4036e6 <main+0x65e>
		{
			port_slots_write[PICTOGRAMA_1_OFST] = IGNORAR;
  4036da:	22aa      	movs	r2, #170	; 0xaa
  4036dc:	4b40      	ldr	r3, [pc, #256]	; (4037e0 <main+0x758>)
  4036de:	649a      	str	r2, [r3, #72]	; 0x48
			PICTOGRAMA_1_ON;
  4036e0:	2006      	movs	r0, #6
  4036e2:	4b40      	ldr	r3, [pc, #256]	; (4037e4 <main+0x75c>)
  4036e4:	4798      	blx	r3
		}
		if (port_slots_write[PICTOGRAMA_1_OFST] == APAGADO)
  4036e6:	4b3e      	ldr	r3, [pc, #248]	; (4037e0 <main+0x758>)
  4036e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4036ea:	b92b      	cbnz	r3, 4036f8 <main+0x670>
		{
			port_slots_write[PICTOGRAMA_1_OFST] = IGNORAR;
  4036ec:	22aa      	movs	r2, #170	; 0xaa
  4036ee:	4b3c      	ldr	r3, [pc, #240]	; (4037e0 <main+0x758>)
  4036f0:	649a      	str	r2, [r3, #72]	; 0x48
			PICTOGRAMA_1_OFF;
  4036f2:	2006      	movs	r0, #6
  4036f4:	4b3c      	ldr	r3, [pc, #240]	; (4037e8 <main+0x760>)
  4036f6:	4798      	blx	r3
		}

		if (port_slots_write[PICTOGRAMA_2_OFST] == ENCENDIDO)
  4036f8:	4b39      	ldr	r3, [pc, #228]	; (4037e0 <main+0x758>)
  4036fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  4036fc:	2bff      	cmp	r3, #255	; 0xff
  4036fe:	d105      	bne.n	40370c <main+0x684>
		{
			port_slots_write[PICTOGRAMA_2_OFST] = IGNORAR;
  403700:	22aa      	movs	r2, #170	; 0xaa
  403702:	4b37      	ldr	r3, [pc, #220]	; (4037e0 <main+0x758>)
  403704:	64da      	str	r2, [r3, #76]	; 0x4c
			PICTOGRAMA_2_ON;
  403706:	2005      	movs	r0, #5
  403708:	4b36      	ldr	r3, [pc, #216]	; (4037e4 <main+0x75c>)
  40370a:	4798      	blx	r3
		}
		if (port_slots_write[PICTOGRAMA_2_OFST] == APAGADO)
  40370c:	4b34      	ldr	r3, [pc, #208]	; (4037e0 <main+0x758>)
  40370e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  403710:	b92b      	cbnz	r3, 40371e <main+0x696>
		{
			port_slots_write[PICTOGRAMA_2_OFST] = IGNORAR;
  403712:	22aa      	movs	r2, #170	; 0xaa
  403714:	4b32      	ldr	r3, [pc, #200]	; (4037e0 <main+0x758>)
  403716:	64da      	str	r2, [r3, #76]	; 0x4c
			PICTOGRAMA_2_OFF;
  403718:	2005      	movs	r0, #5
  40371a:	4b33      	ldr	r3, [pc, #204]	; (4037e8 <main+0x760>)
  40371c:	4798      	blx	r3
		}
		
		if (port_slots_write[PICTOGRAMA_3_OFST] == ENCENDIDO)
  40371e:	4b30      	ldr	r3, [pc, #192]	; (4037e0 <main+0x758>)
  403720:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  403722:	2bff      	cmp	r3, #255	; 0xff
  403724:	d105      	bne.n	403732 <main+0x6aa>
		{
			port_slots_write[PICTOGRAMA_3_OFST] = IGNORAR;
  403726:	22aa      	movs	r2, #170	; 0xaa
  403728:	4b2d      	ldr	r3, [pc, #180]	; (4037e0 <main+0x758>)
  40372a:	651a      	str	r2, [r3, #80]	; 0x50
			PICTOGRAMA_3_ON;
  40372c:	2007      	movs	r0, #7
  40372e:	4b2d      	ldr	r3, [pc, #180]	; (4037e4 <main+0x75c>)
  403730:	4798      	blx	r3
		}
		if (port_slots_write[PICTOGRAMA_3_OFST] == APAGADO)
  403732:	4b2b      	ldr	r3, [pc, #172]	; (4037e0 <main+0x758>)
  403734:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  403736:	b92b      	cbnz	r3, 403744 <main+0x6bc>
		{
			port_slots_write[PICTOGRAMA_3_OFST] = IGNORAR;
  403738:	22aa      	movs	r2, #170	; 0xaa
  40373a:	4b29      	ldr	r3, [pc, #164]	; (4037e0 <main+0x758>)
  40373c:	651a      	str	r2, [r3, #80]	; 0x50
			PICTOGRAMA_3_OFF;
  40373e:	2007      	movs	r0, #7
  403740:	4b29      	ldr	r3, [pc, #164]	; (4037e8 <main+0x760>)
  403742:	4798      	blx	r3
		}
		
		if (port_slots_write[PICTOGRAMA_4_OFST] == ENCENDIDO)
  403744:	4b26      	ldr	r3, [pc, #152]	; (4037e0 <main+0x758>)
  403746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  403748:	2bff      	cmp	r3, #255	; 0xff
  40374a:	d105      	bne.n	403758 <main+0x6d0>
		{
			port_slots_write[PICTOGRAMA_4_OFST] = IGNORAR;
  40374c:	22aa      	movs	r2, #170	; 0xaa
  40374e:	4b24      	ldr	r3, [pc, #144]	; (4037e0 <main+0x758>)
  403750:	655a      	str	r2, [r3, #84]	; 0x54
			PICTOGRAMA_4_ON;
  403752:	2008      	movs	r0, #8
  403754:	4b23      	ldr	r3, [pc, #140]	; (4037e4 <main+0x75c>)
  403756:	4798      	blx	r3
		}
		if (port_slots_write[PICTOGRAMA_4_OFST] == APAGADO)
  403758:	4b21      	ldr	r3, [pc, #132]	; (4037e0 <main+0x758>)
  40375a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  40375c:	b92b      	cbnz	r3, 40376a <main+0x6e2>
		{
			port_slots_write[PICTOGRAMA_4_OFST] = IGNORAR;
  40375e:	22aa      	movs	r2, #170	; 0xaa
  403760:	4b1f      	ldr	r3, [pc, #124]	; (4037e0 <main+0x758>)
  403762:	655a      	str	r2, [r3, #84]	; 0x54
			PICTOGRAMA_4_OFF;
  403764:	2008      	movs	r0, #8
  403766:	4b20      	ldr	r3, [pc, #128]	; (4037e8 <main+0x760>)
  403768:	4798      	blx	r3
		}
		//	---------------------------------------------------------------------
		if ((port_slots_write[APERTURA_DERECHA_AS_OFST] == ENCENDIDO) || (port_slots_write[APERTURA_DERECHA_GU_OFST] == ENCENDIDO))
  40376a:	4b1d      	ldr	r3, [pc, #116]	; (4037e0 <main+0x758>)
  40376c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  403770:	2bff      	cmp	r3, #255	; 0xff
  403772:	d004      	beq.n	40377e <main+0x6f6>
  403774:	4b1a      	ldr	r3, [pc, #104]	; (4037e0 <main+0x758>)
  403776:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
  40377a:	2bff      	cmp	r3, #255	; 0xff
  40377c:	d108      	bne.n	403790 <main+0x708>
		{
			port_slots_write[APERTURA_DERECHA_AS_OFST] = IGNORAR;
  40377e:	4b18      	ldr	r3, [pc, #96]	; (4037e0 <main+0x758>)
  403780:	22aa      	movs	r2, #170	; 0xaa
  403782:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			port_slots_write[APERTURA_DERECHA_GU_OFST] = IGNORAR;
  403786:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			APERTURA_DERECHA_ON;
  40378a:	201d      	movs	r0, #29
  40378c:	4b15      	ldr	r3, [pc, #84]	; (4037e4 <main+0x75c>)
  40378e:	4798      	blx	r3
		}
		if ((port_slots_write[APERTURA_DERECHA_AS_OFST] == APAGADO) || (port_slots_write[APERTURA_DERECHA_GU_OFST] == APAGADO))
  403790:	4b13      	ldr	r3, [pc, #76]	; (4037e0 <main+0x758>)
  403792:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  403796:	b11b      	cbz	r3, 4037a0 <main+0x718>
  403798:	4b11      	ldr	r3, [pc, #68]	; (4037e0 <main+0x758>)
  40379a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
  40379e:	b943      	cbnz	r3, 4037b2 <main+0x72a>
		{
			port_slots_write[APERTURA_DERECHA_AS_OFST] = IGNORAR;
  4037a0:	4b0f      	ldr	r3, [pc, #60]	; (4037e0 <main+0x758>)
  4037a2:	22aa      	movs	r2, #170	; 0xaa
  4037a4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			port_slots_write[APERTURA_DERECHA_GU_OFST] = IGNORAR;
  4037a8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			APERTURA_DERECHA_OFF;
  4037ac:	201d      	movs	r0, #29
  4037ae:	4b0e      	ldr	r3, [pc, #56]	; (4037e8 <main+0x760>)
  4037b0:	4798      	blx	r3
		}

		if ((port_slots_write[APERTURA_IZQUIERDA_AS_OFST] == ENCENDIDO) || (port_slots_write[APERTURA_IZQUIERDA_GU_OFST] == ENCENDIDO))
  4037b2:	4b0b      	ldr	r3, [pc, #44]	; (4037e0 <main+0x758>)
  4037b4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
  4037b8:	2bff      	cmp	r3, #255	; 0xff
  4037ba:	d004      	beq.n	4037c6 <main+0x73e>
  4037bc:	4b08      	ldr	r3, [pc, #32]	; (4037e0 <main+0x758>)
  4037be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
  4037c2:	2bff      	cmp	r3, #255	; 0xff
  4037c4:	d112      	bne.n	4037ec <main+0x764>
		{
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = IGNORAR;
  4037c6:	4b06      	ldr	r3, [pc, #24]	; (4037e0 <main+0x758>)
  4037c8:	22aa      	movs	r2, #170	; 0xaa
  4037ca:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = IGNORAR;
  4037ce:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			APERTURA_IZQUIERDA_ON;
  4037d2:	201e      	movs	r0, #30
  4037d4:	4b03      	ldr	r3, [pc, #12]	; (4037e4 <main+0x75c>)
  4037d6:	4798      	blx	r3
  4037d8:	e008      	b.n	4037ec <main+0x764>
  4037da:	bf00      	nop
  4037dc:	200005f4 	.word	0x200005f4
  4037e0:	20000708 	.word	0x20000708
  4037e4:	004005c1 	.word	0x004005c1
  4037e8:	004005d9 	.word	0x004005d9
		}
		if ((port_slots_write[APERTURA_IZQUIERDA_AS_OFST] == APAGADO) || (port_slots_write[APERTURA_IZQUIERDA_GU_OFST] == APAGADO))
  4037ec:	4b94      	ldr	r3, [pc, #592]	; (403a40 <main+0x9b8>)
  4037ee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
  4037f2:	b11b      	cbz	r3, 4037fc <main+0x774>
  4037f4:	4b92      	ldr	r3, [pc, #584]	; (403a40 <main+0x9b8>)
  4037f6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
  4037fa:	b943      	cbnz	r3, 40380e <main+0x786>
		{
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = IGNORAR;
  4037fc:	4b90      	ldr	r3, [pc, #576]	; (403a40 <main+0x9b8>)
  4037fe:	22aa      	movs	r2, #170	; 0xaa
  403800:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = IGNORAR;
  403804:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
			APERTURA_IZQUIERDA_OFF;
  403808:	201e      	movs	r0, #30
  40380a:	4b8e      	ldr	r3, [pc, #568]	; (403a44 <main+0x9bc>)
  40380c:	4798      	blx	r3
		}


		if ((port_slots_write[EMERGENCIA_PMR_AS_OFST] == ENCENDIDO) || (port_slots_write[EMERGENCIA_PMR_GU_OFST] == ENCENDIDO))
  40380e:	4b8c      	ldr	r3, [pc, #560]	; (403a40 <main+0x9b8>)
  403810:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
  403814:	2bff      	cmp	r3, #255	; 0xff
  403816:	d004      	beq.n	403822 <main+0x79a>
  403818:	4b89      	ldr	r3, [pc, #548]	; (403a40 <main+0x9b8>)
  40381a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
  40381e:	2bff      	cmp	r3, #255	; 0xff
  403820:	d108      	bne.n	403834 <main+0x7ac>
		{
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = IGNORAR;
  403822:	4b87      	ldr	r3, [pc, #540]	; (403a40 <main+0x9b8>)
  403824:	22aa      	movs	r2, #170	; 0xaa
  403826:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = IGNORAR;
  40382a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
			EMERGENCIA_PMR_ON;
  40382e:	2003      	movs	r0, #3
  403830:	4b85      	ldr	r3, [pc, #532]	; (403a48 <main+0x9c0>)
  403832:	4798      	blx	r3
		}

		if ((port_slots_write[EMERGENCIA_PMR_AS_OFST] == APAGADO) || (port_slots_write[EMERGENCIA_PMR_GU_OFST] == APAGADO))
  403834:	4b82      	ldr	r3, [pc, #520]	; (403a40 <main+0x9b8>)
  403836:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
  40383a:	b11b      	cbz	r3, 403844 <main+0x7bc>
  40383c:	4b80      	ldr	r3, [pc, #512]	; (403a40 <main+0x9b8>)
  40383e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
  403842:	b943      	cbnz	r3, 403856 <main+0x7ce>
		{
			port_slots_write[EMERGENCIA_PMR_AS_OFST] = IGNORAR;
  403844:	4b7e      	ldr	r3, [pc, #504]	; (403a40 <main+0x9b8>)
  403846:	22aa      	movs	r2, #170	; 0xaa
  403848:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
			port_slots_write[EMERGENCIA_PMR_GU_OFST] = IGNORAR;
  40384c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
			EMERGENCIA_PMR_OFF;
  403850:	2003      	movs	r0, #3
  403852:	4b7c      	ldr	r3, [pc, #496]	; (403a44 <main+0x9bc>)
  403854:	4798      	blx	r3
		}
		
		// ---------------------------------------------------------------------
		
		if (port_slots_write[SOLENOIDE_I_OFST] == ENCENDIDO)
  403856:	4b7a      	ldr	r3, [pc, #488]	; (403a40 <main+0x9b8>)
  403858:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  40385c:	2bff      	cmp	r3, #255	; 0xff
  40385e:	d106      	bne.n	40386e <main+0x7e6>
		{
			port_slots_write[SOLENOIDE_I_OFST] = IGNORAR;
  403860:	22aa      	movs	r2, #170	; 0xaa
  403862:	4b77      	ldr	r3, [pc, #476]	; (403a40 <main+0x9b8>)
  403864:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
			SOLENOIDE_I_ON;
  403868:	202c      	movs	r0, #44	; 0x2c
  40386a:	4b77      	ldr	r3, [pc, #476]	; (403a48 <main+0x9c0>)
  40386c:	4798      	blx	r3
		}
		if (port_slots_write[SOLENOIDE_I_OFST] == APAGADO)
  40386e:	4b74      	ldr	r3, [pc, #464]	; (403a40 <main+0x9b8>)
  403870:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  403874:	b933      	cbnz	r3, 403884 <main+0x7fc>
		{
			port_slots_write[SOLENOIDE_I_OFST] = IGNORAR;
  403876:	22aa      	movs	r2, #170	; 0xaa
  403878:	4b71      	ldr	r3, [pc, #452]	; (403a40 <main+0x9b8>)
  40387a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
			SOLENOIDE_I_OFF;
  40387e:	202c      	movs	r0, #44	; 0x2c
  403880:	4b70      	ldr	r3, [pc, #448]	; (403a44 <main+0x9bc>)
  403882:	4798      	blx	r3
		}
		if (port_slots_write[SOLENOIDE_S_OFST] == ENCENDIDO)
  403884:	4b6e      	ldr	r3, [pc, #440]	; (403a40 <main+0x9b8>)
  403886:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  40388a:	2bff      	cmp	r3, #255	; 0xff
  40388c:	d106      	bne.n	40389c <main+0x814>
		{
			port_slots_write[SOLENOIDE_S_OFST] = IGNORAR;
  40388e:	22aa      	movs	r2, #170	; 0xaa
  403890:	4b6b      	ldr	r3, [pc, #428]	; (403a40 <main+0x9b8>)
  403892:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			SOLENOIDE_S_ON;
  403896:	202a      	movs	r0, #42	; 0x2a
  403898:	4b6b      	ldr	r3, [pc, #428]	; (403a48 <main+0x9c0>)
  40389a:	4798      	blx	r3
		}
		if (port_slots_write[SOLENOIDE_S_OFST] == APAGADO)
  40389c:	4b68      	ldr	r3, [pc, #416]	; (403a40 <main+0x9b8>)
  40389e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  4038a2:	b933      	cbnz	r3, 4038b2 <main+0x82a>
		{
			port_slots_write[SOLENOIDE_S_OFST] = IGNORAR;
  4038a4:	22aa      	movs	r2, #170	; 0xaa
  4038a6:	4b66      	ldr	r3, [pc, #408]	; (403a40 <main+0x9b8>)
  4038a8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			SOLENOIDE_S_OFF;
  4038ac:	202a      	movs	r0, #42	; 0x2a
  4038ae:	4b65      	ldr	r3, [pc, #404]	; (403a44 <main+0x9bc>)
  4038b0:	4798      	blx	r3
		//	-------------------------------------------------------------------------------------------


		//port_slots_read[ESCENARIO] = escenario_v;
		
		if(gpio_pin_is_low(PASO_MODO_A))
  4038b2:	2018      	movs	r0, #24
  4038b4:	4b65      	ldr	r3, [pc, #404]	; (403a4c <main+0x9c4>)
  4038b6:	4798      	blx	r3
  4038b8:	b920      	cbnz	r0, 4038c4 <main+0x83c>
		{
			port_slots_read[PASO_MODO_A_ANT_OFST] = APAGADO;
  4038ba:	4b65      	ldr	r3, [pc, #404]	; (403a50 <main+0x9c8>)
  4038bc:	2200      	movs	r2, #0
  4038be:	741a      	strb	r2, [r3, #16]
			port_slots_read[PASO_MODO_A_NEW_OFST] = APAGADO;
  4038c0:	779a      	strb	r2, [r3, #30]
  4038c2:	e003      	b.n	4038cc <main+0x844>
		}
		else
		{
			port_slots_read[PASO_MODO_A_ANT_OFST] = ENCENDIDO;
  4038c4:	4b62      	ldr	r3, [pc, #392]	; (403a50 <main+0x9c8>)
  4038c6:	22ff      	movs	r2, #255	; 0xff
  4038c8:	741a      	strb	r2, [r3, #16]
			port_slots_read[PASO_MODO_A_NEW_OFST] = ENCENDIDO;
  4038ca:	779a      	strb	r2, [r3, #30]
		}
		
		if(gpio_pin_is_low(PASO_MODO_B))
  4038cc:	200d      	movs	r0, #13
  4038ce:	4b5f      	ldr	r3, [pc, #380]	; (403a4c <main+0x9c4>)
  4038d0:	4798      	blx	r3
  4038d2:	b920      	cbnz	r0, 4038de <main+0x856>
		{
			port_slots_read[PASO_MODO_B_ANT_OFST] = APAGADO;
  4038d4:	4b5e      	ldr	r3, [pc, #376]	; (403a50 <main+0x9c8>)
  4038d6:	2200      	movs	r2, #0
  4038d8:	745a      	strb	r2, [r3, #17]
			port_slots_read[PASO_MODO_B_NEW_OFST] = APAGADO;
  4038da:	77da      	strb	r2, [r3, #31]
  4038dc:	e003      	b.n	4038e6 <main+0x85e>
		}
		else
		{
			port_slots_read[PASO_MODO_B_ANT_OFST] = ENCENDIDO;
  4038de:	4b5c      	ldr	r3, [pc, #368]	; (403a50 <main+0x9c8>)
  4038e0:	22ff      	movs	r2, #255	; 0xff
  4038e2:	745a      	strb	r2, [r3, #17]
			port_slots_read[PASO_MODO_B_NEW_OFST] = ENCENDIDO;
  4038e4:	77da      	strb	r2, [r3, #31]
		}
		
		if(gpio_pin_is_low(PICTOGRAMA_1))
  4038e6:	2006      	movs	r0, #6
  4038e8:	4b58      	ldr	r3, [pc, #352]	; (403a4c <main+0x9c4>)
  4038ea:	4798      	blx	r3
  4038ec:	b918      	cbnz	r0, 4038f6 <main+0x86e>
		{
			port_slots_read[PICTOGRAMA_1_OFST] = APAGADO;
  4038ee:	2200      	movs	r2, #0
  4038f0:	4b57      	ldr	r3, [pc, #348]	; (403a50 <main+0x9c8>)
  4038f2:	749a      	strb	r2, [r3, #18]
  4038f4:	e002      	b.n	4038fc <main+0x874>
		}
		else
		{
			port_slots_read[PICTOGRAMA_1_OFST] = ENCENDIDO;
  4038f6:	22ff      	movs	r2, #255	; 0xff
  4038f8:	4b55      	ldr	r3, [pc, #340]	; (403a50 <main+0x9c8>)
  4038fa:	749a      	strb	r2, [r3, #18]
		}
		
		if(gpio_pin_is_low(PICTOGRAMA_2))
  4038fc:	2005      	movs	r0, #5
  4038fe:	4b53      	ldr	r3, [pc, #332]	; (403a4c <main+0x9c4>)
  403900:	4798      	blx	r3
  403902:	b918      	cbnz	r0, 40390c <main+0x884>
		{
			port_slots_read[PICTOGRAMA_2_OFST] = APAGADO;
  403904:	2200      	movs	r2, #0
  403906:	4b52      	ldr	r3, [pc, #328]	; (403a50 <main+0x9c8>)
  403908:	74da      	strb	r2, [r3, #19]
  40390a:	e002      	b.n	403912 <main+0x88a>
		}
		else
		{
			port_slots_read[PICTOGRAMA_2_OFST] = ENCENDIDO;
  40390c:	22ff      	movs	r2, #255	; 0xff
  40390e:	4b50      	ldr	r3, [pc, #320]	; (403a50 <main+0x9c8>)
  403910:	74da      	strb	r2, [r3, #19]
		}
		
		if(gpio_pin_is_low(PICTOGRAMA_3))
  403912:	2007      	movs	r0, #7
  403914:	4b4d      	ldr	r3, [pc, #308]	; (403a4c <main+0x9c4>)
  403916:	4798      	blx	r3
  403918:	b918      	cbnz	r0, 403922 <main+0x89a>
		{
			port_slots_read[PICTOGRAMA_3_OFST] = APAGADO;
  40391a:	2200      	movs	r2, #0
  40391c:	4b4c      	ldr	r3, [pc, #304]	; (403a50 <main+0x9c8>)
  40391e:	751a      	strb	r2, [r3, #20]
  403920:	e002      	b.n	403928 <main+0x8a0>
		}
		else
		{
			port_slots_read[PICTOGRAMA_3_OFST] = ENCENDIDO;
  403922:	22ff      	movs	r2, #255	; 0xff
  403924:	4b4a      	ldr	r3, [pc, #296]	; (403a50 <main+0x9c8>)
  403926:	751a      	strb	r2, [r3, #20]
		}
		
		if(gpio_pin_is_low(PICTOGRAMA_4))
  403928:	2008      	movs	r0, #8
  40392a:	4b48      	ldr	r3, [pc, #288]	; (403a4c <main+0x9c4>)
  40392c:	4798      	blx	r3
  40392e:	b918      	cbnz	r0, 403938 <main+0x8b0>
		{
			port_slots_read[PICTOGRAMA_4_OFST] = APAGADO;
  403930:	2200      	movs	r2, #0
  403932:	4b47      	ldr	r3, [pc, #284]	; (403a50 <main+0x9c8>)
  403934:	755a      	strb	r2, [r3, #21]
  403936:	e002      	b.n	40393e <main+0x8b6>
		}
		else
		{
			port_slots_read[PICTOGRAMA_4_OFST] = ENCENDIDO;
  403938:	22ff      	movs	r2, #255	; 0xff
  40393a:	4b45      	ldr	r3, [pc, #276]	; (403a50 <main+0x9c8>)
  40393c:	755a      	strb	r2, [r3, #21]
		}
		//	---------------------------------------------------------------------------------
		if(gpio_pin_is_low(MODO_BIT_1))
  40393e:	200b      	movs	r0, #11
  403940:	4b42      	ldr	r3, [pc, #264]	; (403a4c <main+0x9c4>)
  403942:	4798      	blx	r3
  403944:	b918      	cbnz	r0, 40394e <main+0x8c6>
		{
			port_slots_read[MODO_BIT_1_OFST] = APAGADO;
  403946:	2200      	movs	r2, #0
  403948:	4b41      	ldr	r3, [pc, #260]	; (403a50 <main+0x9c8>)
  40394a:	769a      	strb	r2, [r3, #26]
  40394c:	e002      	b.n	403954 <main+0x8cc>
		}
		else
		{
			port_slots_read[MODO_BIT_1_OFST] = ENCENDIDO;
  40394e:	22ff      	movs	r2, #255	; 0xff
  403950:	4b3f      	ldr	r3, [pc, #252]	; (403a50 <main+0x9c8>)
  403952:	769a      	strb	r2, [r3, #26]
		}
		
		if(gpio_pin_is_low(MODO_BIT_2))
  403954:	200c      	movs	r0, #12
  403956:	4b3d      	ldr	r3, [pc, #244]	; (403a4c <main+0x9c4>)
  403958:	4798      	blx	r3
  40395a:	b918      	cbnz	r0, 403964 <main+0x8dc>
		{
			port_slots_read[MODO_BIT_2_OFST] = APAGADO;
  40395c:	2200      	movs	r2, #0
  40395e:	4b3c      	ldr	r3, [pc, #240]	; (403a50 <main+0x9c8>)
  403960:	76da      	strb	r2, [r3, #27]
  403962:	e002      	b.n	40396a <main+0x8e2>
		}
		else
		{
			port_slots_read[MODO_BIT_2_OFST] = ENCENDIDO;
  403964:	22ff      	movs	r2, #255	; 0xff
  403966:	4b3a      	ldr	r3, [pc, #232]	; (403a50 <main+0x9c8>)
  403968:	76da      	strb	r2, [r3, #27]
		}
		
		if(gpio_pin_is_low(MODO_BIT_3))
  40396a:	201a      	movs	r0, #26
  40396c:	4b37      	ldr	r3, [pc, #220]	; (403a4c <main+0x9c4>)
  40396e:	4798      	blx	r3
  403970:	b918      	cbnz	r0, 40397a <main+0x8f2>
		{
			port_slots_read[MODO_BIT_3_OFST] = APAGADO;
  403972:	2200      	movs	r2, #0
  403974:	4b36      	ldr	r3, [pc, #216]	; (403a50 <main+0x9c8>)
  403976:	771a      	strb	r2, [r3, #28]
  403978:	e002      	b.n	403980 <main+0x8f8>
		}
		else
		{
			port_slots_read[MODO_BIT_3_OFST] = ENCENDIDO;
  40397a:	22ff      	movs	r2, #255	; 0xff
  40397c:	4b34      	ldr	r3, [pc, #208]	; (403a50 <main+0x9c8>)
  40397e:	771a      	strb	r2, [r3, #28]
		}
		
		if(gpio_pin_is_low(MODO_BIT_4))
  403980:	2019      	movs	r0, #25
  403982:	4b32      	ldr	r3, [pc, #200]	; (403a4c <main+0x9c4>)
  403984:	4798      	blx	r3
  403986:	b918      	cbnz	r0, 403990 <main+0x908>
		{
			port_slots_read[MODO_BIT_4_OFST] = APAGADO;
  403988:	2200      	movs	r2, #0
  40398a:	4b31      	ldr	r3, [pc, #196]	; (403a50 <main+0x9c8>)
  40398c:	775a      	strb	r2, [r3, #29]
  40398e:	e002      	b.n	403996 <main+0x90e>
		}
		else
		{
			port_slots_read[MODO_BIT_4_OFST] = ENCENDIDO;
  403990:	22ff      	movs	r2, #255	; 0xff
  403992:	4b2f      	ldr	r3, [pc, #188]	; (403a50 <main+0x9c8>)
  403994:	775a      	strb	r2, [r3, #29]
		}

		if(gpio_pin_is_low(EMERGENCIA_PASO))
  403996:	200e      	movs	r0, #14
  403998:	4b2c      	ldr	r3, [pc, #176]	; (403a4c <main+0x9c4>)
  40399a:	4798      	blx	r3
  40399c:	b920      	cbnz	r0, 4039a8 <main+0x920>
		{
			port_slots_read[EMERGENCIA_PASO_OFST] = APAGADO;
  40399e:	2200      	movs	r2, #0
  4039a0:	4b2b      	ldr	r3, [pc, #172]	; (403a50 <main+0x9c8>)
  4039a2:	f883 2020 	strb.w	r2, [r3, #32]
  4039a6:	e003      	b.n	4039b0 <main+0x928>
		}
		else
		{
			port_slots_read[EMERGENCIA_PASO_OFST] = ENCENDIDO;
  4039a8:	22ff      	movs	r2, #255	; 0xff
  4039aa:	4b29      	ldr	r3, [pc, #164]	; (403a50 <main+0x9c8>)
  4039ac:	f883 2020 	strb.w	r2, [r3, #32]
		}


		//	-----------------------------------------------------------------------------------------
		
		if(gpio_pin_is_low(SOLENOIDE_S))
  4039b0:	202a      	movs	r0, #42	; 0x2a
  4039b2:	4b26      	ldr	r3, [pc, #152]	; (403a4c <main+0x9c4>)
  4039b4:	4798      	blx	r3
  4039b6:	b920      	cbnz	r0, 4039c2 <main+0x93a>
		{
			port_slots_read[SOLENOIDE_S_OFST] = APAGADO;
  4039b8:	2200      	movs	r2, #0
  4039ba:	4b25      	ldr	r3, [pc, #148]	; (403a50 <main+0x9c8>)
  4039bc:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  4039c0:	e003      	b.n	4039ca <main+0x942>
		}
		else
		{
			port_slots_read[SOLENOIDE_S_OFST] = ENCENDIDO;
  4039c2:	22ff      	movs	r2, #255	; 0xff
  4039c4:	4b22      	ldr	r3, [pc, #136]	; (403a50 <main+0x9c8>)
  4039c6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		}
		
		if(gpio_pin_is_low(SOLENOIDE_I))
  4039ca:	202c      	movs	r0, #44	; 0x2c
  4039cc:	4b1f      	ldr	r3, [pc, #124]	; (403a4c <main+0x9c4>)
  4039ce:	4798      	blx	r3
  4039d0:	b920      	cbnz	r0, 4039dc <main+0x954>
		{
			port_slots_read[SOLENOIDE_I_OFST] = APAGADO;
  4039d2:	2200      	movs	r2, #0
  4039d4:	4b1e      	ldr	r3, [pc, #120]	; (403a50 <main+0x9c8>)
  4039d6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  4039da:	e003      	b.n	4039e4 <main+0x95c>
		}
		else
		{
			port_slots_read[SOLENOIDE_I_OFST] = ENCENDIDO;
  4039dc:	22ff      	movs	r2, #255	; 0xff
  4039de:	4b1c      	ldr	r3, [pc, #112]	; (403a50 <main+0x9c8>)
  4039e0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		}
		
		//	---------------------------------------------------------------------------

		if(gpio_pin_is_low(APERTURA_DERECHA))
  4039e4:	201d      	movs	r0, #29
  4039e6:	4b19      	ldr	r3, [pc, #100]	; (403a4c <main+0x9c4>)
  4039e8:	4798      	blx	r3
  4039ea:	b930      	cbnz	r0, 4039fa <main+0x972>
		{
			port_slots_read[APERTURA_DERECHA_AS_OFST] = APAGADO;
  4039ec:	4b18      	ldr	r3, [pc, #96]	; (403a50 <main+0x9c8>)
  4039ee:	2200      	movs	r2, #0
  4039f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			port_slots_read[APERTURA_DERECHA_GU_OFST] = APAGADO;
  4039f4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  4039f8:	e005      	b.n	403a06 <main+0x97e>
		}
		else
		{
			port_slots_read[APERTURA_DERECHA_AS_OFST] = ENCENDIDO;
  4039fa:	4b15      	ldr	r3, [pc, #84]	; (403a50 <main+0x9c8>)
  4039fc:	22ff      	movs	r2, #255	; 0xff
  4039fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			port_slots_read[APERTURA_DERECHA_GU_OFST] = ENCENDIDO;
  403a02:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		}
		
		if(gpio_pin_is_low(APERTURA_IZQUIERDA))
  403a06:	201e      	movs	r0, #30
  403a08:	4b10      	ldr	r3, [pc, #64]	; (403a4c <main+0x9c4>)
  403a0a:	4798      	blx	r3
  403a0c:	b930      	cbnz	r0, 403a1c <main+0x994>
		{
			port_slots_read[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  403a0e:	4b10      	ldr	r3, [pc, #64]	; (403a50 <main+0x9c8>)
  403a10:	2200      	movs	r2, #0
  403a12:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			port_slots_read[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  403a16:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  403a1a:	e005      	b.n	403a28 <main+0x9a0>
		}
		else
		{
			port_slots_read[APERTURA_IZQUIERDA_AS_OFST] = ENCENDIDO;
  403a1c:	4b0c      	ldr	r3, [pc, #48]	; (403a50 <main+0x9c8>)
  403a1e:	22ff      	movs	r2, #255	; 0xff
  403a20:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			port_slots_read[APERTURA_IZQUIERDA_GU_OFST] = ENCENDIDO;
  403a24:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		}
		
		if(gpio_pin_is_low(EMERGENCIA_PMR))
  403a28:	2003      	movs	r0, #3
  403a2a:	4b08      	ldr	r3, [pc, #32]	; (403a4c <main+0x9c4>)
  403a2c:	4798      	blx	r3
  403a2e:	b988      	cbnz	r0, 403a54 <main+0x9cc>
		{
			port_slots_read[EMERGENCIA_PMR_AS_OFST] = APAGADO;
  403a30:	4b07      	ldr	r3, [pc, #28]	; (403a50 <main+0x9c8>)
  403a32:	2200      	movs	r2, #0
  403a34:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			port_slots_read[EMERGENCIA_PMR_GU_OFST] = APAGADO;
  403a38:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  403a3c:	e00e      	b.n	403a5c <main+0x9d4>
  403a3e:	bf00      	nop
  403a40:	20000708 	.word	0x20000708
  403a44:	004005d9 	.word	0x004005d9
  403a48:	004005c1 	.word	0x004005c1
  403a4c:	004005a5 	.word	0x004005a5
  403a50:	20001008 	.word	0x20001008
		}
		else
		{
			port_slots_read[EMERGENCIA_PMR_GU_OFST] = ENCENDIDO;
  403a54:	22ff      	movs	r2, #255	; 0xff
  403a56:	4b76      	ldr	r3, [pc, #472]	; (403c30 <main+0xba8>)
  403a58:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			port_slots_read[EMERGENCIA_PMR_GU_OFST] = ENCENDIDO;
		}
		
		//	----------------------------------------------------------------------------------------
		if(confirmacion_a_timeout <= 100)
  403a5c:	4b75      	ldr	r3, [pc, #468]	; (403c34 <main+0xbac>)
  403a5e:	681b      	ldr	r3, [r3, #0]
  403a60:	2b64      	cmp	r3, #100	; 0x64
  403a62:	dc02      	bgt.n	403a6a <main+0x9e2>
		{
			confirmacion_a_timeout += 1;
  403a64:	3301      	adds	r3, #1
  403a66:	4a73      	ldr	r2, [pc, #460]	; (403c34 <main+0xbac>)
  403a68:	6013      	str	r3, [r2, #0]
		}
		
		if(gpio_pin_is_high(CONFIRMACION_A))
  403a6a:	2010      	movs	r0, #16
  403a6c:	4b72      	ldr	r3, [pc, #456]	; (403c38 <main+0xbb0>)
  403a6e:	4798      	blx	r3
  403a70:	b118      	cbz	r0, 403a7a <main+0x9f2>
		{
			confirmacion_a_timeout = 0;
  403a72:	2200      	movs	r2, #0
  403a74:	4b6f      	ldr	r3, [pc, #444]	; (403c34 <main+0xbac>)
  403a76:	601a      	str	r2, [r3, #0]
  403a78:	e01c      	b.n	403ab4 <main+0xa2c>
		}
		
		if(confirmacion_a_timeout == 100)
  403a7a:	4b6e      	ldr	r3, [pc, #440]	; (403c34 <main+0xbac>)
  403a7c:	681b      	ldr	r3, [r3, #0]
  403a7e:	2b64      	cmp	r3, #100	; 0x64
  403a80:	d118      	bne.n	403ab4 <main+0xa2c>
		{
			port_slots_read[CONFIRMACION_A_ANT_OFST] += 1;
  403a82:	4b6b      	ldr	r3, [pc, #428]	; (403c30 <main+0xba8>)
  403a84:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
  403a88:	3201      	adds	r2, #1
  403a8a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
			port_slots_read[CONFIRMACION_A_NEW_OFST] += 1;
  403a8e:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
  403a92:	3201      	adds	r2, #1
  403a94:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
			port_slots_write[PASO_MODO_A_ANT_OFST] = port_slots_default[PASO_MODO_A_ANT_OFST];
  403a98:	4b68      	ldr	r3, [pc, #416]	; (403c3c <main+0xbb4>)
  403a9a:	4a69      	ldr	r2, [pc, #420]	; (403c40 <main+0xbb8>)
  403a9c:	6c11      	ldr	r1, [r2, #64]	; 0x40
  403a9e:	6419      	str	r1, [r3, #64]	; 0x40
			port_slots_write[PASO_MODO_A_NEW_OFST] = port_slots_default[PASO_MODO_A_NEW_OFST];
  403aa0:	6f91      	ldr	r1, [r2, #120]	; 0x78
  403aa2:	6799      	str	r1, [r3, #120]	; 0x78
			port_slots_write[PICTOGRAMA_1_OFST] = port_slots_default[PICTOGRAMA_1_OFST];
  403aa4:	6c91      	ldr	r1, [r2, #72]	; 0x48
  403aa6:	6499      	str	r1, [r3, #72]	; 0x48
			port_slots_write[PICTOGRAMA_2_OFST] = port_slots_default[PICTOGRAMA_2_OFST];
  403aa8:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  403aaa:	64d9      	str	r1, [r3, #76]	; 0x4c
			port_slots_write[PICTOGRAMA_3_OFST] = port_slots_default[PICTOGRAMA_3_OFST];
  403aac:	6d11      	ldr	r1, [r2, #80]	; 0x50
  403aae:	6519      	str	r1, [r3, #80]	; 0x50
			port_slots_write[PICTOGRAMA_4_OFST] = port_slots_default[PICTOGRAMA_4_OFST];
  403ab0:	6d52      	ldr	r2, [r2, #84]	; 0x54
  403ab2:	655a      	str	r2, [r3, #84]	; 0x54
		}

		
		if(confirmacion_b_timeout <= 100)
  403ab4:	4b63      	ldr	r3, [pc, #396]	; (403c44 <main+0xbbc>)
  403ab6:	681b      	ldr	r3, [r3, #0]
  403ab8:	2b64      	cmp	r3, #100	; 0x64
  403aba:	dc02      	bgt.n	403ac2 <main+0xa3a>
		{
			confirmacion_b_timeout += 1;
  403abc:	3301      	adds	r3, #1
  403abe:	4a61      	ldr	r2, [pc, #388]	; (403c44 <main+0xbbc>)
  403ac0:	6013      	str	r3, [r2, #0]
		}

		if(gpio_pin_is_high(CONFIRMACION_B))
  403ac2:	2014      	movs	r0, #20
  403ac4:	4b5c      	ldr	r3, [pc, #368]	; (403c38 <main+0xbb0>)
  403ac6:	4798      	blx	r3
  403ac8:	b118      	cbz	r0, 403ad2 <main+0xa4a>
		{
			confirmacion_b_timeout = 0;
  403aca:	2200      	movs	r2, #0
  403acc:	4b5d      	ldr	r3, [pc, #372]	; (403c44 <main+0xbbc>)
  403ace:	601a      	str	r2, [r3, #0]
  403ad0:	e00e      	b.n	403af0 <main+0xa68>
		}
		
		if(confirmacion_b_timeout == 100)
  403ad2:	4b5c      	ldr	r3, [pc, #368]	; (403c44 <main+0xbbc>)
  403ad4:	681b      	ldr	r3, [r3, #0]
  403ad6:	2b64      	cmp	r3, #100	; 0x64
  403ad8:	d10a      	bne.n	403af0 <main+0xa68>
		{
			port_slots_read[CONFIRMACION_B_ANT_OFST] += 1;
  403ada:	4b55      	ldr	r3, [pc, #340]	; (403c30 <main+0xba8>)
  403adc:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
  403ae0:	3201      	adds	r2, #1
  403ae2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
			port_slots_read[CONFIRMACION_B_NEW_OFST] += 1;
  403ae6:	f893 2083 	ldrb.w	r2, [r3, #131]	; 0x83
  403aea:	3201      	adds	r2, #1
  403aec:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
		//	----------------------------------------------------------------------------------------------------

		

		
  if(gpio_pin_is_low(SENSOR_S))
  403af0:	202b      	movs	r0, #43	; 0x2b
  403af2:	4b51      	ldr	r3, [pc, #324]	; (403c38 <main+0xbb0>)
  403af4:	4798      	blx	r3
  403af6:	b938      	cbnz	r0, 403b08 <main+0xa80>
  {
	  port_slots_read[SENSOR_S_OFST] = APAGADO;
  403af8:	2200      	movs	r2, #0
  403afa:	4b4d      	ldr	r3, [pc, #308]	; (403c30 <main+0xba8>)
  403afc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	  LED_SENS_S_OFF;
  403b00:	2020      	movs	r0, #32
  403b02:	4b51      	ldr	r3, [pc, #324]	; (403c48 <main+0xbc0>)
  403b04:	4798      	blx	r3
  403b06:	e006      	b.n	403b16 <main+0xa8e>
  }
  else
  {
	  port_slots_read[SENSOR_S_OFST] = ENCENDIDO;
  403b08:	22ff      	movs	r2, #255	; 0xff
  403b0a:	4b49      	ldr	r3, [pc, #292]	; (403c30 <main+0xba8>)
  403b0c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	  LED_SENS_S_ON;
  403b10:	2020      	movs	r0, #32
  403b12:	4b4e      	ldr	r3, [pc, #312]	; (403c4c <main+0xbc4>)
  403b14:	4798      	blx	r3
  }

  if(gpio_pin_is_low(SENSOR_I))
  403b16:	202d      	movs	r0, #45	; 0x2d
  403b18:	4b47      	ldr	r3, [pc, #284]	; (403c38 <main+0xbb0>)
  403b1a:	4798      	blx	r3
  403b1c:	b938      	cbnz	r0, 403b2e <main+0xaa6>
  {
	  port_slots_read[SENSOR_I_OFST] = APAGADO;
  403b1e:	2200      	movs	r2, #0
  403b20:	4b43      	ldr	r3, [pc, #268]	; (403c30 <main+0xba8>)
  403b22:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
	  LED_SENS_I_OFF;
  403b26:	2021      	movs	r0, #33	; 0x21
  403b28:	4b47      	ldr	r3, [pc, #284]	; (403c48 <main+0xbc0>)
  403b2a:	4798      	blx	r3
  403b2c:	e006      	b.n	403b3c <main+0xab4>
  }
  else
  {
	  port_slots_read[SENSOR_I_OFST] = ENCENDIDO;
  403b2e:	22ff      	movs	r2, #255	; 0xff
  403b30:	4b3f      	ldr	r3, [pc, #252]	; (403c30 <main+0xba8>)
  403b32:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
	  LED_SENS_I_ON;
  403b36:	2021      	movs	r0, #33	; 0x21
  403b38:	4b44      	ldr	r3, [pc, #272]	; (403c4c <main+0xbc4>)
  403b3a:	4798      	blx	r3



		//	---------------------------------------------------------------------------------------
		
		if(abierta_pmr_timeout <= 100)
  403b3c:	4b44      	ldr	r3, [pc, #272]	; (403c50 <main+0xbc8>)
  403b3e:	681b      	ldr	r3, [r3, #0]
  403b40:	2b64      	cmp	r3, #100	; 0x64
  403b42:	dc02      	bgt.n	403b4a <main+0xac2>
		{
			abierta_pmr_timeout += 1;
  403b44:	3301      	adds	r3, #1
  403b46:	4a42      	ldr	r2, [pc, #264]	; (403c50 <main+0xbc8>)
  403b48:	6013      	str	r3, [r2, #0]
		}
		
		if(gpio_pin_is_high(ABIERTA))
  403b4a:	2004      	movs	r0, #4
  403b4c:	4b3a      	ldr	r3, [pc, #232]	; (403c38 <main+0xbb0>)
  403b4e:	4798      	blx	r3
  403b50:	b118      	cbz	r0, 403b5a <main+0xad2>
		{
			abierta_pmr_timeout = 0;
  403b52:	2200      	movs	r2, #0
  403b54:	4b3e      	ldr	r3, [pc, #248]	; (403c50 <main+0xbc8>)
  403b56:	601a      	str	r2, [r3, #0]
  403b58:	e018      	b.n	403b8c <main+0xb04>
		}
		
		if(abierta_pmr_timeout == 100)
  403b5a:	4b3d      	ldr	r3, [pc, #244]	; (403c50 <main+0xbc8>)
  403b5c:	681b      	ldr	r3, [r3, #0]
  403b5e:	2b64      	cmp	r3, #100	; 0x64
  403b60:	d114      	bne.n	403b8c <main+0xb04>
		{
			port_slots_read[ABIERTA_AS_OFST] += 1;
  403b62:	4b33      	ldr	r3, [pc, #204]	; (403c30 <main+0xba8>)
  403b64:	f893 2089 	ldrb.w	r2, [r3, #137]	; 0x89
  403b68:	3201      	adds	r2, #1
  403b6a:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
			port_slots_read[ABIERTA_GU_OFST] += 1;
  403b6e:	f893 2086 	ldrb.w	r2, [r3, #134]	; 0x86
  403b72:	3201      	adds	r2, #1
  403b74:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			port_slots_write[APERTURA_DERECHA_AS_OFST] = APAGADO;
  403b78:	4b30      	ldr	r3, [pc, #192]	; (403c3c <main+0xbb4>)
  403b7a:	2200      	movs	r2, #0
  403b7c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
			port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
  403b80:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
			port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
  403b84:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
  403b88:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		}
		
		if(cerrada_pmr_timeout <= 100)
  403b8c:	4b31      	ldr	r3, [pc, #196]	; (403c54 <main+0xbcc>)
  403b8e:	681b      	ldr	r3, [r3, #0]
  403b90:	2b64      	cmp	r3, #100	; 0x64
  403b92:	dc02      	bgt.n	403b9a <main+0xb12>
		{
			cerrada_pmr_timeout += 1;
  403b94:	3301      	adds	r3, #1
  403b96:	4a2f      	ldr	r2, [pc, #188]	; (403c54 <main+0xbcc>)
  403b98:	6013      	str	r3, [r2, #0]
		}
		
		if(gpio_pin_is_high(CERRADA))
  403b9a:	201b      	movs	r0, #27
  403b9c:	4b26      	ldr	r3, [pc, #152]	; (403c38 <main+0xbb0>)
  403b9e:	4798      	blx	r3
  403ba0:	b118      	cbz	r0, 403baa <main+0xb22>
		{
			cerrada_pmr_timeout = 0;
  403ba2:	2200      	movs	r2, #0
  403ba4:	4b2b      	ldr	r3, [pc, #172]	; (403c54 <main+0xbcc>)
  403ba6:	601a      	str	r2, [r3, #0]
  403ba8:	e00e      	b.n	403bc8 <main+0xb40>
		}
	
		if(cerrada_pmr_timeout == 100)
  403baa:	4b2a      	ldr	r3, [pc, #168]	; (403c54 <main+0xbcc>)
  403bac:	681b      	ldr	r3, [r3, #0]
  403bae:	2b64      	cmp	r3, #100	; 0x64
  403bb0:	d10a      	bne.n	403bc8 <main+0xb40>
		{
			port_slots_read[CERRADA_AS_OFST] += 1;
  403bb2:	4b1f      	ldr	r3, [pc, #124]	; (403c30 <main+0xba8>)
  403bb4:	f893 208a 	ldrb.w	r2, [r3, #138]	; 0x8a
  403bb8:	3201      	adds	r2, #1
  403bba:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
			port_slots_read[CERRADA_GU_OFST] += 1;
  403bbe:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
  403bc2:	3201      	adds	r2, #1
  403bc4:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			//port_slots_write[APERTURA_IZQUIERDA_AS_OFST] = APAGADO;
			//port_slots_write[APERTURA_DERECHA_GU_OFST] = APAGADO;
			//port_slots_write[APERTURA_IZQUIERDA_GU_OFST] = APAGADO;
		}

		if(gpio_pin_is_low(ALARMADA))
  403bc8:	201c      	movs	r0, #28
  403bca:	4b1b      	ldr	r3, [pc, #108]	; (403c38 <main+0xbb0>)
  403bcc:	4798      	blx	r3
  403bce:	b930      	cbnz	r0, 403bde <main+0xb56>
		{
			port_slots_read[ALARMADA_AS_OFST] = APAGADO;
  403bd0:	4b17      	ldr	r3, [pc, #92]	; (403c30 <main+0xba8>)
  403bd2:	2200      	movs	r2, #0
  403bd4:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
			port_slots_read[ALARMADA_GU_OFST] = APAGADO;
  403bd8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
  403bdc:	e005      	b.n	403bea <main+0xb62>
		}
		else
		{
			port_slots_read[ALARMADA_AS_OFST] = ENCENDIDO;
  403bde:	4b14      	ldr	r3, [pc, #80]	; (403c30 <main+0xba8>)
  403be0:	22ff      	movs	r2, #255	; 0xff
  403be2:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
			port_slots_read[ALARMADA_GU_OFST] = ENCENDIDO;
  403be6:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88

		
		//	-------------------------------------------------------------------------------------------
		

		if(gpio_pin_is_low(EMERGENCIA_PPL))
  403bea:	202e      	movs	r0, #46	; 0x2e
  403bec:	4b12      	ldr	r3, [pc, #72]	; (403c38 <main+0xbb0>)
  403bee:	4798      	blx	r3
  403bf0:	b950      	cbnz	r0, 403c08 <main+0xb80>
		{
			port_slots_read[EMERGENCIA_PPL_OFST] = APAGADO;
  403bf2:	2200      	movs	r2, #0
  403bf4:	4b0e      	ldr	r3, [pc, #56]	; (403c30 <main+0xba8>)
  403bf6:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
			EMERGENCIA_PASO_OFF;
  403bfa:	200e      	movs	r0, #14
  403bfc:	4f12      	ldr	r7, [pc, #72]	; (403c48 <main+0xbc0>)
  403bfe:	47b8      	blx	r7
			EMERGENCIA_PMR_OFF;
  403c00:	2003      	movs	r0, #3
  403c02:	47b8      	blx	r7
  403c04:	f7ff bbe2 	b.w	4033cc <main+0x344>
		}
		else
		{
			port_slots_read[EMERGENCIA_PPL_OFST] = ENCENDIDO;
  403c08:	22ff      	movs	r2, #255	; 0xff
  403c0a:	4b09      	ldr	r3, [pc, #36]	; (403c30 <main+0xba8>)
  403c0c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
			EMERGENCIA_PASO_ON;
  403c10:	200e      	movs	r0, #14
  403c12:	4f0e      	ldr	r7, [pc, #56]	; (403c4c <main+0xbc4>)
  403c14:	47b8      	blx	r7
			EMERGENCIA_PMR_ON;
  403c16:	2003      	movs	r0, #3
  403c18:	47b8      	blx	r7
  403c1a:	f7ff bbd7 	b.w	4033cc <main+0x344>
  403c1e:	4b0e      	ldr	r3, [pc, #56]	; (403c58 <main+0xbd0>)
  403c20:	480e      	ldr	r0, [pc, #56]	; (403c5c <main+0xbd4>)
  403c22:	490f      	ldr	r1, [pc, #60]	; (403c60 <main+0xbd8>)
  403c24:	f503 7400 	add.w	r4, r3, #512	; 0x200
	//escenario_v = 0;   //para KABA
	
	int	i;
	for (i = 0; i < 128; i ++)
	{
		port_slots_write[i] = IGNORAR;
  403c28:	22aa      	movs	r2, #170	; 0xaa
  403c2a:	f7ff bbbd 	b.w	4033a8 <main+0x320>
  403c2e:	bf00      	nop
  403c30:	20001008 	.word	0x20001008
  403c34:	20000108 	.word	0x20000108
  403c38:	004005a5 	.word	0x004005a5
  403c3c:	20000708 	.word	0x20000708
  403c40:	20000c08 	.word	0x20000c08
  403c44:	20000120 	.word	0x20000120
  403c48:	004005d9 	.word	0x004005d9
  403c4c:	004005c1 	.word	0x004005c1
  403c50:	200000f8 	.word	0x200000f8
  403c54:	20000100 	.word	0x20000100
  403c58:	20000704 	.word	0x20000704
  403c5c:	20001007 	.word	0x20001007
  403c60:	20000c04 	.word	0x20000c04

00403c64 <__libc_init_array>:
  403c64:	b570      	push	{r4, r5, r6, lr}
  403c66:	4e0f      	ldr	r6, [pc, #60]	; (403ca4 <__libc_init_array+0x40>)
  403c68:	4d0f      	ldr	r5, [pc, #60]	; (403ca8 <__libc_init_array+0x44>)
  403c6a:	1b76      	subs	r6, r6, r5
  403c6c:	10b6      	asrs	r6, r6, #2
  403c6e:	bf18      	it	ne
  403c70:	2400      	movne	r4, #0
  403c72:	d005      	beq.n	403c80 <__libc_init_array+0x1c>
  403c74:	3401      	adds	r4, #1
  403c76:	f855 3b04 	ldr.w	r3, [r5], #4
  403c7a:	4798      	blx	r3
  403c7c:	42a6      	cmp	r6, r4
  403c7e:	d1f9      	bne.n	403c74 <__libc_init_array+0x10>
  403c80:	4e0a      	ldr	r6, [pc, #40]	; (403cac <__libc_init_array+0x48>)
  403c82:	4d0b      	ldr	r5, [pc, #44]	; (403cb0 <__libc_init_array+0x4c>)
  403c84:	f000 f894 	bl	403db0 <_init>
  403c88:	1b76      	subs	r6, r6, r5
  403c8a:	10b6      	asrs	r6, r6, #2
  403c8c:	bf18      	it	ne
  403c8e:	2400      	movne	r4, #0
  403c90:	d006      	beq.n	403ca0 <__libc_init_array+0x3c>
  403c92:	3401      	adds	r4, #1
  403c94:	f855 3b04 	ldr.w	r3, [r5], #4
  403c98:	4798      	blx	r3
  403c9a:	42a6      	cmp	r6, r4
  403c9c:	d1f9      	bne.n	403c92 <__libc_init_array+0x2e>
  403c9e:	bd70      	pop	{r4, r5, r6, pc}
  403ca0:	bd70      	pop	{r4, r5, r6, pc}
  403ca2:	bf00      	nop
  403ca4:	00403dbc 	.word	0x00403dbc
  403ca8:	00403dbc 	.word	0x00403dbc
  403cac:	00403dc4 	.word	0x00403dc4
  403cb0:	00403dbc 	.word	0x00403dbc

00403cb4 <register_fini>:
  403cb4:	4b02      	ldr	r3, [pc, #8]	; (403cc0 <register_fini+0xc>)
  403cb6:	b113      	cbz	r3, 403cbe <register_fini+0xa>
  403cb8:	4802      	ldr	r0, [pc, #8]	; (403cc4 <register_fini+0x10>)
  403cba:	f000 b805 	b.w	403cc8 <atexit>
  403cbe:	4770      	bx	lr
  403cc0:	00000000 	.word	0x00000000
  403cc4:	00403cd5 	.word	0x00403cd5

00403cc8 <atexit>:
  403cc8:	4601      	mov	r1, r0
  403cca:	2000      	movs	r0, #0
  403ccc:	4602      	mov	r2, r0
  403cce:	4603      	mov	r3, r0
  403cd0:	f000 b816 	b.w	403d00 <__register_exitproc>

00403cd4 <__libc_fini_array>:
  403cd4:	b538      	push	{r3, r4, r5, lr}
  403cd6:	4b08      	ldr	r3, [pc, #32]	; (403cf8 <__libc_fini_array+0x24>)
  403cd8:	4d08      	ldr	r5, [pc, #32]	; (403cfc <__libc_fini_array+0x28>)
  403cda:	1aed      	subs	r5, r5, r3
  403cdc:	10ac      	asrs	r4, r5, #2
  403cde:	bf18      	it	ne
  403ce0:	18ed      	addne	r5, r5, r3
  403ce2:	d005      	beq.n	403cf0 <__libc_fini_array+0x1c>
  403ce4:	3c01      	subs	r4, #1
  403ce6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  403cea:	4798      	blx	r3
  403cec:	2c00      	cmp	r4, #0
  403cee:	d1f9      	bne.n	403ce4 <__libc_fini_array+0x10>
  403cf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403cf4:	f000 b866 	b.w	403dc4 <_fini>
  403cf8:	00403dd0 	.word	0x00403dd0
  403cfc:	00403dd4 	.word	0x00403dd4

00403d00 <__register_exitproc>:
  403d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403d04:	4c25      	ldr	r4, [pc, #148]	; (403d9c <__register_exitproc+0x9c>)
  403d06:	4606      	mov	r6, r0
  403d08:	6825      	ldr	r5, [r4, #0]
  403d0a:	4688      	mov	r8, r1
  403d0c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403d10:	4692      	mov	sl, r2
  403d12:	4699      	mov	r9, r3
  403d14:	b3c4      	cbz	r4, 403d88 <__register_exitproc+0x88>
  403d16:	6860      	ldr	r0, [r4, #4]
  403d18:	281f      	cmp	r0, #31
  403d1a:	dc17      	bgt.n	403d4c <__register_exitproc+0x4c>
  403d1c:	1c41      	adds	r1, r0, #1
  403d1e:	b176      	cbz	r6, 403d3e <__register_exitproc+0x3e>
  403d20:	eb04 0380 	add.w	r3, r4, r0, lsl #2
  403d24:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
  403d28:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
  403d2c:	2201      	movs	r2, #1
  403d2e:	4082      	lsls	r2, r0
  403d30:	4315      	orrs	r5, r2
  403d32:	2e02      	cmp	r6, #2
  403d34:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
  403d38:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
  403d3c:	d01e      	beq.n	403d7c <__register_exitproc+0x7c>
  403d3e:	1c83      	adds	r3, r0, #2
  403d40:	6061      	str	r1, [r4, #4]
  403d42:	2000      	movs	r0, #0
  403d44:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
  403d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d4c:	4b14      	ldr	r3, [pc, #80]	; (403da0 <__register_exitproc+0xa0>)
  403d4e:	b303      	cbz	r3, 403d92 <__register_exitproc+0x92>
  403d50:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403d54:	f3af 8000 	nop.w
  403d58:	4604      	mov	r4, r0
  403d5a:	b1d0      	cbz	r0, 403d92 <__register_exitproc+0x92>
  403d5c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403d60:	2700      	movs	r7, #0
  403d62:	e884 0088 	stmia.w	r4, {r3, r7}
  403d66:	4638      	mov	r0, r7
  403d68:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403d6c:	2101      	movs	r1, #1
  403d6e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403d72:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403d76:	2e00      	cmp	r6, #0
  403d78:	d0e1      	beq.n	403d3e <__register_exitproc+0x3e>
  403d7a:	e7d1      	b.n	403d20 <__register_exitproc+0x20>
  403d7c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  403d80:	431a      	orrs	r2, r3
  403d82:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403d86:	e7da      	b.n	403d3e <__register_exitproc+0x3e>
  403d88:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403d8c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403d90:	e7c1      	b.n	403d16 <__register_exitproc+0x16>
  403d92:	f04f 30ff 	mov.w	r0, #4294967295
  403d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d9a:	bf00      	nop
  403d9c:	00403dac 	.word	0x00403dac
  403da0:	00000000 	.word	0x00000000
  403da4:	00000512 	.word	0x00000512
  403da8:	00000043 	.word	0x00000043

00403dac <_global_impure_ptr>:
  403dac:	20000128                                (.. 

00403db0 <_init>:
  403db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403db2:	bf00      	nop
  403db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403db6:	bc08      	pop	{r3}
  403db8:	469e      	mov	lr, r3
  403dba:	4770      	bx	lr

00403dbc <__init_array_start>:
  403dbc:	00403cb5 	.word	0x00403cb5

00403dc0 <__frame_dummy_init_array_entry>:
  403dc0:	004000f5                                ..@.

00403dc4 <_fini>:
  403dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403dc6:	bf00      	nop
  403dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  403dca:	bc08      	pop	{r3}
  403dcc:	469e      	mov	lr, r3
  403dce:	4770      	bx	lr

00403dd0 <__fini_array_start>:
  403dd0:	004000d1 	.word	0x004000d1

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
2000000c:	f44f 7240 	mov.w	r2, #768	; 0x300
20000010:	4b1f      	ldr	r3, [pc, #124]	; (20000090 <SystemInit+0x84>)
20000012:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000014:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
20000018:	6a1b      	ldr	r3, [r3, #32]
2000001a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
2000001e:	d107      	bne.n	20000030 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000020:	4a1c      	ldr	r2, [pc, #112]	; (20000094 <SystemInit+0x88>)
20000022:	4b1d      	ldr	r3, [pc, #116]	; (20000098 <SystemInit+0x8c>)
20000024:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20000026:	461a      	mov	r2, r3
20000028:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002a:	f013 0f01 	tst.w	r3, #1
2000002e:	d0fb      	beq.n	20000028 <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000030:	4a1a      	ldr	r2, [pc, #104]	; (2000009c <SystemInit+0x90>)
20000032:	4b19      	ldr	r3, [pc, #100]	; (20000098 <SystemInit+0x8c>)
20000034:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000036:	461a      	mov	r2, r3
20000038:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000003a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
2000003e:	d0fb      	beq.n	20000038 <SystemInit+0x2c>
	}
		PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4a15      	ldr	r2, [pc, #84]	; (20000098 <SystemInit+0x8c>)
20000042:	6b13      	ldr	r3, [r2, #48]	; 0x30
20000044:	f023 0303 	bic.w	r3, r3, #3
20000048:	f043 0301 	orr.w	r3, r3, #1
2000004c:	6313      	str	r3, [r2, #48]	; 0x30
			                    PMC_MCKR_CSS_MAIN_CLK;
		while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000004e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000050:	f013 0f08 	tst.w	r3, #8
20000054:	d0fb      	beq.n	2000004e <SystemInit+0x42>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20000056:	4a12      	ldr	r2, [pc, #72]	; (200000a0 <SystemInit+0x94>)
20000058:	4b0f      	ldr	r3, [pc, #60]	; (20000098 <SystemInit+0x8c>)
2000005a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2000005c:	461a      	mov	r2, r3
2000005e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000060:	f013 0f02 	tst.w	r3, #2
20000064:	d0fb      	beq.n	2000005e <SystemInit+0x52>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20000066:	2211      	movs	r2, #17
20000068:	4b0b      	ldr	r3, [pc, #44]	; (20000098 <SystemInit+0x8c>)
2000006a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000006c:	461a      	mov	r2, r3
2000006e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000070:	f013 0f08 	tst.w	r3, #8
20000074:	d0fb      	beq.n	2000006e <SystemInit+0x62>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000076:	2212      	movs	r2, #18
20000078:	4b07      	ldr	r3, [pc, #28]	; (20000098 <SystemInit+0x8c>)
2000007a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000007c:	461a      	mov	r2, r3
2000007e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000080:	f013 0f08 	tst.w	r3, #8
20000084:	d0fb      	beq.n	2000007e <SystemInit+0x72>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20000086:	4a07      	ldr	r2, [pc, #28]	; (200000a4 <SystemInit+0x98>)
20000088:	4b07      	ldr	r3, [pc, #28]	; (200000a8 <SystemInit+0x9c>)
2000008a:	601a      	str	r2, [r3, #0]
2000008c:	4770      	bx	lr
2000008e:	bf00      	nop
20000090:	400e0a00 	.word	0x400e0a00
20000094:	00370809 	.word	0x00370809
20000098:	400e0400 	.word	0x400e0400
2000009c:	01370809 	.word	0x01370809
200000a0:	201f3f03 	.word	0x201f3f03
200000a4:	03d09000 	.word	0x03d09000
200000a8:	200000f4 	.word	0x200000f4

200000ac <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000ac:	4b0c      	ldr	r3, [pc, #48]	; (200000e0 <system_init_flash+0x34>)
200000ae:	4298      	cmp	r0, r3
200000b0:	d803      	bhi.n	200000ba <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000b2:	2200      	movs	r2, #0
200000b4:	4b0b      	ldr	r3, [pc, #44]	; (200000e4 <system_init_flash+0x38>)
200000b6:	601a      	str	r2, [r3, #0]
200000b8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ba:	4b0b      	ldr	r3, [pc, #44]	; (200000e8 <system_init_flash+0x3c>)
200000bc:	4298      	cmp	r0, r3
200000be:	d804      	bhi.n	200000ca <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000c0:	f44f 7280 	mov.w	r2, #256	; 0x100
200000c4:	4b07      	ldr	r3, [pc, #28]	; (200000e4 <system_init_flash+0x38>)
200000c6:	601a      	str	r2, [r3, #0]
200000c8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ca:	4b08      	ldr	r3, [pc, #32]	; (200000ec <system_init_flash+0x40>)
200000cc:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000ce:	bf94      	ite	ls
200000d0:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000d4:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000d8:	4b02      	ldr	r3, [pc, #8]	; (200000e4 <system_init_flash+0x38>)
200000da:	601a      	str	r2, [r3, #0]
200000dc:	4770      	bx	lr
200000de:	bf00      	nop
200000e0:	0103663f 	.word	0x0103663f
200000e4:	400e0a00 	.word	0x400e0a00
200000e8:	01c9c37f 	.word	0x01c9c37f
200000ec:	0337f97f 	.word	0x0337f97f

200000f0 <g_interrupt_enabled>:
200000f0:	00000001                                ....

200000f4 <SystemCoreClock>:
200000f4:	003d0900                                ..=.

200000f8 <abierta_pmr_timeout>:
200000f8:	00000065                                e...

200000fc <char_timeout_RS232>:
200000fc:	00000028                                (...

20000100 <cerrada_pmr_timeout>:
20000100:	00000065                                e...

20000104 <init_eltra>:
20000104:	0000fffe                                         .

20000105 <comando_eltra>:
20000105:	650000ff                                         ...

20000108 <confirmacion_a_timeout>:
20000108:	00000065                                e...

2000010c <dev_id>:
2000010c:	000000ff                                ....

20000110 <escenario_temp>:
20000110:	000000ff                                ....

20000114 <inquire_eltra>:
20000114:	00000001                                ....

20000118 <data_leng>:
20000118:	00000100                                ....

2000011c <funcion>:
2000011c:	00000020                                 ...

20000120 <confirmacion_b_timeout>:
20000120:	00000065                                e...

20000124 <char_timeout_RS485>:
20000124:	00000014                                ....

20000128 <impure_data>:
20000128:	00000000 20000414 2000047c 200004e4     ....... |.. ... 
	...
2000015c:	00403da8 00000000 00000000 00000000     .=@.............
	...
200001d0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001e0:	0005deec 0000000b 00000000 00000000     ................
	...
