Analysis & Elaboration report for DUT
Thu Aug 12 14:52:57 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Aug 12 14:52:57 2021       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; DUT                                         ;
; Top-level Entity Name         ; DUT                                         ;
; Family                        ; MAX V                                       ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; DUT                ; DUT                ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Aug 12 14:52:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder_3x8 -c DUT --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 21 design units, including 10 entities, in source file Gates.vhd
    Info (12022): Found design unit 1: Gates File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 53
    Info (12022): Found design unit 3: AND_2-Equations File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 66
    Info (12022): Found design unit 4: AND_3-Equations File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 78
    Info (12022): Found design unit 5: NAND_2-Equations File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 91
    Info (12022): Found design unit 6: OR_2-Equations File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 102
    Info (12022): Found design unit 7: NOR_2-Equations File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 113
    Info (12022): Found design unit 8: XOR_2-Equations File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 125
    Info (12022): Found design unit 9: XNOR_2-Equations File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 136
    Info (12022): Found design unit 10: HALF_ADDER-Equations File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 147
    Info (12022): Found design unit 11: Decoder-Struct File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 160
    Info (12023): Found entity 1: INVERTER File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 49
    Info (12023): Found entity 2: AND_2 File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 61
    Info (12023): Found entity 3: AND_3 File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 74
    Info (12023): Found entity 4: NAND_2 File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 87
    Info (12023): Found entity 5: OR_2 File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 98
    Info (12023): Found entity 6: NOR_2 File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 109
    Info (12023): Found entity 7: XOR_2 File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 121
    Info (12023): Found entity 8: XNOR_2 File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 132
    Info (12023): Found entity 9: HALF_ADDER File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 143
    Info (12023): Found entity 10: Decoder File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 157
Info (12021): Found 2 design units, including 1 entities, in source file Decoder_3x8.vhd
    Info (12022): Found design unit 1: Decoder_3x8-Struct File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd Line: 8
    Info (12023): Found entity 1: Decoder_3x8 File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file DUT.vhd
    Info (12022): Found design unit 1: DUT-DutWrap File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/DUT.vhd Line: 8
    Info (12023): Found entity 1: DUT File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/DUT.vhd Line: 3
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12128): Elaborating entity "Decoder_3x8" for hierarchy "Decoder_3x8:decoder_instance" File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/DUT.vhd Line: 16
Info (12128): Elaborating entity "INVERTER" for hierarchy "Decoder_3x8:decoder_instance|INVERTER:not1" File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd Line: 11
Info (12128): Elaborating entity "AND_2" for hierarchy "Decoder_3x8:decoder_instance|AND_2:and1" File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd Line: 12
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder_3x8:decoder_instance|Decoder:d1" File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd Line: 14
Info (12128): Elaborating entity "AND_3" for hierarchy "Decoder_3x8:decoder_instance|Decoder:d1|AND_3:and3" File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Gates.vhd Line: 163
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder_3x8:decoder_instance|Decoder:d2" File: /home/winston/Documents/Acads/EE214/LAB2/Decoder_3x8/Decoder_3x8.vhd Line: 15
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 715 megabytes
    Info: Processing ended: Thu Aug 12 14:52:57 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:23


