{
  "title": "UNIT-4(CH-1):  Main Memory",
  "time_taken_seconds": 1.62,
  "outline": [
    {
      "level": "H1",
      "text": "UNIT-4(CH-1):  Main Memory",
      "page": 0
    },
    {
      "level": "H3",
      "text": "Chapter 8:  Memory Management",
      "page": 1
    },
    {
      "level": "H3",
      "text": "Background",
      "page": 2
    },
    {
      "level": "H3",
      "text": "Base and Limit Registers",
      "page": 3
    },
    {
      "level": "H3",
      "text": "Hardware Address Protection",
      "page": 4
    },
    {
      "level": "H3",
      "text": "Address Binding",
      "page": 5
    },
    {
      "level": "H3",
      "text": "Logical vs. Physical Address Space",
      "page": 8
    },
    {
      "level": "H3",
      "text": "Memory-Management Unit ()",
      "page": 9
    },
    {
      "level": "H2",
      "text": "Dynamic loading",
      "page": 11
    },
    {
      "level": "H2",
      "text": "Dynamic loading with an example",
      "page": 12
    },
    {
      "level": "H2",
      "text": "Dynamic linking",
      "page": 14
    },
    {
      "level": "H2",
      "text": "1.1)Standard Swapping:",
      "page": 18
    },
    {
      "level": "H2",
      "text": "Standard swapping",
      "page": 19
    },
    {
      "level": "H3",
      "text": "Schematic View of standard Swapping",
      "page": 20
    },
    {
      "level": "H3",
      "text": "Standard Swapping (Cont.)",
      "page": 21
    },
    {
      "level": "H2",
      "text": "1.2)Swapping with Paging",
      "page": 23
    },
    {
      "level": "H2",
      "text": "Swapping with paging",
      "page": 24
    },
    {
      "level": "H2",
      "text": "1.3) SWAPPING ON MOBILE SYSTEMS",
      "page": 25
    },
    {
      "level": "H3",
      "text": "Contiguous Allocation",
      "page": 27
    },
    {
      "level": "H3",
      "text": "Contiguous Alloc.,(memory protection)",
      "page": 28
    },
    {
      "level": "H2",
      "text": "Fixed size partitioning",
      "page": 31
    },
    {
      "level": "H2",
      "text": "VARIABLE SIZE PARTITION",
      "page": 32
    },
    {
      "level": "H3",
      "text": "Multiple-partition allocation",
      "page": 33
    },
    {
      "level": "H3",
      "text": "Dynamic Storage-Allocation Problem",
      "page": 34
    },
    {
      "level": "H3",
      "text": "Fragmentation",
      "page": 37
    },
    {
      "level": "H3",
      "text": "Fragmentation (Cont.)",
      "page": 38
    },
    {
      "level": "H3",
      "text": "Paging",
      "page": 40
    },
    {
      "level": "H3",
      "text": "Address Translation Scheme",
      "page": 44
    },
    {
      "level": "H3",
      "text": "Paging Hardware",
      "page": 45
    },
    {
      "level": "H2",
      "text": "Paging Example",
      "page": 47
    },
    {
      "level": "H2",
      "text": "Logical address to physical adress",
      "page": 48
    },
    {
      "level": "H3",
      "text": "Free Frames(Fig: 9.11)",
      "page": 49
    },
    {
      "level": "H2",
      "text": "Free frames",
      "page": 50
    },
    {
      "level": "H3",
      "text": "Implementation of Page Table",
      "page": 51
    },
    {
      "level": "H3",
      "text": "Implementation of Page Table (Cont.)",
      "page": 52
    },
    {
      "level": "H3",
      "text": "Associative Memory",
      "page": 53
    },
    {
      "level": "H3",
      "text": "Paging Hardware With TLB",
      "page": 54
    },
    {
      "level": "H2",
      "text": "Effective access time",
      "page": 55
    },
    {
      "level": "H3",
      "text": "Memory Protection",
      "page": 56
    },
    {
      "level": "H2",
      "text": "Shared Pages",
      "page": 58
    },
    {
      "level": "H3",
      "text": "Shared Pages Example",
      "page": 61
    },
    {
      "level": "H3",
      "text": "Structure of the Page Table",
      "page": 62
    },
    {
      "level": "H3",
      "text": "1)Hierarchical Page Tables",
      "page": 64
    },
    {
      "level": "H3",
      "text": "Two-Level Page-Table Scheme",
      "page": 65
    },
    {
      "level": "H3",
      "text": "Two-Level Paging (Textbook-Example)",
      "page": 69
    },
    {
      "level": "H2",
      "text": "Heirarchical paging:Address-Translation Scheme",
      "page": 70
    },
    {
      "level": "H3",
      "text": "64-bit Logical Address Space",
      "page": 71
    },
    {
      "level": "H3",
      "text": "Three-level Paging Scheme",
      "page": 72
    },
    {
      "level": "H3",
      "text": "2)Hashed Page Tables",
      "page": 73
    },
    {
      "level": "H3",
      "text": "Hashed Page Table",
      "page": 75
    },
    {
      "level": "H3",
      "text": "3) Inverted Page Table",
      "page": 76
    },
    {
      "level": "H3",
      "text": "Inverted Page Table Architecture",
      "page": 79
    },
    {
      "level": "H4",
      "text": "PROBLEMS ON FIRST FIT BEST FIT WORST FIT",
      "page": 81
    },
    {
      "level": "H2",
      "text": "Problem 1:",
      "page": 82
    },
    {
      "level": "H2",
      "text": "Problem 2:",
      "page": 83
    },
    {
      "level": "H2",
      "text": "Problem 3:",
      "page": 84
    },
    {
      "level": "H1",
      "text": "End of Chapter 1 ( UNIT-4 )",
      "page": 85
    },
    {
      "level": "H2",
      "text": "Page replacement algorithms",
      "page": 86
    },
    {
      "level": "H2",
      "text": "PROBLEM",
      "page": 90
    }
  ]
}