Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /homes/user/stud/fall21/jjl2247/Downloads/NESemulator/verilog/soc_system.qsys --block-symbol-file --output-directory=/homes/user/stud/fall21/jjl2247/Downloads/NESemulator/verilog/soc_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding controller_0 [controller 1.0]
Progress: Parameterizing module controller_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /homes/user/stud/fall21/jjl2247/Downloads/NESemulator/verilog/soc_system.qsys --synthesis=VERILOG --output-directory=/homes/user/stud/fall21/jjl2247/Downloads/NESemulator/verilog/soc_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding controller_0 [controller 1.0]
Progress: Parameterizing module controller_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave controller_0.avalon_slave_0 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Error: Generation stopped, 7 or more modules remaining
Info: soc_system: Done "soc_system" with 6 modules, 1 files
Error: qsys-generate failed with exit code 1: 1 Error, 4 Warnings
Info: Stopping: Create HDL design files for synthesis
