Source Block: oh/emesh/hdl/emesh_rdalign.v@44:54@HdlIdDef
   output [63:0]   data_out;

   //wires
   wire [3:0]      byte0_sel;
   wire [31:0]     data_mux;
   wire [31:0]     data_aligned;

   //Shift down high word
   assign data_mux[31:0] = addr[2] ? data_in[63:32] : 
			             data_in[31:0];
      

Diff Content:
+ 49    wire 	   byte1_sel1;
+ 49    wire 	   byte1_sel0;
+ 49    wire 	   byte2_en;
+ 49    wire 	   byte3_en;

Clone Blocks:
Clone Blocks 1:
oh/emesh/hdl/emesh_rdalign.v@43:53
   //Outputs
   output [63:0]   data_out;

   //wires
   wire [3:0]      byte0_sel;
   wire [31:0]     data_mux;
   wire [31:0]     data_aligned;

   //Shift down high word
   assign data_mux[31:0] = addr[2] ? data_in[63:32] : 
			             data_in[31:0];

Clone Blocks 2:
oh/emesh/hdl/emesh_rdalign.v@42:52

   //Outputs
   output [63:0]   data_out;

   //wires
   wire [3:0]      byte0_sel;
   wire [31:0]     data_mux;
   wire [31:0]     data_aligned;

   //Shift down high word
   assign data_mux[31:0] = addr[2] ? data_in[63:32] : 

