============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  07:46:55 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-16 ps) Setup Check with Pin Z_reg[7]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      39                  
             Slack:=     -16                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_6_line_9_127_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                   7 14.5     0     0      15    (-,-) 
  fopt24259/Y    -       A->Y  F     INVx5_ASAP7_75t_SL          1  2.1     3     3      18    (-,-) 
  g24208/Y       -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      1  1.4     8     5      22    (-,-) 
  g24272/Y       -       B->Y  F     OAI31xp67_ASAP7_75t_SL      1  1.5    12     7      29    (-,-) 
  g81/Y          -       B1->Y R     OAI22x1_ASAP7_75t_SL        1  1.4    16     9      38    (-,-) 
  g24247/Y       -       B->Y  F     OAI31xp67_ASAP7_75t_SL      1  0.9    12     6      44    (-,-) 
  g107/Y         -       B->Y  R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      54    (-,-) 
  Z_reg[7]/D     <<<     -     R     DFFHQNx2_ASAP7_75t_SL       1    -     -     0      54    (-,-) 
#----------------------------------------------------------------------------------------------------

