$date
	Tue May 20 16:58:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$scope module jk0 $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
0"
x!
$end
#1
1"
#2
0"
#3
1"
#4
0"
#5
1$
0#
1"
#6
0"
#7
1!
1"
#8
0"
#9
1"
#10
0"
#11
1"
#12
0"
#13
1"
#14
0"
#15
0$
1#
1"
#16
0"
#17
0!
1"
#18
0"
#19
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
#25
1$
1"
#26
0"
#27
1!
1"
#28
0"
#29
0!
1"
#30
0"
#31
1!
1"
#32
0"
#33
0!
1"
#34
0"
#35
1!
0$
0#
1"
#36
0"
#37
1"
#38
0"
#39
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
