

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Thu Jun 20 10:16:29 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vta_store
* Solution:       soln
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 7.00 ns | 6.125 ns |   0.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |                                     |  Latency (cycles) |  Iteration |  Initiation Interval  |    Trip    |          |
        |              Loop Name              |   min   |   max   |   Latency  |  achieved |   target  |    Count   | Pipelined|
        +-------------------------------------+---------+---------+------------+-----------+-----------+------------+----------+
        |- Loop 1                             |        ?|        ?| 8 ~ 131082 |          -|          -|           ?|    no    |
        | + memcpy.outputs.V.out_mem.V.addr1  |        0|   131074|           5|          1|          1| 0 ~ 131071 |    yes   |
        +-------------------------------------+---------+---------+------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1405|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      -|     640|    870|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    158|    -|
|Register         |        0|      -|     841|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|    1481|   2465|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+-------------------------+---------+-------+-----+-----+-----+
    |store_CONTROL_BUS_s_axi_U  |store_CONTROL_BUS_s_axi  |        0|      0|   74|  104|    0|
    |store_data_port_m_axi_U    |store_data_port_m_axi    |        4|      0|  566|  766|    0|
    +---------------------------+-------------------------+---------+-------+-----+-----+-----+
    |Total                      |                         |        4|      0|  640|  870|    0|
    +---------------------------+-------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln304_fu_559_p2             |     +    |      0|  0|   39|          32|          32|
    |add_ln551_fu_375_p2             |     +    |      0|  0|   41|          34|          34|
    |add_ln552_1_fu_424_p2           |     +    |      0|  0|   19|          14|          14|
    |add_ln552_fu_414_p2             |     +    |      0|  0|   24|          17|           1|
    |sram_idx_V_1_fu_554_p2          |     +    |      0|  0|   23|          16|          16|
    |y_fu_357_p2                     |     +    |      0|  0|   23|          16|           1|
    |sub_ln552_1_fu_494_p2           |     -    |      0|  0|   15|           8|           8|
    |sub_ln552_2_fu_520_p2           |     -    |      0|  0|   15|           7|           8|
    |sub_ln552_fu_482_p2             |     -    |      0|  0|   15|           8|           8|
    |and_ln552_fu_545_p2             |    and   |      0|  0|  128|         128|         128|
    |ap_block_pp0_stage0_11001       |    and   |      0|  0|    2|           1|           1|
    |ap_block_state14_io             |    and   |      0|  0|    2|           1|           1|
    |ap_block_state2_io              |    and   |      0|  0|    2|           1|           1|
    |ap_block_state8_io              |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op57_write_state2  |    and   |      0|  0|    2|           1|           1|
    |icmp_ln547_fu_352_p2            |   icmp   |      0|  0|   13|          16|          16|
    |icmp_ln552_1_fu_461_p2          |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln552_fu_409_p2            |   icmp   |      0|  0|   18|          17|          17|
    |lshr_ln552_2_fu_539_p2          |   lshr   |      0|  0|  423|           2|         128|
    |lshr_ln552_fu_530_p2            |   lshr   |      0|  0|  423|         128|         128|
    |ap_block_state1                 |    or    |      0|  0|    2|           1|           1|
    |empty_10_fu_455_p2              |    or    |      0|  0|    7|           7|           6|
    |select_ln552_1_fu_507_p3        |  select  |      0|  0|  128|           1|         128|
    |select_ln552_2_fu_513_p3        |  select  |      0|  0|    8|           1|           8|
    |select_ln552_fu_500_p3          |  select  |      0|  0|    8|           1|           8|
    |ap_enable_pp0                   |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|    2|           2|           1|
    |xor_ln552_fu_488_p2             |    xor   |      0|  0|    8|           8|           7|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      0|  0| 1405|         477|         712|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |data_port_blk_n_AW           |   9|          2|    1|          2|
    |data_port_blk_n_B            |   9|          2|    1|          2|
    |data_port_blk_n_W            |   9|          2|    1|          2|
    |dram_idx_V_reg_232           |   9|          2|   32|         64|
    |g2s_dep_queue_V_TDATA_blk_n  |   9|          2|    1|          2|
    |phi_ln552_reg_253            |   9|          2|   17|         34|
    |s2g_dep_queue_V_TDATA_blk_n  |   9|          2|    1|          2|
    |sram_idx_V_0_reg_222         |   9|          2|   16|         32|
    |store_queue_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |y_0_reg_242                  |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 158|         35|   90|        189|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln304_reg_702        |   32|   0|   32|          0|
    |add_ln551_reg_620        |   34|   0|   34|          0|
    |and_ln_reg_602           |   16|   0|   17|          1|
    |ap_CS_fsm                |   10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |    1|   0|    1|          0|
    |dram_idx_V_reg_232       |   32|   0|   32|          0|
    |empty_10_reg_670         |    1|   0|    7|          6|
    |empty_9_reg_654          |    1|   0|    1|          0|
    |icmp_ln552_1_reg_675     |    1|   0|    1|          0|
    |icmp_ln552_reg_640       |    1|   0|    1|          0|
    |lshr_ln552_reg_687       |  128|   0|  128|          0|
    |out_mem_V_load_reg_659   |  128|   0|  128|          0|
    |p_cast4_reg_564          |   29|   0|   34|          5|
    |phi_ln552_reg_253        |   17|   0|   17|          0|
    |shl_ln_reg_635           |   13|   0|   14|          1|
    |sram_idx_V_0_reg_222     |   16|   0|   16|          0|
    |sram_idx_V_1_reg_697     |   16|   0|   16|          0|
    |sub_ln552_2_reg_682      |    7|   0|    8|          1|
    |tmp_6_reg_625            |    1|   0|    1|          0|
    |tmp_8_reg_665            |    1|   0|    7|          6|
    |tmp_V_reg_569            |  128|   0|  128|          0|
    |tmp_reg_587              |   16|   0|   16|          0|
    |trunc_ln2_reg_592        |   16|   0|   16|          0|
    |trunc_ln552_2_reg_692    |   64|   0|   64|          0|
    |y_0_reg_242              |   16|   0|   16|          0|
    |y_reg_615                |   16|   0|   16|          0|
    |zext_ln304_reg_597       |   16|   0|   32|         16|
    |zext_ln552_reg_607       |   16|   0|   32|         16|
    |icmp_ln552_reg_640       |   64|  32|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  841|  32|  830|         52|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |   CONTROL_BUS   |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |   CONTROL_BUS   |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |      store      | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      store      | return value |
|interrupt                  | out |    1| ap_ctrl_hs |      store      | return value |
|m_axi_data_port_AWVALID    | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWREADY    |  in |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWADDR     | out |   32|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWID       | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWLEN      | out |    8|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWSIZE     | out |    3|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWBURST    | out |    2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWLOCK     | out |    2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWCACHE    | out |    4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWPROT     | out |    3|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWQOS      | out |    4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWREGION   | out |    4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_AWUSER     | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WVALID     | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WREADY     |  in |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WDATA      | out |   64|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WSTRB      | out |    8|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WLAST      | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WID        | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_WUSER      | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARVALID    | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARREADY    |  in |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARADDR     | out |   32|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARID       | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARLEN      | out |    8|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARSIZE     | out |    3|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARBURST    | out |    2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARLOCK     | out |    2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARCACHE    | out |    4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARPROT     | out |    3|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARQOS      | out |    4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARREGION   | out |    4|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_ARUSER     | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RVALID     |  in |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RREADY     | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RDATA      |  in |   64|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RLAST      |  in |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RID        |  in |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RUSER      |  in |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_RRESP      |  in |    2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BVALID     |  in |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BREADY     | out |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BRESP      |  in |    2|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BID        |  in |    1|    m_axi   |    data_port    |    pointer   |
|m_axi_data_port_BUSER      |  in |    1|    m_axi   |    data_port    |    pointer   |
|store_queue_V_V_TDATA      |  in |  128|    axis    | store_queue_V_V |    pointer   |
|store_queue_V_V_TVALID     |  in |    1|    axis    | store_queue_V_V |    pointer   |
|store_queue_V_V_TREADY     | out |    1|    axis    | store_queue_V_V |    pointer   |
|g2s_dep_queue_V_TDATA      |  in |    8|    axis    | g2s_dep_queue_V |    pointer   |
|g2s_dep_queue_V_TVALID     |  in |    1|    axis    | g2s_dep_queue_V |    pointer   |
|g2s_dep_queue_V_TREADY     | out |    1|    axis    | g2s_dep_queue_V |    pointer   |
|s2g_dep_queue_V_TDATA      | out |    8|    axis    | s2g_dep_queue_V |    pointer   |
|s2g_dep_queue_V_TVALID     | out |    1|    axis    | s2g_dep_queue_V |    pointer   |
|s2g_dep_queue_V_TREADY     |  in |    1|    axis    | s2g_dep_queue_V |    pointer   |
|out_mem_V_Addr_A           | out |   32|    bram    |    out_mem_V    |     array    |
|out_mem_V_EN_A             | out |    1|    bram    |    out_mem_V    |     array    |
|out_mem_V_WEN_A            | out |   16|    bram    |    out_mem_V    |     array    |
|out_mem_V_Din_A            | out |  128|    bram    |    out_mem_V    |     array    |
|out_mem_V_Dout_A           |  in |  128|    bram    |    out_mem_V    |     array    |
|out_mem_V_Clk_A            | out |    1|    bram    |    out_mem_V    |     array    |
|out_mem_V_Rst_A            | out |    1|    bram    |    out_mem_V    |     array    |
+---------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%outputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %outputs_V)"   --->   Operation 15 'read' 'outputs_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %outputs_V_read, i32 3, i32 31)"   --->   Operation 16 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_cast4 = zext i29 %tmp_1 to i34"   --->   Operation 17 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %data_port), !map !228"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i128]* %out_mem_V), !map !234"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %store_queue_V_V), !map !246"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %g2s_dep_queue_V), !map !250"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s2g_dep_queue_V), !map !254"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @store_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_port, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str11, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:523]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %outputs_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:523]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %store_queue_V_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:524]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %g2s_dep_queue_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:525]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s2g_dep_queue_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:526]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i128]* %out_mem_V, [5 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:528]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i128]* %out_mem_V, [1 x i8]* @p_str1, [7 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 31 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %store_queue_V_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:532]   --->   Operation 32 'read' 'tmp_V' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 96, i32 111)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:556]   --->   Operation 33 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp_V, i32 3)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:538]   --->   Operation 34 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %._crit_edge" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:538]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_cast_0 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %g2s_dep_queue_V)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:539]   --->   Operation 36 'read' 'tmp_cast_0' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:540]   --->   Operation 37 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sram_idx_V = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 10, i32 25)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:543]   --->   Operation 38 'partselect' 'sram_idx_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %tmp_V, i32 26, i32 57)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:544]   --->   Operation 39 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 64, i32 79)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:532]   --->   Operation 40 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_V, i32 80, i32 95)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555]   --->   Operation 41 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i16 %tmp_3 to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:544]   --->   Operation 42 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%and_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %trunc_ln2, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 43 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i17 %and_ln to i32" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 44 'zext' 'zext_ln552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sram_idx_V_0 = phi i16 [ %sram_idx_V, %._crit_edge ], [ %sram_idx_V_1, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555:2" ]"   --->   Operation 46 'phi' 'sram_idx_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dram_idx_V = phi i32 [ %trunc_ln1, %._crit_edge ], [ %add_ln304, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555:2" ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:544]   --->   Operation 47 'phi' 'dram_idx_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%y_0 = phi i16 [ 0, %._crit_edge ], [ %y, %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555:2" ]"   --->   Operation 48 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.42ns)   --->   "%icmp_ln547 = icmp eq i16 %y_0, %tmp" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 49 'icmp' 'icmp_ln547' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (2.07ns)   --->   "%y = add i16 %y_0, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 50 'add' 'y' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln547, label %3, label %hls_label_0_begin" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%ret_V = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %dram_idx_V, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 52 'bitconcatenate' 'ret_V' <Predicate = (!icmp_ln547)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1352 = zext i33 %ret_V to i34" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 53 'zext' 'zext_ln1352' <Predicate = (!icmp_ln547)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.59ns)   --->   "%add_ln551 = add i34 %p_cast4, %zext_ln1352" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 54 'add' 'add_ln551' <Predicate = (!icmp_ln547)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %tmp_V, i32 5)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:560]   --->   Operation 55 'bitselect' 'tmp_6' <Predicate = (icmp_ln547)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %4, label %._crit_edge173" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:560]   --->   Operation 56 'br' <Predicate = (icmp_ln547)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %s2g_dep_queue_V, i8 1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:561]   --->   Operation 57 'write' <Predicate = (icmp_ln547 & tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 6.12>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 58 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:548]   --->   Operation 59 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i34 %add_ln551 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 60 'zext' 'zext_ln551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_port_addr = getelementptr i64* %data_port, i64 %zext_ln551" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:551]   --->   Operation 61 'getelementptr' 'data_port_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln552 = trunc i16 %sram_idx_V_0 to i13" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 62 'trunc' 'trunc_ln552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %trunc_ln552, i1 false)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (6.12ns)   --->   "%data_port_addr_wr_re = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %data_port_addr, i32 %zext_ln552)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 64 'writereq' 'data_port_addr_wr_re' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 65 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 65 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%phi_ln552 = phi i17 [ 0, %hls_label_0_begin ], [ %add_ln552, %burstwrite.region ]" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 66 'phi' 'phi_ln552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.43ns)   --->   "%icmp_ln552 = icmp eq i17 %phi_ln552, %and_ln" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 67 'icmp' 'icmp_ln552' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 131071, i64 0)"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (2.10ns)   --->   "%add_ln552 = add i17 %phi_ln552, 1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 69 'add' 'add_ln552' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln552, label %"?Mul_LUT_sram_idx_Region_/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555:2", label %burstwrite.region" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln552_1 = trunc i17 %phi_ln552 to i14" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 71 'trunc' 'trunc_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.81ns)   --->   "%add_ln552_1 = add i14 %shl_ln, %trunc_ln552_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 72 'add' 'add_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%lshr_ln552_1 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %add_ln552_1, i32 1, i32 13)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 73 'partselect' 'lshr_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln552_1 = zext i13 %lshr_ln552_1 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 74 'zext' 'zext_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%out_mem_V_addr = getelementptr [2048 x i128]* %out_mem_V, i64 0, i64 %zext_ln552_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 75 'getelementptr' 'out_mem_V_addr' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.56ns)   --->   "%out_mem_V_load = load i128* %out_mem_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 76 'load' 'out_mem_V_load' <Predicate = (!icmp_ln552)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%empty_9 = trunc i17 %phi_ln552 to i1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 77 'trunc' 'empty_9' <Predicate = (!icmp_ln552)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 78 [1/2] (2.56ns)   --->   "%out_mem_V_load = load i128* %out_mem_V_addr, align 8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 78 'load' 'out_mem_V_load' <Predicate = (!icmp_ln552)> <Delay = 2.56> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 128> <Depth = 2048> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %empty_9, i6 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 79 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_10 = or i7 %tmp_8, 63" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 80 'or' 'empty_10' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.48ns)   --->   "%icmp_ln552_1 = icmp ugt i7 %tmp_8, %empty_10" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 81 'icmp' 'icmp_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.89>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln552_2 = zext i7 %tmp_8 to i8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 82 'zext' 'zext_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln552_3 = zext i7 %empty_10 to i8" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 83 'zext' 'zext_ln552_3' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%tmp_7 = call i128 @llvm.part.select.i128(i128 %out_mem_V_load, i32 127, i32 0)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 84 'partselect' 'tmp_7' <Predicate = (!icmp_ln552 & icmp_ln552_1)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.87ns)   --->   "%sub_ln552 = sub i8 %zext_ln552_2, %zext_ln552_3" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 85 'sub' 'sub_ln552' <Predicate = (!icmp_ln552 & icmp_ln552_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%xor_ln552 = xor i8 %zext_ln552_2, 127" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 86 'xor' 'xor_ln552' <Predicate = (!icmp_ln552 & icmp_ln552_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.87ns)   --->   "%sub_ln552_1 = sub i8 %zext_ln552_3, %zext_ln552_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 87 'sub' 'sub_ln552_1' <Predicate = (!icmp_ln552 & !icmp_ln552_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln552_2)   --->   "%select_ln552 = select i1 %icmp_ln552_1, i8 %sub_ln552, i8 %sub_ln552_1" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 88 'select' 'select_ln552' <Predicate = (!icmp_ln552)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%select_ln552_1 = select i1 %icmp_ln552_1, i128 %tmp_7, i128 %out_mem_V_load" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 89 'select' 'select_ln552_1' <Predicate = (!icmp_ln552)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%select_ln552_2 = select i1 %icmp_ln552_1, i8 %xor_ln552, i8 %zext_ln552_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 90 'select' 'select_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln552_2 = sub i8 127, %select_ln552" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 91 'sub' 'sub_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln552)   --->   "%zext_ln552_4 = zext i8 %select_ln552_2 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 92 'zext' 'zext_ln552_4' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (4.89ns) (out node of the LUT)   --->   "%lshr_ln552 = lshr i128 %select_ln552_1, %zext_ln552_4" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 93 'lshr' 'lshr_ln552' <Predicate = (!icmp_ln552)> <Delay = 4.89> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.14>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln552)   --->   "%zext_ln552_5 = zext i8 %sub_ln552_2 to i128" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 94 'zext' 'zext_ln552_5' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln552)   --->   "%lshr_ln552_2 = lshr i128 -1, %zext_ln552_5" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 95 'lshr' 'lshr_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (3.14ns) (out node of the LUT)   --->   "%and_ln552 = and i128 %lshr_ln552, %lshr_ln552_2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 96 'and' 'and_ln552' <Predicate = (!icmp_ln552)> <Delay = 3.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln552_2 = trunc i128 %and_ln552 to i64" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 97 'trunc' 'trunc_ln552_2' <Predicate = (!icmp_ln552)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.12>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 98 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 99 'specpipeline' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_outputs_OC)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 100 'specloopname' 'empty_8' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (6.12ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %data_port_addr, i64 %trunc_ln552_2, i8 -1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 101 'write' <Predicate = (!icmp_ln552)> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 102 'specregionend' 'burstwrite_rend' <Predicate = (!icmp_ln552)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 103 'br' <Predicate = (!icmp_ln552)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 6.12>
ST_9 : Operation 104 [5/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 104 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 105 [1/1] (2.07ns)   --->   "%sram_idx_V_1 = add i16 %trunc_ln2, %sram_idx_V_0" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:555]   --->   Operation 105 'add' 'sram_idx_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i16 %sram_idx_V_1, [111 x i8]* @p_str23, [1 x i8]* @p_str1, [8 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:556]   --->   Operation 106 'specfucore' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln304 = add i32 %dram_idx_V, %zext_ln304" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:544]   --->   Operation 107 'add' 'add_ln304' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 6.12>
ST_10 : Operation 108 [4/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 108 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 6> <Delay = 6.12>
ST_11 : Operation 109 [3/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 109 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 7> <Delay = 6.12>
ST_12 : Operation 110 [2/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 110 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 8> <Delay = 6.12>
ST_13 : Operation 111 [1/5] (6.12ns)   --->   "%data_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %data_port_addr)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:552]   --->   Operation 111 'writeresp' 'data_port_addr_wr_re_1' <Predicate = true> <Delay = 6.12> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([111 x i8]* @p_str23)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:556]   --->   Operation 112 'specregionbegin' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([111 x i8]* @p_str23, i32 %tmp_5)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:557]   --->   Operation 113 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_4)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:557]   --->   Operation 114 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "br label %2" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:547]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 116 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %s2g_dep_queue_V, i8 1)" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:561]   --->   Operation 116 'write' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge173" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:562]   --->   Operation 117 'br' <Predicate = (tmp_6)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "ret void" [/mnt/e/_AI/tvm/3rdparty/vta-hw/hardware/xilinx/../../hardware/xilinx/src/vta.cc:563]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ store_queue_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ g2s_dep_queue_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s2g_dep_queue_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_V_read         (read             ) [ 000000000000000]
tmp_1                  (partselect       ) [ 000000000000000]
p_cast4                (zext             ) [ 001111111111110]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000000]
specinterface_ln523    (specinterface    ) [ 000000000000000]
specinterface_ln523    (specinterface    ) [ 000000000000000]
specinterface_ln524    (specinterface    ) [ 000000000000000]
specinterface_ln525    (specinterface    ) [ 000000000000000]
specinterface_ln526    (specinterface    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specinterface_ln528    (specinterface    ) [ 000000000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000000]
tmp_V                  (read             ) [ 001111111111110]
tmp_3                  (partselect       ) [ 000000000000000]
tmp_2                  (bitselect        ) [ 010000000000000]
br_ln538               (br               ) [ 000000000000000]
tmp_cast_0             (read             ) [ 000000000000000]
br_ln540               (br               ) [ 000000000000000]
sram_idx_V             (partselect       ) [ 011111111111110]
trunc_ln1              (partselect       ) [ 011111111111110]
tmp                    (partselect       ) [ 001111111111110]
trunc_ln2              (partselect       ) [ 001111111111110]
zext_ln304             (zext             ) [ 001111111111110]
and_ln                 (bitconcatenate   ) [ 001111111111110]
zext_ln552             (zext             ) [ 001111111111110]
br_ln547               (br               ) [ 011111111111110]
sram_idx_V_0           (phi              ) [ 001111111100000]
dram_idx_V             (phi              ) [ 001111111100000]
y_0                    (phi              ) [ 001000000000000]
icmp_ln547             (icmp             ) [ 001111111111110]
y                      (add              ) [ 011111111111110]
br_ln547               (br               ) [ 000000000000000]
ret_V                  (bitconcatenate   ) [ 000000000000000]
zext_ln1352            (zext             ) [ 000000000000000]
add_ln551              (add              ) [ 000100000000000]
tmp_6                  (bitselect        ) [ 001111111111111]
br_ln560               (br               ) [ 000000000000000]
tmp_4                  (specregionbegin  ) [ 000011111111110]
specpipeline_ln548     (specpipeline     ) [ 000000000000000]
zext_ln551             (zext             ) [ 000000000000000]
data_port_addr         (getelementptr    ) [ 000011111111110]
trunc_ln552            (trunc            ) [ 000000000000000]
shl_ln                 (bitconcatenate   ) [ 000011111000000]
data_port_addr_wr_re   (writereq         ) [ 000000000000000]
br_ln552               (br               ) [ 001111111111110]
phi_ln552              (phi              ) [ 000010000000000]
icmp_ln552             (icmp             ) [ 001111111111110]
empty                  (speclooptripcount) [ 000000000000000]
add_ln552              (add              ) [ 001111111111110]
br_ln552               (br               ) [ 000000000000000]
trunc_ln552_1          (trunc            ) [ 000000000000000]
add_ln552_1            (add              ) [ 000000000000000]
lshr_ln552_1           (partselect       ) [ 000000000000000]
zext_ln552_1           (zext             ) [ 000000000000000]
out_mem_V_addr         (getelementptr    ) [ 000011000000000]
empty_9                (trunc            ) [ 000011000000000]
out_mem_V_load         (load             ) [ 000010100000000]
tmp_8                  (bitconcatenate   ) [ 000010100000000]
empty_10               (or               ) [ 000010100000000]
icmp_ln552_1           (icmp             ) [ 000010100000000]
zext_ln552_2           (zext             ) [ 000000000000000]
zext_ln552_3           (zext             ) [ 000000000000000]
tmp_7                  (partselect       ) [ 000000000000000]
sub_ln552              (sub              ) [ 000000000000000]
xor_ln552              (xor              ) [ 000000000000000]
sub_ln552_1            (sub              ) [ 000000000000000]
select_ln552           (select           ) [ 000000000000000]
select_ln552_1         (select           ) [ 000000000000000]
select_ln552_2         (select           ) [ 000000000000000]
sub_ln552_2            (sub              ) [ 000010010000000]
zext_ln552_4           (zext             ) [ 000000000000000]
lshr_ln552             (lshr             ) [ 000010010000000]
zext_ln552_5           (zext             ) [ 000000000000000]
lshr_ln552_2           (lshr             ) [ 000000000000000]
and_ln552              (and              ) [ 000000000000000]
trunc_ln552_2          (trunc            ) [ 000010001000000]
burstwrite_rbegin      (specregionbegin  ) [ 000000000000000]
specpipeline_ln552     (specpipeline     ) [ 000000000000000]
empty_8                (specloopname     ) [ 000000000000000]
write_ln552            (write            ) [ 000000000000000]
burstwrite_rend        (specregionend    ) [ 000000000000000]
br_ln552               (br               ) [ 001111111111110]
sram_idx_V_1           (add              ) [ 011000000011110]
specfucore_ln556       (specfucore       ) [ 000000000000000]
add_ln304              (add              ) [ 011000000011110]
data_port_addr_wr_re_1 (writeresp        ) [ 000000000000000]
tmp_5                  (specregionbegin  ) [ 000000000000000]
empty_11               (specregionend    ) [ 000000000000000]
empty_12               (specregionend    ) [ 000000000000000]
br_ln547               (br               ) [ 011111111111110]
write_ln561            (write            ) [ 000000000000000]
br_ln562               (br               ) [ 000000000000000]
ret_ln563              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outputs_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="store_queue_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_queue_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="g2s_dep_queue_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g2s_dep_queue_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s2g_dep_queue_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2g_dep_queue_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_mem_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_mem_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i13.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_outputs_OC"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="168" class="1004" name="outputs_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_V_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="128" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_cast_0_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_cast_0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln561/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_writeresp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="0" index="2" bw="17" slack="2"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="data_port_addr_wr_re/3 data_port_addr_wr_re_1/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln552_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="5"/>
<pin id="203" dir="0" index="2" bw="64" slack="1"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln552/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="out_mem_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="128" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="13" slack="0"/>
<pin id="213" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_mem_V_addr/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_mem_V_load/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="sram_idx_V_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="1"/>
<pin id="224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sram_idx_V_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="sram_idx_V_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="16" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sram_idx_V_0/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="dram_idx_V_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="3"/>
<pin id="234" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="dram_idx_V (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="dram_idx_V_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dram_idx_V/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="y_0_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="y_0_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="16" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="phi_ln552_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="17" slack="1"/>
<pin id="255" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln552 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="phi_ln552_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="17" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln552/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="29" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_cast4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="29" slack="0"/>
<pin id="276" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="128" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="0" index="3" bw="8" slack="0"/>
<pin id="283" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="128" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sram_idx_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="128" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sram_idx_V/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="128" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="128" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="0" index="3" bw="8" slack="0"/>
<pin id="321" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="128" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="0" index="3" bw="8" slack="0"/>
<pin id="331" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln304_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln304/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="and_ln_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="17" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln552_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="17" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln547_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="16" slack="1"/>
<pin id="355" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln547/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="y_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ret_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="33" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln1352_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="33" slack="0"/>
<pin id="373" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1352/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln551_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="29" slack="1"/>
<pin id="377" dir="0" index="1" bw="33" slack="0"/>
<pin id="378" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln551/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_6_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="128" slack="1"/>
<pin id="383" dir="0" index="2" bw="4" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln551_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="34" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="data_port_addr_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_port_addr/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln552_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="1"/>
<pin id="399" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln552/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="shl_ln_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="14" slack="0"/>
<pin id="403" dir="0" index="1" bw="13" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln552_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="17" slack="0"/>
<pin id="411" dir="0" index="1" bw="17" slack="3"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln552/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln552_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="17" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln552/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln552_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="17" slack="0"/>
<pin id="422" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln552_1/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln552_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="14" slack="1"/>
<pin id="426" dir="0" index="1" bw="14" slack="0"/>
<pin id="427" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln552_1/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="lshr_ln552_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="13" slack="0"/>
<pin id="431" dir="0" index="1" bw="14" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="0" index="3" bw="5" slack="0"/>
<pin id="434" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln552_1/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln552_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_1/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="empty_9_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="17" slack="0"/>
<pin id="446" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_9/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="1"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="empty_10_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="7" slack="0"/>
<pin id="457" dir="0" index="1" bw="7" slack="0"/>
<pin id="458" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_10/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln552_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln552_1/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln552_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_2/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln552_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="1"/>
<pin id="472" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_3/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_7_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="128" slack="0"/>
<pin id="475" dir="0" index="1" bw="128" slack="1"/>
<pin id="476" dir="0" index="2" bw="8" slack="0"/>
<pin id="477" dir="0" index="3" bw="1" slack="0"/>
<pin id="478" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sub_ln552_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="7" slack="0"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln552/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln552_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln552/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sub_ln552_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="0"/>
<pin id="496" dir="0" index="1" bw="7" slack="0"/>
<pin id="497" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln552_1/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="select_ln552_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="8" slack="0"/>
<pin id="503" dir="0" index="2" bw="8" slack="0"/>
<pin id="504" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln552/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln552_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="0" index="1" bw="128" slack="0"/>
<pin id="510" dir="0" index="2" bw="128" slack="1"/>
<pin id="511" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln552_1/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="select_ln552_2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="0" index="2" bw="8" slack="0"/>
<pin id="517" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln552_2/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sub_ln552_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln552_2/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln552_4_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_4/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="lshr_ln552_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="128" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="0"/>
<pin id="533" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln552/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln552_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_5/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="lshr_ln552_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="0"/>
<pin id="542" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln552_2/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="and_ln552_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="128" slack="1"/>
<pin id="547" dir="0" index="1" bw="128" slack="0"/>
<pin id="548" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln552/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="trunc_ln552_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="128" slack="0"/>
<pin id="552" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln552_2/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sram_idx_V_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="4"/>
<pin id="556" dir="0" index="1" bw="16" slack="3"/>
<pin id="557" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sram_idx_V_1/9 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln304_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="3"/>
<pin id="561" dir="0" index="1" bw="16" slack="4"/>
<pin id="562" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln304/9 "/>
</bind>
</comp>

<comp id="564" class="1005" name="p_cast4_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="34" slack="1"/>
<pin id="566" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="p_cast4 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tmp_V_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="128" slack="1"/>
<pin id="571" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="577" class="1005" name="sram_idx_V_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="1"/>
<pin id="579" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sram_idx_V "/>
</bind>
</comp>

<comp id="582" class="1005" name="trunc_ln1_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="1"/>
<pin id="589" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="592" class="1005" name="trunc_ln2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="4"/>
<pin id="594" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="zext_ln304_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="4"/>
<pin id="599" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln304 "/>
</bind>
</comp>

<comp id="602" class="1005" name="and_ln_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="17" slack="3"/>
<pin id="604" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="and_ln "/>
</bind>
</comp>

<comp id="607" class="1005" name="zext_ln552_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="2"/>
<pin id="609" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln552 "/>
</bind>
</comp>

<comp id="615" class="1005" name="y_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="620" class="1005" name="add_ln551_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="34" slack="1"/>
<pin id="622" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="add_ln551 "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_6_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="1"/>
<pin id="627" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="629" class="1005" name="data_port_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="2"/>
<pin id="631" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="data_port_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="shl_ln_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="14" slack="1"/>
<pin id="637" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln552_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln552 "/>
</bind>
</comp>

<comp id="644" class="1005" name="add_ln552_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="17" slack="0"/>
<pin id="646" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln552 "/>
</bind>
</comp>

<comp id="649" class="1005" name="out_mem_V_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="11" slack="1"/>
<pin id="651" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="out_mem_V_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="empty_9_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_9 "/>
</bind>
</comp>

<comp id="659" class="1005" name="out_mem_V_load_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="128" slack="1"/>
<pin id="661" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_mem_V_load "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_8_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="1"/>
<pin id="667" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="670" class="1005" name="empty_10_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="1"/>
<pin id="672" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty_10 "/>
</bind>
</comp>

<comp id="675" class="1005" name="icmp_ln552_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln552_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="sub_ln552_2_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="1"/>
<pin id="684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln552_2 "/>
</bind>
</comp>

<comp id="687" class="1005" name="lshr_ln552_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="128" slack="1"/>
<pin id="689" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln552 "/>
</bind>
</comp>

<comp id="692" class="1005" name="trunc_ln552_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="64" slack="1"/>
<pin id="694" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln552_2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="sram_idx_V_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="1"/>
<pin id="699" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sram_idx_V_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln304_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln304 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="172"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="72" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="104" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="106" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="116" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="206"><net_src comp="154" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="156" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="208"><net_src comp="160" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="122" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="241"><net_src comp="235" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="96" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="118" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="168" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="264" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="174" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="174" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="16" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="174" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="74" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="76" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="312"><net_src comp="78" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="174" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="80" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="82" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="174" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="84" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="174" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="88" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="90" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="278" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="92" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="326" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="94" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="246" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="246" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="98" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="100" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="235" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="94" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="70" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="102" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="394"><net_src comp="0" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="390" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="400"><net_src comp="222" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="114" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="94" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="257" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="257" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="126" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="257" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="128" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="130" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="429" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="447"><net_src comp="257" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="132" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="134" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="136" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="448" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="479"><net_src comp="138" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="140" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="481"><net_src comp="30" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="486"><net_src comp="467" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="470" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="467" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="142" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="470" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="467" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="505"><net_src comp="482" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="494" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="473" pin="4"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="488" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="519"><net_src comp="467" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="142" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="500" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="513" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="507" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="543"><net_src comp="144" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="545" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="222" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="232" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="274" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="572"><net_src comp="174" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="580"><net_src comp="296" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="585"><net_src comp="306" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="590"><net_src comp="316" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="595"><net_src comp="326" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="600"><net_src comp="336" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="605"><net_src comp="340" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="610"><net_src comp="348" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="618"><net_src comp="357" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="623"><net_src comp="375" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="628"><net_src comp="380" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="390" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="638"><net_src comp="401" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="643"><net_src comp="409" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="414" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="652"><net_src comp="209" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="657"><net_src comp="444" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="662"><net_src comp="216" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="668"><net_src comp="448" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="673"><net_src comp="455" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="678"><net_src comp="461" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="685"><net_src comp="520" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="690"><net_src comp="530" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="695"><net_src comp="550" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="700"><net_src comp="554" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="705"><net_src comp="559" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="235" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_port | {3 8 9 10 11 12 13 }
	Port: s2g_dep_queue_V | {14 }
 - Input state : 
	Port: store : outputs_V | {1 }
	Port: store : store_queue_V_V | {1 }
	Port: store : g2s_dep_queue_V | {1 }
	Port: store : out_mem_V | {4 5 }
  - Chain level:
	State 1
		p_cast4 : 1
		br_ln538 : 1
		zext_ln304 : 1
		and_ln : 1
		zext_ln552 : 2
	State 2
		icmp_ln547 : 1
		y : 1
		br_ln547 : 2
		ret_V : 1
		zext_ln1352 : 2
		add_ln551 : 3
		br_ln560 : 1
	State 3
		data_port_addr : 1
		shl_ln : 1
		data_port_addr_wr_re : 2
	State 4
		icmp_ln552 : 1
		add_ln552 : 1
		br_ln552 : 2
		trunc_ln552_1 : 1
		add_ln552_1 : 2
		lshr_ln552_1 : 3
		zext_ln552_1 : 4
		out_mem_V_addr : 5
		out_mem_V_load : 6
		empty_9 : 1
	State 5
		empty_10 : 1
		icmp_ln552_1 : 1
	State 6
		sub_ln552 : 1
		xor_ln552 : 1
		sub_ln552_1 : 1
		select_ln552 : 2
		select_ln552_1 : 1
		select_ln552_2 : 1
		sub_ln552_2 : 3
		zext_ln552_4 : 2
		lshr_ln552 : 3
	State 7
		lshr_ln552_2 : 1
		and_ln552 : 2
		trunc_ln552_2 : 2
	State 8
		burstwrite_rend : 1
	State 9
		specfucore_ln556 : 1
	State 10
	State 11
	State 12
	State 13
		empty_11 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln552_fu_530     |    0    |   423   |
|          |     lshr_ln552_2_fu_539    |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |          y_fu_357          |    0    |    23   |
|          |      add_ln551_fu_375      |    0    |    40   |
|    add   |      add_ln552_fu_414      |    0    |    24   |
|          |     add_ln552_1_fu_424     |    0    |    19   |
|          |     sram_idx_V_1_fu_554    |    0    |    23   |
|          |      add_ln304_fu_559      |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |     select_ln552_fu_500    |    0    |    8    |
|  select  |    select_ln552_1_fu_507   |    0    |   128   |
|          |    select_ln552_2_fu_513   |    0    |    8    |
|----------|----------------------------|---------|---------|
|    and   |      and_ln552_fu_545      |    0    |   128   |
|----------|----------------------------|---------|---------|
|          |      sub_ln552_fu_482      |    0    |    15   |
|    sub   |     sub_ln552_1_fu_494     |    0    |    15   |
|          |     sub_ln552_2_fu_520     |    0    |    15   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln547_fu_352     |    0    |    13   |
|   icmp   |      icmp_ln552_fu_409     |    0    |    18   |
|          |     icmp_ln552_1_fu_461    |    0    |    11   |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln552_fu_488      |    0    |    8    |
|----------|----------------------------|---------|---------|
|          | outputs_V_read_read_fu_168 |    0    |    0    |
|   read   |      tmp_V_read_fu_174     |    0    |    0    |
|          |   tmp_cast_0_read_fu_180   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_186      |    0    |    0    |
|          |  write_ln552_write_fu_200  |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_194    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_1_fu_264        |    0    |    0    |
|          |        tmp_3_fu_278        |    0    |    0    |
|          |      sram_idx_V_fu_296     |    0    |    0    |
|partselect|      trunc_ln1_fu_306      |    0    |    0    |
|          |         tmp_fu_316         |    0    |    0    |
|          |      trunc_ln2_fu_326      |    0    |    0    |
|          |     lshr_ln552_1_fu_429    |    0    |    0    |
|          |        tmp_7_fu_473        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       p_cast4_fu_274       |    0    |    0    |
|          |      zext_ln304_fu_336     |    0    |    0    |
|          |      zext_ln552_fu_348     |    0    |    0    |
|          |     zext_ln1352_fu_371     |    0    |    0    |
|   zext   |      zext_ln551_fu_387     |    0    |    0    |
|          |     zext_ln552_1_fu_439    |    0    |    0    |
|          |     zext_ln552_2_fu_467    |    0    |    0    |
|          |     zext_ln552_3_fu_470    |    0    |    0    |
|          |     zext_ln552_4_fu_526    |    0    |    0    |
|          |     zext_ln552_5_fu_536    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_2_fu_288        |    0    |    0    |
|          |        tmp_6_fu_380        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        and_ln_fu_340       |    0    |    0    |
|bitconcatenate|        ret_V_fu_363        |    0    |    0    |
|          |        shl_ln_fu_401       |    0    |    0    |
|          |        tmp_8_fu_448        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln552_fu_397     |    0    |    0    |
|   trunc  |    trunc_ln552_1_fu_420    |    0    |    0    |
|          |       empty_9_fu_444       |    0    |    0    |
|          |    trunc_ln552_2_fu_550    |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |       empty_10_fu_455      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   977   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln304_reg_702  |   32   |
|   add_ln551_reg_620  |   34   |
|   add_ln552_reg_644  |   17   |
|    and_ln_reg_602    |   17   |
|data_port_addr_reg_629|   64   |
|  dram_idx_V_reg_232  |   32   |
|   empty_10_reg_670   |    7   |
|    empty_9_reg_654   |    1   |
| icmp_ln552_1_reg_675 |    1   |
|  icmp_ln552_reg_640  |    1   |
|  lshr_ln552_reg_687  |   128  |
|out_mem_V_addr_reg_649|   11   |
|out_mem_V_load_reg_659|   128  |
|    p_cast4_reg_564   |   34   |
|   phi_ln552_reg_253  |   17   |
|    shl_ln_reg_635    |   14   |
| sram_idx_V_0_reg_222 |   16   |
| sram_idx_V_1_reg_697 |   16   |
|  sram_idx_V_reg_577  |   16   |
|  sub_ln552_2_reg_682 |    8   |
|     tmp_6_reg_625    |    1   |
|     tmp_8_reg_665    |    7   |
|     tmp_V_reg_569    |   128  |
|      tmp_reg_587     |   16   |
|   trunc_ln1_reg_582  |   32   |
|   trunc_ln2_reg_592  |   16   |
| trunc_ln552_2_reg_692|   64   |
|      y_0_reg_242     |   16   |
|       y_reg_615      |   16   |
|  zext_ln304_reg_597  |   32   |
|  zext_ln552_reg_607  |   32   |
+----------------------+--------+
|         Total        |   954  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_194 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_194 |  p1  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_216  |  p0  |   2  |  11  |   22   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   152  ||  5.307  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   977  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   18   |
|  Register |    -   |   954  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   954  |   995  |
+-----------+--------+--------+--------+
