[2025-09-15 18:17:24] START suite=spec trace=482.sphinx3-1297B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/482.sphinx3-1297B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2442001 heartbeat IPC: 4.095 cumulative IPC: 4.095 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4565670 heartbeat IPC: 4.709 cumulative IPC: 4.381 (Simulation time: 00 hr 01 min 02 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4565670 cumulative IPC: 4.381 (Simulation time: 00 hr 01 min 02 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4565670 cumulative IPC: 4.381 (Simulation time: 00 hr 01 min 02 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14508019 heartbeat IPC: 1.006 cumulative IPC: 1.006 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 24863091 heartbeat IPC: 0.9657 cumulative IPC: 0.9853 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 34901228 heartbeat IPC: 0.9962 cumulative IPC: 0.9889 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 44850155 heartbeat IPC: 1.005 cumulative IPC: 0.9929 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 55242057 heartbeat IPC: 0.9623 cumulative IPC: 0.9867 (Simulation time: 00 hr 07 min 48 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 65629701 heartbeat IPC: 0.9627 cumulative IPC: 0.9826 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 76313515 heartbeat IPC: 0.936 cumulative IPC: 0.9756 (Simulation time: 00 hr 10 min 38 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 86135935 heartbeat IPC: 1.018 cumulative IPC: 0.9807 (Simulation time: 00 hr 11 min 57 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 95887070 heartbeat IPC: 1.026 cumulative IPC: 0.9855 (Simulation time: 00 hr 13 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 100905989 cumulative IPC: 0.991 (Simulation time: 00 hr 14 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 100905989 cumulative IPC: 0.991 (Simulation time: 00 hr 14 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/482.sphinx3-1297B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.991 instructions: 100000000 cycles: 100905989
CPU 0 Branch Prediction Accuracy: 95.31% MPKI: 4.414 Average ROB Occupancy at Mispredict: 161
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0001
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.412
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 1e-05
BRANCH_RETURN: 0.00101


====Backend Stall Breakdown====
ROB_STALL: 19181887
LQ_STALL: 636
SQ_STALL: 387186


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 176.44232
REPLAY_LOAD: 98.53543
NON_REPLAY_LOAD: 73.678795

== Total ==
ADDR_TRANS: 1154815
REPLAY_LOAD: 923277
NON_REPLAY_LOAD: 17103795

== Counts ==
ADDR_TRANS: 6545
REPLAY_LOAD: 9370
NON_REPLAY_LOAD: 232140

cpu0->cpu0_STLB TOTAL        ACCESS:     160565 HIT:     101375 MISS:      59190 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     160565 HIT:     101375 MISS:      59190 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 241.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1941530 HIT:     507305 MISS:    1434225 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1564023 HIT:     318535 MISS:    1245488 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     112795 HIT:      14938 MISS:      97857 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     173782 HIT:     173502 MISS:        280 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      90930 HIT:        330 MISS:      90600 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 126.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7887782 HIT:    7887419 MISS:        363 MSHR_MERGE:        200
cpu0->cpu0_L1I LOAD         ACCESS:    7887782 HIT:    7887419 MISS:        363 MSHR_MERGE:        200
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 146.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22713993 HIT:   15102446 MISS:    7611547 MSHR_MERGE:    5843961
cpu0->cpu0_L1D LOAD         ACCESS:   19877862 HIT:   12983181 MISS:    6894681 MSHR_MERGE:    5330821
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    2717759 HIT:    2092124 MISS:     625635 MSHR_MERGE:     512839
cpu0->cpu0_L1D TRANSLATION  ACCESS:     118372 HIT:      27141 MISS:      91231 MSHR_MERGE:        301
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 115 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6830157 HIT:    6830157 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    6830157 HIT:    6830157 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22391882 HIT:   21824612 MISS:     567270 MSHR_MERGE:     406705
cpu0->cpu0_DTLB LOAD         ACCESS:   22391882 HIT:   21824612 MISS:     567270 MSHR_MERGE:     406705
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 94.47 cycles
cpu0->LLC TOTAL        ACCESS:    1579574 HIT:     237334 MISS:    1342240 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1245488 HIT:      77026 MISS:    1168462 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      97857 HIT:      14831 MISS:      83026 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     145629 HIT:     143984 MISS:       1645 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      90600 HIT:       1493 MISS:      89107 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32546
  ROW_BUFFER_MISS:    1308032
  AVG DBUS CONGESTED CYCLE: 6.501
Channel 0 WQ ROW_BUFFER_HIT:      47708
  ROW_BUFFER_MISS:      82887
  FULL:          0
Channel 0 REFRESHES ISSUED:       8409
[2025-09-15 18:31:53] END   suite=spec trace=482.sphinx3-1297B (rc=0)
