# ğŸš€ VSD BabySoC Design & Verification Workshop  
### *A Complete RTL-to-GLS Journey (Week 0 to Week 3)*  

---

## ğŸ“˜ Overview  

This repository documents my complete hands-on journey in the **VSD BabySoC** open-source SoC design workshop.  
Each week focuses on a key phase of the ASIC design flow â€” from environment setup and RTL simulation to post-synthesis gate-level verification.

---

## ğŸ—“ï¸ Workshop Timeline  

| Week | Topic | Focus Area |
|------|--------|-------------|
| Week 0 | Environment Setup | Tool installation and project initialization |
| Week 1 | RTL Design & Simulation | Pre-synthesis functional verification |
| Week 2 | Synthesis | Gate-level netlist generation using Yosys |
| Week 3 | Gate-Level Simulation (GLS) & STA Fundamentals | Post-synthesis functional validation |

---

## ğŸ§° Tools & Environment  

| Tool | Purpose |
|------|----------|
| **Icarus Verilog (iverilog)** | RTL and Gate-Level Simulation |
| **GTKWave** | Waveform visualization |
| **Yosys** | RTL Synthesis to Gate-level netlist |
| **Sandpiper-SaaS** | TL-Verilog to Verilog conversion (`rvmyth.tlv`) |
| **OpenSTA** | Static Timing Analysis |
| **Ubuntu/Linux** | Development environment |

---

## ğŸ§© Directory Structure  

