date,language,stargazers,starsToday,description,owner,name,url
2023-07-10,scala,13308,3,"♞ lichess.org: the forever free, adless and open source chess server ♞",lichess-org,lila,https://github.com/lichess-org/lila
2023-07-10,scala,58513,17,Source code for Twitter's Recommendation Algorithm,twitter,the-algorithm,https://github.com/twitter/the-algorithm
2023-07-10,scala,36193,5,Apache Spark - A unified analytics engine for large-scale data processing,apache,spark,https://github.com/apache/spark
2023-07-10,scala,6090,0,Apache OpenWhisk is an open source serverless cloud platform,apache,openwhisk,https://github.com/apache/openwhisk
2023-07-10,scala,11,0,Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards,chipsalliance,rocket-chip-fpga-shells,https://github.com/chipsalliance/rocket-chip-fpga-shells
2023-07-10,scala,131,0,RISC-V Torture Test,ucb-bar,riscv-torture,https://github.com/ucb-bar/riscv-torture
2023-07-10,scala,29,0,A Scala library for Context-Dependent Environments,chipsalliance,cde,https://github.com/chipsalliance/cde
2023-07-10,scala,221,0,,ucb-bar,berkeley-hardfloat,https://github.com/ucb-bar/berkeley-hardfloat
2023-07-10,scala,9,0,RTL blocks compatible with the Rocket Chip Generator,chipsalliance,rocket-chip-blocks,https://github.com/chipsalliance/rocket-chip-blocks
2023-07-10,scala,6,0,An RTL generator for a last-level shared inclusive TileLink cache controller,chipsalliance,rocket-chip-inclusive-cache,https://github.com/chipsalliance/rocket-chip-inclusive-cache
2023-07-10,scala,187,0,A Library of Chisel3 Tools for Digital Signal Processing,ucb-bar,dsptools,https://github.com/ucb-bar/dsptools
2023-07-10,scala,7,0,,ucb-bar,FFTGenerator,https://github.com/ucb-bar/FFTGenerator
2023-07-10,scala,713,0,FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility,firesim,firesim,https://github.com/firesim/firesim
2023-07-10,scala,64,0,,ucb-bar,testchipip,https://github.com/ucb-bar/testchipip
2023-07-10,scala,1395,0,SonicBOOM: The Berkeley Out-of-Order Machine,riscv-boom,riscv-boom,https://github.com/riscv-boom/riscv-boom
2023-07-10,scala,8,0,Tools for integrating DspTools components into a rocket-chip,ucb-bar,rocket-dsp-utils,https://github.com/ucb-bar/rocket-dsp-utils
2023-07-10,scala,31,0,Useful utilities for BAR projects,ucb-bar,barstools,https://github.com/ucb-bar/barstools
2023-07-10,scala,591,0,educational microarchitectures for risc-v isa,ucb-bar,riscv-sodor,https://github.com/ucb-bar/riscv-sodor
2023-07-10,scala,19,0,Wrapper for ETH Ariane Core,ucb-bar,cva6-wrapper,https://github.com/ucb-bar/cva6-wrapper
2023-07-10,scala,2,0,Wrapper for lowRISC Ibex,ucb-bar,ibex-wrapper,https://github.com/ucb-bar/ibex-wrapper
2023-07-10,scala,2656,1,Rocket Chip Generator,chipsalliance,rocket-chip,https://github.com/chipsalliance/rocket-chip
2023-07-10,scala,29,0,,OpenXiangShan,chisel-playground,https://github.com/OpenXiangShan/chisel-playground
2023-07-10,scala,3106,3,Chisel: A Modern Hardware Design Language,chipsalliance,chisel,https://github.com/chipsalliance/chisel
2023-07-10,scala,111,0,A Chisel RTL generator for network-on-chip interconnects,ucb-bar,constellation,https://github.com/ucb-bar/constellation
2023-07-10,scala,127,0,Microarchitecture implementation of the decoupled vector-fetch accelerator,ucb-bar,hwacha,https://github.com/ucb-bar/hwacha