# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \src "dut.sv:1.1-10.10"
attribute \cells_not_processed 1
module \always01
  attribute \src "dut.sv:3.7-3.12"
  wire input 1 \clock
  attribute \src "dut.sv:3.14-3.19"
  wire input 2 \reset
  attribute \src "dut.sv:4.14-4.19"
  wire width 4 output 3 \count
  attribute \src "dut.sv:7.1-8.34"
  wire width 4 $0\count[3:0]
  attribute \src "dut.sv:8.24-8.33"
  wire width 32 $add$dut.sv:8$2_Y
  attribute \src "dut.sv:8.11-8.33"
  wire width 32 $ternary$dut.sv:8$3_Y
  attribute \src "dut.sv:8.24-8.33"
  cell $add $add$dut.sv:8$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \count
    connect \B 1
    connect \Y $add$dut.sv:8$2_Y
  end
  attribute \src "dut.sv:8.11-8.33"
  cell $mux $ternary$dut.sv:8$3
    parameter \WIDTH 32
    connect \A $add$dut.sv:8$2_Y
    connect \B 0
    connect \S \reset
    connect \Y $ternary$dut.sv:8$3_Y
  end
  attribute \src "dut.sv:7.1-8.34"
  process $proc$dut.sv:7$1
    assign { } { }
    assign $0\count[3:0] $ternary$dut.sv:8$3_Y [3:0]
    sync posedge \clock
      update \count $0\count[3:0]
  end
end
