
SiC-LEGS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b40  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08004c00  08004c00  00014c00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c90  08004c90  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08004c90  08004c90  00014c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c98  08004c98  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c98  08004c98  00014c98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c9c  08004c9c  00014c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08004ca0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e68  20000088  08004d28  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ef0  08004d28  00020ef0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001abd1  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004de7  00000000  00000000  0003ac81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000e57c  00000000  00000000  0003fa68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001060  00000000  00000000  0004dfe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001608  00000000  00000000  0004f048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017938  00000000  00000000  00050650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f475  00000000  00000000  00067f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00080fab  00000000  00000000  000873fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001083a8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003064  00000000  00000000  001083f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000088 	.word	0x20000088
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004be8 	.word	0x08004be8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000008c 	.word	0x2000008c
 8000104:	08004be8 	.word	0x08004be8

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uldivmod>:
 8000248:	2b00      	cmp	r3, #0
 800024a:	d111      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 800024c:	2a00      	cmp	r2, #0
 800024e:	d10f      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 8000250:	2900      	cmp	r1, #0
 8000252:	d100      	bne.n	8000256 <__aeabi_uldivmod+0xe>
 8000254:	2800      	cmp	r0, #0
 8000256:	d002      	beq.n	800025e <__aeabi_uldivmod+0x16>
 8000258:	2100      	movs	r1, #0
 800025a:	43c9      	mvns	r1, r1
 800025c:	0008      	movs	r0, r1
 800025e:	b407      	push	{r0, r1, r2}
 8000260:	4802      	ldr	r0, [pc, #8]	; (800026c <__aeabi_uldivmod+0x24>)
 8000262:	a102      	add	r1, pc, #8	; (adr r1, 800026c <__aeabi_uldivmod+0x24>)
 8000264:	1840      	adds	r0, r0, r1
 8000266:	9002      	str	r0, [sp, #8]
 8000268:	bd03      	pop	{r0, r1, pc}
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	ffffffd9 	.word	0xffffffd9
 8000270:	b403      	push	{r0, r1}
 8000272:	4668      	mov	r0, sp
 8000274:	b501      	push	{r0, lr}
 8000276:	9802      	ldr	r0, [sp, #8]
 8000278:	f000 f834 	bl	80002e4 <__udivmoddi4>
 800027c:	9b01      	ldr	r3, [sp, #4]
 800027e:	469e      	mov	lr, r3
 8000280:	b002      	add	sp, #8
 8000282:	bc0c      	pop	{r2, r3}
 8000284:	4770      	bx	lr
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_lmul>:
 8000288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800028a:	46ce      	mov	lr, r9
 800028c:	4647      	mov	r7, r8
 800028e:	b580      	push	{r7, lr}
 8000290:	0007      	movs	r7, r0
 8000292:	4699      	mov	r9, r3
 8000294:	0c3b      	lsrs	r3, r7, #16
 8000296:	469c      	mov	ip, r3
 8000298:	0413      	lsls	r3, r2, #16
 800029a:	0c1b      	lsrs	r3, r3, #16
 800029c:	001d      	movs	r5, r3
 800029e:	000e      	movs	r6, r1
 80002a0:	4661      	mov	r1, ip
 80002a2:	0400      	lsls	r0, r0, #16
 80002a4:	0c14      	lsrs	r4, r2, #16
 80002a6:	0c00      	lsrs	r0, r0, #16
 80002a8:	4345      	muls	r5, r0
 80002aa:	434b      	muls	r3, r1
 80002ac:	4360      	muls	r0, r4
 80002ae:	4361      	muls	r1, r4
 80002b0:	18c0      	adds	r0, r0, r3
 80002b2:	0c2c      	lsrs	r4, r5, #16
 80002b4:	1820      	adds	r0, r4, r0
 80002b6:	468c      	mov	ip, r1
 80002b8:	4283      	cmp	r3, r0
 80002ba:	d903      	bls.n	80002c4 <__aeabi_lmul+0x3c>
 80002bc:	2380      	movs	r3, #128	; 0x80
 80002be:	025b      	lsls	r3, r3, #9
 80002c0:	4698      	mov	r8, r3
 80002c2:	44c4      	add	ip, r8
 80002c4:	4649      	mov	r1, r9
 80002c6:	4379      	muls	r1, r7
 80002c8:	4372      	muls	r2, r6
 80002ca:	0c03      	lsrs	r3, r0, #16
 80002cc:	4463      	add	r3, ip
 80002ce:	042d      	lsls	r5, r5, #16
 80002d0:	0c2d      	lsrs	r5, r5, #16
 80002d2:	18c9      	adds	r1, r1, r3
 80002d4:	0400      	lsls	r0, r0, #16
 80002d6:	1940      	adds	r0, r0, r5
 80002d8:	1889      	adds	r1, r1, r2
 80002da:	bcc0      	pop	{r6, r7}
 80002dc:	46b9      	mov	r9, r7
 80002de:	46b0      	mov	r8, r6
 80002e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002e2:	46c0      	nop			; (mov r8, r8)

080002e4 <__udivmoddi4>:
 80002e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e6:	4657      	mov	r7, sl
 80002e8:	464e      	mov	r6, r9
 80002ea:	4645      	mov	r5, r8
 80002ec:	46de      	mov	lr, fp
 80002ee:	b5e0      	push	{r5, r6, r7, lr}
 80002f0:	0004      	movs	r4, r0
 80002f2:	000d      	movs	r5, r1
 80002f4:	4692      	mov	sl, r2
 80002f6:	4699      	mov	r9, r3
 80002f8:	b083      	sub	sp, #12
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d830      	bhi.n	8000360 <__udivmoddi4+0x7c>
 80002fe:	d02d      	beq.n	800035c <__udivmoddi4+0x78>
 8000300:	4649      	mov	r1, r9
 8000302:	4650      	mov	r0, sl
 8000304:	f000 f8ba 	bl	800047c <__clzdi2>
 8000308:	0029      	movs	r1, r5
 800030a:	0006      	movs	r6, r0
 800030c:	0020      	movs	r0, r4
 800030e:	f000 f8b5 	bl	800047c <__clzdi2>
 8000312:	1a33      	subs	r3, r6, r0
 8000314:	4698      	mov	r8, r3
 8000316:	3b20      	subs	r3, #32
 8000318:	469b      	mov	fp, r3
 800031a:	d433      	bmi.n	8000384 <__udivmoddi4+0xa0>
 800031c:	465a      	mov	r2, fp
 800031e:	4653      	mov	r3, sl
 8000320:	4093      	lsls	r3, r2
 8000322:	4642      	mov	r2, r8
 8000324:	001f      	movs	r7, r3
 8000326:	4653      	mov	r3, sl
 8000328:	4093      	lsls	r3, r2
 800032a:	001e      	movs	r6, r3
 800032c:	42af      	cmp	r7, r5
 800032e:	d83a      	bhi.n	80003a6 <__udivmoddi4+0xc2>
 8000330:	42af      	cmp	r7, r5
 8000332:	d100      	bne.n	8000336 <__udivmoddi4+0x52>
 8000334:	e078      	b.n	8000428 <__udivmoddi4+0x144>
 8000336:	465b      	mov	r3, fp
 8000338:	1ba4      	subs	r4, r4, r6
 800033a:	41bd      	sbcs	r5, r7
 800033c:	2b00      	cmp	r3, #0
 800033e:	da00      	bge.n	8000342 <__udivmoddi4+0x5e>
 8000340:	e075      	b.n	800042e <__udivmoddi4+0x14a>
 8000342:	2200      	movs	r2, #0
 8000344:	2300      	movs	r3, #0
 8000346:	9200      	str	r2, [sp, #0]
 8000348:	9301      	str	r3, [sp, #4]
 800034a:	2301      	movs	r3, #1
 800034c:	465a      	mov	r2, fp
 800034e:	4093      	lsls	r3, r2
 8000350:	9301      	str	r3, [sp, #4]
 8000352:	2301      	movs	r3, #1
 8000354:	4642      	mov	r2, r8
 8000356:	4093      	lsls	r3, r2
 8000358:	9300      	str	r3, [sp, #0]
 800035a:	e028      	b.n	80003ae <__udivmoddi4+0xca>
 800035c:	4282      	cmp	r2, r0
 800035e:	d9cf      	bls.n	8000300 <__udivmoddi4+0x1c>
 8000360:	2200      	movs	r2, #0
 8000362:	2300      	movs	r3, #0
 8000364:	9200      	str	r2, [sp, #0]
 8000366:	9301      	str	r3, [sp, #4]
 8000368:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <__udivmoddi4+0x8e>
 800036e:	601c      	str	r4, [r3, #0]
 8000370:	605d      	str	r5, [r3, #4]
 8000372:	9800      	ldr	r0, [sp, #0]
 8000374:	9901      	ldr	r1, [sp, #4]
 8000376:	b003      	add	sp, #12
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	46bb      	mov	fp, r7
 800037c:	46b2      	mov	sl, r6
 800037e:	46a9      	mov	r9, r5
 8000380:	46a0      	mov	r8, r4
 8000382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000384:	4642      	mov	r2, r8
 8000386:	2320      	movs	r3, #32
 8000388:	1a9b      	subs	r3, r3, r2
 800038a:	4652      	mov	r2, sl
 800038c:	40da      	lsrs	r2, r3
 800038e:	4641      	mov	r1, r8
 8000390:	0013      	movs	r3, r2
 8000392:	464a      	mov	r2, r9
 8000394:	408a      	lsls	r2, r1
 8000396:	0017      	movs	r7, r2
 8000398:	4642      	mov	r2, r8
 800039a:	431f      	orrs	r7, r3
 800039c:	4653      	mov	r3, sl
 800039e:	4093      	lsls	r3, r2
 80003a0:	001e      	movs	r6, r3
 80003a2:	42af      	cmp	r7, r5
 80003a4:	d9c4      	bls.n	8000330 <__udivmoddi4+0x4c>
 80003a6:	2200      	movs	r2, #0
 80003a8:	2300      	movs	r3, #0
 80003aa:	9200      	str	r2, [sp, #0]
 80003ac:	9301      	str	r3, [sp, #4]
 80003ae:	4643      	mov	r3, r8
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d0d9      	beq.n	8000368 <__udivmoddi4+0x84>
 80003b4:	07fb      	lsls	r3, r7, #31
 80003b6:	0872      	lsrs	r2, r6, #1
 80003b8:	431a      	orrs	r2, r3
 80003ba:	4646      	mov	r6, r8
 80003bc:	087b      	lsrs	r3, r7, #1
 80003be:	e00e      	b.n	80003de <__udivmoddi4+0xfa>
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d101      	bne.n	80003c8 <__udivmoddi4+0xe4>
 80003c4:	42a2      	cmp	r2, r4
 80003c6:	d80c      	bhi.n	80003e2 <__udivmoddi4+0xfe>
 80003c8:	1aa4      	subs	r4, r4, r2
 80003ca:	419d      	sbcs	r5, r3
 80003cc:	2001      	movs	r0, #1
 80003ce:	1924      	adds	r4, r4, r4
 80003d0:	416d      	adcs	r5, r5
 80003d2:	2100      	movs	r1, #0
 80003d4:	3e01      	subs	r6, #1
 80003d6:	1824      	adds	r4, r4, r0
 80003d8:	414d      	adcs	r5, r1
 80003da:	2e00      	cmp	r6, #0
 80003dc:	d006      	beq.n	80003ec <__udivmoddi4+0x108>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	d9ee      	bls.n	80003c0 <__udivmoddi4+0xdc>
 80003e2:	3e01      	subs	r6, #1
 80003e4:	1924      	adds	r4, r4, r4
 80003e6:	416d      	adcs	r5, r5
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d1f8      	bne.n	80003de <__udivmoddi4+0xfa>
 80003ec:	9800      	ldr	r0, [sp, #0]
 80003ee:	9901      	ldr	r1, [sp, #4]
 80003f0:	465b      	mov	r3, fp
 80003f2:	1900      	adds	r0, r0, r4
 80003f4:	4169      	adcs	r1, r5
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	db24      	blt.n	8000444 <__udivmoddi4+0x160>
 80003fa:	002b      	movs	r3, r5
 80003fc:	465a      	mov	r2, fp
 80003fe:	4644      	mov	r4, r8
 8000400:	40d3      	lsrs	r3, r2
 8000402:	002a      	movs	r2, r5
 8000404:	40e2      	lsrs	r2, r4
 8000406:	001c      	movs	r4, r3
 8000408:	465b      	mov	r3, fp
 800040a:	0015      	movs	r5, r2
 800040c:	2b00      	cmp	r3, #0
 800040e:	db2a      	blt.n	8000466 <__udivmoddi4+0x182>
 8000410:	0026      	movs	r6, r4
 8000412:	409e      	lsls	r6, r3
 8000414:	0033      	movs	r3, r6
 8000416:	0026      	movs	r6, r4
 8000418:	4647      	mov	r7, r8
 800041a:	40be      	lsls	r6, r7
 800041c:	0032      	movs	r2, r6
 800041e:	1a80      	subs	r0, r0, r2
 8000420:	4199      	sbcs	r1, r3
 8000422:	9000      	str	r0, [sp, #0]
 8000424:	9101      	str	r1, [sp, #4]
 8000426:	e79f      	b.n	8000368 <__udivmoddi4+0x84>
 8000428:	42a3      	cmp	r3, r4
 800042a:	d8bc      	bhi.n	80003a6 <__udivmoddi4+0xc2>
 800042c:	e783      	b.n	8000336 <__udivmoddi4+0x52>
 800042e:	4642      	mov	r2, r8
 8000430:	2320      	movs	r3, #32
 8000432:	2100      	movs	r1, #0
 8000434:	1a9b      	subs	r3, r3, r2
 8000436:	2200      	movs	r2, #0
 8000438:	9100      	str	r1, [sp, #0]
 800043a:	9201      	str	r2, [sp, #4]
 800043c:	2201      	movs	r2, #1
 800043e:	40da      	lsrs	r2, r3
 8000440:	9201      	str	r2, [sp, #4]
 8000442:	e786      	b.n	8000352 <__udivmoddi4+0x6e>
 8000444:	4642      	mov	r2, r8
 8000446:	2320      	movs	r3, #32
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	002a      	movs	r2, r5
 800044c:	4646      	mov	r6, r8
 800044e:	409a      	lsls	r2, r3
 8000450:	0023      	movs	r3, r4
 8000452:	40f3      	lsrs	r3, r6
 8000454:	4644      	mov	r4, r8
 8000456:	4313      	orrs	r3, r2
 8000458:	002a      	movs	r2, r5
 800045a:	40e2      	lsrs	r2, r4
 800045c:	001c      	movs	r4, r3
 800045e:	465b      	mov	r3, fp
 8000460:	0015      	movs	r5, r2
 8000462:	2b00      	cmp	r3, #0
 8000464:	dad4      	bge.n	8000410 <__udivmoddi4+0x12c>
 8000466:	4642      	mov	r2, r8
 8000468:	002f      	movs	r7, r5
 800046a:	2320      	movs	r3, #32
 800046c:	0026      	movs	r6, r4
 800046e:	4097      	lsls	r7, r2
 8000470:	1a9b      	subs	r3, r3, r2
 8000472:	40de      	lsrs	r6, r3
 8000474:	003b      	movs	r3, r7
 8000476:	4333      	orrs	r3, r6
 8000478:	e7cd      	b.n	8000416 <__udivmoddi4+0x132>
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzdi2>:
 800047c:	b510      	push	{r4, lr}
 800047e:	2900      	cmp	r1, #0
 8000480:	d103      	bne.n	800048a <__clzdi2+0xe>
 8000482:	f000 f807 	bl	8000494 <__clzsi2>
 8000486:	3020      	adds	r0, #32
 8000488:	e002      	b.n	8000490 <__clzdi2+0x14>
 800048a:	0008      	movs	r0, r1
 800048c:	f000 f802 	bl	8000494 <__clzsi2>
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__clzsi2>:
 8000494:	211c      	movs	r1, #28
 8000496:	2301      	movs	r3, #1
 8000498:	041b      	lsls	r3, r3, #16
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0xe>
 800049e:	0c00      	lsrs	r0, r0, #16
 80004a0:	3910      	subs	r1, #16
 80004a2:	0a1b      	lsrs	r3, r3, #8
 80004a4:	4298      	cmp	r0, r3
 80004a6:	d301      	bcc.n	80004ac <__clzsi2+0x18>
 80004a8:	0a00      	lsrs	r0, r0, #8
 80004aa:	3908      	subs	r1, #8
 80004ac:	091b      	lsrs	r3, r3, #4
 80004ae:	4298      	cmp	r0, r3
 80004b0:	d301      	bcc.n	80004b6 <__clzsi2+0x22>
 80004b2:	0900      	lsrs	r0, r0, #4
 80004b4:	3904      	subs	r1, #4
 80004b6:	a202      	add	r2, pc, #8	; (adr r2, 80004c0 <__clzsi2+0x2c>)
 80004b8:	5c10      	ldrb	r0, [r2, r0]
 80004ba:	1840      	adds	r0, r0, r1
 80004bc:	4770      	bx	lr
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	02020304 	.word	0x02020304
 80004c4:	01010101 	.word	0x01010101
	...

080004d0 <msp_crc32>:
 * allocating any lookup tables. Otherwise a 256-byte lookup table will be
 * added to the global data, but the calculation of the checksum will be
 * faster.
 */
unsigned long msp_crc32(const unsigned char *data, unsigned long len, unsigned long start_remainder)
{
 80004d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
/* Computes CRC32 */
static unsigned long msp_crc32_lookup(const unsigned char *data, unsigned long len, unsigned long start_remainder)
{
	unsigned long crc;
	unsigned long i;
	if (msp_have_table_crc32 == 0)
 80004d2:	4c17      	ldr	r4, [pc, #92]	; (8000530 <msp_crc32+0x60>)
{
 80004d4:	9000      	str	r0, [sp, #0]
	if (msp_have_table_crc32 == 0)
 80004d6:	7823      	ldrb	r3, [r4, #0]
{
 80004d8:	9101      	str	r1, [sp, #4]
	if (msp_have_table_crc32 == 0)
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d115      	bne.n	800050a <msp_crc32+0x3a>
			if (rem & 1) {
 80004de:	2601      	movs	r6, #1
				rem ^= MSP_CRC32_POLYNOMIAL;
 80004e0:	4f14      	ldr	r7, [pc, #80]	; (8000534 <msp_crc32+0x64>)
		rem = i;  /* remainder from polynomial division */
 80004e2:	0019      	movs	r1, r3
 80004e4:	2008      	movs	r0, #8
			if (rem & 1) {
 80004e6:	000d      	movs	r5, r1
				rem >>= 1;
 80004e8:	0849      	lsrs	r1, r1, #1
			if (rem & 1) {
 80004ea:	4035      	ands	r5, r6
 80004ec:	d000      	beq.n	80004f0 <msp_crc32+0x20>
				rem ^= MSP_CRC32_POLYNOMIAL;
 80004ee:	4079      	eors	r1, r7
		for (j = 0; j < 8; j++) {
 80004f0:	3801      	subs	r0, #1
 80004f2:	2800      	cmp	r0, #0
 80004f4:	d1f7      	bne.n	80004e6 <msp_crc32+0x16>
		msp_table_crc32[i] = rem;
 80004f6:	4d10      	ldr	r5, [pc, #64]	; (8000538 <msp_crc32+0x68>)
 80004f8:	0098      	lsls	r0, r3, #2
 80004fa:	5029      	str	r1, [r5, r0]
	for (i = 0; i < 256; i++) {
 80004fc:	2180      	movs	r1, #128	; 0x80
 80004fe:	3301      	adds	r3, #1
 8000500:	0049      	lsls	r1, r1, #1
 8000502:	428b      	cmp	r3, r1
 8000504:	d1ed      	bne.n	80004e2 <msp_crc32+0x12>
	msp_have_table_crc32 = 1;
 8000506:	2301      	movs	r3, #1
 8000508:	7023      	strb	r3, [r4, #0]
		msp_calculate_table_crc32();
	
	/* We need to mask out the 32 least significant bits since a long can be
	 * larger than 32 bits. */
	crc = (~start_remainder) & 0xFFFFFFFF;
 800050a:	43d2      	mvns	r2, r2
 
	for (i = 0; i < len; i++)
		crc = (crc >> 8) ^ msp_table_crc32[data[i] ^ (crc & 0xff)];
 800050c:	24ff      	movs	r4, #255	; 0xff
 800050e:	9b01      	ldr	r3, [sp, #4]
 8000510:	9800      	ldr	r0, [sp, #0]
 8000512:	18c1      	adds	r1, r0, r3
 8000514:	4b08      	ldr	r3, [pc, #32]	; (8000538 <msp_crc32+0x68>)
	for (i = 0; i < len; i++)
 8000516:	4281      	cmp	r1, r0
 8000518:	d101      	bne.n	800051e <msp_crc32+0x4e>

	return (~crc) & 0xFFFFFFFF;
 800051a:	43d0      	mvns	r0, r2
}
 800051c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		crc = (crc >> 8) ^ msp_table_crc32[data[i] ^ (crc & 0xff)];
 800051e:	7806      	ldrb	r6, [r0, #0]
 8000520:	0a15      	lsrs	r5, r2, #8
 8000522:	4022      	ands	r2, r4
 8000524:	4072      	eors	r2, r6
 8000526:	0092      	lsls	r2, r2, #2
 8000528:	58d2      	ldr	r2, [r2, r3]
 800052a:	3001      	adds	r0, #1
 800052c:	406a      	eors	r2, r5
	for (i = 0; i < len; i++)
 800052e:	e7f2      	b.n	8000516 <msp_crc32+0x46>
 8000530:	200000a4 	.word	0x200000a4
 8000534:	edb88320 	.word	0xedb88320
 8000538:	200000a8 	.word	0x200000a8

0800053c <msp_to_bigendian32>:
 * big-endian byte-order. The bytes will be stored at the location pointed to
 * by the dest argument.
 */
void msp_to_bigendian32(unsigned char *dest, unsigned long number)
{
	dest[0] = (unsigned char) (number >> 24) & 0xff;
 800053c:	0e0b      	lsrs	r3, r1, #24
 800053e:	7003      	strb	r3, [r0, #0]
	dest[1] = (unsigned char) (number >> 16) & 0xff;
 8000540:	0c0b      	lsrs	r3, r1, #16
 8000542:	7043      	strb	r3, [r0, #1]
	dest[2] = (unsigned char) (number >> 8)  & 0xff;
 8000544:	0a0b      	lsrs	r3, r1, #8
 8000546:	7083      	strb	r3, [r0, #2]
	dest[3] = (unsigned char) (number >> 0)  & 0xff;
 8000548:	70c1      	strb	r1, [r0, #3]
}
 800054a:	4770      	bx	lr

0800054c <msp_from_bigendian32>:
 *
 * Converts a sequence of 4 bytes from big-endian into a 4 byte unsigned
 * integer with the native platform endianness.
 */
unsigned long msp_from_bigendian32(const unsigned char *src)
{
 800054c:	0003      	movs	r3, r0
 800054e:	1d02      	adds	r2, r0, #4
	unsigned long res = 0;
 8000550:	2000      	movs	r0, #0
	unsigned char i;
	for (i = 0; i < 4; i++) {
		res = res << 8;
		res += *(src + i);
 8000552:	7819      	ldrb	r1, [r3, #0]
		res = res << 8;
 8000554:	0200      	lsls	r0, r0, #8
	for (i = 0; i < 4; i++) {
 8000556:	3301      	adds	r3, #1
		res += *(src + i);
 8000558:	1808      	adds	r0, r1, r0
	for (i = 0; i < 4; i++) {
 800055a:	4293      	cmp	r3, r2
 800055c:	d1f9      	bne.n	8000552 <msp_from_bigendian32+0x6>
	}

	return res;
}
 800055e:	4770      	bx	lr

08000560 <ensure_ready_state>:
/*
 * Ensures that MSP is in the ready state. This means that if a current
 * transaction is active, it will be aborted.
 */
static void ensure_ready_state(void)
{
 8000560:	b510      	push	{r4, lr}
	switch (msp_exp_state.type) {
 8000562:	4c0d      	ldr	r4, [pc, #52]	; (8000598 <ensure_ready_state+0x38>)
 8000564:	7822      	ldrb	r2, [r4, #0]
 8000566:	b2d3      	uxtb	r3, r2
 8000568:	2a01      	cmp	r2, #1
 800056a:	d00a      	beq.n	8000582 <ensure_ready_state+0x22>
 800056c:	3b03      	subs	r3, #3
 800056e:	2b01      	cmp	r3, #1
 8000570:	d804      	bhi.n	800057c <ensure_ready_state+0x1c>
		if (MSP_OP_TYPE(msp_exp_state.opcode) != MSP_OP_TYPE_SYS)
			msp_exprecv_error(msp_exp_state.opcode, MSP_EXP_ERR_TRANSACTION_ABORTED);
		break;
	case MSP_EXP_STATE_OBC_REQ_RESPONSE:
	case MSP_EXP_STATE_OBC_REQ_TX:
		msp_expsend_error(msp_exp_state.opcode, MSP_EXP_ERR_TRANSACTION_ABORTED);
 8000572:	79e0      	ldrb	r0, [r4, #7]
 8000574:	2102      	movs	r1, #2
 8000576:	b2c0      	uxtb	r0, r0
 8000578:	f000 fa5e 	bl	8000a38 <msp_expsend_error>
		/* If we were in a state of a duplicate transaction or simply in the
		 * ready state, we don't need to report any errors. */
		break;
	}

	msp_exp_state.type = MSP_EXP_STATE_READY;
 800057c:	2300      	movs	r3, #0
 800057e:	7023      	strb	r3, [r4, #0]
}
 8000580:	bd10      	pop	{r4, pc}
		if (MSP_OP_TYPE(msp_exp_state.opcode) != MSP_OP_TYPE_SYS)
 8000582:	2230      	movs	r2, #48	; 0x30
 8000584:	79e3      	ldrb	r3, [r4, #7]
 8000586:	4013      	ands	r3, r2
 8000588:	2b10      	cmp	r3, #16
 800058a:	d0f7      	beq.n	800057c <ensure_ready_state+0x1c>
			msp_exprecv_error(msp_exp_state.opcode, MSP_EXP_ERR_TRANSACTION_ABORTED);
 800058c:	79e0      	ldrb	r0, [r4, #7]
 800058e:	2102      	movs	r1, #2
 8000590:	b2c0      	uxtb	r0, r0
 8000592:	f000 fa55 	bl	8000a40 <msp_exprecv_error>
 8000596:	e7f1      	b.n	800057c <ensure_ready_state+0x1c>
 8000598:	200004a8 	.word	0x200004a8

0800059c <msp_recv_callback>:
{
 800059c:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!msp_exp_state.initialized) /* Check that we are initialized */
 800059e:	4c7b      	ldr	r4, [pc, #492]	; (800078c <msp_recv_callback+0x1f0>)
{
 80005a0:	b089      	sub	sp, #36	; 0x24
 80005a2:	9000      	str	r0, [sp, #0]
	if (!msp_exp_state.initialized) /* Check that we are initialized */
 80005a4:	7863      	ldrb	r3, [r4, #1]
{
 80005a6:	000e      	movs	r6, r1
 80005a8:	0015      	movs	r5, r2
	if (!msp_exp_state.initialized) /* Check that we are initialized */
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d13e      	bne.n	800062c <msp_recv_callback+0x90>
		msp_exp_state_initialize(msp_seqflags_init());
 80005ae:	a804      	add	r0, sp, #16
 80005b0:	f000 fab4 	bl	8000b1c <msp_seqflags_init>
 80005b4:	9804      	ldr	r0, [sp, #16]
 80005b6:	9905      	ldr	r1, [sp, #20]
 80005b8:	9a06      	ldr	r2, [sp, #24]
 80005ba:	9b07      	ldr	r3, [sp, #28]
 80005bc:	f000 f9f4 	bl	80009a8 <msp_exp_state_initialize>
	if (!msp_exp_frame_fcs_valid(data, 1, len, addr))
 80005c0:	002b      	movs	r3, r5
 80005c2:	0032      	movs	r2, r6
 80005c4:	2101      	movs	r1, #1
 80005c6:	9800      	ldr	r0, [sp, #0]
 80005c8:	f000 f9ba 	bl	8000940 <msp_exp_frame_fcs_valid>
 80005cc:	2800      	cmp	r0, #0
 80005ce:	d100      	bne.n	80005d2 <msp_recv_callback+0x36>
 80005d0:	e0da      	b.n	8000788 <msp_recv_callback+0x1ec>
	msp_exp_state.busy = 1;
 80005d2:	2301      	movs	r3, #1
	opcode = frame[0] & 0x7F;
 80005d4:	257f      	movs	r5, #127	; 0x7f
	msp_exp_state.busy = 1;
 80005d6:	70a3      	strb	r3, [r4, #2]
	opcode = frame[0] & 0x7F;
 80005d8:	9b00      	ldr	r3, [sp, #0]
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	9301      	str	r3, [sp, #4]
 80005de:	401d      	ands	r5, r3
	frame_id = (frame[0] >> 7) & 0x1;
 80005e0:	09df      	lsrs	r7, r3, #7
	if (opcode == MSP_OP_DATA_FRAME) {
 80005e2:	2d01      	cmp	r5, #1
 80005e4:	d128      	bne.n	8000638 <msp_recv_callback+0x9c>
		if (len < 6 || len > MSP_EXP_MAX_FRAME_SIZE)
 80005e6:	22fd      	movs	r2, #253	; 0xfd
 80005e8:	1fb3      	subs	r3, r6, #6
 80005ea:	0052      	lsls	r2, r2, #1
 80005ec:	4293      	cmp	r3, r2
 80005ee:	d900      	bls.n	80005f2 <msp_recv_callback+0x56>
 80005f0:	e0c6      	b.n	8000780 <msp_recv_callback+0x1e4>
			return handle_incoming_data_frame(frame + 1, frame_id, len - 5);
 80005f2:	9900      	ldr	r1, [sp, #0]
	if (msp_exp_state.type != MSP_EXP_STATE_OBC_SEND_RX)
 80005f4:	7823      	ldrb	r3, [r4, #0]
			return handle_incoming_data_frame(frame + 1, frame_id, len - 5);
 80005f6:	3101      	adds	r1, #1
 80005f8:	3e05      	subs	r6, #5
	if (msp_exp_state.type != MSP_EXP_STATE_OBC_SEND_RX)
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d000      	beq.n	8000600 <msp_recv_callback+0x64>
 80005fe:	e0ba      	b.n	8000776 <msp_recv_callback+0x1da>
	if (frame_id == msp_exp_state.last_received_frame_id)
 8000600:	79a3      	ldrb	r3, [r4, #6]
 8000602:	429f      	cmp	r7, r3
 8000604:	d100      	bne.n	8000608 <msp_recv_callback+0x6c>
 8000606:	e0b9      	b.n	800077c <msp_recv_callback+0x1e0>
	if (msp_exp_state.processed_length + len > msp_exp_state.total_length)
 8000608:	69e3      	ldr	r3, [r4, #28]
 800060a:	69a2      	ldr	r2, [r4, #24]
 800060c:	18f3      	adds	r3, r6, r3
 800060e:	4293      	cmp	r3, r2
 8000610:	d900      	bls.n	8000614 <msp_recv_callback+0x78>
 8000612:	e0b5      	b.n	8000780 <msp_recv_callback+0x1e4>
	msp_exprecv_data(msp_exp_state.opcode, data, len, msp_exp_state.processed_length);
 8000614:	79e0      	ldrb	r0, [r4, #7]
 8000616:	0032      	movs	r2, r6
 8000618:	69e3      	ldr	r3, [r4, #28]
 800061a:	b2c0      	uxtb	r0, r0
 800061c:	f000 fa0e 	bl	8000a3c <msp_exprecv_data>
	msp_exp_state.processed_length += len;
 8000620:	69e1      	ldr	r1, [r4, #28]
 8000622:	1876      	adds	r6, r6, r1
 8000624:	61e6      	str	r6, [r4, #28]
	msp_exp_state.last_received_frame_id = frame_id;
 8000626:	71a7      	strb	r7, [r4, #6]
		code = handle_incoming_send_frame(opcode, frame_id, dl);
 8000628:	2700      	movs	r7, #0
 800062a:	e071      	b.n	8000710 <msp_recv_callback+0x174>
	else if (msp_exp_state.busy) /* If we are busy, just return */
 800062c:	78a3      	ldrb	r3, [r4, #2]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d0c6      	beq.n	80005c0 <msp_recv_callback+0x24>
		return MSP_EXP_ERR_IS_BUSY;
 8000632:	2701      	movs	r7, #1
		return MSP_EXP_ERR_FCS_MISMATCH;
 8000634:	427f      	negs	r7, r7
 8000636:	e06d      	b.n	8000714 <msp_recv_callback+0x178>
		if (len != 9) {
 8000638:	2e09      	cmp	r6, #9
 800063a:	d000      	beq.n	800063e <msp_recv_callback+0xa2>
 800063c:	e0a2      	b.n	8000784 <msp_recv_callback+0x1e8>
			dl = msp_from_bigendian32(frame + 1);
 800063e:	9800      	ldr	r0, [sp, #0]
 8000640:	3001      	adds	r0, #1
 8000642:	f7ff ff83 	bl	800054c <msp_from_bigendian32>
 8000646:	2330      	movs	r3, #48	; 0x30
 8000648:	9a01      	ldr	r2, [sp, #4]
 800064a:	0006      	movs	r6, r0
	switch (MSP_OP_TYPE(opcode)) {
 800064c:	401a      	ands	r2, r3
 800064e:	2a20      	cmp	r2, #32
 8000650:	d100      	bne.n	8000654 <msp_recv_callback+0xb8>
 8000652:	e078      	b.n	8000746 <msp_recv_callback+0x1aa>
 8000654:	d805      	bhi.n	8000662 <msp_recv_callback+0xc6>
 8000656:	2a00      	cmp	r2, #0
 8000658:	d01b      	beq.n	8000692 <msp_recv_callback+0xf6>
 800065a:	2a10      	cmp	r2, #16
 800065c:	d05d      	beq.n	800071a <msp_recv_callback+0x17e>
			code = MSP_EXP_ERR_FAULTY_FRAME;
 800065e:	2707      	movs	r7, #7
 8000660:	e08a      	b.n	8000778 <msp_recv_callback+0x1dc>
	switch (MSP_OP_TYPE(opcode)) {
 8000662:	2a30      	cmp	r2, #48	; 0x30
 8000664:	d1fb      	bne.n	800065e <msp_recv_callback+0xc2>
	ensure_ready_state();
 8000666:	f7ff ff7b 	bl	8000560 <ensure_ready_state>
	msp_exp_state.processed_length = 0;
 800066a:	2300      	movs	r3, #0
	if (msp_seqflags_is_set(&msp_exp_state.seqflags, opcode, frame_id)) {
 800066c:	003a      	movs	r2, r7
 800066e:	0029      	movs	r1, r5
 8000670:	4847      	ldr	r0, [pc, #284]	; (8000790 <msp_recv_callback+0x1f4>)
	msp_exp_state.transaction_id = frame_id;
 8000672:	7127      	strb	r7, [r4, #4]
	msp_exp_state.last_received_frame_id = frame_id;
 8000674:	71a7      	strb	r7, [r4, #6]
	msp_exp_state.opcode = opcode;
 8000676:	71e5      	strb	r5, [r4, #7]
	msp_exp_state.total_length = dl;
 8000678:	61a6      	str	r6, [r4, #24]
	msp_exp_state.processed_length = 0;
 800067a:	61e3      	str	r3, [r4, #28]
	if (msp_seqflags_is_set(&msp_exp_state.seqflags, opcode, frame_id)) {
 800067c:	f000 fa84 	bl	8000b88 <msp_seqflags_is_set>
 8000680:	1e07      	subs	r7, r0, #0
 8000682:	d15b      	bne.n	800073c <msp_recv_callback+0x1a0>
		msp_exp_state.type = MSP_EXP_STATE_OBC_SEND_RX;
 8000684:	2301      	movs	r3, #1
		msp_exprecv_start(opcode, dl);
 8000686:	0031      	movs	r1, r6
 8000688:	0028      	movs	r0, r5
		msp_exp_state.type = MSP_EXP_STATE_OBC_SEND_RX;
 800068a:	7023      	strb	r3, [r4, #0]
		msp_exprecv_start(opcode, dl);
 800068c:	f000 f9d5 	bl	8000a3a <msp_exprecv_start>
 8000690:	e03e      	b.n	8000710 <msp_recv_callback+0x174>
	switch (opcode) {
 8000692:	2d02      	cmp	r5, #2
 8000694:	d006      	beq.n	80006a4 <msp_recv_callback+0x108>
 8000696:	2d03      	cmp	r5, #3
 8000698:	d025      	beq.n	80006e6 <msp_recv_callback+0x14a>
 800069a:	2d00      	cmp	r5, #0
 800069c:	d1df      	bne.n	800065e <msp_recv_callback+0xc2>
		ensure_ready_state();
 800069e:	f7ff ff5f 	bl	8000560 <ensure_ready_state>
		break;
 80006a2:	e7c1      	b.n	8000628 <msp_recv_callback+0x8c>
		if (msp_exp_state.processed_length + msp_exp_state.prev_data_length >= msp_exp_state.total_length) {
 80006a4:	69e3      	ldr	r3, [r4, #28]
 80006a6:	6a21      	ldr	r1, [r4, #32]
 80006a8:	69a2      	ldr	r2, [r4, #24]
 80006aa:	185b      	adds	r3, r3, r1
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d2d6      	bcs.n	800065e <msp_recv_callback+0xc2>
		} else if (frame_id != msp_exp_state.frame_id) {
 80006b0:	7963      	ldrb	r3, [r4, #5]
 80006b2:	429f      	cmp	r7, r3
 80006b4:	d1d3      	bne.n	800065e <msp_recv_callback+0xc2>
		} else if (msp_exp_state.type == MSP_EXP_STATE_OBC_REQ_RESPONSE) {
 80006b6:	7823      	ldrb	r3, [r4, #0]
 80006b8:	2b03      	cmp	r3, #3
 80006ba:	d108      	bne.n	80006ce <msp_recv_callback+0x132>
			msp_exp_state.processed_length = 0;
 80006bc:	2700      	movs	r7, #0
 80006be:	61e7      	str	r7, [r4, #28]
			msp_exp_state.frame_id ^= 1;
 80006c0:	7962      	ldrb	r2, [r4, #5]
 80006c2:	3b02      	subs	r3, #2
 80006c4:	4053      	eors	r3, r2
 80006c6:	7163      	strb	r3, [r4, #5]
			msp_exp_state.type = MSP_EXP_STATE_OBC_REQ_TX;
 80006c8:	2304      	movs	r3, #4
		msp_exp_state.type = MSP_EXP_STATE_OBC_SEND_RX;
 80006ca:	7023      	strb	r3, [r4, #0]
 80006cc:	e020      	b.n	8000710 <msp_recv_callback+0x174>
		} else if (msp_exp_state.type == MSP_EXP_STATE_OBC_REQ_TX) {
 80006ce:	7823      	ldrb	r3, [r4, #0]
 80006d0:	2b04      	cmp	r3, #4
 80006d2:	d1c4      	bne.n	800065e <msp_recv_callback+0xc2>
			msp_exp_state.processed_length += msp_exp_state.prev_data_length;
 80006d4:	6a23      	ldr	r3, [r4, #32]
 80006d6:	69e2      	ldr	r2, [r4, #28]
 80006d8:	189b      	adds	r3, r3, r2
 80006da:	61e3      	str	r3, [r4, #28]
			msp_exp_state.frame_id ^= 1;
 80006dc:	2301      	movs	r3, #1
 80006de:	7962      	ldrb	r2, [r4, #5]
 80006e0:	4053      	eors	r3, r2
 80006e2:	7163      	strb	r3, [r4, #5]
			code = 0;
 80006e4:	e7a0      	b.n	8000628 <msp_recv_callback+0x8c>
		if (!(msp_exp_state.type == MSP_EXP_STATE_OBC_REQ_RESPONSE ||
 80006e6:	7823      	ldrb	r3, [r4, #0]
 80006e8:	2b03      	cmp	r3, #3
 80006ea:	d002      	beq.n	80006f2 <msp_recv_callback+0x156>
			  msp_exp_state.type == MSP_EXP_STATE_OBC_REQ_TX)) {
 80006ec:	7823      	ldrb	r3, [r4, #0]
		if (!(msp_exp_state.type == MSP_EXP_STATE_OBC_REQ_RESPONSE ||
 80006ee:	2b04      	cmp	r3, #4
 80006f0:	d1b5      	bne.n	800065e <msp_recv_callback+0xc2>
		} else if (frame_id != msp_exp_state.transaction_id) {
 80006f2:	7923      	ldrb	r3, [r4, #4]
 80006f4:	429f      	cmp	r7, r3
 80006f6:	d1b2      	bne.n	800065e <msp_recv_callback+0xc2>
			msp_expsend_complete(msp_exp_state.opcode);
 80006f8:	79e0      	ldrb	r0, [r4, #7]
 80006fa:	b2c0      	uxtb	r0, r0
 80006fc:	f000 f991 	bl	8000a22 <msp_expsend_complete>
			msp_seqflags_set(&msp_exp_state.seqflags, msp_exp_state.opcode, frame_id);
 8000700:	003a      	movs	r2, r7
			msp_exp_state.type = MSP_EXP_STATE_READY;
 8000702:	2700      	movs	r7, #0
			msp_seqflags_set(&msp_exp_state.seqflags, msp_exp_state.opcode, frame_id);
 8000704:	79e1      	ldrb	r1, [r4, #7]
 8000706:	4822      	ldr	r0, [pc, #136]	; (8000790 <msp_recv_callback+0x1f4>)
 8000708:	b2c9      	uxtb	r1, r1
 800070a:	f000 fa5c 	bl	8000bc6 <msp_seqflags_set>
			msp_exp_state.type = MSP_EXP_STATE_READY;
 800070e:	7027      	strb	r7, [r4, #0]
	msp_exp_state.busy = 0;
 8000710:	2300      	movs	r3, #0
 8000712:	70a3      	strb	r3, [r4, #2]
}
 8000714:	0038      	movs	r0, r7
 8000716:	b009      	add	sp, #36	; 0x24
 8000718:	bdf0      	pop	{r4, r5, r6, r7, pc}
	msp_exp_state.total_length = 0;
 800071a:	2600      	movs	r6, #0
	ensure_ready_state();
 800071c:	f7ff ff20 	bl	8000560 <ensure_ready_state>
	if (msp_seqflags_is_set(&msp_exp_state.seqflags, opcode, frame_id)) {
 8000720:	003a      	movs	r2, r7
 8000722:	0029      	movs	r1, r5
 8000724:	481a      	ldr	r0, [pc, #104]	; (8000790 <msp_recv_callback+0x1f4>)
	msp_exp_state.transaction_id = frame_id;
 8000726:	7127      	strb	r7, [r4, #4]
	msp_exp_state.last_received_frame_id = frame_id;
 8000728:	71a7      	strb	r7, [r4, #6]
	msp_exp_state.opcode = opcode;
 800072a:	71e5      	strb	r5, [r4, #7]
	msp_exp_state.total_length = 0;
 800072c:	61a6      	str	r6, [r4, #24]
	msp_exp_state.processed_length = 0;
 800072e:	61e6      	str	r6, [r4, #28]
	msp_exp_state.prev_data_length = 0;
 8000730:	6226      	str	r6, [r4, #32]
	if (msp_seqflags_is_set(&msp_exp_state.seqflags, opcode, frame_id)) {
 8000732:	f000 fa29 	bl	8000b88 <msp_seqflags_is_set>
 8000736:	0007      	movs	r7, r0
 8000738:	42b0      	cmp	r0, r6
 800073a:	d002      	beq.n	8000742 <msp_recv_callback+0x1a6>
		msp_exp_state.type = MSP_EXP_STATE_OBC_SEND_RX_DUPLICATE;
 800073c:	2302      	movs	r3, #2
 800073e:	7023      	strb	r3, [r4, #0]
 8000740:	e772      	b.n	8000628 <msp_recv_callback+0x8c>
		msp_exp_state.type = MSP_EXP_STATE_OBC_SEND_RX;
 8000742:	2301      	movs	r3, #1
 8000744:	e7c1      	b.n	80006ca <msp_recv_callback+0x12e>
	ensure_ready_state();
 8000746:	f7ff ff0b 	bl	8000560 <ensure_ready_state>
	msp_exp_state.transaction_id = msp_seqflags_get_next(&msp_exp_state.seqflags, opcode);
 800074a:	0029      	movs	r1, r5
 800074c:	4810      	ldr	r0, [pc, #64]	; (8000790 <msp_recv_callback+0x1f4>)
 800074e:	f000 fa02 	bl	8000b56 <msp_seqflags_get_next>
	msp_exp_state.processed_length = 0;
 8000752:	2700      	movs	r7, #0
	msp_exp_state.transaction_id = msp_seqflags_get_next(&msp_exp_state.seqflags, opcode);
 8000754:	b2c0      	uxtb	r0, r0
 8000756:	7120      	strb	r0, [r4, #4]
	msp_exp_state.frame_id = msp_exp_state.transaction_id;
 8000758:	7923      	ldrb	r3, [r4, #4]
	msp_expsend_start(opcode, &data_to_send);
 800075a:	0028      	movs	r0, r5
	msp_exp_state.frame_id = msp_exp_state.transaction_id;
 800075c:	b2db      	uxtb	r3, r3
	msp_expsend_start(opcode, &data_to_send);
 800075e:	a903      	add	r1, sp, #12
	msp_exp_state.frame_id = msp_exp_state.transaction_id;
 8000760:	7163      	strb	r3, [r4, #5]
	data_to_send = 0;
 8000762:	9703      	str	r7, [sp, #12]
	msp_exp_state.opcode = opcode;
 8000764:	71e5      	strb	r5, [r4, #7]
	msp_exp_state.processed_length = 0;
 8000766:	61e7      	str	r7, [r4, #28]
	msp_exp_state.prev_data_length = 0;
 8000768:	6227      	str	r7, [r4, #32]
	msp_expsend_start(opcode, &data_to_send);
 800076a:	f000 f93f 	bl	80009ec <msp_expsend_start>
	msp_exp_state.total_length = data_to_send;
 800076e:	9b03      	ldr	r3, [sp, #12]
 8000770:	61a3      	str	r3, [r4, #24]
	msp_exp_state.type = MSP_EXP_STATE_OBC_REQ_RESPONSE;
 8000772:	2303      	movs	r3, #3
 8000774:	e7a9      	b.n	80006ca <msp_recv_callback+0x12e>
		return MSP_EXP_ERR_UNEXPECTED_DATA_FRAME;
 8000776:	2705      	movs	r7, #5
			code = MSP_EXP_ERR_FAULTY_FRAME;
 8000778:	427f      	negs	r7, r7
 800077a:	e7c9      	b.n	8000710 <msp_recv_callback+0x174>
		return MSP_EXP_ERR_DUPLICATE_FRAME;
 800077c:	2706      	movs	r7, #6
 800077e:	e7fb      	b.n	8000778 <msp_recv_callback+0x1dc>
			return MSP_EXP_ERR_INVALID_DATA_FRAME;
 8000780:	2704      	movs	r7, #4
 8000782:	e7f9      	b.n	8000778 <msp_recv_callback+0x1dc>
			return MSP_EXP_ERR_INVALID_HEADER_FRAME;
 8000784:	2703      	movs	r7, #3
 8000786:	e7f7      	b.n	8000778 <msp_recv_callback+0x1dc>
		return MSP_EXP_ERR_FCS_MISMATCH;
 8000788:	2702      	movs	r7, #2
 800078a:	e753      	b.n	8000634 <msp_recv_callback+0x98>
 800078c:	200004a8 	.word	0x200004a8
 8000790:	200004b0 	.word	0x200004b0

08000794 <msp_send_callback>:
{
 8000794:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (!msp_exp_state.initialized) {
 8000796:	4c5c      	ldr	r4, [pc, #368]	; (8000908 <msp_send_callback+0x174>)
{
 8000798:	0005      	movs	r5, r0
	if (!msp_exp_state.initialized) {
 800079a:	7863      	ldrb	r3, [r4, #1]
{
 800079c:	000e      	movs	r6, r1
 800079e:	0017      	movs	r7, r2
 80007a0:	b089      	sub	sp, #36	; 0x24
	if (!msp_exp_state.initialized) {
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d113      	bne.n	80007ce <msp_send_callback+0x3a>
		msp_exp_state_initialize(msp_seqflags_init());
 80007a6:	a804      	add	r0, sp, #16
 80007a8:	f000 f9b8 	bl	8000b1c <msp_seqflags_init>
 80007ac:	9804      	ldr	r0, [sp, #16]
 80007ae:	9905      	ldr	r1, [sp, #20]
 80007b0:	9a06      	ldr	r2, [sp, #24]
 80007b2:	9b07      	ldr	r3, [sp, #28]
 80007b4:	f000 f8f8 	bl	80009a8 <msp_exp_state_initialize>
	msp_exp_state.busy = 1;
 80007b8:	2301      	movs	r3, #1
 80007ba:	70a3      	strb	r3, [r4, #2]
	switch (msp_exp_state.type) {
 80007bc:	7823      	ldrb	r3, [r4, #0]
 80007be:	b2d8      	uxtb	r0, r3
 80007c0:	2b04      	cmp	r3, #4
 80007c2:	d828      	bhi.n	8000816 <msp_send_callback+0x82>
 80007c4:	f7ff fca0 	bl	8000108 <__gnu_thumb1_case_uqi>
 80007c8:	1a5c5c0f 	.word	0x1a5c5c0f
 80007cc:	23          	.byte	0x23
 80007cd:	00          	.byte	0x00
	} else if (msp_exp_state.busy) {
 80007ce:	78a3      	ldrb	r3, [r4, #2]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d0f1      	beq.n	80007b8 <msp_send_callback+0x24>
		msp_exp_frame_format_empty_header(data, MSP_OP_EXP_BUSY, addr);
 80007d4:	2105      	movs	r1, #5
 80007d6:	f000 f8e0 	bl	800099a <msp_exp_frame_format_empty_header>
		*len = 9; /* length of header frame = 9 */
 80007da:	2309      	movs	r3, #9
		return MSP_EXP_ERR_IS_BUSY;
 80007dc:	2001      	movs	r0, #1
		*len = 9; /* length of header frame = 9 */
 80007de:	6033      	str	r3, [r6, #0]
		return MSP_EXP_ERR_IS_BUSY;
 80007e0:	4240      	negs	r0, r0
}
 80007e2:	b009      	add	sp, #36	; 0x24
 80007e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		msp_exp_frame_format_empty_header(buf, MSP_OP_NULL, addr);
 80007e6:	003a      	movs	r2, r7
 80007e8:	2100      	movs	r1, #0
 80007ea:	0028      	movs	r0, r5
 80007ec:	f000 f8d5 	bl	800099a <msp_exp_frame_format_empty_header>
	*len = 9;
 80007f0:	2309      	movs	r3, #9
 80007f2:	6033      	str	r3, [r6, #0]
		code = handle_outgoing_response_frame(buf, len, addr);
 80007f4:	2000      	movs	r0, #0
	msp_exp_state.busy = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	70a3      	strb	r3, [r4, #2]
	return code;
 80007fa:	e7f2      	b.n	80007e2 <msp_send_callback+0x4e>
	msp_exp_frame_format_header(buf, MSP_OP_EXP_SEND, msp_exp_state.transaction_id, msp_exp_state.total_length, addr);
 80007fc:	2104      	movs	r1, #4
 80007fe:	7922      	ldrb	r2, [r4, #4]
 8000800:	69a3      	ldr	r3, [r4, #24]
 8000802:	b2d2      	uxtb	r2, r2
 8000804:	9700      	str	r7, [sp, #0]
 8000806:	0028      	movs	r0, r5
 8000808:	f000 f8ae 	bl	8000968 <msp_exp_frame_format_header>
 800080c:	e7f0      	b.n	80007f0 <msp_send_callback+0x5c>
	if (msp_exp_state.processed_length >= msp_exp_state.total_length) {
 800080e:	69e2      	ldr	r2, [r4, #28]
 8000810:	69a3      	ldr	r3, [r4, #24]
 8000812:	429a      	cmp	r2, r3
 8000814:	d309      	bcc.n	800082a <msp_send_callback+0x96>
		ensure_ready_state();
 8000816:	f7ff fea3 	bl	8000560 <ensure_ready_state>
		msp_exp_frame_format_empty_header(buf, MSP_OP_NULL, addr);
 800081a:	003a      	movs	r2, r7
 800081c:	2100      	movs	r1, #0
 800081e:	0028      	movs	r0, r5
 8000820:	f000 f8bb 	bl	800099a <msp_exp_frame_format_empty_header>
		*len = 9;
 8000824:	2309      	movs	r3, #9
 8000826:	6033      	str	r3, [r6, #0]
 8000828:	e055      	b.n	80008d6 <msp_send_callback+0x142>
	remaining_len = msp_exp_state.total_length - msp_exp_state.processed_length;
 800082a:	69a2      	ldr	r2, [r4, #24]
 800082c:	69e3      	ldr	r3, [r4, #28]
 800082e:	1ad3      	subs	r3, r2, r3
 8000830:	9302      	str	r3, [sp, #8]
	if (remaining_len < MSP_EXP_MTU) {
 8000832:	23fd      	movs	r3, #253	; 0xfd
 8000834:	9a02      	ldr	r2, [sp, #8]
 8000836:	005b      	lsls	r3, r3, #1
 8000838:	429a      	cmp	r2, r3
 800083a:	d902      	bls.n	8000842 <msp_send_callback+0xae>
	send_len = MSP_EXP_MTU;
 800083c:	23fc      	movs	r3, #252	; 0xfc
 800083e:	33ff      	adds	r3, #255	; 0xff
 8000840:	9302      	str	r3, [sp, #8]
	msp_exp_state.prev_data_length = send_len;
 8000842:	9b02      	ldr	r3, [sp, #8]
        msp_expsend_data(msp_exp_state.opcode, buf + 1, send_len, msp_exp_state.processed_length);
 8000844:	1c69      	adds	r1, r5, #1
	msp_exp_state.prev_data_length = send_len;
 8000846:	6223      	str	r3, [r4, #32]
	buf[0] = MSP_OP_DATA_FRAME | (msp_exp_state.frame_id << 7);
 8000848:	2301      	movs	r3, #1
 800084a:	7962      	ldrb	r2, [r4, #5]
 800084c:	01d2      	lsls	r2, r2, #7
 800084e:	4313      	orrs	r3, r2
 8000850:	702b      	strb	r3, [r5, #0]
        msp_expsend_data(msp_exp_state.opcode, buf + 1, send_len, msp_exp_state.processed_length);
 8000852:	79e0      	ldrb	r0, [r4, #7]
 8000854:	9a02      	ldr	r2, [sp, #8]
 8000856:	69e3      	ldr	r3, [r4, #28]
 8000858:	b2c0      	uxtb	r0, r0
 800085a:	f000 f8d4 	bl	8000a06 <msp_expsend_data>
	fcs = msp_exp_frame_generate_fcs(buf, 0, send_len+1, addr);
 800085e:	9b02      	ldr	r3, [sp, #8]
 8000860:	2100      	movs	r1, #0
 8000862:	3301      	adds	r3, #1
 8000864:	9303      	str	r3, [sp, #12]
 8000866:	9a03      	ldr	r2, [sp, #12]
 8000868:	003b      	movs	r3, r7
 800086a:	0028      	movs	r0, r5
 800086c:	f000 f850 	bl	8000910 <msp_exp_frame_generate_fcs>
	msp_to_bigendian32(buf + (send_len + 1), fcs);
 8000870:	9b03      	ldr	r3, [sp, #12]
	fcs = msp_exp_frame_generate_fcs(buf, 0, send_len+1, addr);
 8000872:	0001      	movs	r1, r0
	msp_to_bigendian32(buf + (send_len + 1), fcs);
 8000874:	18e8      	adds	r0, r5, r3
 8000876:	f7ff fe61 	bl	800053c <msp_to_bigendian32>
	*len = send_len+5;
 800087a:	9b02      	ldr	r3, [sp, #8]
 800087c:	3305      	adds	r3, #5
 800087e:	e7b8      	b.n	80007f2 <msp_send_callback+0x5e>
	if (msp_exp_state.type == MSP_EXP_STATE_OBC_SEND_RX_DUPLICATE) {
 8000880:	7823      	ldrb	r3, [r4, #0]
 8000882:	2b02      	cmp	r3, #2
 8000884:	d10c      	bne.n	80008a0 <msp_send_callback+0x10c>
		msp_exp_frame_format_header(buf, MSP_OP_T_ACK, msp_exp_state.transaction_id, 0, addr);
 8000886:	7922      	ldrb	r2, [r4, #4]
 8000888:	2300      	movs	r3, #0
 800088a:	0028      	movs	r0, r5
 800088c:	2103      	movs	r1, #3
 800088e:	b2d2      	uxtb	r2, r2
 8000890:	9700      	str	r7, [sp, #0]
 8000892:	f000 f869 	bl	8000968 <msp_exp_frame_format_header>
		*len = 9;
 8000896:	2309      	movs	r3, #9
		msp_exp_state.type = MSP_EXP_STATE_READY;
 8000898:	2000      	movs	r0, #0
		*len = 9;
 800089a:	6033      	str	r3, [r6, #0]
		msp_exp_state.type = MSP_EXP_STATE_READY;
 800089c:	7020      	strb	r0, [r4, #0]
		return 0;
 800089e:	e7aa      	b.n	80007f6 <msp_send_callback+0x62>
	if (msp_exp_state.processed_length >= msp_exp_state.total_length) {
 80008a0:	69e2      	ldr	r2, [r4, #28]
 80008a2:	69a3      	ldr	r3, [r4, #24]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d328      	bcc.n	80008fa <msp_send_callback+0x166>
		msp_exp_frame_format_header(buf, MSP_OP_T_ACK, msp_exp_state.transaction_id, 0, addr);
 80008a8:	7922      	ldrb	r2, [r4, #4]
 80008aa:	2300      	movs	r3, #0
 80008ac:	0028      	movs	r0, r5
 80008ae:	b2d2      	uxtb	r2, r2
 80008b0:	9700      	str	r7, [sp, #0]
 80008b2:	2103      	movs	r1, #3
 80008b4:	f000 f858 	bl	8000968 <msp_exp_frame_format_header>
		msp_exp_state.type = MSP_EXP_STATE_READY;
 80008b8:	2500      	movs	r5, #0
		*len = 9;
 80008ba:	2309      	movs	r3, #9
 80008bc:	2230      	movs	r2, #48	; 0x30
 80008be:	6033      	str	r3, [r6, #0]
		msp_exp_state.type = MSP_EXP_STATE_READY;
 80008c0:	7025      	strb	r5, [r4, #0]
		opcode = msp_exp_state.opcode;
 80008c2:	79e6      	ldrb	r6, [r4, #7]
		transaction_id = msp_exp_state.transaction_id;
 80008c4:	7927      	ldrb	r7, [r4, #4]
		switch (MSP_OP_TYPE(msp_exp_state.opcode)) {
 80008c6:	79e3      	ldrb	r3, [r4, #7]
		opcode = msp_exp_state.opcode;
 80008c8:	b2f6      	uxtb	r6, r6
		transaction_id = msp_exp_state.transaction_id;
 80008ca:	b2ff      	uxtb	r7, r7
		switch (MSP_OP_TYPE(msp_exp_state.opcode)) {
 80008cc:	4013      	ands	r3, r2
 80008ce:	2b10      	cmp	r3, #16
 80008d0:	d004      	beq.n	80008dc <msp_send_callback+0x148>
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d00c      	beq.n	80008f0 <msp_send_callback+0x15c>
		code = MSP_EXP_ERR_STATE_ERROR;
 80008d6:	2008      	movs	r0, #8
 80008d8:	4240      	negs	r0, r0
		break;
 80008da:	e78c      	b.n	80007f6 <msp_send_callback+0x62>
			msp_exprecv_syscommand(msp_exp_state.opcode);
 80008dc:	79e0      	ldrb	r0, [r4, #7]
 80008de:	b2c0      	uxtb	r0, r0
 80008e0:	f000 f8b0 	bl	8000a44 <msp_exprecv_syscommand>
			msp_seqflags_set(&msp_exp_state.seqflags, opcode, transaction_id);
 80008e4:	003a      	movs	r2, r7
 80008e6:	0031      	movs	r1, r6
 80008e8:	4808      	ldr	r0, [pc, #32]	; (800090c <msp_send_callback+0x178>)
 80008ea:	f000 f96c 	bl	8000bc6 <msp_seqflags_set>
			break;
 80008ee:	e781      	b.n	80007f4 <msp_send_callback+0x60>
			msp_exprecv_complete(msp_exp_state.opcode);
 80008f0:	79e0      	ldrb	r0, [r4, #7]
 80008f2:	b2c0      	uxtb	r0, r0
 80008f4:	f000 f8a3 	bl	8000a3e <msp_exprecv_complete>
 80008f8:	e7f4      	b.n	80008e4 <msp_send_callback+0x150>
		msp_exp_frame_format_header(buf, MSP_OP_F_ACK, msp_exp_state.last_received_frame_id, 0, addr);
 80008fa:	79a2      	ldrb	r2, [r4, #6]
 80008fc:	2300      	movs	r3, #0
 80008fe:	2102      	movs	r1, #2
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	9700      	str	r7, [sp, #0]
 8000904:	e77f      	b.n	8000806 <msp_send_callback+0x72>
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	200004a8 	.word	0x200004a8
 800090c:	200004b0 	.word	0x200004b0

08000910 <msp_exp_frame_generate_fcs>:
{
	unsigned char pseudo_header;
	unsigned long remainder;

	/* Format the pseudo header */
	pseudo_header = (addr) << 1;
 8000910:	005b      	lsls	r3, r3, #1
{
 8000912:	b537      	push	{r0, r1, r2, r4, r5, lr}
	pseudo_header = (addr) << 1;
 8000914:	b2db      	uxtb	r3, r3
{
 8000916:	0004      	movs	r4, r0
 8000918:	0015      	movs	r5, r2
	if (!from_obc)
 800091a:	2900      	cmp	r1, #0
 800091c:	d00d      	beq.n	800093a <msp_exp_frame_generate_fcs+0x2a>
		pseudo_header |= 0x01;
 800091e:	466a      	mov	r2, sp
 8000920:	71d3      	strb	r3, [r2, #7]

	remainder = msp_crc32(&pseudo_header, 1, 0);
 8000922:	466b      	mov	r3, sp
 8000924:	2200      	movs	r2, #0
 8000926:	1dd8      	adds	r0, r3, #7
 8000928:	2101      	movs	r1, #1
 800092a:	f7ff fdd1 	bl	80004d0 <msp_crc32>

	/* Now account for the rest of the frame */
	remainder = msp_crc32(data, len, remainder);
 800092e:	0029      	movs	r1, r5
	remainder = msp_crc32(&pseudo_header, 1, 0);
 8000930:	0002      	movs	r2, r0
	remainder = msp_crc32(data, len, remainder);
 8000932:	0020      	movs	r0, r4
 8000934:	f7ff fdcc 	bl	80004d0 <msp_crc32>

	return remainder;
}
 8000938:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
		pseudo_header |= 0x01;
 800093a:	2201      	movs	r2, #1
 800093c:	4313      	orrs	r3, r2
 800093e:	e7ee      	b.n	800091e <msp_exp_frame_generate_fcs+0xe>

08000940 <msp_exp_frame_fcs_valid>:
 *            this should have the value 9. In the case of a data frame, this
 *            should have the value 5 + the length of the data field.
 * @return 1 if the FCS is valid, 0 otherwise.
 */
int msp_exp_frame_fcs_valid(const unsigned char *data, int from_obc, unsigned long len, char addr)
{
 8000940:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	unsigned long fcs;

	/* FCS is the last 4 bytes of the frame */
	fcs = msp_from_bigendian32(data + (len - 4));
 8000942:	1f15      	subs	r5, r2, #4
{
 8000944:	0004      	movs	r4, r0
	fcs = msp_from_bigendian32(data + (len - 4));
 8000946:	1940      	adds	r0, r0, r5
{
 8000948:	000e      	movs	r6, r1
 800094a:	001f      	movs	r7, r3
	fcs = msp_from_bigendian32(data + (len - 4));
 800094c:	f7ff fdfe 	bl	800054c <msp_from_bigendian32>

	/* Check if the FCS' match up. */
	if (fcs == msp_exp_frame_generate_fcs(data, from_obc, len - 4, addr))
 8000950:	003b      	movs	r3, r7
 8000952:	002a      	movs	r2, r5
 8000954:	0031      	movs	r1, r6
	fcs = msp_from_bigendian32(data + (len - 4));
 8000956:	9001      	str	r0, [sp, #4]
	if (fcs == msp_exp_frame_generate_fcs(data, from_obc, len - 4, addr))
 8000958:	0020      	movs	r0, r4
 800095a:	f7ff ffd9 	bl	8000910 <msp_exp_frame_generate_fcs>
 800095e:	9b01      	ldr	r3, [sp, #4]
 8000960:	1ac0      	subs	r0, r0, r3
 8000962:	4243      	negs	r3, r0
 8000964:	4158      	adcs	r0, r3
		return 1;
	else
		return 0;
}
 8000966:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08000968 <msp_exp_frame_format_header>:
 *
 * This function formats the entire frame, including the FCS value. The
 * resulting sequence of bytes can be sent directly to the OBC.
 */
void msp_exp_frame_format_header(unsigned char *dest, unsigned char opcode, unsigned char frame_id, unsigned long dl, char addr)
{
 8000968:	b570      	push	{r4, r5, r6, lr}
 800096a:	0004      	movs	r4, r0
 800096c:	0008      	movs	r0, r1
 800096e:	0019      	movs	r1, r3
 8000970:	ab04      	add	r3, sp, #16
 8000972:	781d      	ldrb	r5, [r3, #0]
	unsigned long fcs;

	/* Format OP code and Frame-ID */
	dest[0] = opcode & 0x7F;
 8000974:	237f      	movs	r3, #127	; 0x7f
	dest[0] |= (frame_id & 0x1) << 7;
 8000976:	01d2      	lsls	r2, r2, #7
	dest[0] = opcode & 0x7F;
 8000978:	4018      	ands	r0, r3
	dest[0] |= (frame_id & 0x1) << 7;
 800097a:	4310      	orrs	r0, r2
 800097c:	7020      	strb	r0, [r4, #0]

	/* Format the DL field */
	msp_to_bigendian32(dest + 1, dl);
 800097e:	1c60      	adds	r0, r4, #1
 8000980:	f7ff fddc 	bl	800053c <msp_to_bigendian32>

	/* Format the FCS field */
	fcs = msp_exp_frame_generate_fcs(dest, 0, 5, addr);
 8000984:	002b      	movs	r3, r5
 8000986:	2205      	movs	r2, #5
 8000988:	2100      	movs	r1, #0
 800098a:	0020      	movs	r0, r4
 800098c:	f7ff ffc0 	bl	8000910 <msp_exp_frame_generate_fcs>
 8000990:	0001      	movs	r1, r0
	msp_to_bigendian32(dest + 5, fcs);
 8000992:	1d60      	adds	r0, r4, #5
 8000994:	f7ff fdd2 	bl	800053c <msp_to_bigendian32>
}
 8000998:	bd70      	pop	{r4, r5, r6, pc}

0800099a <msp_exp_frame_format_empty_header>:
 * This function should be used for header frames with opcodes that have traits
 * FID0 and DL0.
 */
void msp_exp_frame_format_empty_header(unsigned char *dest, unsigned char opcode, char addr)
{
	msp_exp_frame_format_header(dest, opcode, 0, 0, addr);
 800099a:	2300      	movs	r3, #0
{
 800099c:	b507      	push	{r0, r1, r2, lr}
	msp_exp_frame_format_header(dest, opcode, 0, 0, addr);
 800099e:	9200      	str	r2, [sp, #0]
 80009a0:	001a      	movs	r2, r3
 80009a2:	f7ff ffe1 	bl	8000968 <msp_exp_frame_format_header>
}
 80009a6:	bd07      	pop	{r0, r1, r2, pc}

080009a8 <msp_exp_state_initialize>:
 * If available, the sequence flags passed as an argument should be the
 * sequence flags that were saved to non-volatile memory/storage before the
 * experiment was restarted/powered off.
 */
void msp_exp_state_initialize(msp_seqflags_t seqflags)
{
 80009a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009aa:	b085      	sub	sp, #20
 80009ac:	466c      	mov	r4, sp
 80009ae:	6061      	str	r1, [r4, #4]
	msp_exp_state.type = MSP_EXP_STATE_READY;
 80009b0:	4907      	ldr	r1, [pc, #28]	; (80009d0 <msp_exp_state_initialize+0x28>)
{
 80009b2:	9000      	str	r0, [sp, #0]
 80009b4:	60a2      	str	r2, [r4, #8]
	msp_exp_state.type = MSP_EXP_STATE_READY;
 80009b6:	2000      	movs	r0, #0

	msp_exp_state.seqflags = seqflags;
 80009b8:	000a      	movs	r2, r1
	msp_exp_state.type = MSP_EXP_STATE_READY;
 80009ba:	7008      	strb	r0, [r1, #0]
	msp_exp_state.seqflags = seqflags;
 80009bc:	3208      	adds	r2, #8
 80009be:	cce0      	ldmia	r4!, {r5, r6, r7}
 80009c0:	c2e0      	stmia	r2!, {r5, r6, r7}
 80009c2:	6013      	str	r3, [r2, #0]

	msp_exp_state.busy = 0;
	msp_exp_state.initialized = 1;
 80009c4:	2301      	movs	r3, #1
	msp_exp_state.busy = 0;
 80009c6:	7088      	strb	r0, [r1, #2]
	msp_exp_state.initialized = 1;
 80009c8:	704b      	strb	r3, [r1, #1]
}
 80009ca:	b005      	add	sp, #20
 80009cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	200004a8 	.word	0x200004a8

080009d4 <msp_exp_state_get_seqflags>:
 * experiment state on start up. They should retreived at least once before
 * rebooting and also preferably on regular intervals in case the experiment
 * restarts unexpectedly.
 */
msp_seqflags_t msp_exp_state_get_seqflags(void)
{
 80009d4:	b510      	push	{r4, lr}
 80009d6:	0004      	movs	r4, r0
	return msp_exp_state.seqflags;
 80009d8:	4903      	ldr	r1, [pc, #12]	; (80009e8 <msp_exp_state_get_seqflags+0x14>)
 80009da:	2210      	movs	r2, #16
 80009dc:	3108      	adds	r1, #8
 80009de:	f003 fc91 	bl	8004304 <memcpy>
}
 80009e2:	0020      	movs	r0, r4
 80009e4:	bd10      	pop	{r4, pc}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	200004a8 	.word	0x200004a8

080009ec <msp_expsend_start>:
bool sic_error = false;
int i = 0;


void msp_expsend_start(unsigned char opcode, unsigned long *len)
{
 80009ec:	b510      	push	{r4, lr}
 80009ee:	000c      	movs	r4, r1
  if (opcode == REQ_PIEZO)
 80009f0:	2860      	cmp	r0, #96	; 0x60
 80009f2:	d103      	bne.n	80009fc <msp_expsend_start+0x10>
  {
    *len = piezo_get_data_length();
 80009f4:	f000 fd48 	bl	8001488 <piezo_get_data_length>
 80009f8:	6020      	str	r0, [r4, #0]
  }
  else if (opcode == REQ_SIC)
  {
    *len = 64;
  }
}
 80009fa:	bd10      	pop	{r4, pc}
  else if (opcode == REQ_SIC)
 80009fc:	2861      	cmp	r0, #97	; 0x61
 80009fe:	d1fc      	bne.n	80009fa <msp_expsend_start+0xe>
    *len = 64;
 8000a00:	2340      	movs	r3, #64	; 0x40
 8000a02:	600b      	str	r3, [r1, #0]
}
 8000a04:	e7f9      	b.n	80009fa <msp_expsend_start+0xe>

08000a06 <msp_expsend_data>:

void msp_expsend_data(unsigned char opcode, unsigned char *buf, unsigned long len, unsigned long offset)
{
 8000a06:	0002      	movs	r2, r0
 8000a08:	b510      	push	{r4, lr}
 8000a0a:	0008      	movs	r0, r1
 8000a0c:	0019      	movs	r1, r3
  if (opcode == REQ_PIEZO)
 8000a0e:	2a60      	cmp	r2, #96	; 0x60
 8000a10:	d102      	bne.n	8000a18 <msp_expsend_data+0x12>
  {
    piezo_get_data(buf, offset);
 8000a12:	f000 fd29 	bl	8001468 <piezo_get_data>
  }
  else if (opcode == REQ_SIC)
  {
     sic_get_data(buf, offset);
  }
}
 8000a16:	bd10      	pop	{r4, pc}
  else if (opcode == REQ_SIC)
 8000a18:	2a61      	cmp	r2, #97	; 0x61
 8000a1a:	d1fc      	bne.n	8000a16 <msp_expsend_data+0x10>
     sic_get_data(buf, offset);
 8000a1c:	f000 fec4 	bl	80017a8 <sic_get_data>
}
 8000a20:	e7f9      	b.n	8000a16 <msp_expsend_data+0x10>

08000a22 <msp_expsend_complete>:

void msp_expsend_complete(unsigned char opcode)
{
 8000a22:	b510      	push	{r4, lr}
// add code to clear buffers
  if (opcode == REQ_PIEZO)
 8000a24:	2860      	cmp	r0, #96	; 0x60
 8000a26:	d102      	bne.n	8000a2e <msp_expsend_complete+0xc>
  {
    clear_piezo_buffer();
 8000a28:	f000 fcf0 	bl	800140c <clear_piezo_buffer>
  }
  else if (opcode == REQ_SIC)
  {
     clear_sic_buffer();
  }
}
 8000a2c:	bd10      	pop	{r4, pc}
  else if (opcode == REQ_SIC)
 8000a2e:	2861      	cmp	r0, #97	; 0x61
 8000a30:	d1fc      	bne.n	8000a2c <msp_expsend_complete+0xa>
     clear_sic_buffer();
 8000a32:	f000 feb1 	bl	8001798 <clear_sic_buffer>
}
 8000a36:	e7f9      	b.n	8000a2c <msp_expsend_complete+0xa>

08000a38 <msp_expsend_error>:

void msp_expsend_error(unsigned char opcode, int error)
{
  //add code to set an error
}
 8000a38:	4770      	bx	lr

08000a3a <msp_exprecv_start>:

void msp_exprecv_start(unsigned char opcode, unsigned long len)
{

}
 8000a3a:	4770      	bx	lr

08000a3c <msp_exprecv_data>:

void msp_exprecv_data(unsigned char opcode, const unsigned char *buf, unsigned long len, unsigned long offset)
{

}
 8000a3c:	4770      	bx	lr

08000a3e <msp_exprecv_complete>:

void msp_exprecv_complete(unsigned char opcode)
{

}
 8000a3e:	4770      	bx	lr

08000a40 <msp_exprecv_error>:
 8000a40:	4770      	bx	lr
	...

08000a44 <msp_exprecv_syscommand>:
{

}

void msp_exprecv_syscommand(unsigned char opcode)
{
 8000a44:	b510      	push	{r4, lr}
  switch(opcode)
 8000a46:	2812      	cmp	r0, #18
 8000a48:	d024      	beq.n	8000a94 <msp_exprecv_syscommand+0x50>
 8000a4a:	3850      	subs	r0, #80	; 0x50
 8000a4c:	b2c3      	uxtb	r3, r0
 8000a4e:	2b06      	cmp	r3, #6
 8000a50:	d80f      	bhi.n	8000a72 <msp_exprecv_syscommand+0x2e>
 8000a52:	2806      	cmp	r0, #6
 8000a54:	d80d      	bhi.n	8000a72 <msp_exprecv_syscommand+0x2e>
 8000a56:	f7ff fb57 	bl	8000108 <__gnu_thumb1_case_uqi>
 8000a5a:	0d04      	.short	0x0d04
 8000a5c:	29262317 	.word	0x29262317
 8000a60:	2c          	.byte	0x2c
 8000a61:	00          	.byte	0x00
  {
    case START_EXP_PIEZO:
      i = 1;
 8000a62:	2301      	movs	r3, #1
 8000a64:	4a14      	ldr	r2, [pc, #80]	; (8000ab8 <msp_exprecv_syscommand+0x74>)
      command_ptr = &piezo_start_exp;
 8000a66:	4915      	ldr	r1, [pc, #84]	; (8000abc <msp_exprecv_syscommand+0x78>)
      i = 1;
 8000a68:	6013      	str	r3, [r2, #0]
      command_ptr = &piezo_start_exp;
 8000a6a:	4a15      	ldr	r2, [pc, #84]	; (8000ac0 <msp_exprecv_syscommand+0x7c>)
 8000a6c:	6011      	str	r1, [r2, #0]
      has_function_to_execute = true;
 8000a6e:	4a15      	ldr	r2, [pc, #84]	; (8000ac4 <msp_exprecv_syscommand+0x80>)
 8000a70:	7013      	strb	r3, [r2, #0]

    case VBAT_OFF:
      turn_off_vbat();
      break;
  }
}
 8000a72:	bd10      	pop	{r4, pc}
      i = 2;
 8000a74:	2202      	movs	r2, #2
 8000a76:	4b10      	ldr	r3, [pc, #64]	; (8000ab8 <msp_exprecv_syscommand+0x74>)
 8000a78:	601a      	str	r2, [r3, #0]
      command_ptr = &piezo_stop_exp;
 8000a7a:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <msp_exprecv_syscommand+0x7c>)
 8000a7c:	4a12      	ldr	r2, [pc, #72]	; (8000ac8 <msp_exprecv_syscommand+0x84>)
      command_ptr = start_test;
 8000a7e:	601a      	str	r2, [r3, #0]
      has_function_to_execute = true;
 8000a80:	2201      	movs	r2, #1
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <msp_exprecv_syscommand+0x80>)
 8000a84:	701a      	strb	r2, [r3, #0]
      break;
 8000a86:	e7f4      	b.n	8000a72 <msp_exprecv_syscommand+0x2e>
      i = 3;
 8000a88:	2203      	movs	r2, #3
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <msp_exprecv_syscommand+0x74>)
 8000a8c:	601a      	str	r2, [r3, #0]
      command_ptr = start_test;
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <msp_exprecv_syscommand+0x7c>)
 8000a90:	4a0e      	ldr	r2, [pc, #56]	; (8000acc <msp_exprecv_syscommand+0x88>)
 8000a92:	e7f4      	b.n	8000a7e <msp_exprecv_syscommand+0x3a>
      i = 4;
 8000a94:	2204      	movs	r2, #4
 8000a96:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <msp_exprecv_syscommand+0x74>)
 8000a98:	601a      	str	r2, [r3, #0]
      command_ptr = save_seqflags;
 8000a9a:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <msp_exprecv_syscommand+0x7c>)
 8000a9c:	4a0c      	ldr	r2, [pc, #48]	; (8000ad0 <msp_exprecv_syscommand+0x8c>)
 8000a9e:	e7ee      	b.n	8000a7e <msp_exprecv_syscommand+0x3a>
      turn_off_10v();
 8000aa0:	f000 fe40 	bl	8001724 <turn_off_10v>
      break;
 8000aa4:	e7e5      	b.n	8000a72 <msp_exprecv_syscommand+0x2e>
      turn_off_5v();
 8000aa6:	f000 fe59 	bl	800175c <turn_off_5v>
      break;
 8000aaa:	e7e2      	b.n	8000a72 <msp_exprecv_syscommand+0x2e>
      turn_off_48v();
 8000aac:	f000 fe30 	bl	8001710 <turn_off_48v>
      break;
 8000ab0:	e7df      	b.n	8000a72 <msp_exprecv_syscommand+0x2e>
      turn_off_vbat();
 8000ab2:	f000 fe23 	bl	80016fc <turn_off_vbat>
}
 8000ab6:	e7dc      	b.n	8000a72 <msp_exprecv_syscommand+0x2e>
 8000ab8:	200004cc 	.word	0x200004cc
 8000abc:	08001435 	.word	0x08001435
 8000ac0:	200007bc 	.word	0x200007bc
 8000ac4:	200007c0 	.word	0x200007c0
 8000ac8:	08001629 	.word	0x08001629
 8000acc:	080019a1 	.word	0x080019a1
 8000ad0:	0800123d 	.word	0x0800123d

08000ad4 <msp_get_flag_pos>:
 */
static struct msp_flag_position msp_get_flag_pos(unsigned char opcode)
{
	struct msp_flag_position fp;

	if (MSP_OP_IS_CUSTOM(opcode)) {
 8000ad4:	2370      	movs	r3, #112	; 0x70
 8000ad6:	400b      	ands	r3, r1
 8000ad8:	2b4f      	cmp	r3, #79	; 0x4f
 8000ada:	d913      	bls.n	8000b04 <msp_get_flag_pos+0x30>
		switch (MSP_OP_TYPE(opcode)) {
 8000adc:	2330      	movs	r3, #48	; 0x30
		case MSP_OP_TYPE_SYS:
			fp.index = 1;
			break;
		case MSP_OP_TYPE_REQ:
			fp.index = 2;
 8000ade:	2202      	movs	r2, #2
 8000ae0:	400b      	ands	r3, r1
		switch (MSP_OP_TYPE(opcode)) {
 8000ae2:	2b20      	cmp	r3, #32
 8000ae4:	d006      	beq.n	8000af4 <msp_get_flag_pos+0x20>
 8000ae6:	2b30      	cmp	r3, #48	; 0x30
 8000ae8:	d003      	beq.n	8000af2 <msp_get_flag_pos+0x1e>
 8000aea:	2b10      	cmp	r3, #16
 8000aec:	d102      	bne.n	8000af4 <msp_get_flag_pos+0x20>
 8000aee:	2201      	movs	r2, #1
 8000af0:	e000      	b.n	8000af4 <msp_get_flag_pos+0x20>
			break;
		case MSP_OP_TYPE_SEND:
			fp.index = 3;
 8000af2:	2203      	movs	r2, #3
			break;
		}

		fp.mask = 1 << (opcode & 0x0F);
 8000af4:	230f      	movs	r3, #15
 8000af6:	4019      	ands	r1, r3
 8000af8:	3b0e      	subs	r3, #14
 8000afa:	408b      	lsls	r3, r1
 8000afc:	b29b      	uxth	r3, r3
			fp.mask = 0;
			break;
		}
	}

	return fp;
 8000afe:	6002      	str	r2, [r0, #0]
 8000b00:	8083      	strh	r3, [r0, #4]
}
 8000b02:	4770      	bx	lr
	if (MSP_OP_IS_CUSTOM(opcode)) {
 8000b04:	2300      	movs	r3, #0
 8000b06:	3910      	subs	r1, #16
 8000b08:	b2c9      	uxtb	r1, r1
 8000b0a:	001a      	movs	r2, r3
 8000b0c:	2921      	cmp	r1, #33	; 0x21
 8000b0e:	d8f6      	bhi.n	8000afe <msp_get_flag_pos+0x2a>
 8000b10:	4b01      	ldr	r3, [pc, #4]	; (8000b18 <msp_get_flag_pos+0x44>)
 8000b12:	5c5b      	ldrb	r3, [r3, r1]
 8000b14:	e7f3      	b.n	8000afe <msp_get_flag_pos+0x2a>
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	08004c00 	.word	0x08004c00

08000b1c <msp_seqflags_init>:
	return flags;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	8003      	strh	r3, [r0, #0]
 8000b20:	8043      	strh	r3, [r0, #2]
 8000b22:	8083      	strh	r3, [r0, #4]
 8000b24:	80c3      	strh	r3, [r0, #6]
 8000b26:	8103      	strh	r3, [r0, #8]
 8000b28:	8143      	strh	r3, [r0, #10]
 8000b2a:	8183      	strh	r3, [r0, #12]
 8000b2c:	81c3      	strh	r3, [r0, #14]
}
 8000b2e:	4770      	bx	lr

08000b30 <msp_seqflags_get>:
{
 8000b30:	b513      	push	{r0, r1, r4, lr}
 8000b32:	0004      	movs	r4, r0
	fp = msp_get_flag_pos(opcode);
 8000b34:	4668      	mov	r0, sp
 8000b36:	f7ff ffcd 	bl	8000ad4 <msp_get_flag_pos>
 8000b3a:	466b      	mov	r3, sp
 8000b3c:	8898      	ldrh	r0, [r3, #4]
	if (fp.mask == 0)
 8000b3e:	2800      	cmp	r0, #0
 8000b40:	d006      	beq.n	8000b50 <msp_seqflags_get+0x20>
	if(flags->values[fp.index] & fp.mask)
 8000b42:	9b00      	ldr	r3, [sp, #0]
 8000b44:	005b      	lsls	r3, r3, #1
 8000b46:	5b1b      	ldrh	r3, [r3, r4]
 8000b48:	4018      	ands	r0, r3
		return -1;
 8000b4a:	1e43      	subs	r3, r0, #1
 8000b4c:	4198      	sbcs	r0, r3
}
 8000b4e:	bd16      	pop	{r1, r2, r4, pc}
		return -1;
 8000b50:	2001      	movs	r0, #1
 8000b52:	4240      	negs	r0, r0
 8000b54:	e7fb      	b.n	8000b4e <msp_seqflags_get+0x1e>

08000b56 <msp_seqflags_get_next>:
{
 8000b56:	b513      	push	{r0, r1, r4, lr}
 8000b58:	0004      	movs	r4, r0
	fp = msp_get_flag_pos(opcode);
 8000b5a:	4668      	mov	r0, sp
 8000b5c:	f7ff ffba 	bl	8000ad4 <msp_get_flag_pos>
 8000b60:	466b      	mov	r3, sp
 8000b62:	889b      	ldrh	r3, [r3, #4]
	if (fp.mask == 0)
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d00c      	beq.n	8000b82 <msp_seqflags_get_next+0x2c>
	if ((flags->inits[fp.index] & fp.mask) == 0)
 8000b68:	0018      	movs	r0, r3
 8000b6a:	9a00      	ldr	r2, [sp, #0]
 8000b6c:	0052      	lsls	r2, r2, #1
 8000b6e:	18a2      	adds	r2, r4, r2
 8000b70:	8911      	ldrh	r1, [r2, #8]
 8000b72:	4008      	ands	r0, r1
 8000b74:	420b      	tst	r3, r1
 8000b76:	d003      	beq.n	8000b80 <msp_seqflags_get_next+0x2a>
	if(flags->values[fp.index] & fp.mask)
 8000b78:	8810      	ldrh	r0, [r2, #0]
 8000b7a:	4018      	ands	r0, r3
		return -1;
 8000b7c:	4243      	negs	r3, r0
 8000b7e:	4158      	adcs	r0, r3
}
 8000b80:	bd16      	pop	{r1, r2, r4, pc}
		return -1;
 8000b82:	2001      	movs	r0, #1
 8000b84:	4240      	negs	r0, r0
 8000b86:	e7fb      	b.n	8000b80 <msp_seqflags_get_next+0x2a>

08000b88 <msp_seqflags_is_set>:
{
 8000b88:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000b8a:	0005      	movs	r5, r0
	fp = msp_get_flag_pos(opcode);
 8000b8c:	4668      	mov	r0, sp
{
 8000b8e:	0014      	movs	r4, r2
 8000b90:	000e      	movs	r6, r1
	fp = msp_get_flag_pos(opcode);
 8000b92:	f7ff ff9f 	bl	8000ad4 <msp_get_flag_pos>
 8000b96:	466b      	mov	r3, sp
 8000b98:	889a      	ldrh	r2, [r3, #4]
		return 0;
 8000b9a:	1e10      	subs	r0, r2, #0
	if (fp.mask == 0)
 8000b9c:	d012      	beq.n	8000bc4 <msp_seqflags_is_set+0x3c>
	if ((flags->inits[fp.index] & fp.mask) == 0)
 8000b9e:	9b00      	ldr	r3, [sp, #0]
		return 0;
 8000ba0:	2000      	movs	r0, #0
	if ((flags->inits[fp.index] & fp.mask) == 0)
 8000ba2:	3304      	adds	r3, #4
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	5b5b      	ldrh	r3, [r3, r5]
 8000ba8:	421a      	tst	r2, r3
 8000baa:	d00b      	beq.n	8000bc4 <msp_seqflags_is_set+0x3c>
	if (flag == msp_seqflags_get(flags, opcode))
 8000bac:	0031      	movs	r1, r6
 8000bae:	0028      	movs	r0, r5
 8000bb0:	f7ff ffbe 	bl	8000b30 <msp_seqflags_get>
 8000bb4:	1c23      	adds	r3, r4, #0
 8000bb6:	2c00      	cmp	r4, #0
 8000bb8:	d000      	beq.n	8000bbc <msp_seqflags_is_set+0x34>
 8000bba:	2301      	movs	r3, #1
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	1a18      	subs	r0, r3, r0
		return 0;
 8000bc0:	4243      	negs	r3, r0
 8000bc2:	4158      	adcs	r0, r3
}
 8000bc4:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08000bc6 <msp_seqflags_set>:
{
 8000bc6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000bc8:	0004      	movs	r4, r0
	fp = msp_get_flag_pos(opcode);
 8000bca:	4668      	mov	r0, sp
{
 8000bcc:	0015      	movs	r5, r2
	fp = msp_get_flag_pos(opcode);
 8000bce:	f7ff ff81 	bl	8000ad4 <msp_get_flag_pos>
 8000bd2:	466a      	mov	r2, sp
 8000bd4:	8892      	ldrh	r2, [r2, #4]
 8000bd6:	9b00      	ldr	r3, [sp, #0]
	if (fp.mask == 0)
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	d00e      	beq.n	8000bfa <msp_seqflags_set+0x34>
	flags->inits[fp.index] |= fp.mask;
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	18e3      	adds	r3, r4, r3
 8000be0:	8919      	ldrh	r1, [r3, #8]
 8000be2:	4311      	orrs	r1, r2
 8000be4:	8119      	strh	r1, [r3, #8]
		flags->values[fp.index] |= fp.mask;
 8000be6:	8819      	ldrh	r1, [r3, #0]
	if (flag)
 8000be8:	2d00      	cmp	r5, #0
 8000bea:	d003      	beq.n	8000bf4 <msp_seqflags_set+0x2e>
		flags->values[fp.index] |= fp.mask;
 8000bec:	430a      	orrs	r2, r1
 8000bee:	801a      	strh	r2, [r3, #0]
	return 0;
 8000bf0:	2000      	movs	r0, #0
}
 8000bf2:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
		flags->values[fp.index] &= ~fp.mask;
 8000bf4:	4391      	bics	r1, r2
 8000bf6:	8019      	strh	r1, [r3, #0]
 8000bf8:	e7fa      	b.n	8000bf0 <msp_seqflags_set+0x2a>
		return -1;
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	4240      	negs	r0, r0
 8000bfe:	e7f8      	b.n	8000bf2 <msp_seqflags_set+0x2c>

08000c00 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000c00:	b537      	push	{r0, r1, r2, r4, r5, lr}

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c02:	2208      	movs	r2, #8
 8000c04:	2100      	movs	r1, #0
 8000c06:	4668      	mov	r0, sp
 8000c08:	f003 fb85 	bl	8004316 <memset>
  */
  hadc.Instance = ADC1;
  hadc.Init.OversamplingMode = DISABLE;
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8000c0c:	2203      	movs	r2, #3
  hadc.Init.OversamplingMode = DISABLE;
 8000c0e:	4c3a      	ldr	r4, [pc, #232]	; (8000cf8 <MX_ADC_Init+0xf8>)
 8000c10:	2300      	movs	r3, #0
  hadc.Init.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8000c12:	63a2      	str	r2, [r4, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c14:	22c2      	movs	r2, #194	; 0xc2
 8000c16:	32ff      	adds	r2, #255	; 0xff
 8000c18:	6262      	str	r2, [r4, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000c1a:	0022      	movs	r2, r4
 8000c1c:	322c      	adds	r2, #44	; 0x2c
 8000c1e:	7013      	strb	r3, [r2, #0]
  hadc.Instance = ADC1;
 8000c20:	4a36      	ldr	r2, [pc, #216]	; (8000cfc <MX_ADC_Init+0xfc>)
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000c22:	2501      	movs	r5, #1
  hadc.Instance = ADC1;
 8000c24:	6022      	str	r2, [r4, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000c26:	22c0      	movs	r2, #192	; 0xc0
 8000c28:	0612      	lsls	r2, r2, #24
 8000c2a:	6062      	str	r2, [r4, #4]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c2c:	2204      	movs	r2, #4
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  hadc.Init.LowPowerAutoWait = DISABLE;
  hadc.Init.LowPowerFrequencyMode = DISABLE;
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c2e:	0020      	movs	r0, r4
  hadc.Init.ContinuousConvMode = ENABLE;
 8000c30:	8425      	strh	r5, [r4, #32]
  hadc.Init.OversamplingMode = DISABLE;
 8000c32:	63e3      	str	r3, [r4, #60]	; 0x3c
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c34:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c36:	6323      	str	r3, [r4, #48]	; 0x30
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000c38:	6363      	str	r3, [r4, #52]	; 0x34
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000c3a:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c3c:	60e3      	str	r3, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000c3e:	6125      	str	r5, [r4, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c40:	6162      	str	r2, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000c42:	61a3      	str	r3, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000c44:	61e3      	str	r3, [r4, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c46:	f001 f8b3 	bl	8001db0 <HAL_ADC_Init>
 8000c4a:	2800      	cmp	r0, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_ADC_Init+0x52>
  {
    Error_Handler();
 8000c4e:	f000 fbb9 	bl	80013c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000c52:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c54:	4669      	mov	r1, sp
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000c56:	015b      	lsls	r3, r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c58:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 8000c5a:	9500      	str	r5, [sp, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000c5c:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c5e:	f001 fa33 	bl	80020c8 <HAL_ADC_ConfigChannel>
 8000c62:	2800      	cmp	r0, #0
 8000c64:	d001      	beq.n	8000c6a <MX_ADC_Init+0x6a>
  {
    Error_Handler();
 8000c66:	f000 fbad 	bl	80013c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c6a:	4b25      	ldr	r3, [pc, #148]	; (8000d00 <MX_ADC_Init+0x100>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c6c:	4669      	mov	r1, sp
 8000c6e:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8000c70:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c72:	f001 fa29 	bl	80020c8 <HAL_ADC_ConfigChannel>
 8000c76:	2800      	cmp	r0, #0
 8000c78:	d001      	beq.n	8000c7e <MX_ADC_Init+0x7e>
  {
    Error_Handler();
 8000c7a:	f000 fba3 	bl	80013c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c7e:	4b21      	ldr	r3, [pc, #132]	; (8000d04 <MX_ADC_Init+0x104>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c80:	4669      	mov	r1, sp
 8000c82:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_2;
 8000c84:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c86:	f001 fa1f 	bl	80020c8 <HAL_ADC_ConfigChannel>
 8000c8a:	2800      	cmp	r0, #0
 8000c8c:	d001      	beq.n	8000c92 <MX_ADC_Init+0x92>
  {
    Error_Handler();
 8000c8e:	f000 fb99 	bl	80013c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000c92:	4b1d      	ldr	r3, [pc, #116]	; (8000d08 <MX_ADC_Init+0x108>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c94:	4669      	mov	r1, sp
 8000c96:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_3;
 8000c98:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c9a:	f001 fa15 	bl	80020c8 <HAL_ADC_ConfigChannel>
 8000c9e:	2800      	cmp	r0, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000ca2:	f000 fb8f 	bl	80013c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ca6:	4b19      	ldr	r3, [pc, #100]	; (8000d0c <MX_ADC_Init+0x10c>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ca8:	4669      	mov	r1, sp
 8000caa:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_5;
 8000cac:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cae:	f001 fa0b 	bl	80020c8 <HAL_ADC_ConfigChannel>
 8000cb2:	2800      	cmp	r0, #0
 8000cb4:	d001      	beq.n	8000cba <MX_ADC_Init+0xba>
  {
    Error_Handler();
 8000cb6:	f000 fb85 	bl	80013c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <MX_ADC_Init+0x110>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cbc:	4669      	mov	r1, sp
 8000cbe:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_6;
 8000cc0:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cc2:	f001 fa01 	bl	80020c8 <HAL_ADC_ConfigChannel>
 8000cc6:	2800      	cmp	r0, #0
 8000cc8:	d001      	beq.n	8000cce <MX_ADC_Init+0xce>
  {
    Error_Handler();
 8000cca:	f000 fb7b 	bl	80013c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000cce:	4b11      	ldr	r3, [pc, #68]	; (8000d14 <MX_ADC_Init+0x114>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cd0:	4669      	mov	r1, sp
 8000cd2:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_7;
 8000cd4:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cd6:	f001 f9f7 	bl	80020c8 <HAL_ADC_ConfigChannel>
 8000cda:	2800      	cmp	r0, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_ADC_Init+0xe2>
  {
    Error_Handler();
 8000cde:	f000 fb71 	bl	80013c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000ce2:	4b0d      	ldr	r3, [pc, #52]	; (8000d18 <MX_ADC_Init+0x118>)
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000ce4:	4669      	mov	r1, sp
 8000ce6:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_8;
 8000ce8:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000cea:	f001 f9ed 	bl	80020c8 <HAL_ADC_ConfigChannel>
 8000cee:	2800      	cmp	r0, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_ADC_Init+0xf6>
  {
    Error_Handler();
 8000cf2:	f000 fb67 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000cf6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8000cf8:	200004d0 	.word	0x200004d0
 8000cfc:	40012400 	.word	0x40012400
 8000d00:	04000002 	.word	0x04000002
 8000d04:	08000004 	.word	0x08000004
 8000d08:	0c000008 	.word	0x0c000008
 8000d0c:	14000020 	.word	0x14000020
 8000d10:	18000040 	.word	0x18000040
 8000d14:	1c000080 	.word	0x1c000080
 8000d18:	20000100 	.word	0x20000100

08000d1c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000d1c:	b530      	push	{r4, r5, lr}
 8000d1e:	0004      	movs	r4, r0
 8000d20:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d22:	2214      	movs	r2, #20
 8000d24:	2100      	movs	r1, #0
 8000d26:	a803      	add	r0, sp, #12
 8000d28:	f003 faf5 	bl	8004316 <memset>
  if(adcHandle->Instance==ADC1)
 8000d2c:	4b16      	ldr	r3, [pc, #88]	; (8000d88 <HAL_ADC_MspInit+0x6c>)
 8000d2e:	6822      	ldr	r2, [r4, #0]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d126      	bne.n	8000d82 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d34:	2280      	movs	r2, #128	; 0x80

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d36:	2401      	movs	r4, #1
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d38:	4b14      	ldr	r3, [pc, #80]	; (8000d8c <HAL_ADC_MspInit+0x70>)
 8000d3a:	0092      	lsls	r2, r2, #2
 8000d3c:	6b59      	ldr	r1, [r3, #52]	; 0x34
    */
    GPIO_InitStruct.Pin = IN0_VT_Si_Pin|IN1_Vbe_Si_Pin|IN2_Vb_Si_Pin|IN3_Vc_Si_Pin
                          |IN5_VT_SiC_Pin|IN6_Vbe_SiC_Pin|IN7_Vb_SiC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d3e:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d40:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d42:	2102      	movs	r1, #2
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d44:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d48:	2503      	movs	r5, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4a:	4322      	orrs	r2, r4
 8000d4c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d50:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d52:	4022      	ands	r2, r4
 8000d54:	9201      	str	r2, [sp, #4]
 8000d56:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d60:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d62:	400b      	ands	r3, r1
 8000d64:	9302      	str	r3, [sp, #8]
 8000d66:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = IN0_VT_Si_Pin|IN1_Vbe_Si_Pin|IN2_Vb_Si_Pin|IN3_Vc_Si_Pin
 8000d68:	23ef      	movs	r3, #239	; 0xef
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = IN0_VT_Si_Pin|IN1_Vbe_Si_Pin|IN2_Vb_Si_Pin|IN3_Vc_Si_Pin
 8000d6c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6e:	f001 fc1b 	bl	80025a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IN8_Vc_SiC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d72:	2300      	movs	r3, #0
    HAL_GPIO_Init(IN8_Vc_SiC_GPIO_Port, &GPIO_InitStruct);
 8000d74:	4806      	ldr	r0, [pc, #24]	; (8000d90 <HAL_ADC_MspInit+0x74>)
 8000d76:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = IN8_Vc_SiC_Pin;
 8000d78:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d7a:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(IN8_Vc_SiC_GPIO_Port, &GPIO_InitStruct);
 8000d7e:	f001 fc13 	bl	80025a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000d82:	b009      	add	sp, #36	; 0x24
 8000d84:	bd30      	pop	{r4, r5, pc}
 8000d86:	46c0      	nop			; (mov r8, r8)
 8000d88:	40012400 	.word	0x40012400
 8000d8c:	40021000 	.word	0x40021000
 8000d90:	50000400 	.word	0x50000400

08000d94 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8000d94:	b513      	push	{r0, r1, r4, lr}

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000d96:	2208      	movs	r2, #8
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4668      	mov	r0, sp
 8000d9c:	f003 fabb 	bl	8004316 <memset>

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000da0:	4c0a      	ldr	r4, [pc, #40]	; (8000dcc <MX_DAC_Init+0x38>)
 8000da2:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <MX_DAC_Init+0x3c>)
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000da4:	0020      	movs	r0, r4
  hdac.Instance = DAC;
 8000da6:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000da8:	f001 fa96 	bl	80022d8 <HAL_DAC_Init>
 8000dac:	2800      	cmp	r0, #0
 8000dae:	d001      	beq.n	8000db4 <MX_DAC_Init+0x20>
  {
    Error_Handler();
 8000db0:	f000 fb08 	bl	80013c4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000db4:	2200      	movs	r2, #0
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000db6:	4669      	mov	r1, sp
 8000db8:	0020      	movs	r0, r4
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000dba:	9200      	str	r2, [sp, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000dbc:	9201      	str	r2, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000dbe:	f001 fa9f 	bl	8002300 <HAL_DAC_ConfigChannel>
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	d001      	beq.n	8000dca <MX_DAC_Init+0x36>
  {
    Error_Handler();
 8000dc6:	f000 fafd 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000dca:	bd13      	pop	{r0, r1, r4, pc}
 8000dcc:	2000052c 	.word	0x2000052c
 8000dd0:	40007400 	.word	0x40007400

08000dd4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000dd4:	b510      	push	{r4, lr}
 8000dd6:	0004      	movs	r4, r0
 8000dd8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dda:	2214      	movs	r2, #20
 8000ddc:	2100      	movs	r1, #0
 8000dde:	a801      	add	r0, sp, #4
 8000de0:	f003 fa99 	bl	8004316 <memset>
  if(dacHandle->Instance==DAC)
 8000de4:	4b0e      	ldr	r3, [pc, #56]	; (8000e20 <HAL_DAC_MspInit+0x4c>)
 8000de6:	6822      	ldr	r2, [r4, #0]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d116      	bne.n	8000e1a <HAL_DAC_MspInit+0x46>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000dec:	2280      	movs	r2, #128	; 0x80
 8000dee:	4b0d      	ldr	r3, [pc, #52]	; (8000e24 <HAL_DAC_MspInit+0x50>)
 8000df0:	0592      	lsls	r2, r2, #22
 8000df2:	6b99      	ldr	r1, [r3, #56]	; 0x38
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df4:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_DAC_CLK_ENABLE();
 8000df6:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	2101      	movs	r1, #1
    __HAL_RCC_DAC_CLK_ENABLE();
 8000dfa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfe:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e00:	430a      	orrs	r2, r1
 8000e02:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e06:	400b      	ands	r3, r1
 8000e08:	9300      	str	r3, [sp, #0]
 8000e0a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e0c:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e10:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e12:	3b0d      	subs	r3, #13
 8000e14:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e16:	f001 fbc7 	bl	80025a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8000e1a:	b006      	add	sp, #24
 8000e1c:	bd10      	pop	{r4, pc}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	40007400 	.word	0x40007400
 8000e24:	40021000 	.word	0x40021000

08000e28 <find_current_EEPROM_address>:
 * @return the offset from the base adress of the buffer
 *
 * finds the offset for the current memory location
 */
static int find_current_EEPROM_address(void)
{
 8000e28:	b510      	push	{r4, lr}
  int offset = 0;
 8000e2a:	2000      	movs	r0, #0

  while (((*(__IO uint16_t *)(INDEX_BUFFER_START_ADDR + offset))+1) == (*(__IO uint16_t *)(INDEX_BUFFER_START_ADDR + offset +2)))
  {
    offset = (offset + 2)%BUFFER_SIZE;
 8000e2c:	2444      	movs	r4, #68	; 0x44
  while (((*(__IO uint16_t *)(INDEX_BUFFER_START_ADDR + offset))+1) == (*(__IO uint16_t *)(INDEX_BUFFER_START_ADDR + offset +2)))
 8000e2e:	4b08      	ldr	r3, [pc, #32]	; (8000e50 <find_current_EEPROM_address+0x28>)
 8000e30:	4a08      	ldr	r2, [pc, #32]	; (8000e54 <find_current_EEPROM_address+0x2c>)
 8000e32:	18c3      	adds	r3, r0, r3
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	1882      	adds	r2, r0, r2
 8000e38:	8812      	ldrh	r2, [r2, #0]
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d000      	beq.n	8000e42 <find_current_EEPROM_address+0x1a>
  }
  return offset;
}
 8000e40:	bd10      	pop	{r4, pc}
    offset = (offset + 2)%BUFFER_SIZE;
 8000e42:	0021      	movs	r1, r4
 8000e44:	3002      	adds	r0, #2
 8000e46:	f7ff f9f9 	bl	800023c <__aeabi_uidivmod>
 8000e4a:	0008      	movs	r0, r1
 8000e4c:	e7ef      	b.n	8000e2e <find_current_EEPROM_address+0x6>
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	08080000 	.word	0x08080000
 8000e54:	08080002 	.word	0x08080002

08000e58 <checksum>:
{
 8000e58:	b530      	push	{r4, r5, lr}
 8000e5a:	0004      	movs	r4, r0
    uint16_t chk = 0;
 8000e5c:	2000      	movs	r0, #0
    while (size1-- != 0)
 8000e5e:	3901      	subs	r1, #1
 8000e60:	b2c9      	uxtb	r1, r1
 8000e62:	29ff      	cmp	r1, #255	; 0xff
 8000e64:	d104      	bne.n	8000e70 <checksum+0x18>
    while (size2-- != 0)
 8000e66:	3b01      	subs	r3, #1
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	2bff      	cmp	r3, #255	; 0xff
 8000e6c:	d105      	bne.n	8000e7a <checksum+0x22>
}
 8000e6e:	bd30      	pop	{r4, r5, pc}
        chk -= *ptr1++;
 8000e70:	8825      	ldrh	r5, [r4, #0]
 8000e72:	3402      	adds	r4, #2
 8000e74:	1b40      	subs	r0, r0, r5
 8000e76:	b280      	uxth	r0, r0
 8000e78:	e7f1      	b.n	8000e5e <checksum+0x6>
        chk -= *ptr2++;
 8000e7a:	8811      	ldrh	r1, [r2, #0]
 8000e7c:	3202      	adds	r2, #2
 8000e7e:	1a40      	subs	r0, r0, r1
 8000e80:	b280      	uxth	r0, r0
 8000e82:	e7f0      	b.n	8000e66 <checksum+0xe>

08000e84 <EEPROM_read_buffer>:
 * function written inorder to save 64 bit of data. shoud
 * be used for saving msp sequence flags
 *  
 */
bool EEPROM_read_buffer(unsigned short *data1, unsigned short *data2)
{
 8000e84:	b570      	push	{r4, r5, r6, lr}
 8000e86:	0005      	movs	r5, r0
 8000e88:	000e      	movs	r6, r1
  int offset = find_current_EEPROM_address();
 8000e8a:	f7ff ffcd 	bl	8000e28 <find_current_EEPROM_address>
  uint16_t checksum_stored;
  
  if (offset == 0)
 8000e8e:	2800      	cmp	r0, #0
 8000e90:	d125      	bne.n	8000ede <EEPROM_read_buffer+0x5a>
  {
    data1[0] = (*(__IO uint16_t *)(BUFFER_1_START_ADDR));
 8000e92:	4b25      	ldr	r3, [pc, #148]	; (8000f28 <EEPROM_read_buffer+0xa4>)
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	802b      	strh	r3, [r5, #0]
    data1[1] = (*(__IO uint16_t *)(BUFFER_2_START_ADDR));
 8000e98:	4b24      	ldr	r3, [pc, #144]	; (8000f2c <EEPROM_read_buffer+0xa8>)
 8000e9a:	881b      	ldrh	r3, [r3, #0]
 8000e9c:	806b      	strh	r3, [r5, #2]
    data1[2] = (*(__IO uint16_t *)(BUFFER_3_START_ADDR));
 8000e9e:	4b24      	ldr	r3, [pc, #144]	; (8000f30 <EEPROM_read_buffer+0xac>)
 8000ea0:	881b      	ldrh	r3, [r3, #0]
 8000ea2:	80ab      	strh	r3, [r5, #4]
    data1[3] = (*(__IO uint16_t *)(BUFFER_4_START_ADDR));
 8000ea4:	4b23      	ldr	r3, [pc, #140]	; (8000f34 <EEPROM_read_buffer+0xb0>)
 8000ea6:	881b      	ldrh	r3, [r3, #0]
 8000ea8:	80eb      	strh	r3, [r5, #6]
    
    data2[0] = (*(__IO uint16_t *)(BUFFER_5_START_ADDR));
 8000eaa:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <EEPROM_read_buffer+0xb4>)
 8000eac:	881b      	ldrh	r3, [r3, #0]
 8000eae:	8033      	strh	r3, [r6, #0]
    data2[1] = (*(__IO uint16_t *)(BUFFER_6_START_ADDR));
 8000eb0:	4b22      	ldr	r3, [pc, #136]	; (8000f3c <EEPROM_read_buffer+0xb8>)
 8000eb2:	881b      	ldrh	r3, [r3, #0]
 8000eb4:	8073      	strh	r3, [r6, #2]
    data2[2] = (*(__IO uint16_t *)(BUFFER_7_START_ADDR));
 8000eb6:	4b22      	ldr	r3, [pc, #136]	; (8000f40 <EEPROM_read_buffer+0xbc>)
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	80b3      	strh	r3, [r6, #4]
    data2[3] = (*(__IO uint16_t *)(BUFFER_8_START_ADDR));
 8000ebc:	4b21      	ldr	r3, [pc, #132]	; (8000f44 <EEPROM_read_buffer+0xc0>)
 8000ebe:	881b      	ldrh	r3, [r3, #0]
 8000ec0:	80f3      	strh	r3, [r6, #6]
    
    checksum_stored = (*(__IO uint16_t *)(CHECKSUM_BUFFER));
 8000ec2:	4b21      	ldr	r3, [pc, #132]	; (8000f48 <EEPROM_read_buffer+0xc4>)
 8000ec4:	881c      	ldrh	r4, [r3, #0]
    
    checksum_stored = (*(__IO uint16_t *)(CHECKSUM_BUFFER + offset));
  }
  

  uint16_t checksum_result = checksum(data1, 4, data2, 4);
 8000ec6:	2304      	movs	r3, #4
 8000ec8:	0032      	movs	r2, r6
 8000eca:	0019      	movs	r1, r3
 8000ecc:	0028      	movs	r0, r5
 8000ece:	f7ff ffc3 	bl	8000e58 <checksum>
    checksum_stored = (*(__IO uint16_t *)(CHECKSUM_BUFFER + offset));
 8000ed2:	b2a4      	uxth	r4, r4
  return ((checksum_result-checksum_stored) == 0);
 8000ed4:	1a20      	subs	r0, r4, r0
 8000ed6:	4243      	negs	r3, r0
 8000ed8:	4158      	adcs	r0, r3
 8000eda:	b2c0      	uxtb	r0, r0
}
 8000edc:	bd70      	pop	{r4, r5, r6, pc}
    data1[0] = (*(__IO uint16_t *)(BUFFER_1_START_ADDR + offset));
 8000ede:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <EEPROM_read_buffer+0xc8>)
 8000ee0:	18c3      	adds	r3, r0, r3
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	802b      	strh	r3, [r5, #0]
    data1[1] = (*(__IO uint16_t *)(BUFFER_2_START_ADDR + offset));
 8000ee6:	4b1a      	ldr	r3, [pc, #104]	; (8000f50 <EEPROM_read_buffer+0xcc>)
 8000ee8:	18c3      	adds	r3, r0, r3
 8000eea:	881b      	ldrh	r3, [r3, #0]
 8000eec:	806b      	strh	r3, [r5, #2]
    data1[2] = (*(__IO uint16_t *)(BUFFER_3_START_ADDR + offset));
 8000eee:	4b19      	ldr	r3, [pc, #100]	; (8000f54 <EEPROM_read_buffer+0xd0>)
 8000ef0:	18c3      	adds	r3, r0, r3
 8000ef2:	881b      	ldrh	r3, [r3, #0]
 8000ef4:	80ab      	strh	r3, [r5, #4]
    data1[3] = (*(__IO uint16_t *)(BUFFER_4_START_ADDR + offset));
 8000ef6:	4b18      	ldr	r3, [pc, #96]	; (8000f58 <EEPROM_read_buffer+0xd4>)
 8000ef8:	18c3      	adds	r3, r0, r3
 8000efa:	881b      	ldrh	r3, [r3, #0]
 8000efc:	80eb      	strh	r3, [r5, #6]
    data2[0] = (*(__IO uint16_t *)(BUFFER_5_START_ADDR + offset));
 8000efe:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <EEPROM_read_buffer+0xd8>)
 8000f00:	18c3      	adds	r3, r0, r3
 8000f02:	881b      	ldrh	r3, [r3, #0]
 8000f04:	8033      	strh	r3, [r6, #0]
    data2[1] = (*(__IO uint16_t *)(BUFFER_6_START_ADDR + offset));
 8000f06:	4b16      	ldr	r3, [pc, #88]	; (8000f60 <EEPROM_read_buffer+0xdc>)
 8000f08:	18c3      	adds	r3, r0, r3
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	8073      	strh	r3, [r6, #2]
    data2[2] = (*(__IO uint16_t *)(BUFFER_7_START_ADDR + offset));
 8000f0e:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <EEPROM_read_buffer+0xe0>)
 8000f10:	18c3      	adds	r3, r0, r3
 8000f12:	881b      	ldrh	r3, [r3, #0]
 8000f14:	80b3      	strh	r3, [r6, #4]
    data2[3] = (*(__IO uint16_t *)(BUFFER_8_START_ADDR + offset));
 8000f16:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <EEPROM_read_buffer+0xe4>)
 8000f18:	18c3      	adds	r3, r0, r3
 8000f1a:	881b      	ldrh	r3, [r3, #0]
 8000f1c:	80f3      	strh	r3, [r6, #6]
    checksum_stored = (*(__IO uint16_t *)(CHECKSUM_BUFFER + offset));
 8000f1e:	4b13      	ldr	r3, [pc, #76]	; (8000f6c <EEPROM_read_buffer+0xe8>)
 8000f20:	18c0      	adds	r0, r0, r3
 8000f22:	8804      	ldrh	r4, [r0, #0]
 8000f24:	e7cf      	b.n	8000ec6 <EEPROM_read_buffer+0x42>
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	08080044 	.word	0x08080044
 8000f2c:	08080088 	.word	0x08080088
 8000f30:	080800cc 	.word	0x080800cc
 8000f34:	08080110 	.word	0x08080110
 8000f38:	08080154 	.word	0x08080154
 8000f3c:	08080198 	.word	0x08080198
 8000f40:	080801dc 	.word	0x080801dc
 8000f44:	08080220 	.word	0x08080220
 8000f48:	08080264 	.word	0x08080264
 8000f4c:	08080042 	.word	0x08080042
 8000f50:	08080086 	.word	0x08080086
 8000f54:	080800ca 	.word	0x080800ca
 8000f58:	0808010e 	.word	0x0808010e
 8000f5c:	08080152 	.word	0x08080152
 8000f60:	08080196 	.word	0x08080196
 8000f64:	080801da 	.word	0x080801da
 8000f68:	0808021e 	.word	0x0808021e
 8000f6c:	08080262 	.word	0x08080262

08000f70 <EEPROM_write_buffer>:
 * @param 32 bit of data to be written to the second buffer (pointer)
 *
 * writes the data and checksum
 */
void EEPROM_write_buffer(unsigned short *data1, unsigned short *data2)
{ 
 8000f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f72:	000d      	movs	r5, r1
 8000f74:	0006      	movs	r6, r0
   HAL_FLASHEx_DATAEEPROM_Unlock();
 8000f76:	f001 facb 	bl	8002510 <HAL_FLASHEx_DATAEEPROM_Unlock>

  /*get the offset from the index buffer*/
  int offset = find_current_EEPROM_address();
 8000f7a:	f7ff ff55 	bl	8000e28 <find_current_EEPROM_address>
  
  /*calculate the checksum*/
  uint16_t value_checksum = checksum (data1, 4, data2, 4); 
 8000f7e:	2304      	movs	r3, #4
  int offset = find_current_EEPROM_address();
 8000f80:	0004      	movs	r4, r0
  uint16_t value_checksum = checksum (data1, 4, data2, 4); 
 8000f82:	002a      	movs	r2, r5
 8000f84:	0019      	movs	r1, r3
 8000f86:	0030      	movs	r0, r6
 8000f88:	f7ff ff66 	bl	8000e58 <checksum>
 8000f8c:	0007      	movs	r7, r0
 
  /*write the data*/
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (BUFFER_1_START_ADDR+offset), data1[0]);
 8000f8e:	4b23      	ldr	r3, [pc, #140]	; (800101c <EEPROM_write_buffer+0xac>)
 8000f90:	8832      	ldrh	r2, [r6, #0]
 8000f92:	18e1      	adds	r1, r4, r3
 8000f94:	2001      	movs	r0, #1
 8000f96:	f001 fadd 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (BUFFER_2_START_ADDR+offset), data1[1]);
 8000f9a:	4b21      	ldr	r3, [pc, #132]	; (8001020 <EEPROM_write_buffer+0xb0>)
 8000f9c:	8872      	ldrh	r2, [r6, #2]
 8000f9e:	18e1      	adds	r1, r4, r3
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f001 fad7 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (BUFFER_3_START_ADDR+offset), data1[2]);
 8000fa6:	4b1f      	ldr	r3, [pc, #124]	; (8001024 <EEPROM_write_buffer+0xb4>)
 8000fa8:	88b2      	ldrh	r2, [r6, #4]
 8000faa:	18e1      	adds	r1, r4, r3
 8000fac:	2001      	movs	r0, #1
 8000fae:	f001 fad1 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (BUFFER_4_START_ADDR+offset), data1[3]);
 8000fb2:	4b1d      	ldr	r3, [pc, #116]	; (8001028 <EEPROM_write_buffer+0xb8>)
 8000fb4:	88f2      	ldrh	r2, [r6, #6]
 8000fb6:	18e1      	adds	r1, r4, r3
 8000fb8:	2001      	movs	r0, #1
 8000fba:	f001 facb 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
  
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (BUFFER_5_START_ADDR+offset), data2[0]);
 8000fbe:	4b1b      	ldr	r3, [pc, #108]	; (800102c <EEPROM_write_buffer+0xbc>)
 8000fc0:	882a      	ldrh	r2, [r5, #0]
 8000fc2:	18e1      	adds	r1, r4, r3
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f001 fac5 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (BUFFER_6_START_ADDR+offset), data2[1]);
 8000fca:	4b19      	ldr	r3, [pc, #100]	; (8001030 <EEPROM_write_buffer+0xc0>)
 8000fcc:	886a      	ldrh	r2, [r5, #2]
 8000fce:	18e1      	adds	r1, r4, r3
 8000fd0:	2001      	movs	r0, #1
 8000fd2:	f001 fabf 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (BUFFER_7_START_ADDR+offset), data2[2]);
 8000fd6:	4b17      	ldr	r3, [pc, #92]	; (8001034 <EEPROM_write_buffer+0xc4>)
 8000fd8:	88aa      	ldrh	r2, [r5, #4]
 8000fda:	18e1      	adds	r1, r4, r3
 8000fdc:	2001      	movs	r0, #1
 8000fde:	f001 fab9 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (BUFFER_8_START_ADDR+offset), data2[3]);
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <EEPROM_write_buffer+0xc8>)
 8000fe4:	88ea      	ldrh	r2, [r5, #6]
 8000fe6:	18e1      	adds	r1, r4, r3
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f001 fab3 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
  
  /*write checksum*/
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (CHECKSUM_BUFFER+offset), value_checksum);
 8000fee:	4b13      	ldr	r3, [pc, #76]	; (800103c <EEPROM_write_buffer+0xcc>)

  
  /*uppdate the index buffert*/
  uint16_t index_var = (*(__IO uint16_t *)((offset) + INDEX_BUFFER_START_ADDR));
 8000ff0:	4e13      	ldr	r6, [pc, #76]	; (8001040 <EEPROM_write_buffer+0xd0>)
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, (CHECKSUM_BUFFER+offset), value_checksum);
 8000ff2:	003a      	movs	r2, r7
 8000ff4:	18e1      	adds	r1, r4, r3
 8000ff6:	2001      	movs	r0, #1
 8000ff8:	f001 faac 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
  uint16_t index_var = (*(__IO uint16_t *)((offset) + INDEX_BUFFER_START_ADDR));
 8000ffc:	19a3      	adds	r3, r4, r6
  index_var++;
  uint32_t address = ((offset+2)%BUFFER_SIZE) + INDEX_BUFFER_START_ADDR;
 8000ffe:	1ca0      	adds	r0, r4, #2
 8001000:	2144      	movs	r1, #68	; 0x44
  uint16_t index_var = (*(__IO uint16_t *)((offset) + INDEX_BUFFER_START_ADDR));
 8001002:	881d      	ldrh	r5, [r3, #0]
  uint32_t address = ((offset+2)%BUFFER_SIZE) + INDEX_BUFFER_START_ADDR;
 8001004:	f7ff f91a 	bl	800023c <__aeabi_uidivmod>
  index_var++;
 8001008:	3501      	adds	r5, #1
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, address, index_var);
 800100a:	b2ad      	uxth	r5, r5
 800100c:	002a      	movs	r2, r5
  uint32_t address = ((offset+2)%BUFFER_SIZE) + INDEX_BUFFER_START_ADDR;
 800100e:	1989      	adds	r1, r1, r6
  HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_HALFWORD, address, index_var);
 8001010:	2001      	movs	r0, #1
 8001012:	f001 fa9f 	bl	8002554 <HAL_FLASHEx_DATAEEPROM_Program>
//  int readvar = (*(__IO uint16_t *)(address));
  HAL_FLASHEx_DATAEEPROM_Lock();
 8001016:	f001 fa93 	bl	8002540 <HAL_FLASHEx_DATAEEPROM_Lock>
}
 800101a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800101c:	08080044 	.word	0x08080044
 8001020:	08080088 	.word	0x08080088
 8001024:	080800cc 	.word	0x080800cc
 8001028:	08080110 	.word	0x08080110
 800102c:	08080154 	.word	0x08080154
 8001030:	08080198 	.word	0x08080198
 8001034:	080801dc 	.word	0x080801dc
 8001038:	08080220 	.word	0x08080220
 800103c:	08080264 	.word	0x08080264
 8001040:	08080000 	.word	0x08080000

08001044 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001046:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	2214      	movs	r2, #20
 800104a:	2100      	movs	r1, #0
 800104c:	a805      	add	r0, sp, #20
 800104e:	f003 f962 	bl	8004316 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001052:	2004      	movs	r0, #4
 8001054:	4b37      	ldr	r3, [pc, #220]	; (8001134 <MX_GPIO_Init+0xf0>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin|Piezo_48V_ON_Pin|Battery_SW_ON_Pin|Piezo_ON_Pin, GPIO_PIN_RESET);
 8001056:	4f38      	ldr	r7, [pc, #224]	; (8001138 <MX_GPIO_Init+0xf4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001058:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, USART1_NRE_Pin|USART1_DE_Pin, GPIO_PIN_RESET);
 800105a:	26a0      	movs	r6, #160	; 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800105c:	4301      	orrs	r1, r0
 800105e:	62d9      	str	r1, [r3, #44]	; 0x2c
 8001060:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOA, USART1_NRE_Pin|USART1_DE_Pin, GPIO_PIN_RESET);
 8001062:	05f6      	lsls	r6, r6, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001064:	4002      	ands	r2, r0
 8001066:	9201      	str	r2, [sp, #4]
 8001068:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800106a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800106c:	307c      	adds	r0, #124	; 0x7c
 800106e:	4301      	orrs	r1, r0
 8001070:	62d9      	str	r1, [r3, #44]	; 0x2c
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001072:	2101      	movs	r1, #1
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001074:	6ada      	ldr	r2, [r3, #44]	; 0x2c

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2400      	movs	r4, #0
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001078:	4002      	ands	r2, r0
 800107a:	9202      	str	r2, [sp, #8]
 800107c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800107e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin|Piezo_48V_ON_Pin|Battery_SW_ON_Pin|Piezo_ON_Pin, GPIO_PIN_RESET);
 8001080:	0038      	movs	r0, r7
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001082:	430a      	orrs	r2, r1
 8001084:	62da      	str	r2, [r3, #44]	; 0x2c
 8001086:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001088:	2503      	movs	r5, #3
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800108a:	400a      	ands	r2, r1
 800108c:	9203      	str	r2, [sp, #12]
 800108e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001090:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001092:	1849      	adds	r1, r1, r1
 8001094:	430a      	orrs	r2, r1
 8001096:	62da      	str	r2, [r3, #44]	; 0x2c
 8001098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin|Piezo_48V_ON_Pin|Battery_SW_ON_Pin|Piezo_ON_Pin, GPIO_PIN_RESET);
 800109a:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800109c:	400b      	ands	r3, r1
  HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin|Piezo_48V_ON_Pin|Battery_SW_ON_Pin|Piezo_ON_Pin, GPIO_PIN_RESET);
 800109e:	21f0      	movs	r1, #240	; 0xf0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a0:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin|Piezo_48V_ON_Pin|Battery_SW_ON_Pin|Piezo_ON_Pin, GPIO_PIN_RESET);
 80010a2:	0189      	lsls	r1, r1, #6
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a4:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin|Piezo_48V_ON_Pin|Battery_SW_ON_Pin|Piezo_ON_Pin, GPIO_PIN_RESET);
 80010a6:	f001 fb3f 	bl	8002728 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, USART1_NRE_Pin|USART1_DE_Pin, GPIO_PIN_RESET);
 80010aa:	21c0      	movs	r1, #192	; 0xc0
 80010ac:	2200      	movs	r2, #0
 80010ae:	0030      	movs	r0, r6
 80010b0:	0149      	lsls	r1, r1, #5
 80010b2:	f001 fb39 	bl	8002728 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80010b6:	23e0      	movs	r3, #224	; 0xe0
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010bc:	ab05      	add	r3, sp, #20
 80010be:	0019      	movs	r1, r3
 80010c0:	481e      	ldr	r0, [pc, #120]	; (800113c <MX_GPIO_Init+0xf8>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010c2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010c6:	f001 fa6f 	bl	80025a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80010ca:	ab05      	add	r3, sp, #20
 80010cc:	0019      	movs	r1, r3
 80010ce:	481c      	ldr	r0, [pc, #112]	; (8001140 <MX_GPIO_Init+0xfc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80010d0:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010d2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80010d6:	f001 fa67 	bl	80025a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB14 PB15
                           PB3 PB4 PB5 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_14|GPIO_PIN_15
 80010da:	4b1a      	ldr	r3, [pc, #104]	; (8001144 <MX_GPIO_Init+0x100>)
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010dc:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_14|GPIO_PIN_15
 80010de:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e0:	ab05      	add	r3, sp, #20
 80010e2:	0019      	movs	r1, r3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e8:	f001 fa5e 	bl	80025a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Linear_10V_ON_Pin|Piezo_48V_ON_Pin|Battery_SW_ON_Pin|Piezo_ON_Pin;
 80010ec:	23f0      	movs	r3, #240	; 0xf0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ee:	2101      	movs	r1, #1
  GPIO_InitStruct.Pin = Linear_10V_ON_Pin|Piezo_48V_ON_Pin|Battery_SW_ON_Pin|Piezo_ON_Pin;
 80010f0:	019b      	lsls	r3, r3, #6
 80010f2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010f4:	ab05      	add	r3, sp, #20
 80010f6:	0038      	movs	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	9106      	str	r1, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fa:	0019      	movs	r1, r3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fe:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001100:	f001 fa52 	bl	80025a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8001104:	2381      	movs	r3, #129	; 0x81
 8001106:	021b      	lsls	r3, r3, #8
 8001108:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110a:	ab05      	add	r3, sp, #20
 800110c:	0019      	movs	r1, r3
 800110e:	0030      	movs	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001110:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f001 fa48 	bl	80025a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART1_NRE_Pin|USART1_DE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001118:	2101      	movs	r1, #1
  GPIO_InitStruct.Pin = USART1_NRE_Pin|USART1_DE_Pin;
 800111a:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800111c:	9106      	str	r1, [sp, #24]
  GPIO_InitStruct.Pin = USART1_NRE_Pin|USART1_DE_Pin;
 800111e:	015b      	lsls	r3, r3, #5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001120:	0030      	movs	r0, r6
 8001122:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = USART1_NRE_Pin|USART1_DE_Pin;
 8001124:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001128:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112a:	f001 fa3d 	bl	80025a8 <HAL_GPIO_Init>

}
 800112e:	b00b      	add	sp, #44	; 0x2c
 8001130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	40021000 	.word	0x40021000
 8001138:	50000400 	.word	0x50000400
 800113c:	50000800 	.word	0x50000800
 8001140:	50001c00 	.word	0x50001c00
 8001144:	0000c33e 	.word	0x0000c33e

08001148 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001148:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800114a:	4b13      	ldr	r3, [pc, #76]	; (8001198 <MX_I2C1_Init+0x50>)
 800114c:	4c13      	ldr	r4, [pc, #76]	; (800119c <MX_I2C1_Init+0x54>)
 800114e:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00000004;
 8001150:	2304      	movs	r3, #4
 8001152:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 138;
 8001154:	3386      	adds	r3, #134	; 0x86
 8001156:	60a3      	str	r3, [r4, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001158:	3b89      	subs	r3, #137	; 0x89
 800115a:	60e3      	str	r3, [r4, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800115c:	2300      	movs	r3, #0
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800115e:	0020      	movs	r0, r4
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001160:	6123      	str	r3, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001162:	6163      	str	r3, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001164:	61a3      	str	r3, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001166:	61e3      	str	r3, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001168:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800116a:	f001 ff9d 	bl	80030a8 <HAL_I2C_Init>
 800116e:	2800      	cmp	r0, #0
 8001170:	d001      	beq.n	8001176 <MX_I2C1_Init+0x2e>
  {
    Error_Handler();
 8001172:	f000 f927 	bl	80013c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001176:	2100      	movs	r1, #0
 8001178:	0020      	movs	r0, r4
 800117a:	f002 f887 	bl	800328c <HAL_I2CEx_ConfigAnalogFilter>
 800117e:	2800      	cmp	r0, #0
 8001180:	d001      	beq.n	8001186 <MX_I2C1_Init+0x3e>
  {
    Error_Handler();
 8001182:	f000 f91f 	bl	80013c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001186:	2100      	movs	r1, #0
 8001188:	0020      	movs	r0, r4
 800118a:	f002 f8a5 	bl	80032d8 <HAL_I2CEx_ConfigDigitalFilter>
 800118e:	2800      	cmp	r0, #0
 8001190:	d001      	beq.n	8001196 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001192:	f000 f917 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001196:	bd10      	pop	{r4, pc}
 8001198:	40005400 	.word	0x40005400
 800119c:	2000053c 	.word	0x2000053c

080011a0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011a0:	b510      	push	{r4, lr}
 80011a2:	0004      	movs	r4, r0
 80011a4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a6:	2214      	movs	r2, #20
 80011a8:	2100      	movs	r1, #0
 80011aa:	a801      	add	r0, sp, #4
 80011ac:	f003 f8b3 	bl	8004316 <memset>
  if(i2cHandle->Instance==I2C1)
 80011b0:	4b13      	ldr	r3, [pc, #76]	; (8001200 <HAL_I2C_MspInit+0x60>)
 80011b2:	6822      	ldr	r2, [r4, #0]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d121      	bne.n	80011fc <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b8:	2102      	movs	r1, #2
 80011ba:	4c12      	ldr	r4, [pc, #72]	; (8001204 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011bc:	4812      	ldr	r0, [pc, #72]	; (8001208 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011be:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80011c0:	430a      	orrs	r2, r1
 80011c2:	62e2      	str	r2, [r4, #44]	; 0x2c
 80011c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80011c6:	400b      	ands	r3, r1
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011cc:	23c0      	movs	r3, #192	; 0xc0
 80011ce:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011d0:	3bae      	subs	r3, #174	; 0xae
 80011d2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d4:	3b0f      	subs	r3, #15
 80011d6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011d8:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80011da:	3b02      	subs	r3, #2
 80011dc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011de:	f001 f9e3 	bl	80025a8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011e2:	2380      	movs	r3, #128	; 0x80
 80011e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80011e6:	039b      	lsls	r3, r3, #14
 80011e8:	4313      	orrs	r3, r2

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2017      	movs	r0, #23
 80011ee:	0011      	movs	r1, r2
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011f0:	63a3      	str	r3, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80011f2:	f001 f821 	bl	8002238 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80011f6:	2017      	movs	r0, #23
 80011f8:	f001 f848 	bl	800228c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80011fc:	b006      	add	sp, #24
 80011fe:	bd10      	pop	{r4, pc}
 8001200:	40005400 	.word	0x40005400
 8001204:	40021000 	.word	0x40021000
 8001208:	50000400 	.word	0x50000400

0800120c <restore_seqflags>:
#include "msp_exp_state.h"
#include "eeprom_circular.h"
#include "interface_flags.h"

void restore_seqflags(void)
{
 800120c:	b500      	push	{lr}
 800120e:	b089      	sub	sp, #36	; 0x24
    msp_seqflags_t seqflags;

    bool checksum_correct = EEPROM_read_buffer(seqflags.values, seqflags.inits);
 8001210:	4668      	mov	r0, sp
 8001212:	a902      	add	r1, sp, #8
 8001214:	f7ff fe36 	bl	8000e84 <EEPROM_read_buffer>
    if (checksum_correct)
 8001218:	2800      	cmp	r0, #0
 800121a:	d007      	beq.n	800122c <restore_seqflags+0x20>
    {
        msp_exp_state_initialize(seqflags);
 800121c:	9800      	ldr	r0, [sp, #0]
 800121e:	9901      	ldr	r1, [sp, #4]
 8001220:	9a02      	ldr	r2, [sp, #8]
 8001222:	9b03      	ldr	r3, [sp, #12]
    }
    else
    {
        msp_exp_state_initialize(msp_seqflags_init());
 8001224:	f7ff fbc0 	bl	80009a8 <msp_exp_state_initialize>
    }
}
 8001228:	b009      	add	sp, #36	; 0x24
 800122a:	bd00      	pop	{pc}
        msp_exp_state_initialize(msp_seqflags_init());
 800122c:	a804      	add	r0, sp, #16
 800122e:	f7ff fc75 	bl	8000b1c <msp_seqflags_init>
 8001232:	9804      	ldr	r0, [sp, #16]
 8001234:	9905      	ldr	r1, [sp, #20]
 8001236:	9a06      	ldr	r2, [sp, #24]
 8001238:	9b07      	ldr	r3, [sp, #28]
 800123a:	e7f3      	b.n	8001224 <restore_seqflags+0x18>

0800123c <save_seqflags>:

void save_seqflags(void)
{
 800123c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    msp_seqflags_t seqflags = msp_exp_state_get_seqflags();
 800123e:	4668      	mov	r0, sp
 8001240:	f7ff fbc8 	bl	80009d4 <msp_exp_state_get_seqflags>

    EEPROM_write_buffer(seqflags.values, seqflags.inits);
 8001244:	4668      	mov	r0, sp
 8001246:	a902      	add	r1, sp, #8
 8001248:	f7ff fe92 	bl	8000f70 <EEPROM_write_buffer>
}
 800124c:	b005      	add	sp, #20
 800124e:	bd00      	pop	{pc}

08001250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001250:	b500      	push	{lr}
 8001252:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001254:	2234      	movs	r2, #52	; 0x34
 8001256:	2100      	movs	r1, #0
 8001258:	a80f      	add	r0, sp, #60	; 0x3c
 800125a:	f003 f85c 	bl	8004316 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800125e:	2214      	movs	r2, #20
 8001260:	2100      	movs	r1, #0
 8001262:	4668      	mov	r0, sp
 8001264:	f003 f857 	bl	8004316 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001268:	2224      	movs	r2, #36	; 0x24
 800126a:	2100      	movs	r1, #0
 800126c:	a805      	add	r0, sp, #20
 800126e:	f003 f852 	bl	8004316 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001272:	4919      	ldr	r1, [pc, #100]	; (80012d8 <SystemClock_Config+0x88>)
 8001274:	4a19      	ldr	r2, [pc, #100]	; (80012dc <SystemClock_Config+0x8c>)
 8001276:	680b      	ldr	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001278:	a80e      	add	r0, sp, #56	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800127a:	401a      	ands	r2, r3
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	011b      	lsls	r3, r3, #4
 8001280:	4313      	orrs	r3, r2
 8001282:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001284:	2310      	movs	r3, #16
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001286:	22c0      	movs	r2, #192	; 0xc0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001288:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800128a:	3b0f      	subs	r3, #15
 800128c:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800128e:	2300      	movs	r3, #0
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001290:	0212      	lsls	r2, r2, #8
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001292:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001294:	9217      	str	r2, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001296:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001298:	f002 f88a 	bl	80033b0 <HAL_RCC_OscConfig>
 800129c:	1e01      	subs	r1, r0, #0
 800129e:	d001      	beq.n	80012a4 <SystemClock_Config+0x54>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012a2:	e7fe      	b.n	80012a2 <SystemClock_Config+0x52>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012a4:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80012a6:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012a8:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012aa:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ac:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012ae:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b0:	9300      	str	r3, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80012b2:	f002 faff 	bl	80038b4 <HAL_RCC_ClockConfig>
 80012b6:	2800      	cmp	r0, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0x6e>
 80012ba:	b672      	cpsid	i
  while (1)
 80012bc:	e7fe      	b.n	80012bc <SystemClock_Config+0x6c>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80012be:	2309      	movs	r3, #9
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80012c0:	9008      	str	r0, [sp, #32]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012c2:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012c4:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80012c6:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012c8:	f002 fbe2 	bl	8003a90 <HAL_RCCEx_PeriphCLKConfig>
 80012cc:	2800      	cmp	r0, #0
 80012ce:	d001      	beq.n	80012d4 <SystemClock_Config+0x84>
 80012d0:	b672      	cpsid	i
  while (1)
 80012d2:	e7fe      	b.n	80012d2 <SystemClock_Config+0x82>
}
 80012d4:	b01d      	add	sp, #116	; 0x74
 80012d6:	bd00      	pop	{pc}
 80012d8:	40007000 	.word	0x40007000
 80012dc:	ffffe7ff 	.word	0xffffe7ff

080012e0 <main>:
{
 80012e0:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 80012e2:	f000 fc75 	bl	8001bd0 <HAL_Init>
  SystemClock_Config();
 80012e6:	f7ff ffb3 	bl	8001250 <SystemClock_Config>
  MX_GPIO_Init();
 80012ea:	f7ff feab 	bl	8001044 <MX_GPIO_Init>
  MX_ADC_Init();
 80012ee:	f7ff fc87 	bl	8000c00 <MX_ADC_Init>
  MX_DAC_Init();
 80012f2:	f7ff fd4f 	bl	8000d94 <MX_DAC_Init>
  MX_I2C1_Init();
 80012f6:	f7ff ff27 	bl	8001148 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80012fa:	f000 fbd1 	bl	8001aa0 <MX_USART1_UART_Init>
  restore_seqflags();
 80012fe:	f7ff ff85 	bl	800120c <restore_seqflags>
  turn_off_48v();
 8001302:	f000 fa05 	bl	8001710 <turn_off_48v>
  turn_off_5v();
 8001306:	f000 fa29 	bl	800175c <turn_off_5v>
  turn_off_10v();
 800130a:	f000 fa0b 	bl	8001724 <turn_off_10v>
  turn_off_vbat();
 800130e:	f000 f9f5 	bl	80016fc <turn_off_vbat>
    if(HAL_I2C_Slave_Receive_IT(&hi2c1, (uint8_t *)aBuffer, buffLength) != HAL_OK)
 8001312:	4d1d      	ldr	r5, [pc, #116]	; (8001388 <main+0xa8>)
 8001314:	4c1d      	ldr	r4, [pc, #116]	; (800138c <main+0xac>)
 8001316:	682b      	ldr	r3, [r5, #0]
 8001318:	4e1d      	ldr	r6, [pc, #116]	; (8001390 <main+0xb0>)
 800131a:	0021      	movs	r1, r4
 800131c:	0030      	movs	r0, r6
 800131e:	b29a      	uxth	r2, r3
 8001320:	f001 ff48 	bl	80031b4 <HAL_I2C_Slave_Receive_IT>
 8001324:	2800      	cmp	r0, #0
 8001326:	d001      	beq.n	800132c <main+0x4c>
 8001328:	b672      	cpsid	i
  while (1)
 800132a:	e7fe      	b.n	800132a <main+0x4a>
    while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY)
 800132c:	0030      	movs	r0, r6
 800132e:	f001 ffa9 	bl	8003284 <HAL_I2C_GetState>
 8001332:	2820      	cmp	r0, #32
 8001334:	d1fa      	bne.n	800132c <main+0x4c>
    if(!transferDirectionGlobal)//if we recived a command
 8001336:	4b17      	ldr	r3, [pc, #92]	; (8001394 <main+0xb4>)
       msp_error_code_receive = msp_recv_callback((uint8_t *)aBuffer, buffLength, addr);
 8001338:	6829      	ldr	r1, [r5, #0]
    if(!transferDirectionGlobal)//if we recived a command
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d110      	bne.n	8001362 <main+0x82>
       msp_error_code_receive = msp_recv_callback((uint8_t *)aBuffer, buffLength, addr);
 8001340:	4e15      	ldr	r6, [pc, #84]	; (8001398 <main+0xb8>)
 8001342:	0020      	movs	r0, r4
 8001344:	7832      	ldrb	r2, [r6, #0]
 8001346:	b2d2      	uxtb	r2, r2
 8001348:	f7ff f928 	bl	800059c <msp_recv_callback>
 800134c:	4b13      	ldr	r3, [pc, #76]	; (800139c <main+0xbc>)
       msp_error_code_send = msp_send_callback((uint8_t *)aBuffer, &buffLength, addr);
 800134e:	7832      	ldrb	r2, [r6, #0]
       msp_error_code_receive = msp_recv_callback((uint8_t *)aBuffer, buffLength, addr);
 8001350:	7018      	strb	r0, [r3, #0]
       msp_error_code_send = msp_send_callback((uint8_t *)aBuffer, &buffLength, addr);
 8001352:	0029      	movs	r1, r5
 8001354:	0020      	movs	r0, r4
 8001356:	b2d2      	uxtb	r2, r2
 8001358:	f7ff fa1c 	bl	8000794 <msp_send_callback>
 800135c:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <main+0xc0>)
 800135e:	7018      	strb	r0, [r3, #0]
 8001360:	e7d7      	b.n	8001312 <main+0x32>
       Flush_Buffer8((uint8_t *)aBuffer, buffLength);
 8001362:	0020      	movs	r0, r4
 8001364:	b289      	uxth	r1, r1
 8001366:	f000 fb94 	bl	8001a92 <Flush_Buffer8>
       if(msp_exp_state.type == MSP_EXP_STATE_READY && has_function_to_execute)
 800136a:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <main+0xc4>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b2dd      	uxtb	r5, r3
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1ce      	bne.n	8001312 <main+0x32>
 8001374:	4c0c      	ldr	r4, [pc, #48]	; (80013a8 <main+0xc8>)
 8001376:	7823      	ldrb	r3, [r4, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d0ca      	beq.n	8001312 <main+0x32>
            (*command_ptr) ();
 800137c:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <main+0xcc>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4798      	blx	r3
            has_function_to_execute = false;
 8001382:	7025      	strb	r5, [r4, #0]
 8001384:	e7c5      	b.n	8001312 <main+0x32>
 8001386:	46c0      	nop			; (mov r8, r8)
 8001388:	20000004 	.word	0x20000004
 800138c:	200005b8 	.word	0x200005b8
 8001390:	2000053c 	.word	0x2000053c
 8001394:	20000008 	.word	0x20000008
 8001398:	20000000 	.word	0x20000000
 800139c:	200007c1 	.word	0x200007c1
 80013a0:	200007c2 	.word	0x200007c2
 80013a4:	200004a8 	.word	0x200004a8
 80013a8:	200007c0 	.word	0x200007c0
 80013ac:	200007bc 	.word	0x200007bc

080013b0 <HAL_I2C_AddrCallback>:
  transferDirectionGlobal = transferDirection;
 80013b0:	4b02      	ldr	r3, [pc, #8]	; (80013bc <HAL_I2C_AddrCallback+0xc>)
 80013b2:	7019      	strb	r1, [r3, #0]
  addr_debug = addrMatchCode;
 80013b4:	4b02      	ldr	r3, [pc, #8]	; (80013c0 <HAL_I2C_AddrCallback+0x10>)
 80013b6:	801a      	strh	r2, [r3, #0]
}
 80013b8:	4770      	bx	lr
 80013ba:	46c0      	nop			; (mov r8, r8)
 80013bc:	20000008 	.word	0x20000008
 80013c0:	200007b8 	.word	0x200007b8

080013c4 <Error_Handler>:
 80013c4:	b672      	cpsid	i
  while (1)
 80013c6:	e7fe      	b.n	80013c6 <Error_Handler+0x2>

080013c8 <RS485>:

		// If no more communication will be done
		RS485(RS_MODE_DEACTIVATE)

*/
void RS485(uint8_t rs485_mode){
 80013c8:	b510      	push	{r4, lr}
	switch (rs485_mode) {
 80013ca:	2806      	cmp	r0, #6
 80013cc:	d012      	beq.n	80013f4 <RS485+0x2c>
 80013ce:	2807      	cmp	r0, #7
 80013d0:	d019      	beq.n	8001406 <RS485+0x3e>
 80013d2:	2805      	cmp	r0, #5
 80013d4:	d10d      	bne.n	80013f2 <RS485+0x2a>
			HAL_GPIO_WritePin(GPIOA, USART1_NRE_Pin, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOA, USART1_DE_Pin, GPIO_PIN_RESET);
                        break;

		case RS_MODE_TRANSMIT:
			HAL_GPIO_WritePin(GPIOA, USART1_NRE_Pin, GPIO_PIN_SET);
 80013d6:	2180      	movs	r1, #128	; 0x80
 80013d8:	20a0      	movs	r0, #160	; 0xa0
 80013da:	2201      	movs	r2, #1
 80013dc:	0109      	lsls	r1, r1, #4
 80013de:	05c0      	lsls	r0, r0, #23
 80013e0:	f001 f9a2 	bl	8002728 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, USART1_DE_Pin, GPIO_PIN_SET);
 80013e4:	2201      	movs	r2, #1
                        break;

		case RS_MODE_DEACTIVATE:
			HAL_GPIO_WritePin(GPIOA, USART1_NRE_Pin, GPIO_PIN_SET);
			HAL_GPIO_WritePin(GPIOA, USART1_DE_Pin, GPIO_PIN_RESET);
 80013e6:	2180      	movs	r1, #128	; 0x80
 80013e8:	20a0      	movs	r0, #160	; 0xa0
 80013ea:	0149      	lsls	r1, r1, #5
 80013ec:	05c0      	lsls	r0, r0, #23
 80013ee:	f001 f99b 	bl	8002728 <HAL_GPIO_WritePin>
                        break;
                
                //case RS_MODE_TRANSMIT
	}
}
 80013f2:	bd10      	pop	{r4, pc}
			HAL_GPIO_WritePin(GPIOA, USART1_NRE_Pin, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
			HAL_GPIO_WritePin(GPIOA, USART1_NRE_Pin, GPIO_PIN_SET);
 80013f6:	2180      	movs	r1, #128	; 0x80
 80013f8:	20a0      	movs	r0, #160	; 0xa0
 80013fa:	0109      	lsls	r1, r1, #4
 80013fc:	05c0      	lsls	r0, r0, #23
 80013fe:	f001 f993 	bl	8002728 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, USART1_DE_Pin, GPIO_PIN_RESET);
 8001402:	2200      	movs	r2, #0
 8001404:	e7ef      	b.n	80013e6 <RS485+0x1e>
			HAL_GPIO_WritePin(GPIOA, USART1_NRE_Pin, GPIO_PIN_SET);
 8001406:	2201      	movs	r2, #1
 8001408:	e7f5      	b.n	80013f6 <RS485+0x2e>
	...

0800140c <clear_piezo_buffer>:


void clear_piezo_buffer (void)
{
 800140c:	b510      	push	{r4, lr}
    Flush_Buffer8(piezoData, (dataLength));
 800140e:	4c06      	ldr	r4, [pc, #24]	; (8001428 <clear_piezo_buffer+0x1c>)
 8001410:	4806      	ldr	r0, [pc, #24]	; (800142c <clear_piezo_buffer+0x20>)
 8001412:	6823      	ldr	r3, [r4, #0]
 8001414:	b299      	uxth	r1, r3
 8001416:	f000 fb3c 	bl	8001a92 <Flush_Buffer8>
    Flush_Buffer8(piezoBufferint8, (dataLength));
 800141a:	6821      	ldr	r1, [r4, #0]
 800141c:	4804      	ldr	r0, [pc, #16]	; (8001430 <clear_piezo_buffer+0x24>)
 800141e:	b289      	uxth	r1, r1
 8001420:	f000 fb37 	bl	8001a92 <Flush_Buffer8>
}
 8001424:	bd10      	pop	{r4, pc}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	200007c4 	.word	0x200007c4
 800142c:	20000bb0 	.word	0x20000bb0
 8001430:	20000ae8 	.word	0x20000ae8

08001434 <piezo_start_exp>:

/**
 * @brief starts the motor by sending xm3
 */
void piezo_start_exp(void)
{
 8001434:	b510      	push	{r4, lr}
  piezo_power_on();
 8001436:	f000 f94d 	bl	80016d4 <piezo_power_on>
  HAL_Delay(3000); // time it takes for the motor to turn on.
 800143a:	4808      	ldr	r0, [pc, #32]	; (800145c <piezo_start_exp+0x28>)
 800143c:	f000 fbee 	bl	8001c1c <HAL_Delay>
  RS485(RS_MODE_TRANSMIT);
 8001440:	2005      	movs	r0, #5
 8001442:	f7ff ffc1 	bl	80013c8 <RS485>
  HAL_UART_Transmit(&huart1, (uint8_t *)xm3_buffer, 4, 1000);
 8001446:	23fa      	movs	r3, #250	; 0xfa
 8001448:	2204      	movs	r2, #4
 800144a:	4905      	ldr	r1, [pc, #20]	; (8001460 <piezo_start_exp+0x2c>)
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4805      	ldr	r0, [pc, #20]	; (8001464 <piezo_start_exp+0x30>)
 8001450:	f002 fdd4 	bl	8003ffc <HAL_UART_Transmit>
  RS485(RS_MODE_DEACTIVATE);
 8001454:	2007      	movs	r0, #7
 8001456:	f7ff ffb7 	bl	80013c8 <RS485>
}
 800145a:	bd10      	pop	{r4, pc}
 800145c:	00000bb8 	.word	0x00000bb8
 8001460:	20000010 	.word	0x20000010
 8001464:	20000e40 	.word	0x20000e40

08001468 <piezo_get_data>:
 * @brief retrieves the data collected data from the buffer
 * @prarm buffer to copy the data to
 * @param the data offset
 */
void piezo_get_data(unsigned char *buf, long data_offset)
{
 8001468:	b510      	push	{r4, lr}
  long i = data_offset;
  while (i<dataLength)
 800146a:	4b05      	ldr	r3, [pc, #20]	; (8001480 <piezo_get_data+0x18>)
  {
    buf[i] = piezoBufferint8[i];
 800146c:	4a05      	ldr	r2, [pc, #20]	; (8001484 <piezo_get_data+0x1c>)
  while (i<dataLength)
 800146e:	681c      	ldr	r4, [r3, #0]
 8001470:	428c      	cmp	r4, r1
 8001472:	dc00      	bgt.n	8001476 <piezo_get_data+0xe>
    i++;
  }
}
 8001474:	bd10      	pop	{r4, pc}
    buf[i] = piezoBufferint8[i];
 8001476:	5c54      	ldrb	r4, [r2, r1]
 8001478:	5444      	strb	r4, [r0, r1]
    i++;
 800147a:	3101      	adds	r1, #1
 800147c:	e7f7      	b.n	800146e <piezo_get_data+0x6>
 800147e:	46c0      	nop			; (mov r8, r8)
 8001480:	200007c4 	.word	0x200007c4
 8001484:	20000ae8 	.word	0x20000ae8

08001488 <piezo_get_data_length>:
/**
 * @brief retrieves the length of the buffer
 */
int piezo_get_data_length(void)
{
  return dataLength;
 8001488:	4b01      	ldr	r3, [pc, #4]	; (8001490 <piezo_get_data_length+0x8>)
 800148a:	6818      	ldr	r0, [r3, #0]
}
 800148c:	4770      	bx	lr
 800148e:	46c0      	nop			; (mov r8, r8)
 8001490:	200007c4 	.word	0x200007c4

08001494 <record_was_empty>:
 * @param the data offset
 */
bool record_was_empty(char * bufferIn)
{
   //ascii 0 * 8 = 384
  return ((bufferIn[0] + bufferIn[2] + bufferIn[4] + bufferIn[6] + bufferIn[8] + bufferIn[10] + bufferIn[12] + bufferIn[14])==384)
 8001494:	7882      	ldrb	r2, [r0, #2]
 8001496:	7803      	ldrb	r3, [r0, #0]
    ||((bufferIn[0] + bufferIn[2] + bufferIn[4] + bufferIn[6] + bufferIn[8] + bufferIn[10] + bufferIn[12] + bufferIn[14])==0);
 8001498:	21c0      	movs	r1, #192	; 0xc0
  return ((bufferIn[0] + bufferIn[2] + bufferIn[4] + bufferIn[6] + bufferIn[8] + bufferIn[10] + bufferIn[12] + bufferIn[14])==384)
 800149a:	189b      	adds	r3, r3, r2
 800149c:	7902      	ldrb	r2, [r0, #4]
    ||((bufferIn[0] + bufferIn[2] + bufferIn[4] + bufferIn[6] + bufferIn[8] + bufferIn[10] + bufferIn[12] + bufferIn[14])==0);
 800149e:	0049      	lsls	r1, r1, #1
  return ((bufferIn[0] + bufferIn[2] + bufferIn[4] + bufferIn[6] + bufferIn[8] + bufferIn[10] + bufferIn[12] + bufferIn[14])==384)
 80014a0:	189b      	adds	r3, r3, r2
 80014a2:	7982      	ldrb	r2, [r0, #6]
 80014a4:	189b      	adds	r3, r3, r2
 80014a6:	7a02      	ldrb	r2, [r0, #8]
 80014a8:	189b      	adds	r3, r3, r2
 80014aa:	7a82      	ldrb	r2, [r0, #10]
 80014ac:	189b      	adds	r3, r3, r2
 80014ae:	7b02      	ldrb	r2, [r0, #12]
 80014b0:	189b      	adds	r3, r3, r2
 80014b2:	7b82      	ldrb	r2, [r0, #14]
 80014b4:	189b      	adds	r3, r3, r2
 80014b6:	2201      	movs	r2, #1
    ||((bufferIn[0] + bufferIn[2] + bufferIn[4] + bufferIn[6] + bufferIn[8] + bufferIn[10] + bufferIn[12] + bufferIn[14])==0);
 80014b8:	0010      	movs	r0, r2
 80014ba:	428b      	cmp	r3, r1
 80014bc:	d001      	beq.n	80014c2 <record_was_empty+0x2e>
 80014be:	4258      	negs	r0, r3
 80014c0:	4158      	adcs	r0, r3
 80014c2:	4010      	ands	r0, r2
}
 80014c4:	4770      	bx	lr

080014c6 <piezo_checksum>:
 * @prarm the buffer to calculate the checksum from
 * @param if the checksum was correct
 */
bool piezo_checksum(int *piezoBufferRx)
{
    piezoBufferRx++;
 80014c6:	0001      	movs	r1, r0
    int a=0;
 80014c8:	2300      	movs	r3, #0
{
 80014ca:	b510      	push	{r4, lr}
    piezoBufferRx++;
 80014cc:	1d02      	adds	r2, r0, #4
    for(int x=0; x<9; x++)
 80014ce:	3128      	adds	r1, #40	; 0x28
    {
        a = a ^ *piezoBufferRx;
 80014d0:	ca10      	ldmia	r2!, {r4}
 80014d2:	4063      	eors	r3, r4
    for(int x=0; x<9; x++)
 80014d4:	4291      	cmp	r1, r2
 80014d6:	d1fb      	bne.n	80014d0 <piezo_checksum+0xa>

        piezoBufferRx++;
    }
    if (a==*piezoBufferRx)
 80014d8:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80014da:	1ac0      	subs	r0, r0, r3
 80014dc:	4243      	negs	r3, r0
 80014de:	4158      	adcs	r0, r3
    {
      return true;
    }
   return false;
}
 80014e0:	b2c0      	uxtb	r0, r0
 80014e2:	bd10      	pop	{r4, pc}

080014e4 <ascii_to_int>:
 * @brief calculated the checksum for a command that was recived by from piezo
 * @prarm buffer with ascii caracters
 * @param buffer that the integere valued should be written to
 */
void ascii_to_int (char * bufferIn, int * bufferOut)
{
 80014e4:	b530      	push	{r4, r5, lr}
 80014e6:	000c      	movs	r4, r1
  for (int i = 0; i < 9; i++)
  {
      int temp = 0;
      while(((*bufferIn != ',')&&(*bufferIn != '\r')))
      {
          temp = temp*10;
 80014e8:	250a      	movs	r5, #10
 80014ea:	3424      	adds	r4, #36	; 0x24
      int temp = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	e002      	b.n	80014f6 <ascii_to_int+0x12>
          temp = temp*10;
 80014f0:	436b      	muls	r3, r5
          temp = temp + (*bufferIn - '0');
 80014f2:	3a30      	subs	r2, #48	; 0x30
 80014f4:	18d3      	adds	r3, r2, r3
      while(((*bufferIn != ',')&&(*bufferIn != '\r')))
 80014f6:	7802      	ldrb	r2, [r0, #0]
          bufferIn++;
 80014f8:	3001      	adds	r0, #1
      while(((*bufferIn != ',')&&(*bufferIn != '\r')))
 80014fa:	2a2c      	cmp	r2, #44	; 0x2c
 80014fc:	d001      	beq.n	8001502 <ascii_to_int+0x1e>
 80014fe:	2a0d      	cmp	r2, #13
 8001500:	d1f6      	bne.n	80014f0 <ascii_to_int+0xc>
      }
      *bufferOut=temp;
 8001502:	c108      	stmia	r1!, {r3}
  for (int i = 0; i < 9; i++)
 8001504:	42a1      	cmp	r1, r4
 8001506:	d1f1      	bne.n	80014ec <ascii_to_int+0x8>
      bufferOut++;
      bufferIn++;
  }
}
 8001508:	bd30      	pop	{r4, r5, pc}
	...

0800150c <convert_to_8bit>:

void convert_to_8bit(uint8_t * buffer, uint16_t length)
{
  for (int i = 0; i < length; i++)
 800150c:	0049      	lsls	r1, r1, #1
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <convert_to_8bit+0x1c>)
 8001510:	1841      	adds	r1, r0, r1
 8001512:	4288      	cmp	r0, r1
 8001514:	d100      	bne.n	8001518 <convert_to_8bit+0xc>
  {
      *buffer = piezoBufferRxInt[i] >>8 & 0xFF  ;
      *++buffer = piezoBufferRxInt[i]  & 0xFF  ;
      buffer++;
  }
}
 8001516:	4770      	bx	lr
      *buffer = piezoBufferRxInt[i] >>8 & 0xFF  ;
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	1212      	asrs	r2, r2, #8
 800151c:	7002      	strb	r2, [r0, #0]
      *++buffer = piezoBufferRxInt[i]  & 0xFF  ;
 800151e:	cb04      	ldmia	r3!, {r2}
 8001520:	7042      	strb	r2, [r0, #1]
      buffer++;
 8001522:	3002      	adds	r0, #2
  for (int i = 0; i < length; i++)
 8001524:	e7f5      	b.n	8001512 <convert_to_8bit+0x6>
 8001526:	46c0      	nop			; (mov r8, r8)
 8001528:	200007c8 	.word	0x200007c8

0800152c <piezo_read_data_records>:
{
 800152c:	b5f0      	push	{r4, r5, r6, r7, lr}
  int record_counter = 0;
 800152e:	2700      	movs	r7, #0
{
 8001530:	b085      	sub	sp, #20
 8001532:	2009      	movs	r0, #9
 8001534:	b2bb      	uxth	r3, r7
 8001536:	4358      	muls	r0, r3
 8001538:	9303      	str	r3, [sp, #12]
 800153a:	b283      	uxth	r3, r0
      ascii_to_int((char *)&piezoData[4], (int *)&piezoBufferRxInt[dataOffset]);
 800153c:	009e      	lsls	r6, r3, #2
 800153e:	9302      	str	r3, [sp, #8]
 8001540:	4b2e      	ldr	r3, [pc, #184]	; (80015fc <piezo_read_data_records+0xd0>)
 8001542:	2501      	movs	r5, #1
 8001544:	18f6      	adds	r6, r6, r3
 8001546:	e049      	b.n	80015dc <piezo_read_data_records+0xb0>
      sprintf((char *)xu6_buffer, "XU6,%d\r", record_counter);
 8001548:	4c2d      	ldr	r4, [pc, #180]	; (8001600 <piezo_read_data_records+0xd4>)
 800154a:	003a      	movs	r2, r7
 800154c:	492d      	ldr	r1, [pc, #180]	; (8001604 <piezo_read_data_records+0xd8>)
 800154e:	0020      	movs	r0, r4
 8001550:	f002 feea 	bl	8004328 <siprintf>
      RS485(RS_MODE_TRANSMIT); // Set transceiver to transmit
 8001554:	2005      	movs	r0, #5
 8001556:	f7ff ff37 	bl	80013c8 <RS485>
      HAL_Delay(10);
 800155a:	200a      	movs	r0, #10
 800155c:	f000 fb5e 	bl	8001c1c <HAL_Delay>
      HAL_UART_Transmit(&huart1, (uint8_t *)xu6_buffer, 6, 100);
 8001560:	0021      	movs	r1, r4
 8001562:	2364      	movs	r3, #100	; 0x64
 8001564:	2206      	movs	r2, #6
 8001566:	4828      	ldr	r0, [pc, #160]	; (8001608 <piezo_read_data_records+0xdc>)
 8001568:	f002 fd48 	bl	8003ffc <HAL_UART_Transmit>
      RS485(RS_MODE_RECEIVE); // Set transceiver to receive
 800156c:	2006      	movs	r0, #6
 800156e:	f7ff ff2b 	bl	80013c8 <RS485>
      int i=0;
 8001572:	2400      	movs	r4, #0
        if(HAL_UART_Receive(&huart1, (uint8_t *)saveDataPointer, 1, 100) != HAL_OK)
 8001574:	4d25      	ldr	r5, [pc, #148]	; (800160c <piezo_read_data_records+0xe0>)
 8001576:	2364      	movs	r3, #100	; 0x64
 8001578:	2201      	movs	r2, #1
 800157a:	0029      	movs	r1, r5
 800157c:	4822      	ldr	r0, [pc, #136]	; (8001608 <piezo_read_data_records+0xdc>)
 800157e:	f002 fdaf 	bl	80040e0 <HAL_UART_Receive>
 8001582:	2800      	cmp	r0, #0
 8001584:	d107      	bne.n	8001596 <piezo_read_data_records+0x6a>
        piezoData[i++] = saveDataPointer[0];
 8001586:	782b      	ldrb	r3, [r5, #0]
 8001588:	4a21      	ldr	r2, [pc, #132]	; (8001610 <piezo_read_data_records+0xe4>)
 800158a:	3401      	adds	r4, #1
 800158c:	5513      	strb	r3, [r2, r4]
        if ('\r' == saveDataPointer[0]||i==199)//199 so we do not write outside array
 800158e:	2b0d      	cmp	r3, #13
 8001590:	d001      	beq.n	8001596 <piezo_read_data_records+0x6a>
 8001592:	2cc7      	cmp	r4, #199	; 0xc7
 8001594:	d1ee      	bne.n	8001574 <piezo_read_data_records+0x48>
      HAL_Delay(1000);
 8001596:	20fa      	movs	r0, #250	; 0xfa
 8001598:	0080      	lsls	r0, r0, #2
 800159a:	f000 fb3f 	bl	8001c1c <HAL_Delay>
      RS485(RS_MODE_DEACTIVATE); // Turn off communication
 800159e:	2007      	movs	r0, #7
 80015a0:	f7ff ff12 	bl	80013c8 <RS485>
      if(record_was_empty((char *)&piezoData[6]))
 80015a4:	481b      	ldr	r0, [pc, #108]	; (8001614 <piezo_read_data_records+0xe8>)
 80015a6:	f7ff ff75 	bl	8001494 <record_was_empty>
 80015aa:	2800      	cmp	r0, #0
 80015ac:	d118      	bne.n	80015e0 <piezo_read_data_records+0xb4>
      ascii_to_int((char *)&piezoData[4], (int *)&piezoBufferRxInt[dataOffset]);
 80015ae:	0031      	movs	r1, r6
 80015b0:	4819      	ldr	r0, [pc, #100]	; (8001618 <piezo_read_data_records+0xec>)
 80015b2:	f7ff ff97 	bl	80014e4 <ascii_to_int>
      if(piezo_checksum((int *)&piezoBufferRxInt[dataOffset]))
 80015b6:	0030      	movs	r0, r6
 80015b8:	f7ff ff85 	bl	80014c6 <piezo_checksum>
 80015bc:	1e05      	subs	r5, r0, #0
 80015be:	d001      	beq.n	80015c4 <piezo_read_data_records+0x98>
        record_counter++;
 80015c0:	3701      	adds	r7, #1
        break; // break the attempt loop
 80015c2:	e7b6      	b.n	8001532 <piezo_read_data_records+0x6>
        Flush_Buffer8(piezoData, i);
 80015c4:	4815      	ldr	r0, [pc, #84]	; (800161c <piezo_read_data_records+0xf0>)
 80015c6:	b2a1      	uxth	r1, r4
 80015c8:	f000 fa63 	bl	8001a92 <Flush_Buffer8>
    for (a =0; a<NUMBER_OF_READ_ATTEMTS; a++)
 80015cc:	9b01      	ldr	r3, [sp, #4]
 80015ce:	3301      	adds	r3, #1
 80015d0:	9301      	str	r3, [sp, #4]
 80015d2:	4b13      	ldr	r3, [pc, #76]	; (8001620 <piezo_read_data_records+0xf4>)
 80015d4:	9a01      	ldr	r2, [sp, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4293      	cmp	r3, r2
 80015da:	dcb5      	bgt.n	8001548 <piezo_read_data_records+0x1c>
  while(isThereMoreData)
 80015dc:	2d00      	cmp	r5, #0
 80015de:	d10b      	bne.n	80015f8 <piezo_read_data_records+0xcc>
  convert_to_8bit(piezoBufferint8, dataOffset*2);
 80015e0:	2112      	movs	r1, #18
 80015e2:	9b03      	ldr	r3, [sp, #12]
 80015e4:	480f      	ldr	r0, [pc, #60]	; (8001624 <piezo_read_data_records+0xf8>)
 80015e6:	4359      	muls	r1, r3
 80015e8:	b289      	uxth	r1, r1
 80015ea:	f7ff ff8f 	bl	800150c <convert_to_8bit>
  return dataOffset*2;
 80015ee:	9b02      	ldr	r3, [sp, #8]
 80015f0:	0058      	lsls	r0, r3, #1
 80015f2:	b2c0      	uxtb	r0, r0
}
 80015f4:	b005      	add	sp, #20
 80015f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    for (a =0; a<NUMBER_OF_READ_ATTEMTS; a++)
 80015f8:	2300      	movs	r3, #0
 80015fa:	e7e9      	b.n	80015d0 <piezo_read_data_records+0xa4>
 80015fc:	200007c8 	.word	0x200007c8
 8001600:	20000c79 	.word	0x20000c79
 8001604:	08004c22 	.word	0x08004c22
 8001608:	20000e40 	.word	0x20000e40
 800160c:	20000c78 	.word	0x20000c78
 8001610:	20000baf 	.word	0x20000baf
 8001614:	20000bb6 	.word	0x20000bb6
 8001618:	20000bb4 	.word	0x20000bb4
 800161c:	20000bb0 	.word	0x20000bb0
 8001620:	2000000c 	.word	0x2000000c
 8001624:	20000ae8 	.word	0x20000ae8

08001628 <piezo_stop_exp>:
{
 8001628:	b510      	push	{r4, lr}
  RS485(RS_MODE_TRANSMIT);
 800162a:	2005      	movs	r0, #5
 800162c:	f7ff fecc 	bl	80013c8 <RS485>
  HAL_UART_Transmit(&huart1, (uint8_t *)xm4_buffer, 4, 1000);
 8001630:	23fa      	movs	r3, #250	; 0xfa
 8001632:	2204      	movs	r2, #4
 8001634:	4907      	ldr	r1, [pc, #28]	; (8001654 <piezo_stop_exp+0x2c>)
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	4807      	ldr	r0, [pc, #28]	; (8001658 <piezo_stop_exp+0x30>)
 800163a:	f002 fcdf 	bl	8003ffc <HAL_UART_Transmit>
  dataLength = piezo_read_data_records();
 800163e:	f7ff ff75 	bl	800152c <piezo_read_data_records>
 8001642:	4b06      	ldr	r3, [pc, #24]	; (800165c <piezo_stop_exp+0x34>)
 8001644:	6018      	str	r0, [r3, #0]
  piezo_power_off();
 8001646:	f000 f893 	bl	8001770 <piezo_power_off>
  RS485(RS_MODE_DEACTIVATE); // Not really necessary, just added for clarity
 800164a:	2007      	movs	r0, #7
 800164c:	f7ff febc 	bl	80013c8 <RS485>
}
 8001650:	bd10      	pop	{r4, pc}
 8001652:	46c0      	nop			; (mov r8, r8)
 8001654:	20000014 	.word	0x20000014
 8001658:	20000e40 	.word	0x20000e40
 800165c:	200007c4 	.word	0x200007c4

08001660 <turn_on_vbat>:
/**
 * @brief turns on vbat for Piezo / SiC
 */
void turn_on_vbat(void)
{
  HAL_GPIO_WritePin(GPIOB, Battery_SW_ON_Pin, GPIO_PIN_SET);
 8001660:	2180      	movs	r1, #128	; 0x80
{
 8001662:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOB, Battery_SW_ON_Pin, GPIO_PIN_SET);
 8001664:	2201      	movs	r2, #1
 8001666:	4802      	ldr	r0, [pc, #8]	; (8001670 <turn_on_vbat+0x10>)
 8001668:	0149      	lsls	r1, r1, #5
 800166a:	f001 f85d 	bl	8002728 <HAL_GPIO_WritePin>
}
 800166e:	bd10      	pop	{r4, pc}
 8001670:	50000400 	.word	0x50000400

08001674 <turn_on_48v>:
/**
 * @brief turns on 48 V for Piezo
 */
void turn_on_48v(void)
{
    HAL_GPIO_WritePin(GPIOB, Piezo_48V_ON_Pin, GPIO_PIN_SET);
 8001674:	2180      	movs	r1, #128	; 0x80
{
 8001676:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(GPIOB, Piezo_48V_ON_Pin, GPIO_PIN_SET);
 8001678:	2201      	movs	r2, #1
 800167a:	4802      	ldr	r0, [pc, #8]	; (8001684 <turn_on_48v+0x10>)
 800167c:	0109      	lsls	r1, r1, #4
 800167e:	f001 f853 	bl	8002728 <HAL_GPIO_WritePin>
}
 8001682:	bd10      	pop	{r4, pc}
 8001684:	50000400 	.word	0x50000400

08001688 <turn_on_10v>:
/**
 * @brief turns on 10v for SiC
 */
void turn_on_10v(void)
{
   HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin, GPIO_PIN_SET);
 8001688:	2180      	movs	r1, #128	; 0x80
{
 800168a:	b510      	push	{r4, lr}
   HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin, GPIO_PIN_SET);
 800168c:	2201      	movs	r2, #1
 800168e:	4802      	ldr	r0, [pc, #8]	; (8001698 <turn_on_10v+0x10>)
 8001690:	00c9      	lsls	r1, r1, #3
 8001692:	f001 f849 	bl	8002728 <HAL_GPIO_WritePin>
}
 8001696:	bd10      	pop	{r4, pc}
 8001698:	50000400 	.word	0x50000400

0800169c <sic_power_on>:
  sic_running = true;
 800169c:	2201      	movs	r2, #1
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <sic_power_on+0x1c>)
{
 80016a0:	b510      	push	{r4, lr}
  sic_running = true;
 80016a2:	701a      	strb	r2, [r3, #0]
  if (!piezo_running) {
 80016a4:	4b05      	ldr	r3, [pc, #20]	; (80016bc <sic_power_on+0x20>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d101      	bne.n	80016b0 <sic_power_on+0x14>
	  turn_on_vbat();
 80016ac:	f7ff ffd8 	bl	8001660 <turn_on_vbat>
  turn_on_10v();
 80016b0:	f7ff ffea 	bl	8001688 <turn_on_10v>
}
 80016b4:	bd10      	pop	{r4, pc}
 80016b6:	46c0      	nop			; (mov r8, r8)
 80016b8:	20000c8b 	.word	0x20000c8b
 80016bc:	20000c8a 	.word	0x20000c8a

080016c0 <turn_on_5v>:
 *
 * The pin controls a PMOSFET, therefore the polarity is reversed
 */
void turn_on_5v(void)
{
  HAL_GPIO_WritePin(GPIOB, Piezo_ON_Pin, GPIO_PIN_RESET);  // reverse polarity!
 80016c0:	2180      	movs	r1, #128	; 0x80
{
 80016c2:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOB, Piezo_ON_Pin, GPIO_PIN_RESET);  // reverse polarity!
 80016c4:	2200      	movs	r2, #0
 80016c6:	4802      	ldr	r0, [pc, #8]	; (80016d0 <turn_on_5v+0x10>)
 80016c8:	0189      	lsls	r1, r1, #6
 80016ca:	f001 f82d 	bl	8002728 <HAL_GPIO_WritePin>
}
 80016ce:	bd10      	pop	{r4, pc}
 80016d0:	50000400 	.word	0x50000400

080016d4 <piezo_power_on>:
  piezo_running = true;
 80016d4:	2201      	movs	r2, #1
 80016d6:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <piezo_power_on+0x20>)
{
 80016d8:	b510      	push	{r4, lr}
  piezo_running = true;
 80016da:	701a      	strb	r2, [r3, #0]
  if (!sic_running) {
 80016dc:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <piezo_power_on+0x24>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <piezo_power_on+0x14>
	  turn_on_vbat();
 80016e4:	f7ff ffbc 	bl	8001660 <turn_on_vbat>
  turn_on_5v();
 80016e8:	f7ff ffea 	bl	80016c0 <turn_on_5v>
  turn_on_48v();
 80016ec:	f7ff ffc2 	bl	8001674 <turn_on_48v>
}
 80016f0:	bd10      	pop	{r4, pc}
 80016f2:	46c0      	nop			; (mov r8, r8)
 80016f4:	20000c8a 	.word	0x20000c8a
 80016f8:	20000c8b 	.word	0x20000c8b

080016fc <turn_off_vbat>:
/**
 * @brief turns off vbat for Piezo / SiC
 */
void turn_off_vbat(void)
{
  HAL_GPIO_WritePin(GPIOB, Battery_SW_ON_Pin, GPIO_PIN_RESET);
 80016fc:	2180      	movs	r1, #128	; 0x80
{
 80016fe:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOB, Battery_SW_ON_Pin, GPIO_PIN_RESET);
 8001700:	2200      	movs	r2, #0
 8001702:	4802      	ldr	r0, [pc, #8]	; (800170c <turn_off_vbat+0x10>)
 8001704:	0149      	lsls	r1, r1, #5
 8001706:	f001 f80f 	bl	8002728 <HAL_GPIO_WritePin>
}
 800170a:	bd10      	pop	{r4, pc}
 800170c:	50000400 	.word	0x50000400

08001710 <turn_off_48v>:
/**
 * @brief turns off 48v for Piezo
 */
void turn_off_48v(void)
{
    HAL_GPIO_WritePin(GPIOB, Piezo_48V_ON_Pin, GPIO_PIN_RESET);
 8001710:	2180      	movs	r1, #128	; 0x80
{
 8001712:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(GPIOB, Piezo_48V_ON_Pin, GPIO_PIN_RESET);
 8001714:	2200      	movs	r2, #0
 8001716:	4802      	ldr	r0, [pc, #8]	; (8001720 <turn_off_48v+0x10>)
 8001718:	0109      	lsls	r1, r1, #4
 800171a:	f001 f805 	bl	8002728 <HAL_GPIO_WritePin>
}
 800171e:	bd10      	pop	{r4, pc}
 8001720:	50000400 	.word	0x50000400

08001724 <turn_off_10v>:
/**
 * @brief turns off 10v for SiC
 */
void turn_off_10v(void)
{
   HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin, GPIO_PIN_RESET);
 8001724:	2180      	movs	r1, #128	; 0x80
{
 8001726:	b510      	push	{r4, lr}
   HAL_GPIO_WritePin(GPIOB, Linear_10V_ON_Pin, GPIO_PIN_RESET);
 8001728:	2200      	movs	r2, #0
 800172a:	4802      	ldr	r0, [pc, #8]	; (8001734 <turn_off_10v+0x10>)
 800172c:	00c9      	lsls	r1, r1, #3
 800172e:	f000 fffb 	bl	8002728 <HAL_GPIO_WritePin>
}
 8001732:	bd10      	pop	{r4, pc}
 8001734:	50000400 	.word	0x50000400

08001738 <sic_power_off>:
{
 8001738:	b510      	push	{r4, lr}
	turn_off_10v();
 800173a:	f7ff fff3 	bl	8001724 <turn_off_10v>
	if(!piezo_running) {
 800173e:	4b05      	ldr	r3, [pc, #20]	; (8001754 <sic_power_off+0x1c>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d101      	bne.n	800174a <sic_power_off+0x12>
		turn_off_vbat();
 8001746:	f7ff ffd9 	bl	80016fc <turn_off_vbat>
	sic_running = false;
 800174a:	2200      	movs	r2, #0
 800174c:	4b02      	ldr	r3, [pc, #8]	; (8001758 <sic_power_off+0x20>)
 800174e:	701a      	strb	r2, [r3, #0]
}
 8001750:	bd10      	pop	{r4, pc}
 8001752:	46c0      	nop			; (mov r8, r8)
 8001754:	20000c8a 	.word	0x20000c8a
 8001758:	20000c8b 	.word	0x20000c8b

0800175c <turn_off_5v>:
 *
 * The pin controls a PMOSFET, therefore the polarity is reversed
 */
void turn_off_5v(void)
{
  HAL_GPIO_WritePin(GPIOB, Piezo_ON_Pin, GPIO_PIN_SET);  // reverse polarity!
 800175c:	2180      	movs	r1, #128	; 0x80
{
 800175e:	b510      	push	{r4, lr}
  HAL_GPIO_WritePin(GPIOB, Piezo_ON_Pin, GPIO_PIN_SET);  // reverse polarity!
 8001760:	2201      	movs	r2, #1
 8001762:	4802      	ldr	r0, [pc, #8]	; (800176c <turn_off_5v+0x10>)
 8001764:	0189      	lsls	r1, r1, #6
 8001766:	f000 ffdf 	bl	8002728 <HAL_GPIO_WritePin>
}
 800176a:	bd10      	pop	{r4, pc}
 800176c:	50000400 	.word	0x50000400

08001770 <piezo_power_off>:
{
 8001770:	b510      	push	{r4, lr}
	turn_off_48v();
 8001772:	f7ff ffcd 	bl	8001710 <turn_off_48v>
	turn_off_5v();
 8001776:	f7ff fff1 	bl	800175c <turn_off_5v>
	if(!sic_running) {
 800177a:	4b05      	ldr	r3, [pc, #20]	; (8001790 <piezo_power_off+0x20>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d101      	bne.n	8001786 <piezo_power_off+0x16>
		turn_off_vbat();
 8001782:	f7ff ffbb 	bl	80016fc <turn_off_vbat>
   piezo_running = false;
 8001786:	2200      	movs	r2, #0
 8001788:	4b02      	ldr	r3, [pc, #8]	; (8001794 <piezo_power_off+0x24>)
 800178a:	701a      	strb	r2, [r3, #0]
}
 800178c:	bd10      	pop	{r4, pc}
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	20000c8b 	.word	0x20000c8b
 8001794:	20000c8a 	.word	0x20000c8a

08001798 <clear_sic_buffer>:
void convert_8bit(uint8_t * buffer);
uint8_t buffer[BUFFERLENGTH];

// @brief Clears the experiment buffer
void clear_sic_buffer (void)
{
 8001798:	b510      	push	{r4, lr}
    Flush_Buffer8(buffer, BUFFERLENGTH);
 800179a:	21d8      	movs	r1, #216	; 0xd8
 800179c:	4801      	ldr	r0, [pc, #4]	; (80017a4 <clear_sic_buffer+0xc>)
 800179e:	f000 f978 	bl	8001a92 <Flush_Buffer8>
}
 80017a2:	bd10      	pop	{r4, pc}
 80017a4:	20000c8c 	.word	0x20000c8c

080017a8 <sic_get_data>:


void sic_get_data(unsigned char *buf, long data_offset)
{
 80017a8:	2300      	movs	r3, #0
  uint16_t i =0;
  while (i<BUFFERLENGTH)
  {
    buf[i] = buffer[i];
 80017aa:	4903      	ldr	r1, [pc, #12]	; (80017b8 <sic_get_data+0x10>)
 80017ac:	5cca      	ldrb	r2, [r1, r3]
 80017ae:	54c2      	strb	r2, [r0, r3]
  while (i<BUFFERLENGTH)
 80017b0:	3301      	adds	r3, #1
 80017b2:	2bd8      	cmp	r3, #216	; 0xd8
 80017b4:	d1fa      	bne.n	80017ac <sic_get_data+0x4>
    i++;
  }
}
 80017b6:	4770      	bx	lr
 80017b8:	20000c8c 	.word	0x20000c8c

080017bc <readADCvalues>:
  HAL_Delay(100);
  sic_power_off();

}

void readADCvalues(uint8_t index){
 80017bc:	2310      	movs	r3, #16
 80017be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017c0:	b08b      	sub	sp, #44	; 0x2c
 80017c2:	9003      	str	r0, [sp, #12]
 80017c4:	9302      	str	r3, [sp, #8]


  for(uint8_t i = 0; i < 16; i++){

    //Calibrate ADCs in the beginning of every run
    if(HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED) != HAL_OK){
 80017c6:	4c58      	ldr	r4, [pc, #352]	; (8001928 <readADCvalues+0x16c>)
 80017c8:	2100      	movs	r1, #0
 80017ca:	0020      	movs	r0, r4
 80017cc:	f000 fce0 	bl	8002190 <HAL_ADCEx_Calibration_Start>
 80017d0:	2800      	cmp	r0, #0
 80017d2:	d001      	beq.n	80017d8 <readADCvalues+0x1c>
      Error_Handler();
 80017d4:	f7ff fdf6 	bl	80013c4 <Error_Handler>
    }

    HAL_Delay(10);
 80017d8:	200a      	movs	r0, #10
 80017da:	f000 fa1f 	bl	8001c1c <HAL_Delay>

    //Start ADC reading

    if(HAL_ADC_Start(&hadc) != HAL_OK){
 80017de:	0020      	movs	r0, r4
 80017e0:	f000 fbc0 	bl	8001f64 <HAL_ADC_Start>
 80017e4:	2800      	cmp	r0, #0
 80017e6:	d002      	beq.n	80017ee <readADCvalues+0x32>
            while(1) {

                    Error_Handler();
 80017e8:	f7ff fdec 	bl	80013c4 <Error_Handler>
            while(1) {
 80017ec:	e7fc      	b.n	80017e8 <readADCvalues+0x2c>
            }
    }


    HAL_ADC_PollForConversion(&hadc, 100);
 80017ee:	2164      	movs	r1, #100	; 0x64
 80017f0:	0020      	movs	r0, r4
 80017f2:	f000 fc01 	bl	8001ff8 <HAL_ADC_PollForConversion>
    experiments[0+index].temperature += HAL_ADC_GetValue(&hadc);
 80017f6:	0020      	movs	r0, r4
 80017f8:	f000 fc62 	bl	80020c0 <HAL_ADC_GetValue>
 80017fc:	9b03      	ldr	r3, [sp, #12]
 80017fe:	4d4b      	ldr	r5, [pc, #300]	; (800192c <readADCvalues+0x170>)
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	9301      	str	r3, [sp, #4]
 8001804:	5b5b      	ldrh	r3, [r3, r5]
 8001806:	9a01      	ldr	r2, [sp, #4]
 8001808:	181b      	adds	r3, r3, r0
 800180a:	5353      	strh	r3, [r2, r5]
    //printf("\n temp si %d\n", experiments[0+index].temperature);

    //HAL_Delay(100);
    HAL_ADC_PollForConversion(&hadc, 100);
 800180c:	2164      	movs	r1, #100	; 0x64
 800180e:	0020      	movs	r0, r4
 8001810:	f000 fbf2 	bl	8001ff8 <HAL_ADC_PollForConversion>
    experiments[0+index].Vbe += HAL_ADC_GetValue(&hadc);
 8001814:	0020      	movs	r0, r4
 8001816:	f000 fc53 	bl	80020c0 <HAL_ADC_GetValue>
 800181a:	9b01      	ldr	r3, [sp, #4]
    //printf("\n Vbe si %d\n", experiments[0+index].Vbe);

    //HAL_Delay(100);
    HAL_ADC_PollForConversion(&hadc, 100);
 800181c:	2164      	movs	r1, #100	; 0x64
    experiments[0+index].Vbe += HAL_ADC_GetValue(&hadc);
 800181e:	18ee      	adds	r6, r5, r3
 8001820:	1cb3      	adds	r3, r6, #2
 8001822:	9304      	str	r3, [sp, #16]
 8001824:	8873      	ldrh	r3, [r6, #2]
 8001826:	181b      	adds	r3, r3, r0
 8001828:	8073      	strh	r3, [r6, #2]
    HAL_ADC_PollForConversion(&hadc, 100);
 800182a:	0020      	movs	r0, r4
 800182c:	f000 fbe4 	bl	8001ff8 <HAL_ADC_PollForConversion>
    experiments[0+index].Vb += HAL_ADC_GetValue(&hadc);
 8001830:	0020      	movs	r0, r4
 8001832:	f000 fc45 	bl	80020c0 <HAL_ADC_GetValue>
 8001836:	1d33      	adds	r3, r6, #4
 8001838:	9305      	str	r3, [sp, #20]
 800183a:	88b3      	ldrh	r3, [r6, #4]
    //printf("\n Vb si %d\n", experiments[0+index].Vb);

    //HAL_Delay(100);
    HAL_ADC_PollForConversion(&hadc, 100);
 800183c:	2164      	movs	r1, #100	; 0x64
    experiments[0+index].Vb += HAL_ADC_GetValue(&hadc);
 800183e:	181b      	adds	r3, r3, r0
 8001840:	80b3      	strh	r3, [r6, #4]
    HAL_ADC_PollForConversion(&hadc, 100);
 8001842:	0020      	movs	r0, r4
 8001844:	f000 fbd8 	bl	8001ff8 <HAL_ADC_PollForConversion>
    experiments[0+index].Vc += HAL_ADC_GetValue(&hadc);
 8001848:	0020      	movs	r0, r4
 800184a:	f000 fc39 	bl	80020c0 <HAL_ADC_GetValue>
 800184e:	1db3      	adds	r3, r6, #6
 8001850:	9306      	str	r3, [sp, #24]
 8001852:	88f3      	ldrh	r3, [r6, #6]
    //printf("\n Vc si %d\n", experiments[0+index].Vc);

    //HAL_Delay(100);
    HAL_ADC_PollForConversion(&hadc, 100);
 8001854:	2164      	movs	r1, #100	; 0x64
    experiments[0+index].Vc += HAL_ADC_GetValue(&hadc);
 8001856:	181b      	adds	r3, r3, r0
 8001858:	80f3      	strh	r3, [r6, #6]
    HAL_ADC_PollForConversion(&hadc, 100);
 800185a:	0020      	movs	r0, r4
 800185c:	f000 fbcc 	bl	8001ff8 <HAL_ADC_PollForConversion>
    experiments[1+index].temperature += HAL_ADC_GetValue(&hadc);
 8001860:	0020      	movs	r0, r4
 8001862:	f000 fc2d 	bl	80020c0 <HAL_ADC_GetValue>
 8001866:	9b03      	ldr	r3, [sp, #12]
    // printf("\n temp sic %d\n", experiments[1+index].temperature);

    //HAL_Delay(100);
    HAL_ADC_PollForConversion(&hadc, 100);
 8001868:	2164      	movs	r1, #100	; 0x64
    experiments[1+index].temperature += HAL_ADC_GetValue(&hadc);
 800186a:	1c5f      	adds	r7, r3, #1
 800186c:	00ff      	lsls	r7, r7, #3
 800186e:	5b7b      	ldrh	r3, [r7, r5]
    experiments[1+index].Vbe += HAL_ADC_GetValue(&hadc);
 8001870:	19ee      	adds	r6, r5, r7
    experiments[1+index].temperature += HAL_ADC_GetValue(&hadc);
 8001872:	181b      	adds	r3, r3, r0
 8001874:	537b      	strh	r3, [r7, r5]
    HAL_ADC_PollForConversion(&hadc, 100);
 8001876:	0020      	movs	r0, r4
 8001878:	f000 fbbe 	bl	8001ff8 <HAL_ADC_PollForConversion>
    experiments[1+index].Vbe += HAL_ADC_GetValue(&hadc);
 800187c:	0020      	movs	r0, r4
 800187e:	f000 fc1f 	bl	80020c0 <HAL_ADC_GetValue>
 8001882:	1cb3      	adds	r3, r6, #2
 8001884:	9307      	str	r3, [sp, #28]
 8001886:	8873      	ldrh	r3, [r6, #2]
    // printf("\n ube sic %d\n", experiments[1+index].ube);

    //HAL_Delay(100);
    HAL_ADC_PollForConversion(&hadc, 100);
 8001888:	2164      	movs	r1, #100	; 0x64
    experiments[1+index].Vbe += HAL_ADC_GetValue(&hadc);
 800188a:	181b      	adds	r3, r3, r0
 800188c:	8073      	strh	r3, [r6, #2]
    HAL_ADC_PollForConversion(&hadc, 100);
 800188e:	0020      	movs	r0, r4
 8001890:	f000 fbb2 	bl	8001ff8 <HAL_ADC_PollForConversion>
    experiments[1+index].Vb += HAL_ADC_GetValue(&hadc);
 8001894:	0020      	movs	r0, r4
 8001896:	f000 fc13 	bl	80020c0 <HAL_ADC_GetValue>
 800189a:	1d33      	adds	r3, r6, #4
 800189c:	9308      	str	r3, [sp, #32]
 800189e:	88b3      	ldrh	r3, [r6, #4]
    //   printf("\n vrb sic %d\n", experiments[1+index].vrb);

    //HAL_Delay(100);
    HAL_ADC_PollForConversion(&hadc, 100);
 80018a0:	2164      	movs	r1, #100	; 0x64
    experiments[1+index].Vb += HAL_ADC_GetValue(&hadc);
 80018a2:	181b      	adds	r3, r3, r0
 80018a4:	80b3      	strh	r3, [r6, #4]
    HAL_ADC_PollForConversion(&hadc, 100);
 80018a6:	0020      	movs	r0, r4
 80018a8:	f000 fba6 	bl	8001ff8 <HAL_ADC_PollForConversion>
    experiments[1+index].Vc += HAL_ADC_GetValue(&hadc);
 80018ac:	0020      	movs	r0, r4
 80018ae:	f000 fc07 	bl	80020c0 <HAL_ADC_GetValue>
 80018b2:	1db3      	adds	r3, r6, #6
 80018b4:	9309      	str	r3, [sp, #36]	; 0x24
 80018b6:	88f3      	ldrh	r3, [r6, #6]
 80018b8:	181b      	adds	r3, r3, r0
 80018ba:	80f3      	strh	r3, [r6, #6]
    // Probably isn't necessary though, since each calibration should reset
    // the ADC que.
    //HAL_ADC_PollForConversion(&hadc, 100);


    HAL_Delay (2);
 80018bc:	2002      	movs	r0, #2
 80018be:	f000 f9ad 	bl	8001c1c <HAL_Delay>

    HAL_ADC_Stop (&hadc);
 80018c2:	0020      	movs	r0, r4
 80018c4:	f000 fb7a 	bl	8001fbc <HAL_ADC_Stop>
  for(uint8_t i = 0; i < 16; i++){
 80018c8:	9b02      	ldr	r3, [sp, #8]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	9302      	str	r3, [sp, #8]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d000      	beq.n	80018d6 <readADCvalues+0x11a>
 80018d4:	e777      	b.n	80017c6 <readADCvalues+0xa>
  }

  experiments[0+index].temperature = experiments[0+index].temperature >> 4;
 80018d6:	9b01      	ldr	r3, [sp, #4]
 80018d8:	9a01      	ldr	r2, [sp, #4]
 80018da:	5b5b      	ldrh	r3, [r3, r5]
 80018dc:	091b      	lsrs	r3, r3, #4
 80018de:	5353      	strh	r3, [r2, r5]
  //printf("temp si %d\n", experiments[0+index].temperature);
  experiments[0+index].Vbe = experiments[0+index].Vbe >> 4;
 80018e0:	9b04      	ldr	r3, [sp, #16]
 80018e2:	9a04      	ldr	r2, [sp, #16]
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	091b      	lsrs	r3, r3, #4
 80018e8:	8013      	strh	r3, [r2, #0]
  experiments[0+index].Vb = experiments[0+index].Vb >> 4;
 80018ea:	9b05      	ldr	r3, [sp, #20]
 80018ec:	9a05      	ldr	r2, [sp, #20]
 80018ee:	881b      	ldrh	r3, [r3, #0]
 80018f0:	091b      	lsrs	r3, r3, #4
 80018f2:	8013      	strh	r3, [r2, #0]
  experiments[0+index].Vc = experiments[0+index].Vc >> 4;
 80018f4:	9b06      	ldr	r3, [sp, #24]
 80018f6:	9a06      	ldr	r2, [sp, #24]
 80018f8:	881b      	ldrh	r3, [r3, #0]
 80018fa:	091b      	lsrs	r3, r3, #4
 80018fc:	8013      	strh	r3, [r2, #0]

  experiments[1+index].temperature = experiments[1+index].temperature >> 4;
 80018fe:	5b7b      	ldrh	r3, [r7, r5]
  //printf("temp SiC %d\n", experiments[1+index].temperature);
  experiments[1+index].Vbe = experiments[1+index].Vbe >> 4;
 8001900:	9a07      	ldr	r2, [sp, #28]
  experiments[1+index].temperature = experiments[1+index].temperature >> 4;
 8001902:	091b      	lsrs	r3, r3, #4
 8001904:	537b      	strh	r3, [r7, r5]
  experiments[1+index].Vbe = experiments[1+index].Vbe >> 4;
 8001906:	9b07      	ldr	r3, [sp, #28]
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	091b      	lsrs	r3, r3, #4
 800190c:	8013      	strh	r3, [r2, #0]
  experiments[1+index].Vb = experiments[1+index].Vb >> 4;
 800190e:	9b08      	ldr	r3, [sp, #32]
 8001910:	9a08      	ldr	r2, [sp, #32]
 8001912:	881b      	ldrh	r3, [r3, #0]
 8001914:	091b      	lsrs	r3, r3, #4
 8001916:	8013      	strh	r3, [r2, #0]
  experiments[1+index].Vc = experiments[1+index].Vc >> 4;
 8001918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800191a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	091b      	lsrs	r3, r3, #4
 8001920:	8013      	strh	r3, [r2, #0]
}
 8001922:	b00b      	add	sp, #44	; 0x2c
 8001924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	200004d0 	.word	0x200004d0
 800192c:	20000d64 	.word	0x20000d64

08001930 <convert_8bit>:
 void convert_8bit(uint8_t * buffer){
   //printf("\n temp si %d\n", experiments[0].temperature);

   uint16_t buffer_index = 0;

   for(uint16_t experiment_index = 0; experiment_index < EXPERIMENTPOINTS; experiment_index++){
 8001930:	0001      	movs	r1, r0
 void convert_8bit(uint8_t * buffer){
 8001932:	b510      	push	{r4, lr}
 8001934:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <convert_8bit+0x34>)
 8001936:	31d8      	adds	r1, #216	; 0xd8
    buffer[buffer_index] = experiments[experiment_index].temperature >> 8 & 0xFF;
 8001938:	881a      	ldrh	r2, [r3, #0]
 800193a:	0a14      	lsrs	r4, r2, #8
 800193c:	7004      	strb	r4, [r0, #0]
    buffer[buffer_index + 1] = experiments[experiment_index].temperature & 0xFF;
 800193e:	7042      	strb	r2, [r0, #1]

    buffer[buffer_index + 2] = experiments[experiment_index].Vbe >> 8 & 0xFF;
 8001940:	885a      	ldrh	r2, [r3, #2]
 8001942:	0a14      	lsrs	r4, r2, #8
 8001944:	7084      	strb	r4, [r0, #2]
    buffer[buffer_index + 3] = experiments[experiment_index].Vbe & 0xFF;
 8001946:	70c2      	strb	r2, [r0, #3]

    buffer[buffer_index + 4] = experiments[experiment_index].Vb >> 8 & 0xFF;
 8001948:	889a      	ldrh	r2, [r3, #4]
 800194a:	0a14      	lsrs	r4, r2, #8
 800194c:	7104      	strb	r4, [r0, #4]
    buffer[buffer_index + 5] = experiments[experiment_index].Vb;
 800194e:	7142      	strb	r2, [r0, #5]

    buffer[buffer_index + 6] = experiments[experiment_index].Vc >> 8 & 0xFF;
 8001950:	88da      	ldrh	r2, [r3, #6]
   for(uint16_t experiment_index = 0; experiment_index < EXPERIMENTPOINTS; experiment_index++){
 8001952:	3308      	adds	r3, #8
    buffer[buffer_index + 6] = experiments[experiment_index].Vc >> 8 & 0xFF;
 8001954:	0a14      	lsrs	r4, r2, #8
 8001956:	7184      	strb	r4, [r0, #6]
    buffer[buffer_index + 7] = experiments[experiment_index].Vc;
 8001958:	71c2      	strb	r2, [r0, #7]
   for(uint16_t experiment_index = 0; experiment_index < EXPERIMENTPOINTS; experiment_index++){
 800195a:	3008      	adds	r0, #8
 800195c:	4281      	cmp	r1, r0
 800195e:	d1eb      	bne.n	8001938 <convert_8bit+0x8>
     y=y+2;
    }
  }
  */

 }
 8001960:	bd10      	pop	{r4, pc}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	20000d64 	.word	0x20000d64

08001968 <setDAC>:
@ The setDAC function, transforms the digital output from the MCU to
an Analog output which is needed for the BJT circuits.
@return void
*/
void setDAC(uint32_t voltage){
  HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, voltage);
 8001968:	2200      	movs	r2, #0
void setDAC(uint32_t voltage){
 800196a:	b510      	push	{r4, lr}
  HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, voltage);
 800196c:	4c05      	ldr	r4, [pc, #20]	; (8001984 <setDAC+0x1c>)
void setDAC(uint32_t voltage){
 800196e:	0003      	movs	r3, r0
  HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_12B_R, voltage);
 8001970:	0011      	movs	r1, r2
 8001972:	0020      	movs	r0, r4
 8001974:	f000 fd04 	bl	8002380 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac, DAC1_CHANNEL_1);
 8001978:	2100      	movs	r1, #0
 800197a:	0020      	movs	r0, r4
 800197c:	f000 fce0 	bl	8002340 <HAL_DAC_Start>
}
 8001980:	bd10      	pop	{r4, pc}
 8001982:	46c0      	nop			; (mov r8, r8)
 8001984:	2000052c 	.word	0x2000052c

08001988 <setDAC_voltage>:

@ Calculates the corresponding digital value of the param with a reference
voltage set to 3.29 and sets the DAC to the value.
@return void
*/
void setDAC_voltage(uint32_t voltage){
 8001988:	b510      	push	{r4, lr}
  uint32_t digital_voltage = (voltage * 4095) / (3290);
 800198a:	0303      	lsls	r3, r0, #12
 800198c:	4903      	ldr	r1, [pc, #12]	; (800199c <setDAC_voltage+0x14>)
 800198e:	1a18      	subs	r0, r3, r0
 8001990:	f7fe fbce 	bl	8000130 <__udivsi3>
  setDAC(digital_voltage);
 8001994:	f7ff ffe8 	bl	8001968 <setDAC>
  //printf("%d\n", digital_voltage);
}
 8001998:	bd10      	pop	{r4, pc}
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	00000cda 	.word	0x00000cda

080019a0 <start_test>:
void start_test(void){
 80019a0:	b570      	push	{r4, r5, r6, lr}
    experiments[i].temperature = 0;
 80019a2:	2200      	movs	r2, #0
void start_test(void){
 80019a4:	241b      	movs	r4, #27
 80019a6:	4b15      	ldr	r3, [pc, #84]	; (80019fc <start_test+0x5c>)
  for(uint16_t i = 0; i < EXPERIMENTPOINTS; i++){
 80019a8:	3c01      	subs	r4, #1
 80019aa:	b2a4      	uxth	r4, r4
    experiments[i].temperature = 0;
 80019ac:	801a      	strh	r2, [r3, #0]
    experiments[i].Vb = 0;
 80019ae:	809a      	strh	r2, [r3, #4]
    experiments[i].Vbe = 0;
 80019b0:	805a      	strh	r2, [r3, #2]
    experiments[i].Vc = 0;
 80019b2:	80da      	strh	r2, [r3, #6]
  for(uint16_t i = 0; i < EXPERIMENTPOINTS; i++){
 80019b4:	3308      	adds	r3, #8
 80019b6:	2c00      	cmp	r4, #0
 80019b8:	d1f6      	bne.n	80019a8 <start_test+0x8>
  sic_power_on();
 80019ba:	f7ff fe6f 	bl	800169c <sic_power_on>
  HAL_Delay(1000);
 80019be:	20fa      	movs	r0, #250	; 0xfa
 80019c0:	0080      	lsls	r0, r0, #2
 80019c2:	f000 f92b 	bl	8001c1c <HAL_Delay>
    setDAC_voltage(dac_voltage);
 80019c6:	2564      	movs	r5, #100	; 0x64
 80019c8:	0028      	movs	r0, r5
 80019ca:	4360      	muls	r0, r4
 80019cc:	302d      	adds	r0, #45	; 0x2d
 80019ce:	30ff      	adds	r0, #255	; 0xff
 80019d0:	f7ff ffda 	bl	8001988 <setDAC_voltage>
    readADCvalues(index);
 80019d4:	0060      	lsls	r0, r4, #1
 80019d6:	b2c0      	uxtb	r0, r0
  for(uint16_t index = 0; index < EXPERIMENTPOINTS; index = index + 2){
 80019d8:	3401      	adds	r4, #1
    readADCvalues(index);
 80019da:	f7ff feef 	bl	80017bc <readADCvalues>
  for(uint16_t index = 0; index < EXPERIMENTPOINTS; index = index + 2){
 80019de:	2c0e      	cmp	r4, #14
 80019e0:	d1f2      	bne.n	80019c8 <start_test+0x28>
  convert_8bit(buffer);
 80019e2:	4807      	ldr	r0, [pc, #28]	; (8001a00 <start_test+0x60>)
 80019e4:	f7ff ffa4 	bl	8001930 <convert_8bit>
  setDAC(0);
 80019e8:	2000      	movs	r0, #0
 80019ea:	f7ff ffbd 	bl	8001968 <setDAC>
  HAL_Delay(100);
 80019ee:	2064      	movs	r0, #100	; 0x64
 80019f0:	f000 f914 	bl	8001c1c <HAL_Delay>
  sic_power_off();
 80019f4:	f7ff fea0 	bl	8001738 <sic_power_off>
}
 80019f8:	bd70      	pop	{r4, r5, r6, pc}
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	20000d64 	.word	0x20000d64
 8001a00:	20000c8c 	.word	0x20000c8c

08001a04 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a04:	2201      	movs	r2, #1
 8001a06:	4b05      	ldr	r3, [pc, #20]	; (8001a1c <HAL_MspInit+0x18>)
 8001a08:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001a0a:	430a      	orrs	r2, r1
 8001a0c:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a0e:	2280      	movs	r2, #128	; 0x80
 8001a10:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001a12:	0552      	lsls	r2, r2, #21
 8001a14:	430a      	orrs	r2, r1
 8001a16:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a18:	4770      	bx	lr
 8001a1a:	46c0      	nop			; (mov r8, r8)
 8001a1c:	40021000 	.word	0x40021000

08001a20 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <NMI_Handler>

08001a22 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a22:	e7fe      	b.n	8001a22 <HardFault_Handler>

08001a24 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001a24:	4770      	bx	lr

08001a26 <PendSV_Handler>:
 8001a26:	4770      	bx	lr

08001a28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a28:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a2a:	f000 f8e5 	bl	8001bf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a2e:	bd10      	pop	{r4, pc}

08001a30 <I2C1_IRQHandler>:
void I2C1_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8001a30:	4806      	ldr	r0, [pc, #24]	; (8001a4c <I2C1_IRQHandler+0x1c>)
{
 8001a32:	b510      	push	{r4, lr}
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8001a34:	6803      	ldr	r3, [r0, #0]
 8001a36:	699a      	ldr	r2, [r3, #24]
 8001a38:	23e0      	movs	r3, #224	; 0xe0
 8001a3a:	00db      	lsls	r3, r3, #3
 8001a3c:	421a      	tst	r2, r3
 8001a3e:	d002      	beq.n	8001a46 <I2C1_IRQHandler+0x16>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8001a40:	f001 fbef 	bl	8003222 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8001a44:	bd10      	pop	{r4, pc}
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8001a46:	f001 fbe3 	bl	8003210 <HAL_I2C_EV_IRQHandler>
}
 8001a4a:	e7fb      	b.n	8001a44 <I2C1_IRQHandler+0x14>
 8001a4c:	2000053c 	.word	0x2000053c

08001a50 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a50:	4a0b      	ldr	r2, [pc, #44]	; (8001a80 <_sbrk+0x30>)
 8001a52:	490c      	ldr	r1, [pc, #48]	; (8001a84 <_sbrk+0x34>)
{
 8001a54:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a56:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a58:	4a0b      	ldr	r2, [pc, #44]	; (8001a88 <_sbrk+0x38>)
{
 8001a5a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8001a5c:	6810      	ldr	r0, [r2, #0]
 8001a5e:	2800      	cmp	r0, #0
 8001a60:	d101      	bne.n	8001a66 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8001a62:	480a      	ldr	r0, [pc, #40]	; (8001a8c <_sbrk+0x3c>)
 8001a64:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a66:	6810      	ldr	r0, [r2, #0]
 8001a68:	18c3      	adds	r3, r0, r3
 8001a6a:	428b      	cmp	r3, r1
 8001a6c:	d906      	bls.n	8001a7c <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8001a6e:	f002 fc1f 	bl	80042b0 <__errno>
 8001a72:	230c      	movs	r3, #12
 8001a74:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001a76:	2001      	movs	r0, #1
 8001a78:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001a7a:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001a7c:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001a7e:	e7fc      	b.n	8001a7a <_sbrk+0x2a>
 8001a80:	00000400 	.word	0x00000400
 8001a84:	20002000 	.word	0x20002000
 8001a88:	20000e3c 	.word	0x20000e3c
 8001a8c:	20000ef0 	.word	0x20000ef0

08001a90 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a90:	4770      	bx	lr

08001a92 <Flush_Buffer8>:
    pBuffer++;
  }
}

void Flush_Buffer8(uint8_t* pBuffer, uint16_t BufferLength)
{
 8001a92:	b510      	push	{r4, lr}
 8001a94:	000a      	movs	r2, r1
  while (BufferLength--)
  {
    *pBuffer = 0;
 8001a96:	2100      	movs	r1, #0
 8001a98:	f002 fc3d 	bl	8004316 <memset>
    
    pBuffer++;
  }
}
 8001a9c:	bd10      	pop	{r4, pc}
	...

08001aa0 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aa0:	480b      	ldr	r0, [pc, #44]	; (8001ad0 <MX_USART1_UART_Init+0x30>)
 8001aa2:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <MX_USART1_UART_Init+0x34>)
{
 8001aa4:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8001aa6:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8001aa8:	23e1      	movs	r3, #225	; 0xe1
 8001aaa:	025b      	lsls	r3, r3, #9
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001aac:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8001aae:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ab0:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ab2:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ab4:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ab6:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ab8:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aba:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001abc:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001abe:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ac0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ac2:	f002 fbc3 	bl	800424c <HAL_UART_Init>
 8001ac6:	2800      	cmp	r0, #0
 8001ac8:	d001      	beq.n	8001ace <MX_USART1_UART_Init+0x2e>
  {
    Error_Handler();
 8001aca:	f7ff fc7b 	bl	80013c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ace:	bd10      	pop	{r4, pc}
 8001ad0:	20000e40 	.word	0x20000e40
 8001ad4:	40013800 	.word	0x40013800

08001ad8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ad8:	b510      	push	{r4, lr}
 8001ada:	0004      	movs	r4, r0
 8001adc:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ade:	2214      	movs	r2, #20
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	a801      	add	r0, sp, #4
 8001ae4:	f002 fc17 	bl	8004316 <memset>
  if(uartHandle->Instance==USART1)
 8001ae8:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <HAL_UART_MspInit+0x54>)
 8001aea:	6822      	ldr	r2, [r4, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d11b      	bne.n	8001b28 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001af0:	2280      	movs	r2, #128	; 0x80
 8001af2:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <HAL_UART_MspInit+0x58>)
 8001af4:	01d2      	lsls	r2, r2, #7
 8001af6:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af8:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART1_CLK_ENABLE();
 8001afa:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afc:	2101      	movs	r1, #1
    __HAL_RCC_USART1_CLK_ENABLE();
 8001afe:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b02:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b04:	430a      	orrs	r2, r1
 8001b06:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b0a:	400b      	ands	r3, r1
 8001b0c:	9300      	str	r3, [sp, #0]
 8001b0e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b10:	23c0      	movs	r3, #192	; 0xc0
 8001b12:	00db      	lsls	r3, r3, #3
 8001b14:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b16:	2302      	movs	r3, #2
 8001b18:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1a:	185b      	adds	r3, r3, r1
 8001b1c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001b1e:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b20:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001b22:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b24:	f000 fd40 	bl	80025a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001b28:	b006      	add	sp, #24
 8001b2a:	bd10      	pop	{r4, pc}
 8001b2c:	40013800 	.word	0x40013800
 8001b30:	40021000 	.word	0x40021000

08001b34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8001b34:	480d      	ldr	r0, [pc, #52]	; (8001b6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b36:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b38:	480d      	ldr	r0, [pc, #52]	; (8001b70 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b3a:	490e      	ldr	r1, [pc, #56]	; (8001b74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b3c:	4a0e      	ldr	r2, [pc, #56]	; (8001b78 <LoopForever+0xe>)
  movs r3, #0
 8001b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b40:	e002      	b.n	8001b48 <LoopCopyDataInit>

08001b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b46:	3304      	adds	r3, #4

08001b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b4c:	d3f9      	bcc.n	8001b42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b4e:	4a0b      	ldr	r2, [pc, #44]	; (8001b7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b50:	4c0b      	ldr	r4, [pc, #44]	; (8001b80 <LoopForever+0x16>)
  movs r3, #0
 8001b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b54:	e001      	b.n	8001b5a <LoopFillZerobss>

08001b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b58:	3204      	adds	r2, #4

08001b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b5c:	d3fb      	bcc.n	8001b56 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001b5e:	f7ff ff97 	bl	8001a90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b62:	f002 fbab 	bl	80042bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b66:	f7ff fbbb 	bl	80012e0 <main>

08001b6a <LoopForever>:

LoopForever:
    b LoopForever
 8001b6a:	e7fe      	b.n	8001b6a <LoopForever>
  ldr   r0, =_estack
 8001b6c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b74:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001b78:	08004ca0 	.word	0x08004ca0
  ldr r2, =_sbss
 8001b7c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001b80:	20000ef0 	.word	0x20000ef0

08001b84 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b84:	e7fe      	b.n	8001b84 <ADC1_COMP_IRQHandler>
	...

08001b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b88:	b570      	push	{r4, r5, r6, lr}
 8001b8a:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b8c:	20fa      	movs	r0, #250	; 0xfa
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <HAL_InitTick+0x3c>)
 8001b90:	0080      	lsls	r0, r0, #2
 8001b92:	7819      	ldrb	r1, [r3, #0]
 8001b94:	f7fe facc 	bl	8000130 <__udivsi3>
 8001b98:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <HAL_InitTick+0x40>)
 8001b9a:	0001      	movs	r1, r0
 8001b9c:	6818      	ldr	r0, [r3, #0]
 8001b9e:	f7fe fac7 	bl	8000130 <__udivsi3>
 8001ba2:	f000 fb7f 	bl	80022a4 <HAL_SYSTICK_Config>
 8001ba6:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8001ba8:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001baa:	2c00      	cmp	r4, #0
 8001bac:	d109      	bne.n	8001bc2 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bae:	2d03      	cmp	r5, #3
 8001bb0:	d807      	bhi.n	8001bc2 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bb2:	3802      	subs	r0, #2
 8001bb4:	0022      	movs	r2, r4
 8001bb6:	0029      	movs	r1, r5
 8001bb8:	f000 fb3e 	bl	8002238 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bbc:	0020      	movs	r0, r4
 8001bbe:	4b03      	ldr	r3, [pc, #12]	; (8001bcc <HAL_InitTick+0x44>)
 8001bc0:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001bc2:	bd70      	pop	{r4, r5, r6, pc}
 8001bc4:	2000001c 	.word	0x2000001c
 8001bc8:	20000018 	.word	0x20000018
 8001bcc:	20000020 	.word	0x20000020

08001bd0 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001bd0:	2340      	movs	r3, #64	; 0x40
 8001bd2:	4a08      	ldr	r2, [pc, #32]	; (8001bf4 <HAL_Init+0x24>)
{
 8001bd4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001bd6:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bd8:	2003      	movs	r0, #3
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001bda:	430b      	orrs	r3, r1
 8001bdc:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bde:	f7ff ffd3 	bl	8001b88 <HAL_InitTick>
 8001be2:	1e04      	subs	r4, r0, #0
 8001be4:	d103      	bne.n	8001bee <HAL_Init+0x1e>
    HAL_MspInit();
 8001be6:	f7ff ff0d 	bl	8001a04 <HAL_MspInit>
}
 8001bea:	0020      	movs	r0, r4
 8001bec:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001bee:	2401      	movs	r4, #1
 8001bf0:	e7fb      	b.n	8001bea <HAL_Init+0x1a>
 8001bf2:	46c0      	nop			; (mov r8, r8)
 8001bf4:	40022000 	.word	0x40022000

08001bf8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001bf8:	4a03      	ldr	r2, [pc, #12]	; (8001c08 <HAL_IncTick+0x10>)
 8001bfa:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <HAL_IncTick+0x14>)
 8001bfc:	6811      	ldr	r1, [r2, #0]
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	185b      	adds	r3, r3, r1
 8001c02:	6013      	str	r3, [r2, #0]
}
 8001c04:	4770      	bx	lr
 8001c06:	46c0      	nop			; (mov r8, r8)
 8001c08:	20000ec4 	.word	0x20000ec4
 8001c0c:	2000001c 	.word	0x2000001c

08001c10 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001c10:	4b01      	ldr	r3, [pc, #4]	; (8001c18 <HAL_GetTick+0x8>)
 8001c12:	6818      	ldr	r0, [r3, #0]
}
 8001c14:	4770      	bx	lr
 8001c16:	46c0      	nop			; (mov r8, r8)
 8001c18:	20000ec4 	.word	0x20000ec4

08001c1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c1c:	b570      	push	{r4, r5, r6, lr}
 8001c1e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001c20:	f7ff fff6 	bl	8001c10 <HAL_GetTick>
 8001c24:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c26:	1c63      	adds	r3, r4, #1
 8001c28:	d002      	beq.n	8001c30 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c2a:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <HAL_Delay+0x20>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c30:	f7ff ffee 	bl	8001c10 <HAL_GetTick>
 8001c34:	1b40      	subs	r0, r0, r5
 8001c36:	42a0      	cmp	r0, r4
 8001c38:	d3fa      	bcc.n	8001c30 <HAL_Delay+0x14>
  {
  }
}
 8001c3a:	bd70      	pop	{r4, r5, r6, pc}
 8001c3c:	2000001c 	.word	0x2000001c

08001c40 <ADC_DelayMicroSecond>:
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001c40:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <ADC_DelayMicroSecond+0x24>)
{
 8001c42:	b513      	push	{r0, r1, r4, lr}
 8001c44:	0004      	movs	r4, r0
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001c46:	4908      	ldr	r1, [pc, #32]	; (8001c68 <ADC_DelayMicroSecond+0x28>)
 8001c48:	6818      	ldr	r0, [r3, #0]
 8001c4a:	f7fe fa71 	bl	8000130 <__udivsi3>
 8001c4e:	4344      	muls	r4, r0
 8001c50:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 8001c52:	9b01      	ldr	r3, [sp, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d100      	bne.n	8001c5a <ADC_DelayMicroSecond+0x1a>
  {
    waitLoopIndex--;
  } 
}
 8001c58:	bd13      	pop	{r0, r1, r4, pc}
    waitLoopIndex--;
 8001c5a:	9b01      	ldr	r3, [sp, #4]
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	9301      	str	r3, [sp, #4]
 8001c60:	e7f7      	b.n	8001c52 <ADC_DelayMicroSecond+0x12>
 8001c62:	46c0      	nop			; (mov r8, r8)
 8001c64:	20000018 	.word	0x20000018
 8001c68:	000f4240 	.word	0x000f4240

08001c6c <ADC_Disable>:
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001c6c:	2103      	movs	r1, #3
 8001c6e:	6803      	ldr	r3, [r0, #0]
{
 8001c70:	b570      	push	{r4, r5, r6, lr}
 8001c72:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001c74:	6898      	ldr	r0, [r3, #8]
 8001c76:	4008      	ands	r0, r1
 8001c78:	2801      	cmp	r0, #1
 8001c7a:	d001      	beq.n	8001c80 <ADC_Disable+0x14>
  return HAL_OK;
 8001c7c:	2000      	movs	r0, #0
}
 8001c7e:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	4202      	tst	r2, r0
 8001c84:	d0fa      	beq.n	8001c7c <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001c86:	2205      	movs	r2, #5
 8001c88:	689d      	ldr	r5, [r3, #8]
 8001c8a:	4015      	ands	r5, r2
 8001c8c:	2d01      	cmp	r5, #1
 8001c8e:	d11d      	bne.n	8001ccc <ADC_Disable+0x60>
      __HAL_ADC_DISABLE(hadc);
 8001c90:	6898      	ldr	r0, [r3, #8]
 8001c92:	3a03      	subs	r2, #3
 8001c94:	4302      	orrs	r2, r0
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 8001c9a:	f7ff ffb9 	bl	8001c10 <HAL_GetTick>
 8001c9e:	0006      	movs	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001ca0:	6823      	ldr	r3, [r4, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	422b      	tst	r3, r5
 8001ca6:	d0e9      	beq.n	8001c7c <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001ca8:	f7ff ffb2 	bl	8001c10 <HAL_GetTick>
 8001cac:	1b80      	subs	r0, r0, r6
 8001cae:	280a      	cmp	r0, #10
 8001cb0:	d9f6      	bls.n	8001ca0 <ADC_Disable+0x34>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001cb2:	6823      	ldr	r3, [r4, #0]
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	422b      	tst	r3, r5
 8001cb8:	d0f2      	beq.n	8001ca0 <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cba:	2310      	movs	r3, #16
 8001cbc:	6d62      	ldr	r2, [r4, #84]	; 0x54
          return HAL_ERROR;
 8001cbe:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cc4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001cc6:	431d      	orrs	r5, r3
 8001cc8:	65a5      	str	r5, [r4, #88]	; 0x58
          return HAL_ERROR;
 8001cca:	e7d8      	b.n	8001c7e <ADC_Disable+0x12>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ccc:	2310      	movs	r3, #16
 8001cce:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cd4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001cd6:	4303      	orrs	r3, r0
 8001cd8:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8001cda:	e7d0      	b.n	8001c7e <ADC_Disable+0x12>

08001cdc <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cdc:	2103      	movs	r1, #3
 8001cde:	6803      	ldr	r3, [r0, #0]
{
 8001ce0:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ce2:	689a      	ldr	r2, [r3, #8]
{
 8001ce4:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001ce6:	400a      	ands	r2, r1
 8001ce8:	2a01      	cmp	r2, #1
 8001cea:	d104      	bne.n	8001cf6 <ADC_Enable+0x1a>
 8001cec:	6819      	ldr	r1, [r3, #0]
 8001cee:	4211      	tst	r1, r2
 8001cf0:	d001      	beq.n	8001cf6 <ADC_Enable+0x1a>
  return HAL_OK;
 8001cf2:	2000      	movs	r0, #0
}
 8001cf4:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001cf6:	6899      	ldr	r1, [r3, #8]
 8001cf8:	4a15      	ldr	r2, [pc, #84]	; (8001d50 <ADC_Enable+0x74>)
 8001cfa:	4211      	tst	r1, r2
 8001cfc:	d008      	beq.n	8001d10 <ADC_Enable+0x34>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cfe:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d00:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d02:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001d04:	4313      	orrs	r3, r2
 8001d06:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d08:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001d0a:	4303      	orrs	r3, r0
 8001d0c:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 8001d0e:	e7f1      	b.n	8001cf4 <ADC_Enable+0x18>
    __HAL_ADC_ENABLE(hadc);
 8001d10:	2501      	movs	r5, #1
 8001d12:	689a      	ldr	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001d14:	0028      	movs	r0, r5
    __HAL_ADC_ENABLE(hadc);
 8001d16:	432a      	orrs	r2, r5
 8001d18:	609a      	str	r2, [r3, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001d1a:	f7ff ff91 	bl	8001c40 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 8001d1e:	f7ff ff77 	bl	8001c10 <HAL_GetTick>
 8001d22:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001d24:	6823      	ldr	r3, [r4, #0]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	422b      	tst	r3, r5
 8001d2a:	d1e2      	bne.n	8001cf2 <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d2c:	f7ff ff70 	bl	8001c10 <HAL_GetTick>
 8001d30:	1b80      	subs	r0, r0, r6
 8001d32:	280a      	cmp	r0, #10
 8001d34:	d9f6      	bls.n	8001d24 <ADC_Enable+0x48>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001d36:	6823      	ldr	r3, [r4, #0]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	422b      	tst	r3, r5
 8001d3c:	d1f2      	bne.n	8001d24 <ADC_Enable+0x48>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d3e:	2310      	movs	r3, #16
 8001d40:	6d62      	ldr	r2, [r4, #84]	; 0x54
          return HAL_ERROR;
 8001d42:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d44:	4313      	orrs	r3, r2
 8001d46:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001d4a:	431d      	orrs	r5, r3
 8001d4c:	65a5      	str	r5, [r4, #88]	; 0x58
          return HAL_ERROR;
 8001d4e:	e7d1      	b.n	8001cf4 <ADC_Enable+0x18>
 8001d50:	80000017 	.word	0x80000017

08001d54 <ADC_ConversionStop>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001d54:	2204      	movs	r2, #4
 8001d56:	6803      	ldr	r3, [r0, #0]
{
 8001d58:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001d5a:	6899      	ldr	r1, [r3, #8]
{
 8001d5c:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8001d5e:	4211      	tst	r1, r2
 8001d60:	d101      	bne.n	8001d66 <ADC_ConversionStop+0x12>
  return HAL_OK;
 8001d62:	2000      	movs	r0, #0
}
 8001d64:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001d66:	6899      	ldr	r1, [r3, #8]
 8001d68:	4211      	tst	r1, r2
 8001d6a:	d006      	beq.n	8001d7a <ADC_ConversionStop+0x26>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8001d6c:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8001d6e:	0792      	lsls	r2, r2, #30
 8001d70:	d403      	bmi.n	8001d7a <ADC_ConversionStop+0x26>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8001d72:	2210      	movs	r2, #16
 8001d74:	6899      	ldr	r1, [r3, #8]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001d7a:	f7ff ff49 	bl	8001c10 <HAL_GetTick>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001d7e:	2604      	movs	r6, #4
    tickstart = HAL_GetTick();
 8001d80:	0005      	movs	r5, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001d82:	6823      	ldr	r3, [r4, #0]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	4233      	tst	r3, r6
 8001d88:	d0eb      	beq.n	8001d62 <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001d8a:	f7ff ff41 	bl	8001c10 <HAL_GetTick>
 8001d8e:	1b40      	subs	r0, r0, r5
 8001d90:	280a      	cmp	r0, #10
 8001d92:	d9f6      	bls.n	8001d82 <ADC_ConversionStop+0x2e>
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8001d94:	6823      	ldr	r3, [r4, #0]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	4233      	tst	r3, r6
 8001d9a:	d0f2      	beq.n	8001d82 <ADC_ConversionStop+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d9c:	2310      	movs	r3, #16
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d9e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001da0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001da2:	4313      	orrs	r3, r2
 8001da4:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001da6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001da8:	4303      	orrs	r3, r0
 8001daa:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8001dac:	e7da      	b.n	8001d64 <ADC_ConversionStop+0x10>
	...

08001db0 <HAL_ADC_Init>:
{
 8001db0:	b570      	push	{r4, r5, r6, lr}
 8001db2:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001db4:	2001      	movs	r0, #1
  if(hadc == NULL)
 8001db6:	2c00      	cmp	r4, #0
 8001db8:	d01b      	beq.n	8001df2 <HAL_ADC_Init+0x42>
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001dba:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d106      	bne.n	8001dce <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8001dc0:	0022      	movs	r2, r4
 8001dc2:	3250      	adds	r2, #80	; 0x50
    ADC_CLEAR_ERRORCODE(hadc);
 8001dc4:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_MspInit(hadc);
 8001dc6:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8001dc8:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8001dca:	f7fe ffa7 	bl	8000d1c <HAL_ADC_MspInit>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001dce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001dd0:	06db      	lsls	r3, r3, #27
 8001dd2:	d406      	bmi.n	8001de2 <HAL_ADC_Init+0x32>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8001dd4:	6823      	ldr	r3, [r4, #0]
 8001dd6:	2204      	movs	r2, #4
 8001dd8:	6899      	ldr	r1, [r3, #8]
 8001dda:	0008      	movs	r0, r1
 8001ddc:	4010      	ands	r0, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001dde:	4211      	tst	r1, r2
 8001de0:	d008      	beq.n	8001df4 <HAL_ADC_Init+0x44>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001de2:	2310      	movs	r3, #16
 8001de4:	6d62      	ldr	r2, [r4, #84]	; 0x54
    return HAL_ERROR;
 8001de6:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001de8:	4313      	orrs	r3, r2
 8001dea:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 8001dec:	2300      	movs	r3, #0
 8001dee:	3450      	adds	r4, #80	; 0x50
 8001df0:	7023      	strb	r3, [r4, #0]
}
 8001df2:	bd70      	pop	{r4, r5, r6, pc}
  ADC_STATE_CLR_SET(hadc->State,
 8001df4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001df6:	4955      	ldr	r1, [pc, #340]	; (8001f4c <HAL_ADC_Init+0x19c>)
 8001df8:	4011      	ands	r1, r2
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001e00:	2203      	movs	r2, #3
 8001e02:	6899      	ldr	r1, [r3, #8]
 8001e04:	4011      	ands	r1, r2
 8001e06:	4a52      	ldr	r2, [pc, #328]	; (8001f50 <HAL_ADC_Init+0x1a0>)
 8001e08:	2901      	cmp	r1, #1
 8001e0a:	d102      	bne.n	8001e12 <HAL_ADC_Init+0x62>
 8001e0c:	681d      	ldr	r5, [r3, #0]
 8001e0e:	420d      	tst	r5, r1
 8001e10:	d119      	bne.n	8001e46 <HAL_ADC_Init+0x96>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001e12:	2680      	movs	r6, #128	; 0x80
 8001e14:	6861      	ldr	r1, [r4, #4]
 8001e16:	05f6      	lsls	r6, r6, #23
 8001e18:	004d      	lsls	r5, r1, #1
 8001e1a:	086d      	lsrs	r5, r5, #1
 8001e1c:	42b5      	cmp	r5, r6
 8001e1e:	d003      	beq.n	8001e28 <HAL_ADC_Init+0x78>
 8001e20:	2580      	movs	r5, #128	; 0x80
 8001e22:	062d      	lsls	r5, r5, #24
 8001e24:	42a9      	cmp	r1, r5
 8001e26:	d176      	bne.n	8001f16 <HAL_ADC_Init+0x166>
 8001e28:	691d      	ldr	r5, [r3, #16]
 8001e2a:	00ad      	lsls	r5, r5, #2
 8001e2c:	08ad      	lsrs	r5, r5, #2
 8001e2e:	611d      	str	r5, [r3, #16]
 8001e30:	691d      	ldr	r5, [r3, #16]
 8001e32:	4329      	orrs	r1, r5
 8001e34:	6119      	str	r1, [r3, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001e36:	2518      	movs	r5, #24
 8001e38:	68d9      	ldr	r1, [r3, #12]
 8001e3a:	43a9      	bics	r1, r5
 8001e3c:	60d9      	str	r1, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8001e3e:	68d9      	ldr	r1, [r3, #12]
 8001e40:	68a5      	ldr	r5, [r4, #8]
 8001e42:	4329      	orrs	r1, r5
 8001e44:	60d9      	str	r1, [r3, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001e46:	6811      	ldr	r1, [r2, #0]
 8001e48:	4d42      	ldr	r5, [pc, #264]	; (8001f54 <HAL_ADC_Init+0x1a4>)
 8001e4a:	4029      	ands	r1, r5
 8001e4c:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8001e4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001e50:	6815      	ldr	r5, [r2, #0]
 8001e52:	0649      	lsls	r1, r1, #25
 8001e54:	4329      	orrs	r1, r5
 8001e56:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001e58:	2280      	movs	r2, #128	; 0x80
 8001e5a:	6899      	ldr	r1, [r3, #8]
 8001e5c:	0552      	lsls	r2, r2, #21
 8001e5e:	4211      	tst	r1, r2
 8001e60:	d102      	bne.n	8001e68 <HAL_ADC_Init+0xb8>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001e62:	6899      	ldr	r1, [r3, #8]
 8001e64:	430a      	orrs	r2, r1
 8001e66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001e68:	68da      	ldr	r2, [r3, #12]
 8001e6a:	493b      	ldr	r1, [pc, #236]	; (8001f58 <HAL_ADC_Init+0x1a8>)
 8001e6c:	400a      	ands	r2, r1
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001e6e:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001e70:	60da      	str	r2, [r3, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001e72:	68dd      	ldr	r5, [r3, #12]
 8001e74:	68e2      	ldr	r2, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001e76:	2902      	cmp	r1, #2
 8001e78:	d100      	bne.n	8001e7c <HAL_ADC_Init+0xcc>
 8001e7a:	2004      	movs	r0, #4
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001e7c:	6b26      	ldr	r6, [r4, #48]	; 0x30
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e7e:	1c61      	adds	r1, r4, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001e80:	4332      	orrs	r2, r6
 8001e82:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001e84:	69a5      	ldr	r5, [r4, #24]
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e86:	7fc9      	ldrb	r1, [r1, #31]
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001e88:	03ad      	lsls	r5, r5, #14
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001e8a:	432a      	orrs	r2, r5
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001e8c:	69e5      	ldr	r5, [r4, #28]
 8001e8e:	03ed      	lsls	r5, r5, #15
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001e90:	432a      	orrs	r2, r5
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001e92:	034d      	lsls	r5, r1, #13
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001e94:	432a      	orrs	r2, r5
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001e96:	0025      	movs	r5, r4
 8001e98:	352c      	adds	r5, #44	; 0x2c
 8001e9a:	782d      	ldrb	r5, [r5, #0]
 8001e9c:	006d      	lsls	r5, r5, #1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001e9e:	432a      	orrs	r2, r5
 8001ea0:	4302      	orrs	r2, r0
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ea2:	20c2      	movs	r0, #194	; 0xc2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001ea4:	60da      	str	r2, [r3, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ea6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001ea8:	30ff      	adds	r0, #255	; 0xff
 8001eaa:	4282      	cmp	r2, r0
 8001eac:	d004      	beq.n	8001eb8 <HAL_ADC_Init+0x108>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001eae:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8001eb0:	68d8      	ldr	r0, [r3, #12]
 8001eb2:	432a      	orrs	r2, r5
 8001eb4:	4302      	orrs	r2, r0
 8001eb6:	60da      	str	r2, [r3, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001eb8:	1ca2      	adds	r2, r4, #2
 8001eba:	7fd2      	ldrb	r2, [r2, #31]
 8001ebc:	2a01      	cmp	r2, #1
 8001ebe:	d106      	bne.n	8001ece <HAL_ADC_Init+0x11e>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ec0:	2900      	cmp	r1, #0
 8001ec2:	d134      	bne.n	8001f2e <HAL_ADC_Init+0x17e>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001ec4:	2280      	movs	r2, #128	; 0x80
 8001ec6:	68d9      	ldr	r1, [r3, #12]
 8001ec8:	0252      	lsls	r2, r2, #9
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	60da      	str	r2, [r3, #12]
  if (hadc->Init.OversamplingMode == ENABLE)
 8001ece:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001ed0:	691a      	ldr	r2, [r3, #16]
  if (hadc->Init.OversamplingMode == ENABLE)
 8001ed2:	2901      	cmp	r1, #1
 8001ed4:	d133      	bne.n	8001f3e <HAL_ADC_Init+0x18e>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001ed6:	4821      	ldr	r0, [pc, #132]	; (8001f5c <HAL_ADC_Init+0x1ac>)
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001ed8:	6c65      	ldr	r5, [r4, #68]	; 0x44
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001eda:	4002      	ands	r2, r0
 8001edc:	611a      	str	r2, [r3, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001ede:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ee0:	6918      	ldr	r0, [r3, #16]
 8001ee2:	432a      	orrs	r2, r5
                               hadc->Init.Oversample.RightBitShift             |
 8001ee4:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8001ee6:	432a      	orrs	r2, r5
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001ee8:	4302      	orrs	r2, r0
 8001eea:	611a      	str	r2, [r3, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001eec:	691a      	ldr	r2, [r3, #16]
 8001eee:	4311      	orrs	r1, r2
 8001ef0:	6119      	str	r1, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001ef2:	2107      	movs	r1, #7
 8001ef4:	695a      	ldr	r2, [r3, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 8001ef6:	2000      	movs	r0, #0
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001ef8:	438a      	bics	r2, r1
 8001efa:	615a      	str	r2, [r3, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001efc:	695a      	ldr	r2, [r3, #20]
 8001efe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001f00:	430a      	orrs	r2, r1
 8001f02:	615a      	str	r2, [r3, #20]
  ADC_STATE_CLR_SET(hadc->State,
 8001f04:	2203      	movs	r2, #3
  ADC_CLEAR_ERRORCODE(hadc);
 8001f06:	65a0      	str	r0, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8001f08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f0a:	4393      	bics	r3, r2
 8001f0c:	001a      	movs	r2, r3
 8001f0e:	2301      	movs	r3, #1
 8001f10:	4313      	orrs	r3, r2
 8001f12:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8001f14:	e76d      	b.n	8001df2 <HAL_ADC_Init+0x42>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001f16:	691d      	ldr	r5, [r3, #16]
 8001f18:	4e11      	ldr	r6, [pc, #68]	; (8001f60 <HAL_ADC_Init+0x1b0>)
 8001f1a:	00ad      	lsls	r5, r5, #2
 8001f1c:	08ad      	lsrs	r5, r5, #2
 8001f1e:	611d      	str	r5, [r3, #16]
 8001f20:	6815      	ldr	r5, [r2, #0]
 8001f22:	4035      	ands	r5, r6
 8001f24:	6015      	str	r5, [r2, #0]
 8001f26:	6815      	ldr	r5, [r2, #0]
 8001f28:	4329      	orrs	r1, r5
 8001f2a:	6011      	str	r1, [r2, #0]
 8001f2c:	e783      	b.n	8001e36 <HAL_ADC_Init+0x86>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f2e:	2120      	movs	r1, #32
 8001f30:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001f32:	4301      	orrs	r1, r0
 8001f34:	6561      	str	r1, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f36:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	65a2      	str	r2, [r4, #88]	; 0x58
 8001f3c:	e7c7      	b.n	8001ece <HAL_ADC_Init+0x11e>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001f3e:	2101      	movs	r1, #1
 8001f40:	420a      	tst	r2, r1
 8001f42:	d0d6      	beq.n	8001ef2 <HAL_ADC_Init+0x142>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001f44:	691a      	ldr	r2, [r3, #16]
 8001f46:	438a      	bics	r2, r1
 8001f48:	611a      	str	r2, [r3, #16]
 8001f4a:	e7d2      	b.n	8001ef2 <HAL_ADC_Init+0x142>
 8001f4c:	fffffefd 	.word	0xfffffefd
 8001f50:	40012708 	.word	0x40012708
 8001f54:	fdffffff 	.word	0xfdffffff
 8001f58:	fffe0219 	.word	0xfffe0219
 8001f5c:	fffffc03 	.word	0xfffffc03
 8001f60:	ffc3ffff 	.word	0xffc3ffff

08001f64 <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f64:	6803      	ldr	r3, [r0, #0]
{
 8001f66:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f68:	689b      	ldr	r3, [r3, #8]
{
 8001f6a:	0004      	movs	r4, r0
    tmp_hal_status = HAL_BUSY;
 8001f6c:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f6e:	075b      	lsls	r3, r3, #29
 8001f70:	d41a      	bmi.n	8001fa8 <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 8001f72:	0025      	movs	r5, r4
 8001f74:	3550      	adds	r5, #80	; 0x50
 8001f76:	782b      	ldrb	r3, [r5, #0]
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d015      	beq.n	8001fa8 <HAL_ADC_Start+0x44>
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001f80:	69e3      	ldr	r3, [r4, #28]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d111      	bne.n	8001faa <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 8001f86:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001f88:	4a0b      	ldr	r2, [pc, #44]	; (8001fb8 <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 8001f8a:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8001f8c:	401a      	ands	r2, r3
 8001f8e:	2380      	movs	r3, #128	; 0x80
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f94:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 8001f96:	6563      	str	r3, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 8001f98:	65a0      	str	r0, [r4, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 8001f9a:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f9c:	6823      	ldr	r3, [r4, #0]
 8001f9e:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001fa0:	6899      	ldr	r1, [r3, #8]
 8001fa2:	3a18      	subs	r2, #24
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	609a      	str	r2, [r3, #8]
}
 8001fa8:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8001faa:	0020      	movs	r0, r4
 8001fac:	f7ff fe96 	bl	8001cdc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001fb0:	2800      	cmp	r0, #0
 8001fb2:	d0e8      	beq.n	8001f86 <HAL_ADC_Start+0x22>
 8001fb4:	e7f8      	b.n	8001fa8 <HAL_ADC_Start+0x44>
 8001fb6:	46c0      	nop			; (mov r8, r8)
 8001fb8:	fffff0fe 	.word	0xfffff0fe

08001fbc <HAL_ADC_Stop>:
{
 8001fbc:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 8001fbe:	0006      	movs	r6, r0
 8001fc0:	3650      	adds	r6, #80	; 0x50
 8001fc2:	7833      	ldrb	r3, [r6, #0]
{
 8001fc4:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 8001fc6:	2002      	movs	r0, #2
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d012      	beq.n	8001ff2 <HAL_ADC_Stop+0x36>
 8001fcc:	2501      	movs	r5, #1
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001fce:	0020      	movs	r0, r4
  __HAL_LOCK(hadc);
 8001fd0:	7035      	strb	r5, [r6, #0]
  tmp_hal_status = ADC_ConversionStop(hadc);
 8001fd2:	f7ff febf 	bl	8001d54 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001fd6:	2800      	cmp	r0, #0
 8001fd8:	d109      	bne.n	8001fee <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 8001fda:	0020      	movs	r0, r4
 8001fdc:	f7ff fe46 	bl	8001c6c <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001fe0:	2800      	cmp	r0, #0
 8001fe2:	d104      	bne.n	8001fee <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8001fe4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001fe6:	4a03      	ldr	r2, [pc, #12]	; (8001ff4 <HAL_ADC_Stop+0x38>)
 8001fe8:	4013      	ands	r3, r2
 8001fea:	431d      	orrs	r5, r3
 8001fec:	6565      	str	r5, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8001fee:	2300      	movs	r3, #0
 8001ff0:	7033      	strb	r3, [r6, #0]
}
 8001ff2:	bd70      	pop	{r4, r5, r6, pc}
 8001ff4:	fffffefe 	.word	0xfffffefe

08001ff8 <HAL_ADC_PollForConversion>:
{
 8001ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001ffa:	6945      	ldr	r5, [r0, #20]
{
 8001ffc:	0004      	movs	r4, r0
 8001ffe:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002000:	2d08      	cmp	r5, #8
 8002002:	d00d      	beq.n	8002020 <HAL_ADC_PollForConversion+0x28>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8002004:	6803      	ldr	r3, [r0, #0]
 8002006:	2001      	movs	r0, #1
 8002008:	68db      	ldr	r3, [r3, #12]
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800200a:	250c      	movs	r5, #12
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 800200c:	4203      	tst	r3, r0
 800200e:	d007      	beq.n	8002020 <HAL_ADC_PollForConversion+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002010:	2320      	movs	r3, #32
 8002012:	6d62      	ldr	r2, [r4, #84]	; 0x54
      __HAL_UNLOCK(hadc);
 8002014:	3450      	adds	r4, #80	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002016:	4313      	orrs	r3, r2
 8002018:	6063      	str	r3, [r4, #4]
      __HAL_UNLOCK(hadc);
 800201a:	2300      	movs	r3, #0
 800201c:	7023      	strb	r3, [r4, #0]
}
 800201e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  tickstart = HAL_GetTick();
 8002020:	f7ff fdf6 	bl	8001c10 <HAL_GetTick>
 8002024:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002026:	6823      	ldr	r3, [r4, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	4215      	tst	r5, r2
 800202c:	d024      	beq.n	8002078 <HAL_ADC_PollForConversion+0x80>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800202e:	2280      	movs	r2, #128	; 0x80
 8002030:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002032:	0092      	lsls	r2, r2, #2
 8002034:	430a      	orrs	r2, r1
 8002036:	6562      	str	r2, [r4, #84]	; 0x54
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002038:	22c0      	movs	r2, #192	; 0xc0
 800203a:	68d9      	ldr	r1, [r3, #12]
 800203c:	0112      	lsls	r2, r2, #4
 800203e:	4211      	tst	r1, r2
 8002040:	d113      	bne.n	800206a <HAL_ADC_PollForConversion+0x72>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002042:	1c62      	adds	r2, r4, #1
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002044:	7fd2      	ldrb	r2, [r2, #31]
 8002046:	2a00      	cmp	r2, #0
 8002048:	d10f      	bne.n	800206a <HAL_ADC_PollForConversion+0x72>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	0712      	lsls	r2, r2, #28
 800204e:	d50c      	bpl.n	800206a <HAL_ADC_PollForConversion+0x72>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002050:	689a      	ldr	r2, [r3, #8]
 8002052:	0752      	lsls	r2, r2, #29
 8002054:	d428      	bmi.n	80020a8 <HAL_ADC_PollForConversion+0xb0>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002056:	210c      	movs	r1, #12
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	438a      	bics	r2, r1
 800205c:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 800205e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002060:	4916      	ldr	r1, [pc, #88]	; (80020bc <HAL_ADC_PollForConversion+0xc4>)
 8002062:	4011      	ands	r1, r2
 8002064:	2201      	movs	r2, #1
 8002066:	430a      	orrs	r2, r1
 8002068:	6562      	str	r2, [r4, #84]	; 0x54
  return HAL_OK;
 800206a:	2000      	movs	r0, #0
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800206c:	69a2      	ldr	r2, [r4, #24]
 800206e:	4282      	cmp	r2, r0
 8002070:	d1d5      	bne.n	800201e <HAL_ADC_PollForConversion+0x26>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002072:	220c      	movs	r2, #12
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	e7d2      	b.n	800201e <HAL_ADC_PollForConversion+0x26>
    if(Timeout != HAL_MAX_DELAY)
 8002078:	1c72      	adds	r2, r6, #1
 800207a:	d0d5      	beq.n	8002028 <HAL_ADC_PollForConversion+0x30>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800207c:	2e00      	cmp	r6, #0
 800207e:	d10d      	bne.n	800209c <HAL_ADC_PollForConversion+0xa4>
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002080:	002a      	movs	r2, r5
 8002082:	6823      	ldr	r3, [r4, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	401a      	ands	r2, r3
 8002088:	421d      	tst	r5, r3
 800208a:	d1cc      	bne.n	8002026 <HAL_ADC_PollForConversion+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800208c:	2304      	movs	r3, #4
 800208e:	6d61      	ldr	r1, [r4, #84]	; 0x54
          __HAL_UNLOCK(hadc);
 8002090:	3450      	adds	r4, #80	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002092:	430b      	orrs	r3, r1
 8002094:	6063      	str	r3, [r4, #4]
          return HAL_TIMEOUT;
 8002096:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 8002098:	7022      	strb	r2, [r4, #0]
          return HAL_TIMEOUT;
 800209a:	e7c0      	b.n	800201e <HAL_ADC_PollForConversion+0x26>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800209c:	f7ff fdb8 	bl	8001c10 <HAL_GetTick>
 80020a0:	1bc0      	subs	r0, r0, r7
 80020a2:	42b0      	cmp	r0, r6
 80020a4:	d8ec      	bhi.n	8002080 <HAL_ADC_PollForConversion+0x88>
 80020a6:	e7be      	b.n	8002026 <HAL_ADC_PollForConversion+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020a8:	2220      	movs	r2, #32
 80020aa:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80020ac:	430a      	orrs	r2, r1
 80020ae:	6562      	str	r2, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020b0:	2201      	movs	r2, #1
 80020b2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80020b4:	430a      	orrs	r2, r1
 80020b6:	65a2      	str	r2, [r4, #88]	; 0x58
 80020b8:	e7d7      	b.n	800206a <HAL_ADC_PollForConversion+0x72>
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	fffffefe 	.word	0xfffffefe

080020c0 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80020c0:	6803      	ldr	r3, [r0, #0]
 80020c2:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80020c4:	4770      	bx	lr
	...

080020c8 <HAL_ADC_ConfigChannel>:
{
 80020c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hadc);
 80020ca:	0004      	movs	r4, r0
 80020cc:	3450      	adds	r4, #80	; 0x50
 80020ce:	7822      	ldrb	r2, [r4, #0]
{
 80020d0:	0003      	movs	r3, r0
 80020d2:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 80020d4:	2002      	movs	r0, #2
 80020d6:	2a01      	cmp	r2, #1
 80020d8:	d00b      	beq.n	80020f2 <HAL_ADC_ConfigChannel+0x2a>
 80020da:	3801      	subs	r0, #1
 80020dc:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	6891      	ldr	r1, [r2, #8]
 80020e2:	0749      	lsls	r1, r1, #29
 80020e4:	d506      	bpl.n	80020f4 <HAL_ADC_ConfigChannel+0x2c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020e6:	2220      	movs	r2, #32
 80020e8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80020ea:	430a      	orrs	r2, r1
 80020ec:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80020ee:	2300      	movs	r3, #0
 80020f0:	7023      	strb	r3, [r4, #0]
}
 80020f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80020f4:	2180      	movs	r1, #128	; 0x80
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80020f6:	682b      	ldr	r3, [r5, #0]
  if (sConfig->Rank != ADC_RANK_NONE)
 80020f8:	4e20      	ldr	r6, [pc, #128]	; (800217c <HAL_ADC_ConfigChannel+0xb4>)
 80020fa:	686f      	ldr	r7, [r5, #4]
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80020fc:	0358      	lsls	r0, r3, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80020fe:	02c9      	lsls	r1, r1, #11
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002100:	0b40      	lsrs	r0, r0, #13
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002102:	4019      	ands	r1, r3
  if (sConfig->Rank != ADC_RANK_NONE)
 8002104:	42b7      	cmp	r7, r6
 8002106:	d021      	beq.n	800214c <HAL_ADC_ConfigChannel+0x84>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002108:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800210a:	4318      	orrs	r0, r3
 800210c:	6290      	str	r0, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800210e:	2900      	cmp	r1, #0
 8002110:	d008      	beq.n	8002124 <HAL_ADC_ConfigChannel+0x5c>
      ADC->CCR |= ADC_CCR_TSEN;   
 8002112:	2380      	movs	r3, #128	; 0x80
 8002114:	4a1a      	ldr	r2, [pc, #104]	; (8002180 <HAL_ADC_ConfigChannel+0xb8>)
 8002116:	041b      	lsls	r3, r3, #16
 8002118:	6811      	ldr	r1, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800211a:	200a      	movs	r0, #10
      ADC->CCR |= ADC_CCR_TSEN;   
 800211c:	430b      	orrs	r3, r1
 800211e:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002120:	f7ff fd8e 	bl	8001c40 <ADC_DelayMicroSecond>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002124:	682a      	ldr	r2, [r5, #0]
 8002126:	0393      	lsls	r3, r2, #14
 8002128:	d505      	bpl.n	8002136 <HAL_ADC_ConfigChannel+0x6e>
      ADC->CCR |= ADC_CCR_VREFEN;   
 800212a:	2380      	movs	r3, #128	; 0x80
 800212c:	4914      	ldr	r1, [pc, #80]	; (8002180 <HAL_ADC_ConfigChannel+0xb8>)
 800212e:	03db      	lsls	r3, r3, #15
 8002130:	6808      	ldr	r0, [r1, #0]
 8002132:	4303      	orrs	r3, r0
 8002134:	600b      	str	r3, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002136:	03d3      	lsls	r3, r2, #15
 8002138:	d505      	bpl.n	8002146 <HAL_ADC_ConfigChannel+0x7e>
      ADC->CCR |= ADC_CCR_VLCDEN;   
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	4a10      	ldr	r2, [pc, #64]	; (8002180 <HAL_ADC_ConfigChannel+0xb8>)
 800213e:	045b      	lsls	r3, r3, #17
 8002140:	6811      	ldr	r1, [r2, #0]
 8002142:	430b      	orrs	r3, r1
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8002144:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 8002146:	2000      	movs	r0, #0
 8002148:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 800214a:	e7d2      	b.n	80020f2 <HAL_ADC_ConfigChannel+0x2a>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 800214c:	6a95      	ldr	r5, [r2, #40]	; 0x28
 800214e:	4385      	bics	r5, r0
 8002150:	6295      	str	r5, [r2, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8002152:	2900      	cmp	r1, #0
 8002154:	d004      	beq.n	8002160 <HAL_ADC_ConfigChannel+0x98>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8002156:	490a      	ldr	r1, [pc, #40]	; (8002180 <HAL_ADC_ConfigChannel+0xb8>)
 8002158:	480a      	ldr	r0, [pc, #40]	; (8002184 <HAL_ADC_ConfigChannel+0xbc>)
 800215a:	680a      	ldr	r2, [r1, #0]
 800215c:	4002      	ands	r2, r0
 800215e:	600a      	str	r2, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8002160:	039a      	lsls	r2, r3, #14
 8002162:	d504      	bpl.n	800216e <HAL_ADC_ConfigChannel+0xa6>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8002164:	4906      	ldr	r1, [pc, #24]	; (8002180 <HAL_ADC_ConfigChannel+0xb8>)
 8002166:	4808      	ldr	r0, [pc, #32]	; (8002188 <HAL_ADC_ConfigChannel+0xc0>)
 8002168:	680a      	ldr	r2, [r1, #0]
 800216a:	4002      	ands	r2, r0
 800216c:	600a      	str	r2, [r1, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800216e:	03db      	lsls	r3, r3, #15
 8002170:	d5e9      	bpl.n	8002146 <HAL_ADC_ConfigChannel+0x7e>
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8002172:	4a03      	ldr	r2, [pc, #12]	; (8002180 <HAL_ADC_ConfigChannel+0xb8>)
 8002174:	4905      	ldr	r1, [pc, #20]	; (800218c <HAL_ADC_ConfigChannel+0xc4>)
 8002176:	6813      	ldr	r3, [r2, #0]
 8002178:	400b      	ands	r3, r1
 800217a:	e7e3      	b.n	8002144 <HAL_ADC_ConfigChannel+0x7c>
 800217c:	00001001 	.word	0x00001001
 8002180:	40012708 	.word	0x40012708
 8002184:	ff7fffff 	.word	0xff7fffff
 8002188:	ffbfffff 	.word	0xffbfffff
 800218c:	feffffff 	.word	0xfeffffff

08002190 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002192:	0005      	movs	r5, r0
 8002194:	3550      	adds	r5, #80	; 0x50
 8002196:	782b      	ldrb	r3, [r5, #0]
{
 8002198:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 800219a:	2002      	movs	r0, #2
 800219c:	2b01      	cmp	r3, #1
 800219e:	d048      	beq.n	8002232 <HAL_ADCEx_Calibration_Start+0xa2>
 80021a0:	2301      	movs	r3, #1
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021a2:	2203      	movs	r2, #3
  __HAL_LOCK(hadc);
 80021a4:	702b      	strb	r3, [r5, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021a6:	6823      	ldr	r3, [r4, #0]
 80021a8:	6898      	ldr	r0, [r3, #8]
 80021aa:	4010      	ands	r0, r2
 80021ac:	2801      	cmp	r0, #1
 80021ae:	d109      	bne.n	80021c4 <HAL_ADCEx_Calibration_Start+0x34>
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	4202      	tst	r2, r0
 80021b4:	d006      	beq.n	80021c4 <HAL_ADCEx_Calibration_Start+0x34>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021b6:	2320      	movs	r3, #32
 80021b8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80021ba:	4313      	orrs	r3, r2
 80021bc:	6563      	str	r3, [r4, #84]	; 0x54
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021be:	2300      	movs	r3, #0
 80021c0:	702b      	strb	r3, [r5, #0]
  
  /* Return function status */
  return tmp_hal_status;
 80021c2:	e036      	b.n	8002232 <HAL_ADCEx_Calibration_Start+0xa2>
    ADC_STATE_CLR_SET(hadc->State, 
 80021c4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80021c6:	491b      	ldr	r1, [pc, #108]	; (8002234 <HAL_ADCEx_Calibration_Start+0xa4>)
 80021c8:	4011      	ands	r1, r2
 80021ca:	2202      	movs	r2, #2
 80021cc:	430a      	orrs	r2, r1
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80021ce:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State, 
 80021d0:	6562      	str	r2, [r4, #84]	; 0x54
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80021d2:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80021d4:	68da      	ldr	r2, [r3, #12]
 80021d6:	438a      	bics	r2, r1
 80021d8:	60da      	str	r2, [r3, #12]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80021da:	2280      	movs	r2, #128	; 0x80
 80021dc:	6899      	ldr	r1, [r3, #8]
 80021de:	0612      	lsls	r2, r2, #24
 80021e0:	430a      	orrs	r2, r1
 80021e2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 80021e4:	f7ff fd14 	bl	8001c10 <HAL_GetTick>
 80021e8:	0007      	movs	r7, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80021ea:	6823      	ldr	r3, [r4, #0]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	2a00      	cmp	r2, #0
 80021f0:	db0c      	blt.n	800220c <HAL_ADCEx_Calibration_Start+0x7c>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80021f2:	2203      	movs	r2, #3
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80021f4:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80021f6:	4016      	ands	r6, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80021f8:	430e      	orrs	r6, r1
 80021fa:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 80021fc:	6d63      	ldr	r3, [r4, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021fe:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8002200:	4393      	bics	r3, r2
 8002202:	001a      	movs	r2, r3
 8002204:	2301      	movs	r3, #1
 8002206:	4313      	orrs	r3, r2
 8002208:	6563      	str	r3, [r4, #84]	; 0x54
 800220a:	e7d8      	b.n	80021be <HAL_ADCEx_Calibration_Start+0x2e>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800220c:	f7ff fd00 	bl	8001c10 <HAL_GetTick>
 8002210:	1bc0      	subs	r0, r0, r7
 8002212:	280a      	cmp	r0, #10
 8002214:	d9e9      	bls.n	80021ea <HAL_ADCEx_Calibration_Start+0x5a>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002216:	6823      	ldr	r3, [r4, #0]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	2b00      	cmp	r3, #0
 800221c:	dae5      	bge.n	80021ea <HAL_ADCEx_Calibration_Start+0x5a>
          ADC_STATE_CLR_SET(hadc->State,
 800221e:	2212      	movs	r2, #18
 8002220:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8002222:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 8002224:	4393      	bics	r3, r2
 8002226:	001a      	movs	r2, r3
 8002228:	2310      	movs	r3, #16
 800222a:	4313      	orrs	r3, r2
 800222c:	6563      	str	r3, [r4, #84]	; 0x54
          __HAL_UNLOCK(hadc);
 800222e:	2300      	movs	r3, #0
 8002230:	702b      	strb	r3, [r5, #0]
}
 8002232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002234:	fffffefd 	.word	0xfffffefd

08002238 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002238:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800223a:	25ff      	movs	r5, #255	; 0xff
 800223c:	2403      	movs	r4, #3
 800223e:	002a      	movs	r2, r5
 8002240:	4004      	ands	r4, r0
 8002242:	00e4      	lsls	r4, r4, #3
 8002244:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002246:	0189      	lsls	r1, r1, #6
 8002248:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800224a:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800224c:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800224e:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8002250:	2800      	cmp	r0, #0
 8002252:	db0a      	blt.n	800226a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002254:	24c0      	movs	r4, #192	; 0xc0
 8002256:	4b0b      	ldr	r3, [pc, #44]	; (8002284 <HAL_NVIC_SetPriority+0x4c>)
 8002258:	0880      	lsrs	r0, r0, #2
 800225a:	0080      	lsls	r0, r0, #2
 800225c:	18c0      	adds	r0, r0, r3
 800225e:	00a4      	lsls	r4, r4, #2
 8002260:	5903      	ldr	r3, [r0, r4]
 8002262:	401a      	ands	r2, r3
 8002264:	4311      	orrs	r1, r2
 8002266:	5101      	str	r1, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002268:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800226a:	200f      	movs	r0, #15
 800226c:	4003      	ands	r3, r0
 800226e:	3b08      	subs	r3, #8
 8002270:	4805      	ldr	r0, [pc, #20]	; (8002288 <HAL_NVIC_SetPriority+0x50>)
 8002272:	089b      	lsrs	r3, r3, #2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	181b      	adds	r3, r3, r0
 8002278:	69d8      	ldr	r0, [r3, #28]
 800227a:	4002      	ands	r2, r0
 800227c:	4311      	orrs	r1, r2
 800227e:	61d9      	str	r1, [r3, #28]
 8002280:	e7f2      	b.n	8002268 <HAL_NVIC_SetPriority+0x30>
 8002282:	46c0      	nop			; (mov r8, r8)
 8002284:	e000e100 	.word	0xe000e100
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800228c:	2800      	cmp	r0, #0
 800228e:	db05      	blt.n	800229c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002290:	231f      	movs	r3, #31
 8002292:	4018      	ands	r0, r3
 8002294:	3b1e      	subs	r3, #30
 8002296:	4083      	lsls	r3, r0
 8002298:	4a01      	ldr	r2, [pc, #4]	; (80022a0 <HAL_NVIC_EnableIRQ+0x14>)
 800229a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800229c:	4770      	bx	lr
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	e000e100 	.word	0xe000e100

080022a4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022a4:	2280      	movs	r2, #128	; 0x80
 80022a6:	1e43      	subs	r3, r0, #1
 80022a8:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80022aa:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d20d      	bcs.n	80022cc <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022b0:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022b2:	4a07      	ldr	r2, [pc, #28]	; (80022d0 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022b4:	4807      	ldr	r0, [pc, #28]	; (80022d4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022b6:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022b8:	6a03      	ldr	r3, [r0, #32]
 80022ba:	0609      	lsls	r1, r1, #24
 80022bc:	021b      	lsls	r3, r3, #8
 80022be:	0a1b      	lsrs	r3, r3, #8
 80022c0:	430b      	orrs	r3, r1
 80022c2:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022c4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022c6:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022c8:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ca:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80022cc:	4770      	bx	lr
 80022ce:	46c0      	nop			; (mov r8, r8)
 80022d0:	e000e010 	.word	0xe000e010
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 80022d8:	b510      	push	{r4, lr}
 80022da:	0004      	movs	r4, r0
  /* Check DAC handle */
  if(hdac == NULL)
  {
     return HAL_ERROR;
 80022dc:	2001      	movs	r0, #1
  if(hdac == NULL)
 80022de:	2c00      	cmp	r4, #0
 80022e0:	d00d      	beq.n	80022fe <HAL_DAC_Init+0x26>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 80022e2:	7923      	ldrb	r3, [r4, #4]
 80022e4:	b2da      	uxtb	r2, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d103      	bne.n	80022f2 <HAL_DAC_Init+0x1a>
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80022ea:	0020      	movs	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 80022ec:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 80022ee:	f7fe fd71 	bl	8000dd4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80022f2:	2302      	movs	r3, #2

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80022f4:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80022f6:	7123      	strb	r3, [r4, #4]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80022f8:	3b01      	subs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80022fa:	60e0      	str	r0, [r4, #12]
  hdac->State = HAL_DAC_STATE_READY;
 80022fc:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 80022fe:	bd10      	pop	{r4, pc}

08002300 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002300:	b530      	push	{r4, r5, lr}
 8002302:	000c      	movs	r4, r1
 8002304:	2102      	movs	r1, #2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002306:	7945      	ldrb	r5, [r0, #5]
{
 8002308:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 800230a:	0008      	movs	r0, r1
 800230c:	2d01      	cmp	r5, #1
 800230e:	d014      	beq.n	800233a <HAL_DAC_ConfigChannel+0x3a>
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002310:	4d0a      	ldr	r5, [pc, #40]	; (800233c <HAL_DAC_ConfigChannel+0x3c>)
  tmpreg1 = hdac->Instance->CR;
 8002312:	6818      	ldr	r0, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002314:	4095      	lsls	r5, r2
  hdac->State = HAL_DAC_STATE_BUSY;
 8002316:	7119      	strb	r1, [r3, #4]
  tmpreg1 = hdac->Instance->CR;
 8002318:	6801      	ldr	r1, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800231a:	43a9      	bics	r1, r5
 800231c:	000d      	movs	r5, r1
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800231e:	cc12      	ldmia	r4, {r1, r4}
 8002320:	4321      	orrs	r1, r4
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8002322:	24c0      	movs	r4, #192	; 0xc0
  tmpreg1 |= tmpreg2 << Channel;
 8002324:	4091      	lsls	r1, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8002326:	4094      	lsls	r4, r2
  tmpreg1 |= tmpreg2 << Channel;
 8002328:	4329      	orrs	r1, r5
  hdac->Instance->CR = tmpreg1;
 800232a:	6001      	str	r1, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 800232c:	6801      	ldr	r1, [r0, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800232e:	2201      	movs	r2, #1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 8002330:	43a1      	bics	r1, r4
 8002332:	6001      	str	r1, [r0, #0]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002334:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8002336:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 8002338:	7158      	strb	r0, [r3, #5]

  /* Return function status */
  return HAL_OK;
}
 800233a:	bd30      	pop	{r4, r5, pc}
 800233c:	00000ffe 	.word	0x00000ffe

08002340 <HAL_DAC_Start>:
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002340:	2202      	movs	r2, #2
{
 8002342:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdac);
 8002344:	7944      	ldrb	r4, [r0, #5]
{
 8002346:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 8002348:	0010      	movs	r0, r2
 800234a:	2c01      	cmp	r4, #1
 800234c:	d017      	beq.n	800237e <HAL_DAC_Start+0x3e>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 800234e:	3801      	subs	r0, #1
 8002350:	0005      	movs	r5, r0
 8002352:	408d      	lsls	r5, r1
 8002354:	0029      	movs	r1, r5
  hdac->State = HAL_DAC_STATE_BUSY;
 8002356:	711a      	strb	r2, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	6814      	ldr	r4, [r2, #0]
 800235c:	4321      	orrs	r1, r4
 800235e:	6011      	str	r1, [r2, #0]

  tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8002360:	6814      	ldr	r4, [r2, #0]
  tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8002362:	6811      	ldr	r1, [r2, #0]
  /* Check if software trigger enabled */
  if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8002364:	0764      	lsls	r4, r4, #29
 8002366:	d506      	bpl.n	8002376 <HAL_DAC_Start+0x36>
  tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8002368:	2438      	movs	r4, #56	; 0x38
 800236a:	4021      	ands	r1, r4
  if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 800236c:	42a1      	cmp	r1, r4
 800236e:	d102      	bne.n	8002376 <HAL_DAC_Start+0x36>
  {
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002370:	6851      	ldr	r1, [r2, #4]
 8002372:	4308      	orrs	r0, r1
 8002374:	6050      	str	r0, [r2, #4]
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002376:	2201      	movs	r2, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002378:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 800237a:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 800237c:	7158      	strb	r0, [r3, #5]

  /* Return function status */
  return HAL_OK;
}
 800237e:	bd30      	pop	{r4, r5, pc}

08002380 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002380:	0001      	movs	r1, r0
  __IO uint32_t tmp = 0U;
 8002382:	2000      	movs	r0, #0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance; 
 8002384:	6809      	ldr	r1, [r1, #0]
{
 8002386:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0U;
 8002388:	9001      	str	r0, [sp, #4]
  tmp = (uint32_t)hdac->Instance; 
 800238a:	9101      	str	r1, [sp, #4]
  tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800238c:	9901      	ldr	r1, [sp, #4]
 800238e:	3108      	adds	r1, #8
 8002390:	1889      	adds	r1, r1, r2
 8002392:	9101      	str	r1, [sp, #4]

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002394:	9a01      	ldr	r2, [sp, #4]
 8002396:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
}
 8002398:	b002      	add	sp, #8
 800239a:	4770      	bx	lr

0800239c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800239c:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800239e:	1d84      	adds	r4, r0, #6
 80023a0:	7fe3      	ldrb	r3, [r4, #31]
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d004      	beq.n	80023b0 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023a6:	2304      	movs	r3, #4
 80023a8:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 80023aa:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 80023ac:	0018      	movs	r0, r3
 80023ae:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023b0:	210e      	movs	r1, #14
 80023b2:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80023b4:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	438a      	bics	r2, r1
 80023ba:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80023bc:	2201      	movs	r2, #1
 80023be:	6819      	ldr	r1, [r3, #0]
 80023c0:	4391      	bics	r1, r2
 80023c2:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80023c4:	231c      	movs	r3, #28
 80023c6:	402b      	ands	r3, r5
 80023c8:	0015      	movs	r5, r2
 80023ca:	409d      	lsls	r5, r3
 80023cc:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 80023ce:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80023d0:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80023d2:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 80023d4:	2400      	movs	r4, #0
 80023d6:	77dc      	strb	r4, [r3, #31]
    if(hdma->XferAbortCallback != NULL)
 80023d8:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 80023da:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 80023dc:	42a2      	cmp	r2, r4
 80023de:	d0e5      	beq.n	80023ac <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80023e0:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80023e2:	0023      	movs	r3, r4
 80023e4:	e7e2      	b.n	80023ac <HAL_DMA_Abort_IT+0x10>

080023e6 <HAL_DMA_GetState>:
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
  /* Return DMA handle state */
  return hdma->State;
 80023e6:	3006      	adds	r0, #6
 80023e8:	7fc0      	ldrb	r0, [r0, #31]
 80023ea:	b2c0      	uxtb	r0, r0
}
 80023ec:	4770      	bx	lr
	...

080023f0 <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80023f0:	4a28      	ldr	r2, [pc, #160]	; (8002494 <FLASH_SetErrorCode+0xa4>)
 80023f2:	2180      	movs	r1, #128	; 0x80
 80023f4:	6990      	ldr	r0, [r2, #24]
 80023f6:	0049      	lsls	r1, r1, #1
 80023f8:	0003      	movs	r3, r0
{
 80023fa:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80023fc:	400b      	ands	r3, r1
 80023fe:	4208      	tst	r0, r1
 8002400:	d005      	beq.n	800240e <FLASH_SetErrorCode+0x1e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002402:	2302      	movs	r3, #2
 8002404:	4824      	ldr	r0, [pc, #144]	; (8002498 <FLASH_SetErrorCode+0xa8>)
 8002406:	6944      	ldr	r4, [r0, #20]
 8002408:	4323      	orrs	r3, r4
 800240a:	6143      	str	r3, [r0, #20]
    flags |= FLASH_FLAG_WRPERR;
 800240c:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 800240e:	2080      	movs	r0, #128	; 0x80
 8002410:	6991      	ldr	r1, [r2, #24]
 8002412:	0080      	lsls	r0, r0, #2
 8002414:	4201      	tst	r1, r0
 8002416:	d005      	beq.n	8002424 <FLASH_SetErrorCode+0x34>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002418:	2101      	movs	r1, #1
 800241a:	4c1f      	ldr	r4, [pc, #124]	; (8002498 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_PGAERR;
 800241c:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800241e:	6965      	ldr	r5, [r4, #20]
 8002420:	4329      	orrs	r1, r5
 8002422:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 8002424:	2080      	movs	r0, #128	; 0x80
 8002426:	6991      	ldr	r1, [r2, #24]
 8002428:	00c0      	lsls	r0, r0, #3
 800242a:	4201      	tst	r1, r0
 800242c:	d005      	beq.n	800243a <FLASH_SetErrorCode+0x4a>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 800242e:	2108      	movs	r1, #8
 8002430:	4c19      	ldr	r4, [pc, #100]	; (8002498 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_SIZERR;
 8002432:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 8002434:	6965      	ldr	r5, [r4, #20]
 8002436:	4329      	orrs	r1, r5
 8002438:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800243a:	2080      	movs	r0, #128	; 0x80
 800243c:	6991      	ldr	r1, [r2, #24]
 800243e:	0100      	lsls	r0, r0, #4
 8002440:	4201      	tst	r1, r0
 8002442:	d005      	beq.n	8002450 <FLASH_SetErrorCode+0x60>
     *           cut of the STM32L031xx device or the first cut of the STM32L041xx
     *           device, this error should be ignored. The revId of the device
     *           can be retrieved via the HAL_GetREVID() function.
     *
     */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002444:	2104      	movs	r1, #4
 8002446:	4c14      	ldr	r4, [pc, #80]	; (8002498 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_OPTVERR;
 8002448:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800244a:	6965      	ldr	r5, [r4, #20]
 800244c:	4329      	orrs	r1, r5
 800244e:	6161      	str	r1, [r4, #20]
  }

  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR))
 8002450:	2080      	movs	r0, #128	; 0x80
 8002452:	6991      	ldr	r1, [r2, #24]
 8002454:	0180      	lsls	r0, r0, #6
 8002456:	4201      	tst	r1, r0
 8002458:	d005      	beq.n	8002466 <FLASH_SetErrorCode+0x76>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800245a:	2110      	movs	r1, #16
 800245c:	4c0e      	ldr	r4, [pc, #56]	; (8002498 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_RDERR;
 800245e:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002460:	6965      	ldr	r5, [r4, #20]
 8002462:	4329      	orrs	r1, r5
 8002464:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR))
 8002466:	6991      	ldr	r1, [r2, #24]
 8002468:	0389      	lsls	r1, r1, #14
 800246a:	d505      	bpl.n	8002478 <FLASH_SetErrorCode+0x88>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 800246c:	2020      	movs	r0, #32
 800246e:	4c0a      	ldr	r4, [pc, #40]	; (8002498 <FLASH_SetErrorCode+0xa8>)
    flags |= HAL_FLASH_ERROR_FWWERR;
 8002470:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_FWWERR;
 8002472:	6961      	ldr	r1, [r4, #20]
 8002474:	4301      	orrs	r1, r0
 8002476:	6161      	str	r1, [r4, #20]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR))
 8002478:	2080      	movs	r0, #128	; 0x80
 800247a:	6991      	ldr	r1, [r2, #24]
 800247c:	0240      	lsls	r0, r0, #9
 800247e:	4201      	tst	r1, r0
 8002480:	d005      	beq.n	800248e <FLASH_SetErrorCode+0x9e>
  { 
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8002482:	2140      	movs	r1, #64	; 0x40
 8002484:	4c04      	ldr	r4, [pc, #16]	; (8002498 <FLASH_SetErrorCode+0xa8>)
    flags |= FLASH_FLAG_NOTZEROERR;
 8002486:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_NOTZERO;
 8002488:	6965      	ldr	r5, [r4, #20]
 800248a:	4329      	orrs	r1, r5
 800248c:	6161      	str	r1, [r4, #20]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800248e:	6193      	str	r3, [r2, #24]
}  
 8002490:	bd30      	pop	{r4, r5, pc}
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	40022000 	.word	0x40022000
 8002498:	20000ec8 	.word	0x20000ec8

0800249c <FLASH_WaitForLastOperation>:
{
 800249c:	b570      	push	{r4, r5, r6, lr}
 800249e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80024a0:	f7ff fbb6 	bl	8001c10 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80024a4:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 80024a6:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80024a8:	4b18      	ldr	r3, [pc, #96]	; (800250c <FLASH_WaitForLastOperation+0x70>)
 80024aa:	699a      	ldr	r2, [r3, #24]
 80024ac:	4232      	tst	r2, r6
 80024ae:	d121      	bne.n	80024f4 <FLASH_WaitForLastOperation+0x58>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80024b0:	2202      	movs	r2, #2
 80024b2:	6999      	ldr	r1, [r3, #24]
 80024b4:	4211      	tst	r1, r2
 80024b6:	d000      	beq.n	80024ba <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80024b8:	619a      	str	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 80024ba:	699a      	ldr	r2, [r3, #24]
 80024bc:	05d2      	lsls	r2, r2, #23
 80024be:	d415      	bmi.n	80024ec <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 80024c0:	699a      	ldr	r2, [r3, #24]
  if( __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)     || 
 80024c2:	0592      	lsls	r2, r2, #22
 80024c4:	d412      	bmi.n	80024ec <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 80024c6:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR)     || 
 80024c8:	0552      	lsls	r2, r2, #21
 80024ca:	d40f      	bmi.n	80024ec <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 80024cc:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR)     || 
 80024ce:	0512      	lsls	r2, r2, #20
 80024d0:	d40c      	bmi.n	80024ec <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 80024d2:	699a      	ldr	r2, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR)    || 
 80024d4:	0492      	lsls	r2, r2, #18
 80024d6:	d409      	bmi.n	80024ec <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 80024d8:	6999      	ldr	r1, [r3, #24]
 80024da:	2280      	movs	r2, #128	; 0x80
 80024dc:	0008      	movs	r0, r1
 80024de:	0292      	lsls	r2, r2, #10
 80024e0:	4010      	ands	r0, r2
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR)      || 
 80024e2:	4211      	tst	r1, r2
 80024e4:	d102      	bne.n	80024ec <FLASH_WaitForLastOperation+0x50>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_NOTZEROERR) )
 80024e6:	699b      	ldr	r3, [r3, #24]
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_FWWERR)     || 
 80024e8:	03db      	lsls	r3, r3, #15
 80024ea:	d508      	bpl.n	80024fe <FLASH_WaitForLastOperation+0x62>
    FLASH_SetErrorCode();
 80024ec:	f7ff ff80 	bl	80023f0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 80024f0:	2001      	movs	r0, #1
 80024f2:	e004      	b.n	80024fe <FLASH_WaitForLastOperation+0x62>
    if (Timeout != HAL_MAX_DELAY)
 80024f4:	1c62      	adds	r2, r4, #1
 80024f6:	d0d8      	beq.n	80024aa <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80024f8:	2c00      	cmp	r4, #0
 80024fa:	d101      	bne.n	8002500 <FLASH_WaitForLastOperation+0x64>
        return HAL_TIMEOUT;
 80024fc:	2003      	movs	r0, #3
}
 80024fe:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002500:	f7ff fb86 	bl	8001c10 <HAL_GetTick>
 8002504:	1b40      	subs	r0, r0, r5
 8002506:	42a0      	cmp	r0, r4
 8002508:	d9ce      	bls.n	80024a8 <FLASH_WaitForLastOperation+0xc>
 800250a:	e7f7      	b.n	80024fc <FLASH_WaitForLastOperation+0x60>
 800250c:	40022000 	.word	0x40022000

08002510 <HAL_FLASHEx_DATAEEPROM_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
  uint32_t primask_bit;

  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8002510:	2201      	movs	r2, #1
 8002512:	4b08      	ldr	r3, [pc, #32]	; (8002534 <HAL_FLASHEx_DATAEEPROM_Unlock+0x24>)
    {
      return HAL_ERROR;
    }
  }

  return HAL_OK;  
 8002514:	2000      	movs	r0, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 8002516:	6859      	ldr	r1, [r3, #4]
 8002518:	4211      	tst	r1, r2
 800251a:	d00a      	beq.n	8002532 <HAL_FLASHEx_DATAEEPROM_Unlock+0x22>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800251c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8002520:	b672      	cpsid	i
    FLASH->PEKEYR = FLASH_PEKEY1;
 8002522:	4805      	ldr	r0, [pc, #20]	; (8002538 <HAL_FLASHEx_DATAEEPROM_Unlock+0x28>)
 8002524:	60d8      	str	r0, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 8002526:	4805      	ldr	r0, [pc, #20]	; (800253c <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 8002528:	60d8      	str	r0, [r3, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800252a:	f381 8810 	msr	PRIMASK, r1
    if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 800252e:	6858      	ldr	r0, [r3, #4]
 8002530:	4010      	ands	r0, r2
}
 8002532:	4770      	bx	lr
 8002534:	40022000 	.word	0x40022000
 8002538:	89abcdef 	.word	0x89abcdef
 800253c:	02030405 	.word	0x02030405

08002540 <HAL_FLASHEx_DATAEEPROM_Lock>:
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8002540:	2301      	movs	r3, #1
 8002542:	4a03      	ldr	r2, [pc, #12]	; (8002550 <HAL_FLASHEx_DATAEEPROM_Lock+0x10>)
  
  return HAL_OK;
}
 8002544:	2000      	movs	r0, #0
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8002546:	6851      	ldr	r1, [r2, #4]
 8002548:	430b      	orrs	r3, r1
 800254a:	6053      	str	r3, [r2, #4]
}
 800254c:	4770      	bx	lr
 800254e:	46c0      	nop			; (mov r8, r8)
 8002550:	40022000 	.word	0x40022000

08002554 <HAL_FLASHEx_DATAEEPROM_Program>:
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */

HAL_StatusTypeDef   HAL_FLASHEx_DATAEEPROM_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 8002554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef status = HAL_ERROR;
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002556:	4f12      	ldr	r7, [pc, #72]	; (80025a0 <HAL_FLASHEx_DATAEEPROM_Program+0x4c>)
{
 8002558:	0006      	movs	r6, r0
  __HAL_LOCK(&pFlash);
 800255a:	7c3b      	ldrb	r3, [r7, #16]
{
 800255c:	000d      	movs	r5, r1
 800255e:	0014      	movs	r4, r2
  __HAL_LOCK(&pFlash);
 8002560:	2002      	movs	r0, #2
 8002562:	2b01      	cmp	r3, #1
 8002564:	d00c      	beq.n	8002580 <HAL_FLASHEx_DATAEEPROM_Program+0x2c>
 8002566:	2301      	movs	r3, #1
  /* Check the parameters */
  assert_param(IS_TYPEPROGRAMDATA(TypeProgram));
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002568:	480e      	ldr	r0, [pc, #56]	; (80025a4 <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
  __HAL_LOCK(&pFlash);
 800256a:	743b      	strb	r3, [r7, #16]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800256c:	f7ff ff96 	bl	800249c <FLASH_WaitForLastOperation>
  
  if(status == HAL_OK)
 8002570:	2800      	cmp	r0, #0
 8002572:	d103      	bne.n	800257c <HAL_FLASHEx_DATAEEPROM_Program+0x28>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002574:	6178      	str	r0, [r7, #20]

    if(TypeProgram == FLASH_TYPEPROGRAMDATA_WORD)
 8002576:	2e02      	cmp	r6, #2
 8002578:	d103      	bne.n	8002582 <HAL_FLASHEx_DATAEEPROM_Program+0x2e>
    {
      /* Program word (32-bit) at a specified address.*/
      *(__IO uint32_t *)Address = Data;
 800257a:	602c      	str	r4, [r5, #0]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800257c:	2300      	movs	r3, #0
 800257e:	743b      	strb	r3, [r7, #16]

  return status;
}
 8002580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_HALFWORD)
 8002582:	2e01      	cmp	r6, #1
 8002584:	d102      	bne.n	800258c <HAL_FLASHEx_DATAEEPROM_Program+0x38>
      *(__IO uint16_t *)Address = (uint16_t) Data;
 8002586:	b2a4      	uxth	r4, r4
 8002588:	802c      	strh	r4, [r5, #0]
 800258a:	e7f7      	b.n	800257c <HAL_FLASHEx_DATAEEPROM_Program+0x28>
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_BYTE)
 800258c:	2e00      	cmp	r6, #0
 800258e:	d003      	beq.n	8002598 <HAL_FLASHEx_DATAEEPROM_Program+0x44>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002590:	4804      	ldr	r0, [pc, #16]	; (80025a4 <HAL_FLASHEx_DATAEEPROM_Program+0x50>)
 8002592:	f7ff ff83 	bl	800249c <FLASH_WaitForLastOperation>
 8002596:	e7f1      	b.n	800257c <HAL_FLASHEx_DATAEEPROM_Program+0x28>
      *(__IO uint8_t *)Address = (uint8_t) Data;
 8002598:	b2e4      	uxtb	r4, r4
 800259a:	702c      	strb	r4, [r5, #0]
 800259c:	e7ee      	b.n	800257c <HAL_FLASHEx_DATAEEPROM_Program+0x28>
 800259e:	46c0      	nop			; (mov r8, r8)
 80025a0:	20000ec8 	.word	0x20000ec8
 80025a4:	0000c350 	.word	0x0000c350

080025a8 <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80025a8:	4a58      	ldr	r2, [pc, #352]	; (800270c <HAL_GPIO_Init+0x164>)
{
 80025aa:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80025ac:	1882      	adds	r2, r0, r2
 80025ae:	1e54      	subs	r4, r2, #1
 80025b0:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 80025b2:	2300      	movs	r3, #0
{
 80025b4:	b087      	sub	sp, #28
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80025b6:	3205      	adds	r2, #5
{
 80025b8:	9103      	str	r1, [sp, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80025ba:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80025bc:	9a03      	ldr	r2, [sp, #12]
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	0014      	movs	r4, r2
 80025c2:	40dc      	lsrs	r4, r3
 80025c4:	d101      	bne.n	80025ca <HAL_GPIO_Init+0x22>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 80025c6:	b007      	add	sp, #28
 80025c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80025ca:	2101      	movs	r1, #1
 80025cc:	000d      	movs	r5, r1
 80025ce:	0014      	movs	r4, r2
 80025d0:	409d      	lsls	r5, r3
 80025d2:	402c      	ands	r4, r5
 80025d4:	468c      	mov	ip, r1
 80025d6:	9402      	str	r4, [sp, #8]
    if (iocurrent)
 80025d8:	422a      	tst	r2, r5
 80025da:	d100      	bne.n	80025de <HAL_GPIO_Init+0x36>
 80025dc:	e094      	b.n	8002708 <HAL_GPIO_Init+0x160>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80025de:	2403      	movs	r4, #3
 80025e0:	9a03      	ldr	r2, [sp, #12]
 80025e2:	005e      	lsls	r6, r3, #1
 80025e4:	6852      	ldr	r2, [r2, #4]
 80025e6:	9201      	str	r2, [sp, #4]
 80025e8:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80025ea:	40b4      	lsls	r4, r6
 80025ec:	43e1      	mvns	r1, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80025ee:	1e54      	subs	r4, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80025f0:	9104      	str	r1, [sp, #16]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80025f2:	4564      	cmp	r4, ip
 80025f4:	d82a      	bhi.n	800264c <HAL_GPIO_Init+0xa4>
        temp = GPIOx->OSPEEDR;
 80025f6:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80025f8:	400f      	ands	r7, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025fa:	9903      	ldr	r1, [sp, #12]
 80025fc:	68cc      	ldr	r4, [r1, #12]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025fe:	9901      	ldr	r1, [sp, #4]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002600:	40b4      	lsls	r4, r6
 8002602:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 8002604:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002606:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002608:	43ac      	bics	r4, r5
 800260a:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800260c:	090c      	lsrs	r4, r1, #4
 800260e:	4661      	mov	r1, ip
 8002610:	400c      	ands	r4, r1
 8002612:	409c      	lsls	r4, r3
 8002614:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8002616:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8002618:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800261a:	9904      	ldr	r1, [sp, #16]
 800261c:	400d      	ands	r5, r1
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800261e:	9903      	ldr	r1, [sp, #12]
 8002620:	688c      	ldr	r4, [r1, #8]
 8002622:	40b4      	lsls	r4, r6
 8002624:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8002626:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002628:	2a02      	cmp	r2, #2
 800262a:	d111      	bne.n	8002650 <HAL_GPIO_Init+0xa8>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800262c:	2507      	movs	r5, #7
 800262e:	210f      	movs	r1, #15
 8002630:	401d      	ands	r5, r3
 8002632:	00ad      	lsls	r5, r5, #2
 8002634:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3U];
 8002636:	08dc      	lsrs	r4, r3, #3
 8002638:	00a4      	lsls	r4, r4, #2
 800263a:	1904      	adds	r4, r0, r4
 800263c:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800263e:	438f      	bics	r7, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002640:	9903      	ldr	r1, [sp, #12]
 8002642:	6909      	ldr	r1, [r1, #16]
 8002644:	40a9      	lsls	r1, r5
 8002646:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8002648:	6227      	str	r7, [r4, #32]
 800264a:	e001      	b.n	8002650 <HAL_GPIO_Init+0xa8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800264c:	2a03      	cmp	r2, #3
 800264e:	d1e3      	bne.n	8002618 <HAL_GPIO_Init+0x70>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002650:	40b2      	lsls	r2, r6
      temp = GPIOx->MODER;
 8002652:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002654:	9904      	ldr	r1, [sp, #16]
 8002656:	4021      	ands	r1, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002658:	430a      	orrs	r2, r1
      GPIOx->MODER = temp;
 800265a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800265c:	22c0      	movs	r2, #192	; 0xc0
 800265e:	9901      	ldr	r1, [sp, #4]
 8002660:	0292      	lsls	r2, r2, #10
 8002662:	4211      	tst	r1, r2
 8002664:	d050      	beq.n	8002708 <HAL_GPIO_Init+0x160>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002666:	2701      	movs	r7, #1
 8002668:	4c29      	ldr	r4, [pc, #164]	; (8002710 <HAL_GPIO_Init+0x168>)
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800266a:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266c:	6b62      	ldr	r2, [r4, #52]	; 0x34
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800266e:	001d      	movs	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002670:	433a      	orrs	r2, r7
 8002672:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8002674:	4a27      	ldr	r2, [pc, #156]	; (8002714 <HAL_GPIO_Init+0x16c>)
 8002676:	089c      	lsrs	r4, r3, #2
 8002678:	00a4      	lsls	r4, r4, #2
 800267a:	18a4      	adds	r4, r4, r2
 800267c:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800267e:	4035      	ands	r5, r6
        temp = SYSCFG->EXTICR[position >> 2U];
 8002680:	4694      	mov	ip, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002682:	220f      	movs	r2, #15
 8002684:	00ad      	lsls	r5, r5, #2
 8002686:	40aa      	lsls	r2, r5
 8002688:	4661      	mov	r1, ip
 800268a:	4391      	bics	r1, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800268c:	22a0      	movs	r2, #160	; 0xa0
 800268e:	05d2      	lsls	r2, r2, #23
 8002690:	4694      	mov	ip, r2
 8002692:	2200      	movs	r2, #0
 8002694:	4560      	cmp	r0, ip
 8002696:	d00d      	beq.n	80026b4 <HAL_GPIO_Init+0x10c>
 8002698:	4a1f      	ldr	r2, [pc, #124]	; (8002718 <HAL_GPIO_Init+0x170>)
 800269a:	4694      	mov	ip, r2
 800269c:	003a      	movs	r2, r7
 800269e:	4560      	cmp	r0, ip
 80026a0:	d008      	beq.n	80026b4 <HAL_GPIO_Init+0x10c>
 80026a2:	4f1e      	ldr	r7, [pc, #120]	; (800271c <HAL_GPIO_Init+0x174>)
 80026a4:	1892      	adds	r2, r2, r2
 80026a6:	42b8      	cmp	r0, r7
 80026a8:	d004      	beq.n	80026b4 <HAL_GPIO_Init+0x10c>
 80026aa:	4f1d      	ldr	r7, [pc, #116]	; (8002720 <HAL_GPIO_Init+0x178>)
 80026ac:	0032      	movs	r2, r6
 80026ae:	42b8      	cmp	r0, r7
 80026b0:	d000      	beq.n	80026b4 <HAL_GPIO_Init+0x10c>
 80026b2:	9a05      	ldr	r2, [sp, #20]
 80026b4:	40aa      	lsls	r2, r5
 80026b6:	430a      	orrs	r2, r1
        temp &= ~((uint32_t)iocurrent);
 80026b8:	9902      	ldr	r1, [sp, #8]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80026ba:	60a2      	str	r2, [r4, #8]
          temp |= iocurrent;
 80026bc:	000d      	movs	r5, r1
        temp = EXTI->IMR;
 80026be:	4a19      	ldr	r2, [pc, #100]	; (8002724 <HAL_GPIO_Init+0x17c>)
        temp &= ~((uint32_t)iocurrent);
 80026c0:	43cc      	mvns	r4, r1
        temp = EXTI->IMR;
 80026c2:	6816      	ldr	r6, [r2, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026c4:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80026c6:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026c8:	03c9      	lsls	r1, r1, #15
 80026ca:	d401      	bmi.n	80026d0 <HAL_GPIO_Init+0x128>
        temp &= ~((uint32_t)iocurrent);
 80026cc:	0035      	movs	r5, r6
 80026ce:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 80026d0:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80026d2:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80026d4:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026d6:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80026d8:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026da:	0389      	lsls	r1, r1, #14
 80026dc:	d401      	bmi.n	80026e2 <HAL_GPIO_Init+0x13a>
        temp &= ~((uint32_t)iocurrent);
 80026de:	0035      	movs	r5, r6
 80026e0:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 80026e2:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 80026e4:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80026e6:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026e8:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80026ea:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026ec:	02c9      	lsls	r1, r1, #11
 80026ee:	d401      	bmi.n	80026f4 <HAL_GPIO_Init+0x14c>
        temp &= ~((uint32_t)iocurrent);
 80026f0:	0035      	movs	r5, r6
 80026f2:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 80026f4:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80026f6:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 80026f8:	9e02      	ldr	r6, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026fa:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80026fc:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026fe:	0289      	lsls	r1, r1, #10
 8002700:	d401      	bmi.n	8002706 <HAL_GPIO_Init+0x15e>
        temp &= ~((uint32_t)iocurrent);
 8002702:	4025      	ands	r5, r4
 8002704:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8002706:	60d6      	str	r6, [r2, #12]
    position++;
 8002708:	3301      	adds	r3, #1
 800270a:	e757      	b.n	80025bc <HAL_GPIO_Init+0x14>
 800270c:	afffe400 	.word	0xafffe400
 8002710:	40021000 	.word	0x40021000
 8002714:	40010000 	.word	0x40010000
 8002718:	50000400 	.word	0x50000400
 800271c:	50000800 	.word	0x50000800
 8002720:	50000c00 	.word	0x50000c00
 8002724:	40010400 	.word	0x40010400

08002728 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002728:	2a00      	cmp	r2, #0
 800272a:	d001      	beq.n	8002730 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 800272c:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800272e:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8002730:	6281      	str	r1, [r0, #40]	; 0x28
}
 8002732:	e7fc      	b.n	800272e <HAL_GPIO_WritePin+0x6>

08002734 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002734:	6803      	ldr	r3, [r0, #0]
 8002736:	699a      	ldr	r2, [r3, #24]
 8002738:	0792      	lsls	r2, r2, #30
 800273a:	d501      	bpl.n	8002740 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 800273c:	2200      	movs	r2, #0
 800273e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002740:	2201      	movs	r2, #1
 8002742:	6999      	ldr	r1, [r3, #24]
 8002744:	4211      	tst	r1, r2
 8002746:	d102      	bne.n	800274e <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002748:	6999      	ldr	r1, [r3, #24]
 800274a:	430a      	orrs	r2, r1
 800274c:	619a      	str	r2, [r3, #24]
  }
}
 800274e:	4770      	bx	lr

08002750 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002750:	b530      	push	{r4, r5, lr}
 8002752:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002754:	0412      	lsls	r2, r2, #16
 8002756:	6800      	ldr	r0, [r0, #0]
 8002758:	4322      	orrs	r2, r4
 800275a:	431a      	orrs	r2, r3
 800275c:	4b05      	ldr	r3, [pc, #20]	; (8002774 <I2C_TransferConfig+0x24>)
 800275e:	6845      	ldr	r5, [r0, #4]
 8002760:	0589      	lsls	r1, r1, #22
 8002762:	0d64      	lsrs	r4, r4, #21
 8002764:	0d89      	lsrs	r1, r1, #22
 8002766:	431c      	orrs	r4, r3
 8002768:	43a5      	bics	r5, r4
 800276a:	430a      	orrs	r2, r1
 800276c:	432a      	orrs	r2, r5
 800276e:	6042      	str	r2, [r0, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8002770:	bd30      	pop	{r4, r5, pc}
 8002772:	46c0      	nop			; (mov r8, r8)
 8002774:	03ff63ff 	.word	0x03ff63ff

08002778 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002778:	b510      	push	{r4, lr}
  uint32_t tmpisr = 0U;

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800277a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800277c:	4c14      	ldr	r4, [pc, #80]	; (80027d0 <I2C_Enable_IRQ+0x58>)
      tmpisr |= I2C_IT_TCI;
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800277e:	b20a      	sxth	r2, r1
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8002780:	42a3      	cmp	r3, r4
 8002782:	d002      	beq.n	800278a <I2C_Enable_IRQ+0x12>
 8002784:	4c13      	ldr	r4, [pc, #76]	; (80027d4 <I2C_Enable_IRQ+0x5c>)
 8002786:	42a3      	cmp	r3, r4
 8002788:	d10e      	bne.n	80027a8 <I2C_Enable_IRQ+0x30>
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800278a:	2a00      	cmp	r2, #0
 800278c:	db0a      	blt.n	80027a4 <I2C_Enable_IRQ+0x2c>
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800278e:	2390      	movs	r3, #144	; 0x90
    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002790:	2910      	cmp	r1, #16
 8002792:	d017      	beq.n	80027c4 <I2C_Enable_IRQ+0x4c>
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002794:	3b30      	subs	r3, #48	; 0x30
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002796:	2920      	cmp	r1, #32
 8002798:	d014      	beq.n	80027c4 <I2C_Enable_IRQ+0x4c>
  uint32_t tmpisr = 0U;
 800279a:	2300      	movs	r3, #0
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800279c:	2940      	cmp	r1, #64	; 0x40
 800279e:	d111      	bne.n	80027c4 <I2C_Enable_IRQ+0x4c>
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80027a0:	430b      	orrs	r3, r1
 80027a2:	e00f      	b.n	80027c4 <I2C_Enable_IRQ+0x4c>
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80027a4:	23b8      	movs	r3, #184	; 0xb8
 80027a6:	e7f9      	b.n	800279c <I2C_Enable_IRQ+0x24>
  uint32_t tmpisr = 0U;
 80027a8:	2300      	movs	r3, #0
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80027aa:	429a      	cmp	r2, r3
 80027ac:	da00      	bge.n	80027b0 <I2C_Enable_IRQ+0x38>
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80027ae:	33b8      	adds	r3, #184	; 0xb8
    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80027b0:	07ca      	lsls	r2, r1, #31
 80027b2:	d501      	bpl.n	80027b8 <I2C_Enable_IRQ+0x40>
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80027b4:	22f2      	movs	r2, #242	; 0xf2
 80027b6:	4313      	orrs	r3, r2
    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80027b8:	078a      	lsls	r2, r1, #30
 80027ba:	d501      	bpl.n	80027c0 <I2C_Enable_IRQ+0x48>
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80027bc:	22f4      	movs	r2, #244	; 0xf4
 80027be:	4313      	orrs	r3, r2
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80027c0:	2920      	cmp	r1, #32
 80027c2:	d0ed      	beq.n	80027a0 <I2C_Enable_IRQ+0x28>
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80027c4:	6801      	ldr	r1, [r0, #0]
 80027c6:	680a      	ldr	r2, [r1, #0]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	600b      	str	r3, [r1, #0]
}
 80027cc:	bd10      	pop	{r4, pc}
 80027ce:	46c0      	nop			; (mov r8, r8)
 80027d0:	08002c9d 	.word	0x08002c9d
 80027d4:	08002e59 	.word	0x08002e59

080027d8 <I2C_Disable_IRQ>:
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;
 80027d8:	2300      	movs	r3, #0
{
 80027da:	b510      	push	{r4, lr}

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80027dc:	07ca      	lsls	r2, r1, #31
 80027de:	d508      	bpl.n	80027f2 <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80027e0:	0003      	movs	r3, r0
 80027e2:	3341      	adds	r3, #65	; 0x41
 80027e4:	781a      	ldrb	r2, [r3, #0]
 80027e6:	2328      	movs	r3, #40	; 0x28
 80027e8:	401a      	ands	r2, r3
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80027ea:	331a      	adds	r3, #26
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80027ec:	2a28      	cmp	r2, #40	; 0x28
 80027ee:	d000      	beq.n	80027f2 <I2C_Disable_IRQ+0x1a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80027f0:	33b0      	adds	r3, #176	; 0xb0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80027f2:	078a      	lsls	r2, r1, #30
 80027f4:	d508      	bpl.n	8002808 <I2C_Disable_IRQ+0x30>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80027f6:	0002      	movs	r2, r0
 80027f8:	2428      	movs	r4, #40	; 0x28
 80027fa:	3241      	adds	r2, #65	; 0x41
 80027fc:	7812      	ldrb	r2, [r2, #0]
 80027fe:	4022      	ands	r2, r4
 8002800:	42a2      	cmp	r2, r4
 8002802:	d10b      	bne.n	800281c <I2C_Disable_IRQ+0x44>
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002804:	2244      	movs	r2, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002806:	4313      	orrs	r3, r2
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002808:	b209      	sxth	r1, r1
 800280a:	2900      	cmp	r1, #0
 800280c:	da01      	bge.n	8002812 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800280e:	22b8      	movs	r2, #184	; 0xb8
 8002810:	4313      	orrs	r3, r2
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002812:	6801      	ldr	r1, [r0, #0]
 8002814:	680a      	ldr	r2, [r1, #0]
 8002816:	439a      	bics	r2, r3
 8002818:	600a      	str	r2, [r1, #0]
}
 800281a:	bd10      	pop	{r4, pc}
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800281c:	22f4      	movs	r2, #244	; 0xf4
 800281e:	e7f2      	b.n	8002806 <I2C_Disable_IRQ+0x2e>

08002820 <I2C_ITListenCplt>:
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002820:	4b18      	ldr	r3, [pc, #96]	; (8002884 <I2C_ITListenCplt+0x64>)
{
 8002822:	b510      	push	{r4, lr}
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002824:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002826:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8002828:	0002      	movs	r2, r0
  hi2c->PreviousState = I2C_STATE_NONE;
 800282a:	6303      	str	r3, [r0, #48]	; 0x30
{
 800282c:	0004      	movs	r4, r0
  hi2c->State = HAL_I2C_STATE_READY;
 800282e:	2020      	movs	r0, #32
 8002830:	3241      	adds	r2, #65	; 0x41
 8002832:	7010      	strb	r0, [r2, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002834:	7053      	strb	r3, [r2, #1]
  hi2c->XferISR = NULL;
 8002836:	6363      	str	r3, [r4, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002838:	074b      	lsls	r3, r1, #29
 800283a:	d513      	bpl.n	8002864 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800283c:	6823      	ldr	r3, [r4, #0]
 800283e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002842:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8002844:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002846:	3301      	adds	r3, #1
 8002848:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800284a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800284c:	2b00      	cmp	r3, #0
 800284e:	d009      	beq.n	8002864 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 8002850:	3b01      	subs	r3, #1
 8002852:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002854:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002856:	3b01      	subs	r3, #1
 8002858:	b29b      	uxth	r3, r3
 800285a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800285c:	2304      	movs	r3, #4
 800285e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002860:	4313      	orrs	r3, r2
 8002862:	6463      	str	r3, [r4, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002864:	0020      	movs	r0, r4
 8002866:	4908      	ldr	r1, [pc, #32]	; (8002888 <I2C_ITListenCplt+0x68>)
 8002868:	f7ff ffb6 	bl	80027d8 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800286c:	2210      	movs	r2, #16
 800286e:	6823      	ldr	r3, [r4, #0]
  hi2c->ListenCpltCallback(hi2c);
 8002870:	0020      	movs	r0, r4
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002872:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8002874:	0023      	movs	r3, r4
 8002876:	2200      	movs	r2, #0
 8002878:	3340      	adds	r3, #64	; 0x40
 800287a:	701a      	strb	r2, [r3, #0]
  hi2c->ListenCpltCallback(hi2c);
 800287c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800287e:	4798      	blx	r3
}
 8002880:	bd10      	pop	{r4, pc}
 8002882:	46c0      	nop			; (mov r8, r8)
 8002884:	ffff0000 	.word	0xffff0000
 8002888:	00008003 	.word	0x00008003

0800288c <I2C_ITSlaveSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800288c:	0001      	movs	r1, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800288e:	6803      	ldr	r3, [r0, #0]
{
 8002890:	b510      	push	{r4, lr}
 8002892:	0004      	movs	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002894:	2000      	movs	r0, #0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002896:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002898:	3142      	adds	r1, #66	; 0x42
 800289a:	7008      	strb	r0, [r1, #0]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800289c:	2101      	movs	r1, #1
 800289e:	0450      	lsls	r0, r2, #17
 80028a0:	d518      	bpl.n	80028d4 <I2C_ITSlaveSeqCplt+0x48>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4917      	ldr	r1, [pc, #92]	; (8002904 <I2C_ITSlaveSeqCplt+0x78>)
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80028a6:	400a      	ands	r2, r1
 80028a8:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80028aa:	0023      	movs	r3, r4
 80028ac:	3341      	adds	r3, #65	; 0x41
 80028ae:	781a      	ldrb	r2, [r3, #0]
 80028b0:	2a29      	cmp	r2, #41	; 0x29
 80028b2:	d115      	bne.n	80028e0 <I2C_ITSlaveSeqCplt+0x54>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80028b4:	3a01      	subs	r2, #1
 80028b6:	701a      	strb	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80028b8:	2321      	movs	r3, #33	; 0x21
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80028ba:	2101      	movs	r1, #1
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80028bc:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80028be:	0020      	movs	r0, r4
 80028c0:	f7ff ff8a 	bl	80027d8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80028c4:	0023      	movs	r3, r4
 80028c6:	2200      	movs	r2, #0
 80028c8:	3340      	adds	r3, #64	; 0x40
 80028ca:	701a      	strb	r2, [r3, #0]
    hi2c->SlaveTxCpltCallback(hi2c);
 80028cc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hi2c->SlaveRxCpltCallback(hi2c);
 80028ce:	0020      	movs	r0, r4
 80028d0:	4798      	blx	r3
}
 80028d2:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80028d4:	0bd2      	lsrs	r2, r2, #15
 80028d6:	420a      	tst	r2, r1
 80028d8:	d0e7      	beq.n	80028aa <I2C_ITSlaveSeqCplt+0x1e>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	490a      	ldr	r1, [pc, #40]	; (8002908 <I2C_ITSlaveSeqCplt+0x7c>)
 80028de:	e7e2      	b.n	80028a6 <I2C_ITSlaveSeqCplt+0x1a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80028e0:	781a      	ldrb	r2, [r3, #0]
 80028e2:	2a2a      	cmp	r2, #42	; 0x2a
 80028e4:	d1f5      	bne.n	80028d2 <I2C_ITSlaveSeqCplt+0x46>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80028e6:	3a02      	subs	r2, #2
 80028e8:	701a      	strb	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80028ea:	2322      	movs	r3, #34	; 0x22
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80028ec:	2102      	movs	r1, #2
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80028ee:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80028f0:	0020      	movs	r0, r4
 80028f2:	f7ff ff71 	bl	80027d8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80028f6:	0023      	movs	r3, r4
 80028f8:	2200      	movs	r2, #0
 80028fa:	3340      	adds	r3, #64	; 0x40
 80028fc:	701a      	strb	r2, [r3, #0]
    hi2c->SlaveRxCpltCallback(hi2c);
 80028fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002900:	e7e5      	b.n	80028ce <I2C_ITSlaveSeqCplt+0x42>
 8002902:	46c0      	nop			; (mov r8, r8)
 8002904:	ffffbfff 	.word	0xffffbfff
 8002908:	ffff7fff 	.word	0xffff7fff

0800290c <I2C_TreatErrorCallback>:
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800290c:	0001      	movs	r1, r0
 800290e:	0002      	movs	r2, r0
{
 8002910:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002912:	3141      	adds	r1, #65	; 0x41
 8002914:	780c      	ldrb	r4, [r1, #0]
 8002916:	2300      	movs	r3, #0
 8002918:	3240      	adds	r2, #64	; 0x40
 800291a:	2c60      	cmp	r4, #96	; 0x60
 800291c:	d106      	bne.n	800292c <I2C_TreatErrorCallback+0x20>
    hi2c->State = HAL_I2C_STATE_READY;
 800291e:	3c40      	subs	r4, #64	; 0x40
 8002920:	700c      	strb	r4, [r1, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002922:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002924:	7013      	strb	r3, [r2, #0]
    hi2c->AbortCpltCallback(hi2c);
 8002926:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    hi2c->ErrorCallback(hi2c);
 8002928:	4798      	blx	r3
}
 800292a:	bd10      	pop	{r4, pc}
    hi2c->PreviousState = I2C_STATE_NONE;
 800292c:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800292e:	7013      	strb	r3, [r2, #0]
    hi2c->ErrorCallback(hi2c);
 8002930:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002932:	e7f9      	b.n	8002928 <I2C_TreatErrorCallback+0x1c>

08002934 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002934:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8002936:	b510      	push	{r4, lr}
  if (hi2c->hdmatx != NULL)
 8002938:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <I2C_DMAAbort+0xe>
    hi2c->hdmatx->XferAbortCallback = NULL;
 800293e:	2200      	movs	r2, #0
 8002940:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 8002942:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <I2C_DMAAbort+0x18>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002948:	2200      	movs	r2, #0
 800294a:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 800294c:	f7ff ffde 	bl	800290c <I2C_TreatErrorCallback>
}
 8002950:	bd10      	pop	{r4, pc}
	...

08002954 <I2C_ITError>:
{
 8002954:	b570      	push	{r4, r5, r6, lr}
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002956:	0002      	movs	r2, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002958:	0005      	movs	r5, r0
{
 800295a:	0004      	movs	r4, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800295c:	2000      	movs	r0, #0
 800295e:	3242      	adds	r2, #66	; 0x42
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002960:	3541      	adds	r5, #65	; 0x41
 8002962:	782b      	ldrb	r3, [r5, #0]
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002964:	7010      	strb	r0, [r2, #0]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002966:	4a32      	ldr	r2, [pc, #200]	; (8002a30 <I2C_ITError+0xdc>)
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002968:	3b28      	subs	r3, #40	; 0x28
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800296a:	62e2      	str	r2, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800296c:	8560      	strh	r0, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 800296e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002970:	430a      	orrs	r2, r1
 8002972:	6462      	str	r2, [r4, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002974:	2b02      	cmp	r3, #2
 8002976:	d82b      	bhi.n	80029d0 <I2C_ITError+0x7c>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002978:	2103      	movs	r1, #3
 800297a:	0020      	movs	r0, r4
 800297c:	f7ff ff2c 	bl	80027d8 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002980:	2328      	movs	r3, #40	; 0x28
 8002982:	702b      	strb	r3, [r5, #0]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002984:	4b2b      	ldr	r3, [pc, #172]	; (8002a34 <I2C_ITError+0xe0>)
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002986:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    hi2c->XferISR       = NULL;
 8002988:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 800298a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800298c:	2800      	cmp	r0, #0
 800298e:	d02e      	beq.n	80029ee <I2C_ITError+0x9a>
 8002990:	001a      	movs	r2, r3
 8002992:	2110      	movs	r1, #16
 8002994:	3a11      	subs	r2, #17
 8002996:	438a      	bics	r2, r1
 8002998:	d129      	bne.n	80029ee <I2C_ITError+0x9a>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800299a:	6823      	ldr	r3, [r4, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	0452      	lsls	r2, r2, #17
 80029a0:	d503      	bpl.n	80029aa <I2C_ITError+0x56>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	4924      	ldr	r1, [pc, #144]	; (8002a38 <I2C_ITError+0xe4>)
 80029a6:	400a      	ands	r2, r1
 80029a8:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80029aa:	f7ff fd1c 	bl	80023e6 <HAL_DMA_GetState>
 80029ae:	2801      	cmp	r0, #1
 80029b0:	d019      	beq.n	80029e6 <I2C_ITError+0x92>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80029b2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80029b4:	4b21      	ldr	r3, [pc, #132]	; (8002a3c <I2C_ITError+0xe8>)
      __HAL_UNLOCK(hi2c);
 80029b6:	2200      	movs	r2, #0
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80029b8:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 80029ba:	0023      	movs	r3, r4
 80029bc:	3340      	adds	r3, #64	; 0x40
 80029be:	701a      	strb	r2, [r3, #0]
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80029c0:	f7ff fcec 	bl	800239c <HAL_DMA_Abort_IT>
 80029c4:	2800      	cmp	r0, #0
 80029c6:	d011      	beq.n	80029ec <I2C_ITError+0x98>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80029c8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80029ca:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80029cc:	4798      	blx	r3
}
 80029ce:	e00d      	b.n	80029ec <I2C_ITError+0x98>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80029d0:	0020      	movs	r0, r4
 80029d2:	491b      	ldr	r1, [pc, #108]	; (8002a40 <I2C_ITError+0xec>)
 80029d4:	f7ff ff00 	bl	80027d8 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80029d8:	782b      	ldrb	r3, [r5, #0]
 80029da:	2b60      	cmp	r3, #96	; 0x60
 80029dc:	d001      	beq.n	80029e2 <I2C_ITError+0x8e>
      hi2c->State         = HAL_I2C_STATE_READY;
 80029de:	2320      	movs	r3, #32
 80029e0:	702b      	strb	r3, [r5, #0]
    hi2c->XferISR       = NULL;
 80029e2:	2300      	movs	r3, #0
 80029e4:	e7cf      	b.n	8002986 <I2C_ITError+0x32>
      I2C_TreatErrorCallback(hi2c);
 80029e6:	0020      	movs	r0, r4
 80029e8:	f7ff ff90 	bl	800290c <I2C_TreatErrorCallback>
}
 80029ec:	bd70      	pop	{r4, r5, r6, pc}
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80029ee:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80029f0:	2800      	cmp	r0, #0
 80029f2:	d0f8      	beq.n	80029e6 <I2C_ITError+0x92>
 80029f4:	2210      	movs	r2, #16
 80029f6:	3b12      	subs	r3, #18
 80029f8:	4393      	bics	r3, r2
 80029fa:	d1f4      	bne.n	80029e6 <I2C_ITError+0x92>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80029fc:	6823      	ldr	r3, [r4, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	0412      	lsls	r2, r2, #16
 8002a02:	d503      	bpl.n	8002a0c <I2C_ITError+0xb8>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	490f      	ldr	r1, [pc, #60]	; (8002a44 <I2C_ITError+0xf0>)
 8002a08:	400a      	ands	r2, r1
 8002a0a:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002a0c:	f7ff fceb 	bl	80023e6 <HAL_DMA_GetState>
 8002a10:	2801      	cmp	r0, #1
 8002a12:	d0e8      	beq.n	80029e6 <I2C_ITError+0x92>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002a14:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002a16:	4b09      	ldr	r3, [pc, #36]	; (8002a3c <I2C_ITError+0xe8>)
      __HAL_UNLOCK(hi2c);
 8002a18:	2200      	movs	r2, #0
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002a1a:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8002a1c:	0023      	movs	r3, r4
 8002a1e:	3340      	adds	r3, #64	; 0x40
 8002a20:	701a      	strb	r2, [r3, #0]
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002a22:	f7ff fcbb 	bl	800239c <HAL_DMA_Abort_IT>
 8002a26:	2800      	cmp	r0, #0
 8002a28:	d0e0      	beq.n	80029ec <I2C_ITError+0x98>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002a2a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002a2c:	e7cd      	b.n	80029ca <I2C_ITError+0x76>
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	ffff0000 	.word	0xffff0000
 8002a34:	08002f65 	.word	0x08002f65
 8002a38:	ffffbfff 	.word	0xffffbfff
 8002a3c:	08002935 	.word	0x08002935
 8002a40:	00008003 	.word	0x00008003
 8002a44:	ffff7fff 	.word	0xffff7fff

08002a48 <I2C_ITSlaveCplt>:
{
 8002a48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002a4a:	6803      	ldr	r3, [r0, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002a4c:	0006      	movs	r6, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002a4e:	681a      	ldr	r2, [r3, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002a50:	3641      	adds	r6, #65	; 0x41
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002a52:	9201      	str	r2, [sp, #4]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a54:	2220      	movs	r2, #32
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002a56:	7835      	ldrb	r5, [r6, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a58:	61da      	str	r2, [r3, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002a5a:	2308      	movs	r3, #8
{
 8002a5c:	0004      	movs	r4, r0
 8002a5e:	000f      	movs	r7, r1
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002a60:	439d      	bics	r5, r3
 8002a62:	2d21      	cmp	r5, #33	; 0x21
 8002a64:	d152      	bne.n	8002b0c <I2C_ITSlaveCplt+0xc4>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002a66:	4940      	ldr	r1, [pc, #256]	; (8002b68 <I2C_ITSlaveCplt+0x120>)
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002a68:	0020      	movs	r0, r4
 8002a6a:	f7ff feb5 	bl	80027d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002a6e:	6325      	str	r5, [r4, #48]	; 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002a70:	2280      	movs	r2, #128	; 0x80
 8002a72:	6823      	ldr	r3, [r4, #0]
 8002a74:	0212      	lsls	r2, r2, #8
 8002a76:	6859      	ldr	r1, [r3, #4]
  I2C_Flush_TXDR(hi2c);
 8002a78:	0020      	movs	r0, r4
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	493a      	ldr	r1, [pc, #232]	; (8002b6c <I2C_ITSlaveCplt+0x124>)
 8002a82:	400a      	ands	r2, r1
 8002a84:	605a      	str	r2, [r3, #4]
  I2C_Flush_TXDR(hi2c);
 8002a86:	f7ff fe55 	bl	8002734 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002a8a:	9b01      	ldr	r3, [sp, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	045b      	lsls	r3, r3, #17
 8002a90:	d540      	bpl.n	8002b14 <I2C_ITSlaveCplt+0xcc>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002a92:	6822      	ldr	r2, [r4, #0]
 8002a94:	4936      	ldr	r1, [pc, #216]	; (8002b70 <I2C_ITSlaveCplt+0x128>)
 8002a96:	6813      	ldr	r3, [r2, #0]
 8002a98:	400b      	ands	r3, r1
 8002a9a:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 8002a9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if (hi2c->hdmarx != NULL)
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <I2C_ITSlaveCplt+0x62>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8002aaa:	077b      	lsls	r3, r7, #29
 8002aac:	d511      	bpl.n	8002ad2 <I2C_ITSlaveCplt+0x8a>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002aae:	2304      	movs	r3, #4
 8002ab0:	439f      	bics	r7, r3
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ab2:	6823      	ldr	r3, [r4, #0]
 8002ab4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab8:	7013      	strb	r3, [r2, #0]
    hi2c->pBuffPtr++;
 8002aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002abc:	3301      	adds	r3, #1
 8002abe:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8002ac0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d005      	beq.n	8002ad2 <I2C_ITSlaveCplt+0x8a>
      hi2c->XferSize--;
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002aca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002acc:	3b01      	subs	r3, #1
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8002ad2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d003      	beq.n	8002ae0 <I2C_ITSlaveCplt+0x98>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ad8:	2304      	movs	r3, #4
 8002ada:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002adc:	4313      	orrs	r3, r2
 8002ade:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ae0:	0023      	movs	r3, r4
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	3342      	adds	r3, #66	; 0x42
 8002ae6:	701a      	strb	r2, [r3, #0]
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002ae8:	6c65      	ldr	r5, [r4, #68]	; 0x44
  hi2c->XferISR = NULL;
 8002aea:	6362      	str	r2, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002aec:	4295      	cmp	r5, r2
 8002aee:	d01c      	beq.n	8002b2a <I2C_ITSlaveCplt+0xe2>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002af0:	0020      	movs	r0, r4
 8002af2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002af4:	f7ff ff2e 	bl	8002954 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002af8:	0023      	movs	r3, r4
 8002afa:	3341      	adds	r3, #65	; 0x41
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	2b28      	cmp	r3, #40	; 0x28
 8002b00:	d103      	bne.n	8002b0a <I2C_ITSlaveCplt+0xc2>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8002b02:	0039      	movs	r1, r7
 8002b04:	0020      	movs	r0, r4
 8002b06:	f7ff fe8b 	bl	8002820 <I2C_ITListenCplt>
}
 8002b0a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002b0c:	2d22      	cmp	r5, #34	; 0x22
 8002b0e:	d1af      	bne.n	8002a70 <I2C_ITSlaveCplt+0x28>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002b10:	4918      	ldr	r1, [pc, #96]	; (8002b74 <I2C_ITSlaveCplt+0x12c>)
 8002b12:	e7a9      	b.n	8002a68 <I2C_ITSlaveCplt+0x20>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002b14:	9b01      	ldr	r3, [sp, #4]
 8002b16:	0bdb      	lsrs	r3, r3, #15
 8002b18:	4213      	tst	r3, r2
 8002b1a:	d0c6      	beq.n	8002aaa <I2C_ITSlaveCplt+0x62>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002b1c:	6822      	ldr	r2, [r4, #0]
 8002b1e:	4916      	ldr	r1, [pc, #88]	; (8002b78 <I2C_ITSlaveCplt+0x130>)
 8002b20:	6813      	ldr	r3, [r2, #0]
 8002b22:	400b      	ands	r3, r1
 8002b24:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 8002b26:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b28:	e7b9      	b.n	8002a9e <I2C_ITSlaveCplt+0x56>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002b2a:	0027      	movs	r7, r4
 8002b2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002b2e:	4a13      	ldr	r2, [pc, #76]	; (8002b7c <I2C_ITSlaveCplt+0x134>)
 8002b30:	3740      	adds	r7, #64	; 0x40
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d00c      	beq.n	8002b50 <I2C_ITSlaveCplt+0x108>
    I2C_ITSlaveSeqCplt(hi2c);
 8002b36:	0020      	movs	r0, r4
 8002b38:	f7ff fea8 	bl	800288c <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 8002b3c:	2320      	movs	r3, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b3e:	4a0f      	ldr	r2, [pc, #60]	; (8002b7c <I2C_ITSlaveCplt+0x134>)
 8002b40:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8002b42:	7033      	strb	r3, [r6, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b44:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002b46:	703d      	strb	r5, [r7, #0]
    hi2c->ListenCpltCallback(hi2c);
 8002b48:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    hi2c->SlaveTxCpltCallback(hi2c);
 8002b4a:	0020      	movs	r0, r4
 8002b4c:	4798      	blx	r3
}
 8002b4e:	e7dc      	b.n	8002b0a <I2C_ITSlaveCplt+0xc2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b50:	2320      	movs	r3, #32
 8002b52:	7832      	ldrb	r2, [r6, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002b54:	7033      	strb	r3, [r6, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b56:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002b58:	703d      	strb	r5, [r7, #0]
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002b5a:	2a22      	cmp	r2, #34	; 0x22
 8002b5c:	d101      	bne.n	8002b62 <I2C_ITSlaveCplt+0x11a>
    hi2c->SlaveRxCpltCallback(hi2c);
 8002b5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002b60:	e7f3      	b.n	8002b4a <I2C_ITSlaveCplt+0x102>
    hi2c->SlaveTxCpltCallback(hi2c);
 8002b62:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002b64:	e7f1      	b.n	8002b4a <I2C_ITSlaveCplt+0x102>
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	00008001 	.word	0x00008001
 8002b6c:	fe00e800 	.word	0xfe00e800
 8002b70:	ffffbfff 	.word	0xffffbfff
 8002b74:	00008002 	.word	0x00008002
 8002b78:	ffff7fff 	.word	0xffff7fff
 8002b7c:	ffff0000 	.word	0xffff0000

08002b80 <I2C_ITMasterCplt>:
{
 8002b80:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b82:	2220      	movs	r2, #32
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002b84:	0005      	movs	r5, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b86:	6803      	ldr	r3, [r0, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002b88:	3541      	adds	r5, #65	; 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b8a:	61da      	str	r2, [r3, #28]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002b8c:	782b      	ldrb	r3, [r5, #0]
{
 8002b8e:	0004      	movs	r4, r0
 8002b90:	000e      	movs	r6, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002b92:	2b21      	cmp	r3, #33	; 0x21
 8002b94:	d12c      	bne.n	8002bf0 <I2C_ITMasterCplt+0x70>
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002b96:	2101      	movs	r1, #1
 8002b98:	f7ff fe1e 	bl	80027d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002b9c:	2311      	movs	r3, #17
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002b9e:	6323      	str	r3, [r4, #48]	; 0x30
  I2C_RESET_CR2(hi2c);
 8002ba0:	6823      	ldr	r3, [r4, #0]
 8002ba2:	492b      	ldr	r1, [pc, #172]	; (8002c50 <I2C_ITMasterCplt+0xd0>)
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	400a      	ands	r2, r1
 8002ba8:	605a      	str	r2, [r3, #4]
  hi2c->XferISR       = NULL;
 8002baa:	2200      	movs	r2, #0
 8002bac:	6362      	str	r2, [r4, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002bae:	4a29      	ldr	r2, [pc, #164]	; (8002c54 <I2C_ITMasterCplt+0xd4>)
 8002bb0:	62e2      	str	r2, [r4, #44]	; 0x2c
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8002bb2:	06f2      	lsls	r2, r6, #27
 8002bb4:	d505      	bpl.n	8002bc2 <I2C_ITMasterCplt+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bb6:	2210      	movs	r2, #16
 8002bb8:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002bba:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002bbc:	3a0c      	subs	r2, #12
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	6462      	str	r2, [r4, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002bc2:	782a      	ldrb	r2, [r5, #0]
 8002bc4:	2a60      	cmp	r2, #96	; 0x60
 8002bc6:	d105      	bne.n	8002bd4 <I2C_ITMasterCplt+0x54>
 8002bc8:	0772      	lsls	r2, r6, #29
 8002bca:	d503      	bpl.n	8002bd4 <I2C_ITMasterCplt+0x54>
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	9301      	str	r3, [sp, #4]
    UNUSED(tmpreg);
 8002bd2:	9b01      	ldr	r3, [sp, #4]
  I2C_Flush_TXDR(hi2c);
 8002bd4:	0020      	movs	r0, r4
 8002bd6:	f7ff fdad 	bl	8002734 <I2C_Flush_TXDR>
  tmperror = hi2c->ErrorCode;
 8002bda:	6c63      	ldr	r3, [r4, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002bdc:	782a      	ldrb	r2, [r5, #0]
 8002bde:	2a60      	cmp	r2, #96	; 0x60
 8002be0:	d001      	beq.n	8002be6 <I2C_ITMasterCplt+0x66>
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d00c      	beq.n	8002c00 <I2C_ITMasterCplt+0x80>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002be6:	0020      	movs	r0, r4
 8002be8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002bea:	f7ff feb3 	bl	8002954 <I2C_ITError>
}
 8002bee:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002bf0:	782b      	ldrb	r3, [r5, #0]
 8002bf2:	2b22      	cmp	r3, #34	; 0x22
 8002bf4:	d1d4      	bne.n	8002ba0 <I2C_ITMasterCplt+0x20>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002bf6:	2102      	movs	r1, #2
 8002bf8:	f7ff fdee 	bl	80027d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002bfc:	2312      	movs	r3, #18
 8002bfe:	e7ce      	b.n	8002b9e <I2C_ITMasterCplt+0x1e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002c00:	782a      	ldrb	r2, [r5, #0]
 8002c02:	2a21      	cmp	r2, #33	; 0x21
 8002c04:	d111      	bne.n	8002c2a <I2C_ITMasterCplt+0xaa>
    hi2c->State = HAL_I2C_STATE_READY;
 8002c06:	3a01      	subs	r2, #1
 8002c08:	702a      	strb	r2, [r5, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c0a:	0022      	movs	r2, r4
 8002c0c:	0021      	movs	r1, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c0e:	6323      	str	r3, [r4, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c10:	3242      	adds	r2, #66	; 0x42
 8002c12:	7810      	ldrb	r0, [r2, #0]
 8002c14:	3140      	adds	r1, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c16:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8002c18:	700b      	strb	r3, [r1, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c1a:	2840      	cmp	r0, #64	; 0x40
 8002c1c:	d103      	bne.n	8002c26 <I2C_ITMasterCplt+0xa6>
      hi2c->MemTxCpltCallback(hi2c);
 8002c1e:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hi2c->MasterRxCpltCallback(hi2c);
 8002c20:	0020      	movs	r0, r4
 8002c22:	4798      	blx	r3
}
 8002c24:	e7e3      	b.n	8002bee <I2C_ITMasterCplt+0x6e>
      hi2c->MasterTxCpltCallback(hi2c);
 8002c26:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002c28:	e7fa      	b.n	8002c20 <I2C_ITMasterCplt+0xa0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002c2a:	782a      	ldrb	r2, [r5, #0]
 8002c2c:	2a22      	cmp	r2, #34	; 0x22
 8002c2e:	d1de      	bne.n	8002bee <I2C_ITMasterCplt+0x6e>
    hi2c->State = HAL_I2C_STATE_READY;
 8002c30:	3a02      	subs	r2, #2
 8002c32:	702a      	strb	r2, [r5, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c34:	0022      	movs	r2, r4
 8002c36:	0021      	movs	r1, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c38:	6323      	str	r3, [r4, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c3a:	3242      	adds	r2, #66	; 0x42
 8002c3c:	7810      	ldrb	r0, [r2, #0]
 8002c3e:	3140      	adds	r1, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c40:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8002c42:	700b      	strb	r3, [r1, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002c44:	2840      	cmp	r0, #64	; 0x40
 8002c46:	d101      	bne.n	8002c4c <I2C_ITMasterCplt+0xcc>
      hi2c->MemRxCpltCallback(hi2c);
 8002c48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002c4a:	e7e9      	b.n	8002c20 <I2C_ITMasterCplt+0xa0>
      hi2c->MasterRxCpltCallback(hi2c);
 8002c4c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002c4e:	e7e7      	b.n	8002c20 <I2C_ITMasterCplt+0xa0>
 8002c50:	fe00e800 	.word	0xfe00e800
 8002c54:	ffff0000 	.word	0xffff0000

08002c58 <I2C_ITMasterSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c58:	0003      	movs	r3, r0
{
 8002c5a:	b570      	push	{r4, r5, r6, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c5c:	2500      	movs	r5, #0
 8002c5e:	2220      	movs	r2, #32
 8002c60:	0006      	movs	r6, r0
 8002c62:	3342      	adds	r3, #66	; 0x42
 8002c64:	701d      	strb	r5, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002c66:	3b01      	subs	r3, #1
 8002c68:	7819      	ldrb	r1, [r3, #0]
{
 8002c6a:	0004      	movs	r4, r0
 8002c6c:	3640      	adds	r6, #64	; 0x40
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c6e:	701a      	strb	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002c70:	2921      	cmp	r1, #33	; 0x21
 8002c72:	d10a      	bne.n	8002c8a <I2C_ITMasterSeqCplt+0x32>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002c74:	2311      	movs	r3, #17
    hi2c->XferISR       = NULL;
 8002c76:	6345      	str	r5, [r0, #52]	; 0x34
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002c78:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002c7a:	3920      	subs	r1, #32
 8002c7c:	f7ff fdac 	bl	80027d8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002c80:	7035      	strb	r5, [r6, #0]
    hi2c->MasterTxCpltCallback(hi2c);
 8002c82:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    hi2c->MasterRxCpltCallback(hi2c);
 8002c84:	0020      	movs	r0, r4
 8002c86:	4798      	blx	r3
}
 8002c88:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002c8a:	2312      	movs	r3, #18
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002c8c:	2102      	movs	r1, #2
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002c8e:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8002c90:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002c92:	f7ff fda1 	bl	80027d8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002c96:	7035      	strb	r5, [r6, #0]
    hi2c->MasterRxCpltCallback(hi2c);
 8002c98:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002c9a:	e7f3      	b.n	8002c84 <I2C_ITMasterSeqCplt+0x2c>

08002c9c <I2C_Master_ISR_DMA>:
{
 8002c9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __HAL_LOCK(hi2c);
 8002c9e:	0005      	movs	r5, r0
 8002ca0:	3540      	adds	r5, #64	; 0x40
 8002ca2:	782b      	ldrb	r3, [r5, #0]
{
 8002ca4:	0004      	movs	r4, r0
  __HAL_LOCK(hi2c);
 8002ca6:	2002      	movs	r0, #2
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d017      	beq.n	8002cdc <I2C_Master_ISR_DMA+0x40>
 8002cac:	2301      	movs	r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002cae:	0908      	lsrs	r0, r1, #4
  __HAL_LOCK(hi2c);
 8002cb0:	702b      	strb	r3, [r5, #0]
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002cb2:	4218      	tst	r0, r3
 8002cb4:	d013      	beq.n	8002cde <I2C_Master_ISR_DMA+0x42>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002cb6:	0910      	lsrs	r0, r2, #4
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002cb8:	4218      	tst	r0, r3
 8002cba:	d010      	beq.n	8002cde <I2C_Master_ISR_DMA+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cbc:	2210      	movs	r2, #16
 8002cbe:	6823      	ldr	r3, [r4, #0]
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002cc0:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cc2:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002cc4:	2304      	movs	r3, #4
 8002cc6:	6c62      	ldr	r2, [r4, #68]	; 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002cc8:	2120      	movs	r1, #32
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	6463      	str	r3, [r4, #68]	; 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002cce:	f7ff fd53 	bl	8002778 <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8002cd2:	0020      	movs	r0, r4
 8002cd4:	f7ff fd2e 	bl	8002734 <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 8002cd8:	2000      	movs	r0, #0
 8002cda:	7028      	strb	r0, [r5, #0]
}
 8002cdc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002cde:	2301      	movs	r3, #1
 8002ce0:	0608      	lsls	r0, r1, #24
 8002ce2:	d546      	bpl.n	8002d72 <I2C_Master_ISR_DMA+0xd6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002ce4:	0990      	lsrs	r0, r2, #6
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8002ce6:	4218      	tst	r0, r3
 8002ce8:	d043      	beq.n	8002d72 <I2C_Master_ISR_DMA+0xd6>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8002cea:	2140      	movs	r1, #64	; 0x40
 8002cec:	6823      	ldr	r3, [r4, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	438a      	bics	r2, r1
 8002cf2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002cf4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002cf6:	2a00      	cmp	r2, #0
 8002cf8:	d02f      	beq.n	8002d5a <I2C_Master_ISR_DMA+0xbe>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002cfa:	6859      	ldr	r1, [r3, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002cfc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002cfe:	0589      	lsls	r1, r1, #22
 8002d00:	0d89      	lsrs	r1, r1, #22
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d02:	2bff      	cmp	r3, #255	; 0xff
 8002d04:	d91b      	bls.n	8002d3e <I2C_Master_ISR_DMA+0xa2>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002d06:	23ff      	movs	r3, #255	; 0xff
 8002d08:	8523      	strh	r3, [r4, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8002d0a:	2380      	movs	r3, #128	; 0x80
 8002d0c:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002d0e:	2000      	movs	r0, #0
 8002d10:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002d12:	9000      	str	r0, [sp, #0]
 8002d14:	b2d2      	uxtb	r2, r2
 8002d16:	0020      	movs	r0, r4
 8002d18:	f7ff fd1a 	bl	8002750 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8002d1c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002d1e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002d20:	1a9b      	subs	r3, r3, r2
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002d26:	0023      	movs	r3, r4
 8002d28:	3341      	adds	r3, #65	; 0x41
 8002d2a:	781a      	ldrb	r2, [r3, #0]
 8002d2c:	6823      	ldr	r3, [r4, #0]
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002d2e:	6819      	ldr	r1, [r3, #0]
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002d30:	2a22      	cmp	r2, #34	; 0x22
 8002d32:	d10f      	bne.n	8002d54 <I2C_Master_ISR_DMA+0xb8>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002d34:	2280      	movs	r2, #128	; 0x80
 8002d36:	0212      	lsls	r2, r2, #8
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	e7cc      	b.n	8002cd8 <I2C_Master_ISR_DMA+0x3c>
        hi2c->XferSize = hi2c->XferCount;
 8002d3e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002d40:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8002d42:	8523      	strh	r3, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002d44:	4b1c      	ldr	r3, [pc, #112]	; (8002db8 <I2C_Master_ISR_DMA+0x11c>)
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d001      	beq.n	8002d4e <I2C_Master_ISR_DMA+0xb2>
          xfermode = hi2c->XferOptions;
 8002d4a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002d4c:	e7df      	b.n	8002d0e <I2C_Master_ISR_DMA+0x72>
          xfermode = I2C_AUTOEND_MODE;
 8002d4e:	2380      	movs	r3, #128	; 0x80
 8002d50:	049b      	lsls	r3, r3, #18
 8002d52:	e7dc      	b.n	8002d0e <I2C_Master_ISR_DMA+0x72>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002d54:	2280      	movs	r2, #128	; 0x80
 8002d56:	01d2      	lsls	r2, r2, #7
 8002d58:	e7ee      	b.n	8002d38 <I2C_Master_ISR_DMA+0x9c>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	019b      	lsls	r3, r3, #6
 8002d5e:	d403      	bmi.n	8002d68 <I2C_Master_ISR_DMA+0xcc>
        I2C_ITMasterSeqCplt(hi2c);
 8002d60:	0020      	movs	r0, r4
 8002d62:	f7ff ff79 	bl	8002c58 <I2C_ITMasterSeqCplt>
 8002d66:	e7b7      	b.n	8002cd8 <I2C_Master_ISR_DMA+0x3c>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002d68:	2140      	movs	r1, #64	; 0x40
 8002d6a:	0020      	movs	r0, r4
 8002d6c:	f7ff fdf2 	bl	8002954 <I2C_ITError>
 8002d70:	e7b2      	b.n	8002cd8 <I2C_Master_ISR_DMA+0x3c>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002d72:	2301      	movs	r3, #1
 8002d74:	0648      	lsls	r0, r1, #25
 8002d76:	d513      	bpl.n	8002da0 <I2C_Master_ISR_DMA+0x104>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002d78:	0990      	lsrs	r0, r2, #6
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8002d7a:	4218      	tst	r0, r3
 8002d7c:	d010      	beq.n	8002da0 <I2C_Master_ISR_DMA+0x104>
    if (hi2c->XferCount == 0U)
 8002d7e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d1f1      	bne.n	8002d68 <I2C_Master_ISR_DMA+0xcc>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002d84:	6823      	ldr	r3, [r4, #0]
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	0192      	lsls	r2, r2, #6
 8002d8a:	d4a5      	bmi.n	8002cd8 <I2C_Master_ISR_DMA+0x3c>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002d8c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002d8e:	4a0a      	ldr	r2, [pc, #40]	; (8002db8 <I2C_Master_ISR_DMA+0x11c>)
 8002d90:	4291      	cmp	r1, r2
 8002d92:	d1e5      	bne.n	8002d60 <I2C_Master_ISR_DMA+0xc4>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d94:	2280      	movs	r2, #128	; 0x80
 8002d96:	6859      	ldr	r1, [r3, #4]
 8002d98:	01d2      	lsls	r2, r2, #7
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	605a      	str	r2, [r3, #4]
 8002d9e:	e79b      	b.n	8002cd8 <I2C_Master_ISR_DMA+0x3c>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002da0:	2301      	movs	r3, #1
 8002da2:	0688      	lsls	r0, r1, #26
 8002da4:	d400      	bmi.n	8002da8 <I2C_Master_ISR_DMA+0x10c>
 8002da6:	e797      	b.n	8002cd8 <I2C_Master_ISR_DMA+0x3c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002da8:	0952      	lsrs	r2, r2, #5
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002daa:	421a      	tst	r2, r3
 8002dac:	d100      	bne.n	8002db0 <I2C_Master_ISR_DMA+0x114>
 8002dae:	e793      	b.n	8002cd8 <I2C_Master_ISR_DMA+0x3c>
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002db0:	0020      	movs	r0, r4
 8002db2:	f7ff fee5 	bl	8002b80 <I2C_ITMasterCplt>
 8002db6:	e78f      	b.n	8002cd8 <I2C_Master_ISR_DMA+0x3c>
 8002db8:	ffff0000 	.word	0xffff0000

08002dbc <I2C_ITAddrCplt.constprop.0>:
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002dbc:	0003      	movs	r3, r0
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8002dbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002dc0:	2228      	movs	r2, #40	; 0x28
 8002dc2:	3341      	adds	r3, #65	; 0x41
 8002dc4:	781b      	ldrb	r3, [r3, #0]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8002dc6:	0004      	movs	r4, r0
    transferdirection = I2C_GET_DIR(hi2c);
 8002dc8:	6801      	ldr	r1, [r0, #0]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002dca:	4013      	ands	r3, r2
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d13d      	bne.n	8002e4c <I2C_ITAddrCplt.constprop.0+0x90>
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002dd0:	27fe      	movs	r7, #254	; 0xfe
    transferdirection = I2C_GET_DIR(hi2c);
 8002dd2:	698d      	ldr	r5, [r1, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002dd4:	698e      	ldr	r6, [r1, #24]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002dd6:	688b      	ldr	r3, [r1, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002dd8:	68ca      	ldr	r2, [r1, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8002dda:	03ed      	lsls	r5, r5, #15
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002ddc:	9201      	str	r2, [sp, #4]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002dde:	68c2      	ldr	r2, [r0, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002de0:	0c36      	lsrs	r6, r6, #16
    transferdirection = I2C_GET_DIR(hi2c);
 8002de2:	0fed      	lsrs	r5, r5, #31
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002de4:	403e      	ands	r6, r7
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002de6:	2a02      	cmp	r2, #2
 8002de8:	d125      	bne.n	8002e36 <I2C_ITAddrCplt.constprop.0+0x7a>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002dea:	059b      	lsls	r3, r3, #22
 8002dec:	0d9a      	lsrs	r2, r3, #22
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8002dee:	0f5b      	lsrs	r3, r3, #29
 8002df0:	405e      	eors	r6, r3
 8002df2:	0030      	movs	r0, r6
 8002df4:	2306      	movs	r3, #6
 8002df6:	4018      	ands	r0, r3
 8002df8:	421e      	tst	r6, r3
 8002dfa:	d110      	bne.n	8002e1e <I2C_ITAddrCplt.constprop.0+0x62>
        hi2c->AddrEventCount++;
 8002dfc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002dfe:	3301      	adds	r3, #1
 8002e00:	64a3      	str	r3, [r4, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002e02:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002e04:	2b02      	cmp	r3, #2
 8002e06:	d109      	bne.n	8002e1c <I2C_ITAddrCplt.constprop.0+0x60>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e08:	3306      	adds	r3, #6
          hi2c->AddrEventCount = 0U;
 8002e0a:	64a0      	str	r0, [r4, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e0c:	61cb      	str	r3, [r1, #28]
          __HAL_UNLOCK(hi2c);
 8002e0e:	0023      	movs	r3, r4
 8002e10:	3340      	adds	r3, #64	; 0x40
 8002e12:	7018      	strb	r0, [r3, #0]
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002e14:	6f23      	ldr	r3, [r4, #112]	; 0x70
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002e16:	0029      	movs	r1, r5
 8002e18:	0020      	movs	r0, r4
 8002e1a:	4798      	blx	r3
}
 8002e1c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002e1e:	2180      	movs	r1, #128	; 0x80
 8002e20:	0020      	movs	r0, r4
 8002e22:	0209      	lsls	r1, r1, #8
 8002e24:	f7ff fcd8 	bl	80027d8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002e28:	0023      	movs	r3, r4
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	3340      	adds	r3, #64	; 0x40
 8002e2e:	701a      	strb	r2, [r3, #0]
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002e30:	9a01      	ldr	r2, [sp, #4]
 8002e32:	403a      	ands	r2, r7
 8002e34:	e7ee      	b.n	8002e14 <I2C_ITAddrCplt.constprop.0+0x58>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002e36:	2180      	movs	r1, #128	; 0x80
 8002e38:	0209      	lsls	r1, r1, #8
 8002e3a:	f7ff fccd 	bl	80027d8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002e3e:	0023      	movs	r3, r4
 8002e40:	2200      	movs	r2, #0
 8002e42:	3340      	adds	r3, #64	; 0x40
 8002e44:	701a      	strb	r2, [r3, #0]
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002e46:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8002e48:	0032      	movs	r2, r6
 8002e4a:	e7e4      	b.n	8002e16 <I2C_ITAddrCplt.constprop.0+0x5a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e4c:	2308      	movs	r3, #8
 8002e4e:	61cb      	str	r3, [r1, #28]
    __HAL_UNLOCK(hi2c);
 8002e50:	2300      	movs	r3, #0
 8002e52:	3440      	adds	r4, #64	; 0x40
 8002e54:	7023      	strb	r3, [r4, #0]
}
 8002e56:	e7e1      	b.n	8002e1c <I2C_ITAddrCplt.constprop.0+0x60>

08002e58 <I2C_Slave_ISR_DMA>:
  __HAL_LOCK(hi2c);
 8002e58:	0003      	movs	r3, r0
{
 8002e5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8002e5c:	3340      	adds	r3, #64	; 0x40
 8002e5e:	9301      	str	r3, [sp, #4]
 8002e60:	781b      	ldrb	r3, [r3, #0]
{
 8002e62:	0004      	movs	r4, r0
  uint32_t tmpoptions = hi2c->XferOptions;
 8002e64:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
{
 8002e66:	000e      	movs	r6, r1
 8002e68:	0015      	movs	r5, r2
  __HAL_LOCK(hi2c);
 8002e6a:	2002      	movs	r0, #2
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d03d      	beq.n	8002eec <I2C_Slave_ISR_DMA+0x94>
 8002e70:	2301      	movs	r3, #1
 8002e72:	9a01      	ldr	r2, [sp, #4]
 8002e74:	7013      	strb	r3, [r2, #0]
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002e76:	094a      	lsrs	r2, r1, #5
 8002e78:	421a      	tst	r2, r3
 8002e7a:	d005      	beq.n	8002e88 <I2C_Slave_ISR_DMA+0x30>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002e7c:	096a      	lsrs	r2, r5, #5
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002e7e:	421a      	tst	r2, r3
 8002e80:	d002      	beq.n	8002e88 <I2C_Slave_ISR_DMA+0x30>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002e82:	0020      	movs	r0, r4
 8002e84:	f7ff fde0 	bl	8002a48 <I2C_ITSlaveCplt>
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002e88:	2001      	movs	r0, #1
 8002e8a:	06f3      	lsls	r3, r6, #27
 8002e8c:	d55c      	bpl.n	8002f48 <I2C_Slave_ISR_DMA+0xf0>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002e8e:	092b      	lsrs	r3, r5, #4
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002e90:	4203      	tst	r3, r0
 8002e92:	d059      	beq.n	8002f48 <I2C_Slave_ISR_DMA+0xf0>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002e94:	0bab      	lsrs	r3, r5, #14
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002e96:	0bed      	lsrs	r5, r5, #15
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8002e98:	469c      	mov	ip, r3
 8002e9a:	432b      	orrs	r3, r5
 8002e9c:	4203      	tst	r3, r0
 8002e9e:	d04f      	beq.n	8002f40 <I2C_Slave_ISR_DMA+0xe8>
      if (hi2c->hdmarx != NULL)
 8002ea0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
  uint32_t treatdmanack = 0U;
 8002ea2:	1e0b      	subs	r3, r1, #0
      if (hi2c->hdmarx != NULL)
 8002ea4:	d006      	beq.n	8002eb4 <I2C_Slave_ISR_DMA+0x5c>
  uint32_t treatdmanack = 0U;
 8002ea6:	2300      	movs	r3, #0
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002ea8:	4205      	tst	r5, r0
 8002eaa:	d003      	beq.n	8002eb4 <I2C_Slave_ISR_DMA+0x5c>
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8002eac:	680b      	ldr	r3, [r1, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
  uint32_t treatdmanack = 0U;
 8002eb0:	425a      	negs	r2, r3
 8002eb2:	4153      	adcs	r3, r2
      if (hi2c->hdmatx != NULL)
 8002eb4:	0022      	movs	r2, r4
 8002eb6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002eb8:	3241      	adds	r2, #65	; 0x41
 8002eba:	2900      	cmp	r1, #0
 8002ebc:	d006      	beq.n	8002ecc <I2C_Slave_ISR_DMA+0x74>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002ebe:	4660      	mov	r0, ip
 8002ec0:	07c0      	lsls	r0, r0, #31
 8002ec2:	d503      	bpl.n	8002ecc <I2C_Slave_ISR_DMA+0x74>
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8002ec4:	6809      	ldr	r1, [r1, #0]
 8002ec6:	6849      	ldr	r1, [r1, #4]
 8002ec8:	2900      	cmp	r1, #0
 8002eca:	d001      	beq.n	8002ed0 <I2C_Slave_ISR_DMA+0x78>
      if (treatdmanack == 1U)
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d11e      	bne.n	8002f0e <I2C_Slave_ISR_DMA+0xb6>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002ed0:	7813      	ldrb	r3, [r2, #0]
 8002ed2:	2b28      	cmp	r3, #40	; 0x28
 8002ed4:	d10b      	bne.n	8002eee <I2C_Slave_ISR_DMA+0x96>
 8002ed6:	2380      	movs	r3, #128	; 0x80
 8002ed8:	049b      	lsls	r3, r3, #18
 8002eda:	429f      	cmp	r7, r3
 8002edc:	d107      	bne.n	8002eee <I2C_Slave_ISR_DMA+0x96>
          I2C_ITListenCplt(hi2c, ITFlags);
 8002ede:	0031      	movs	r1, r6
 8002ee0:	0020      	movs	r0, r4
 8002ee2:	f7ff fc9d 	bl	8002820 <I2C_ITListenCplt>
  __HAL_UNLOCK(hi2c);
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	9b01      	ldr	r3, [sp, #4]
 8002eea:	7018      	strb	r0, [r3, #0]
}
 8002eec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002eee:	7811      	ldrb	r1, [r2, #0]
 8002ef0:	2210      	movs	r2, #16
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ef2:	6823      	ldr	r3, [r4, #0]
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ef4:	61da      	str	r2, [r3, #28]
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002ef6:	2929      	cmp	r1, #41	; 0x29
 8002ef8:	d1f5      	bne.n	8002ee6 <I2C_Slave_ISR_DMA+0x8e>
 8002efa:	4918      	ldr	r1, [pc, #96]	; (8002f5c <I2C_Slave_ISR_DMA+0x104>)
 8002efc:	428f      	cmp	r7, r1
 8002efe:	d0f2      	beq.n	8002ee6 <I2C_Slave_ISR_DMA+0x8e>
          I2C_Flush_TXDR(hi2c);
 8002f00:	0020      	movs	r0, r4
 8002f02:	f7ff fc17 	bl	8002734 <I2C_Flush_TXDR>
          I2C_ITSlaveSeqCplt(hi2c);
 8002f06:	0020      	movs	r0, r4
 8002f08:	f7ff fcc0 	bl	800288c <I2C_ITSlaveSeqCplt>
 8002f0c:	e7eb      	b.n	8002ee6 <I2C_Slave_ISR_DMA+0x8e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f0e:	2110      	movs	r1, #16
 8002f10:	6823      	ldr	r3, [r4, #0]
 8002f12:	61d9      	str	r1, [r3, #28]
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f14:	2304      	movs	r3, #4
 8002f16:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	6463      	str	r3, [r4, #68]	; 0x44
        tmpstate = hi2c->State;
 8002f1c:	7813      	ldrb	r3, [r2, #0]
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002f1e:	4a10      	ldr	r2, [pc, #64]	; (8002f60 <I2C_Slave_ISR_DMA+0x108>)
        tmpstate = hi2c->State;
 8002f20:	b2db      	uxtb	r3, r3
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002f22:	4217      	tst	r7, r2
 8002f24:	d1df      	bne.n	8002ee6 <I2C_Slave_ISR_DMA+0x8e>
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002f26:	2208      	movs	r2, #8
 8002f28:	4393      	bics	r3, r2
 8002f2a:	2b21      	cmp	r3, #33	; 0x21
 8002f2c:	d101      	bne.n	8002f32 <I2C_Slave_ISR_DMA+0xda>
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002f2e:	6323      	str	r3, [r4, #48]	; 0x30
 8002f30:	e001      	b.n	8002f36 <I2C_Slave_ISR_DMA+0xde>
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002f32:	2b22      	cmp	r3, #34	; 0x22
 8002f34:	d0fb      	beq.n	8002f2e <I2C_Slave_ISR_DMA+0xd6>
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002f36:	0020      	movs	r0, r4
 8002f38:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002f3a:	f7ff fd0b 	bl	8002954 <I2C_ITError>
 8002f3e:	e7d2      	b.n	8002ee6 <I2C_Slave_ISR_DMA+0x8e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f40:	2210      	movs	r2, #16
 8002f42:	6823      	ldr	r3, [r4, #0]
 8002f44:	61da      	str	r2, [r3, #28]
 8002f46:	e7ce      	b.n	8002ee6 <I2C_Slave_ISR_DMA+0x8e>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002f48:	2301      	movs	r3, #1
 8002f4a:	0732      	lsls	r2, r6, #28
 8002f4c:	d5cb      	bpl.n	8002ee6 <I2C_Slave_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002f4e:	08ed      	lsrs	r5, r5, #3
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002f50:	421d      	tst	r5, r3
 8002f52:	d0c8      	beq.n	8002ee6 <I2C_Slave_ISR_DMA+0x8e>
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002f54:	0020      	movs	r0, r4
 8002f56:	f7ff ff31 	bl	8002dbc <I2C_ITAddrCplt.constprop.0>
 8002f5a:	e7c4      	b.n	8002ee6 <I2C_Slave_ISR_DMA+0x8e>
 8002f5c:	ffff0000 	.word	0xffff0000
 8002f60:	feffffff 	.word	0xfeffffff

08002f64 <I2C_Slave_ISR_IT>:
  __HAL_LOCK(hi2c);
 8002f64:	0003      	movs	r3, r0
{
 8002f66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8002f68:	3340      	adds	r3, #64	; 0x40
 8002f6a:	9301      	str	r3, [sp, #4]
 8002f6c:	781b      	ldrb	r3, [r3, #0]
{
 8002f6e:	0004      	movs	r4, r0
  uint32_t tmpoptions = hi2c->XferOptions;
 8002f70:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
{
 8002f72:	000e      	movs	r6, r1
 8002f74:	0015      	movs	r5, r2
  __HAL_LOCK(hi2c);
 8002f76:	2002      	movs	r0, #2
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d024      	beq.n	8002fc6 <I2C_Slave_ISR_IT+0x62>
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	9a01      	ldr	r2, [sp, #4]
 8002f80:	7013      	strb	r3, [r2, #0]
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002f82:	094a      	lsrs	r2, r1, #5
 8002f84:	421a      	tst	r2, r3
 8002f86:	d005      	beq.n	8002f94 <I2C_Slave_ISR_IT+0x30>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002f88:	096a      	lsrs	r2, r5, #5
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002f8a:	421a      	tst	r2, r3
 8002f8c:	d002      	beq.n	8002f94 <I2C_Slave_ISR_IT+0x30>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002f8e:	0020      	movs	r0, r4
 8002f90:	f7ff fd5a 	bl	8002a48 <I2C_ITSlaveCplt>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002f94:	2301      	movs	r3, #1
 8002f96:	06f2      	lsls	r2, r6, #27
 8002f98:	d535      	bpl.n	8003006 <I2C_Slave_ISR_IT+0xa2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002f9a:	092a      	lsrs	r2, r5, #4
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002f9c:	421a      	tst	r2, r3
 8002f9e:	d032      	beq.n	8003006 <I2C_Slave_ISR_IT+0xa2>
    if (hi2c->XferCount == 0U)
 8002fa0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d120      	bne.n	8002fe8 <I2C_Slave_ISR_IT+0x84>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002fa6:	0023      	movs	r3, r4
 8002fa8:	3341      	adds	r3, #65	; 0x41
 8002faa:	781a      	ldrb	r2, [r3, #0]
 8002fac:	2a28      	cmp	r2, #40	; 0x28
 8002fae:	d10b      	bne.n	8002fc8 <I2C_Slave_ISR_IT+0x64>
 8002fb0:	2280      	movs	r2, #128	; 0x80
 8002fb2:	0492      	lsls	r2, r2, #18
 8002fb4:	4297      	cmp	r7, r2
 8002fb6:	d107      	bne.n	8002fc8 <I2C_Slave_ISR_IT+0x64>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002fb8:	0031      	movs	r1, r6
 8002fba:	0020      	movs	r0, r4
 8002fbc:	f7ff fc30 	bl	8002820 <I2C_ITListenCplt>
  __HAL_UNLOCK(hi2c);
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	9b01      	ldr	r3, [sp, #4]
 8002fc4:	7018      	strb	r0, [r3, #0]
}
 8002fc6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002fc8:	2210      	movs	r2, #16
 8002fca:	7819      	ldrb	r1, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fcc:	6823      	ldr	r3, [r4, #0]
 8002fce:	61da      	str	r2, [r3, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002fd0:	2929      	cmp	r1, #41	; 0x29
 8002fd2:	d1f5      	bne.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
 8002fd4:	492d      	ldr	r1, [pc, #180]	; (800308c <I2C_Slave_ISR_IT+0x128>)
 8002fd6:	428f      	cmp	r7, r1
 8002fd8:	d0f2      	beq.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
        I2C_Flush_TXDR(hi2c);
 8002fda:	0020      	movs	r0, r4
 8002fdc:	f7ff fbaa 	bl	8002734 <I2C_Flush_TXDR>
      I2C_ITSlaveSeqCplt(hi2c);
 8002fe0:	0020      	movs	r0, r4
 8002fe2:	f7ff fc53 	bl	800288c <I2C_ITSlaveSeqCplt>
 8002fe6:	e7eb      	b.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002fe8:	2210      	movs	r2, #16
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002fee:	2304      	movs	r3, #4
 8002ff0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002ff6:	4b26      	ldr	r3, [pc, #152]	; (8003090 <I2C_Slave_ISR_IT+0x12c>)
 8002ff8:	421f      	tst	r7, r3
 8002ffa:	d1e1      	bne.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002ffc:	0020      	movs	r0, r4
 8002ffe:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003000:	f7ff fca8 	bl	8002954 <I2C_ITError>
 8003004:	e7dc      	b.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003006:	2301      	movs	r3, #1
 8003008:	0772      	lsls	r2, r6, #29
 800300a:	d51a      	bpl.n	8003042 <I2C_Slave_ISR_IT+0xde>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800300c:	08aa      	lsrs	r2, r5, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800300e:	421a      	tst	r2, r3
 8003010:	d017      	beq.n	8003042 <I2C_Slave_ISR_IT+0xde>
    if (hi2c->XferCount > 0U)
 8003012:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003014:	2b00      	cmp	r3, #0
 8003016:	d00d      	beq.n	8003034 <I2C_Slave_ISR_IT+0xd0>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800301c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8003020:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003022:	3301      	adds	r3, #1
 8003024:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003026:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003028:	3b01      	subs	r3, #1
 800302a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800302c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800302e:	3b01      	subs	r3, #1
 8003030:	b29b      	uxth	r3, r3
 8003032:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8003034:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003036:	2b00      	cmp	r3, #0
 8003038:	d1c2      	bne.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
 800303a:	4b14      	ldr	r3, [pc, #80]	; (800308c <I2C_Slave_ISR_IT+0x128>)
 800303c:	429f      	cmp	r7, r3
 800303e:	d0bf      	beq.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
 8003040:	e7ce      	b.n	8002fe0 <I2C_Slave_ISR_IT+0x7c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003042:	2301      	movs	r3, #1
 8003044:	0732      	lsls	r2, r6, #28
 8003046:	d506      	bpl.n	8003056 <I2C_Slave_ISR_IT+0xf2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003048:	08ea      	lsrs	r2, r5, #3
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800304a:	421a      	tst	r2, r3
 800304c:	d003      	beq.n	8003056 <I2C_Slave_ISR_IT+0xf2>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800304e:	0020      	movs	r0, r4
 8003050:	f7ff feb4 	bl	8002dbc <I2C_ITAddrCplt.constprop.0>
 8003054:	e7b4      	b.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003056:	2301      	movs	r3, #1
 8003058:	07b2      	lsls	r2, r6, #30
 800305a:	d5b1      	bpl.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800305c:	40dd      	lsrs	r5, r3
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800305e:	421d      	tst	r5, r3
 8003060:	d0ae      	beq.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
    if (hi2c->XferCount > 0U)
 8003062:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00d      	beq.n	8003084 <I2C_Slave_ISR_IT+0x120>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003068:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800306a:	6822      	ldr	r2, [r4, #0]
 800306c:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 800306e:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003070:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003072:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003074:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003076:	3b01      	subs	r3, #1
 8003078:	b29b      	uxth	r3, r3
 800307a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800307c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800307e:	3b01      	subs	r3, #1
 8003080:	8523      	strh	r3, [r4, #40]	; 0x28
 8003082:	e79d      	b.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003084:	4b02      	ldr	r3, [pc, #8]	; (8003090 <I2C_Slave_ISR_IT+0x12c>)
 8003086:	421f      	tst	r7, r3
 8003088:	d0aa      	beq.n	8002fe0 <I2C_Slave_ISR_IT+0x7c>
 800308a:	e799      	b.n	8002fc0 <I2C_Slave_ISR_IT+0x5c>
 800308c:	ffff0000 	.word	0xffff0000
 8003090:	feffffff 	.word	0xfeffffff

08003094 <HAL_I2C_AbortCpltCallback>:
 8003094:	4770      	bx	lr

08003096 <HAL_I2C_MasterTxCpltCallback>:
 8003096:	4770      	bx	lr

08003098 <HAL_I2C_MasterRxCpltCallback>:
 8003098:	4770      	bx	lr

0800309a <HAL_I2C_SlaveTxCpltCallback>:
 800309a:	4770      	bx	lr

0800309c <HAL_I2C_SlaveRxCpltCallback>:
 800309c:	4770      	bx	lr

0800309e <HAL_I2C_ListenCpltCallback>:
 800309e:	4770      	bx	lr

080030a0 <HAL_I2C_MemTxCpltCallback>:
 80030a0:	4770      	bx	lr

080030a2 <HAL_I2C_MemRxCpltCallback>:
 80030a2:	4770      	bx	lr

080030a4 <HAL_I2C_ErrorCallback>:
 80030a4:	4770      	bx	lr
	...

080030a8 <HAL_I2C_Init>:
{
 80030a8:	b570      	push	{r4, r5, r6, lr}
 80030aa:	0004      	movs	r4, r0
    return HAL_ERROR;
 80030ac:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80030ae:	2c00      	cmp	r4, #0
 80030b0:	d058      	beq.n	8003164 <HAL_I2C_Init+0xbc>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030b2:	0025      	movs	r5, r4
 80030b4:	3541      	adds	r5, #65	; 0x41
 80030b6:	782b      	ldrb	r3, [r5, #0]
 80030b8:	b2da      	uxtb	r2, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d11e      	bne.n	80030fc <HAL_I2C_Init+0x54>
    hi2c->Lock = HAL_UNLOCKED;
 80030be:	0023      	movs	r3, r4
 80030c0:	3340      	adds	r3, #64	; 0x40
 80030c2:	701a      	strb	r2, [r3, #0]
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 80030c4:	4b2d      	ldr	r3, [pc, #180]	; (800317c <HAL_I2C_Init+0xd4>)
 80030c6:	64e3      	str	r3, [r4, #76]	; 0x4c
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 80030c8:	4b2d      	ldr	r3, [pc, #180]	; (8003180 <HAL_I2C_Init+0xd8>)
 80030ca:	6523      	str	r3, [r4, #80]	; 0x50
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 80030cc:	4b2d      	ldr	r3, [pc, #180]	; (8003184 <HAL_I2C_Init+0xdc>)
 80030ce:	6563      	str	r3, [r4, #84]	; 0x54
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 80030d0:	4b2d      	ldr	r3, [pc, #180]	; (8003188 <HAL_I2C_Init+0xe0>)
 80030d2:	65a3      	str	r3, [r4, #88]	; 0x58
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 80030d4:	4b2d      	ldr	r3, [pc, #180]	; (800318c <HAL_I2C_Init+0xe4>)
 80030d6:	65e3      	str	r3, [r4, #92]	; 0x5c
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 80030d8:	4b2d      	ldr	r3, [pc, #180]	; (8003190 <HAL_I2C_Init+0xe8>)
 80030da:	6623      	str	r3, [r4, #96]	; 0x60
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 80030dc:	4b2d      	ldr	r3, [pc, #180]	; (8003194 <HAL_I2C_Init+0xec>)
 80030de:	6663      	str	r3, [r4, #100]	; 0x64
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 80030e0:	4b2d      	ldr	r3, [pc, #180]	; (8003198 <HAL_I2C_Init+0xf0>)
 80030e2:	66a3      	str	r3, [r4, #104]	; 0x68
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 80030e4:	4b2d      	ldr	r3, [pc, #180]	; (800319c <HAL_I2C_Init+0xf4>)
 80030e6:	66e3      	str	r3, [r4, #108]	; 0x6c
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 80030e8:	4b2d      	ldr	r3, [pc, #180]	; (80031a0 <HAL_I2C_Init+0xf8>)
 80030ea:	6723      	str	r3, [r4, #112]	; 0x70
    if (hi2c->MspInitCallback == NULL)
 80030ec:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_I2C_Init+0x4e>
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 80030f2:	4b2c      	ldr	r3, [pc, #176]	; (80031a4 <HAL_I2C_Init+0xfc>)
 80030f4:	6763      	str	r3, [r4, #116]	; 0x74
    hi2c->MspInitCallback(hi2c);
 80030f6:	0020      	movs	r0, r4
 80030f8:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80030fa:	4798      	blx	r3
  hi2c->State = HAL_I2C_STATE_BUSY;
 80030fc:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80030fe:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003100:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003102:	6823      	ldr	r3, [r4, #0]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003104:	4828      	ldr	r0, [pc, #160]	; (80031a8 <HAL_I2C_Init+0x100>)
  __HAL_I2C_DISABLE(hi2c);
 8003106:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003108:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 800310a:	438a      	bics	r2, r1
 800310c:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800310e:	6861      	ldr	r1, [r4, #4]
 8003110:	4a26      	ldr	r2, [pc, #152]	; (80031ac <HAL_I2C_Init+0x104>)
 8003112:	400a      	ands	r2, r1
 8003114:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	4002      	ands	r2, r0
 800311a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800311c:	68e2      	ldr	r2, [r4, #12]
 800311e:	2a01      	cmp	r2, #1
 8003120:	d121      	bne.n	8003166 <HAL_I2C_Init+0xbe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003122:	2180      	movs	r1, #128	; 0x80
 8003124:	0209      	lsls	r1, r1, #8
 8003126:	4331      	orrs	r1, r6
 8003128:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	4920      	ldr	r1, [pc, #128]	; (80031b0 <HAL_I2C_Init+0x108>)
 800312e:	4311      	orrs	r1, r2
 8003130:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003132:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003134:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003136:	4002      	ands	r2, r0
 8003138:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800313a:	6922      	ldr	r2, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800313c:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800313e:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003140:	69a1      	ldr	r1, [r4, #24]
 8003142:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003144:	430a      	orrs	r2, r1
 8003146:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003148:	6a21      	ldr	r1, [r4, #32]
 800314a:	69e2      	ldr	r2, [r4, #28]
 800314c:	430a      	orrs	r2, r1
 800314e:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003150:	2201      	movs	r2, #1
 8003152:	6819      	ldr	r1, [r3, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003158:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800315a:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800315c:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 800315e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003160:	3442      	adds	r4, #66	; 0x42
 8003162:	7020      	strb	r0, [r4, #0]
}
 8003164:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003166:	2184      	movs	r1, #132	; 0x84
 8003168:	0209      	lsls	r1, r1, #8
 800316a:	4331      	orrs	r1, r6
 800316c:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800316e:	2a02      	cmp	r2, #2
 8003170:	d1db      	bne.n	800312a <HAL_I2C_Init+0x82>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003172:	2280      	movs	r2, #128	; 0x80
 8003174:	0112      	lsls	r2, r2, #4
 8003176:	605a      	str	r2, [r3, #4]
 8003178:	e7d7      	b.n	800312a <HAL_I2C_Init+0x82>
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	08003097 	.word	0x08003097
 8003180:	08003099 	.word	0x08003099
 8003184:	0800309b 	.word	0x0800309b
 8003188:	0800309d 	.word	0x0800309d
 800318c:	0800309f 	.word	0x0800309f
 8003190:	080030a1 	.word	0x080030a1
 8003194:	080030a3 	.word	0x080030a3
 8003198:	080030a5 	.word	0x080030a5
 800319c:	08003095 	.word	0x08003095
 80031a0:	080013b1 	.word	0x080013b1
 80031a4:	080011a1 	.word	0x080011a1
 80031a8:	ffff7fff 	.word	0xffff7fff
 80031ac:	f0ffffff 	.word	0xf0ffffff
 80031b0:	02008000 	.word	0x02008000

080031b4 <HAL_I2C_Slave_Receive_IT>:
{
 80031b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80031b6:	0003      	movs	r3, r0
 80031b8:	3341      	adds	r3, #65	; 0x41
 80031ba:	781d      	ldrb	r5, [r3, #0]
    return HAL_BUSY;
 80031bc:	2402      	movs	r4, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80031be:	b2ee      	uxtb	r6, r5
 80031c0:	2d20      	cmp	r5, #32
 80031c2:	d11a      	bne.n	80031fa <HAL_I2C_Slave_Receive_IT+0x46>
    __HAL_LOCK(hi2c);
 80031c4:	0005      	movs	r5, r0
 80031c6:	3540      	adds	r5, #64	; 0x40
 80031c8:	782f      	ldrb	r7, [r5, #0]
 80031ca:	2f01      	cmp	r7, #1
 80031cc:	d015      	beq.n	80031fa <HAL_I2C_Slave_Receive_IT+0x46>
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80031ce:	3420      	adds	r4, #32
 80031d0:	701c      	strb	r4, [r3, #0]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031d2:	2400      	movs	r4, #0
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 80031d4:	705e      	strb	r6, [r3, #1]
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80031d6:	6806      	ldr	r6, [r0, #0]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031d8:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80031da:	6873      	ldr	r3, [r6, #4]
 80031dc:	4f08      	ldr	r7, [pc, #32]	; (8003200 <HAL_I2C_Slave_Receive_IT+0x4c>)
 80031de:	403b      	ands	r3, r7
 80031e0:	6073      	str	r3, [r6, #4]
    hi2c->XferCount   = Size;
 80031e2:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031e4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 80031e6:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 80031e8:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031ea:	4b06      	ldr	r3, [pc, #24]	; (8003204 <HAL_I2C_Slave_Receive_IT+0x50>)
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 80031ec:	4906      	ldr	r1, [pc, #24]	; (8003208 <HAL_I2C_Slave_Receive_IT+0x54>)
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031ee:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80031f0:	4b06      	ldr	r3, [pc, #24]	; (800320c <HAL_I2C_Slave_Receive_IT+0x58>)
 80031f2:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 80031f4:	702c      	strb	r4, [r5, #0]
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 80031f6:	f7ff fabf 	bl	8002778 <I2C_Enable_IRQ>
}
 80031fa:	0020      	movs	r0, r4
 80031fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	ffff7fff 	.word	0xffff7fff
 8003204:	ffff0000 	.word	0xffff0000
 8003208:	00008002 	.word	0x00008002
 800320c:	08002f65 	.word	0x08002f65

08003210 <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003210:	6803      	ldr	r3, [r0, #0]
{
 8003212:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003214:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003216:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8003218:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800321a:	2b00      	cmp	r3, #0
 800321c:	d000      	beq.n	8003220 <HAL_I2C_EV_IRQHandler+0x10>
    hi2c->XferISR(hi2c, itflags, itsources);
 800321e:	4798      	blx	r3
}
 8003220:	bd10      	pop	{r4, pc}

08003222 <HAL_I2C_ER_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003222:	6803      	ldr	r3, [r0, #0]
{
 8003224:	b570      	push	{r4, r5, r6, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003226:	699c      	ldr	r4, [r3, #24]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003228:	2101      	movs	r1, #1
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800322a:	681a      	ldr	r2, [r3, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800322c:	05e5      	lsls	r5, r4, #23
 800322e:	d508      	bpl.n	8003242 <HAL_I2C_ER_IRQHandler+0x20>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003230:	09d5      	lsrs	r5, r2, #7
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003232:	420d      	tst	r5, r1
 8003234:	d005      	beq.n	8003242 <HAL_I2C_ER_IRQHandler+0x20>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003236:	6c45      	ldr	r5, [r0, #68]	; 0x44
 8003238:	4329      	orrs	r1, r5
 800323a:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800323c:	2180      	movs	r1, #128	; 0x80
 800323e:	0049      	lsls	r1, r1, #1
 8003240:	61d9      	str	r1, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003242:	2101      	movs	r1, #1
 8003244:	0565      	lsls	r5, r4, #21
 8003246:	d509      	bpl.n	800325c <HAL_I2C_ER_IRQHandler+0x3a>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003248:	09d5      	lsrs	r5, r2, #7
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800324a:	420d      	tst	r5, r1
 800324c:	d006      	beq.n	800325c <HAL_I2C_ER_IRQHandler+0x3a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800324e:	6c45      	ldr	r5, [r0, #68]	; 0x44
 8003250:	3107      	adds	r1, #7
 8003252:	4329      	orrs	r1, r5
 8003254:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003256:	2180      	movs	r1, #128	; 0x80
 8003258:	00c9      	lsls	r1, r1, #3
 800325a:	61d9      	str	r1, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800325c:	2101      	movs	r1, #1
 800325e:	05a4      	lsls	r4, r4, #22
 8003260:	d509      	bpl.n	8003276 <HAL_I2C_ER_IRQHandler+0x54>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003262:	09d2      	lsrs	r2, r2, #7
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003264:	420a      	tst	r2, r1
 8003266:	d006      	beq.n	8003276 <HAL_I2C_ER_IRQHandler+0x54>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003268:	2202      	movs	r2, #2
 800326a:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800326c:	430a      	orrs	r2, r1
 800326e:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003270:	2280      	movs	r2, #128	; 0x80
 8003272:	0092      	lsls	r2, r2, #2
 8003274:	61da      	str	r2, [r3, #28]
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003276:	230b      	movs	r3, #11
  tmperror = hi2c->ErrorCode;
 8003278:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800327a:	4219      	tst	r1, r3
 800327c:	d001      	beq.n	8003282 <HAL_I2C_ER_IRQHandler+0x60>
    I2C_ITError(hi2c, tmperror);
 800327e:	f7ff fb69 	bl	8002954 <I2C_ITError>
}
 8003282:	bd70      	pop	{r4, r5, r6, pc}

08003284 <HAL_I2C_GetState>:
  return hi2c->State;
 8003284:	3041      	adds	r0, #65	; 0x41
 8003286:	7800      	ldrb	r0, [r0, #0]
 8003288:	b2c0      	uxtb	r0, r0
}
 800328a:	4770      	bx	lr

0800328c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800328c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800328e:	0004      	movs	r4, r0
 8003290:	3441      	adds	r4, #65	; 0x41
 8003292:	7822      	ldrb	r2, [r4, #0]
{
 8003294:	0003      	movs	r3, r0
 8003296:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003298:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800329a:	b2d6      	uxtb	r6, r2
 800329c:	2a20      	cmp	r2, #32
 800329e:	d118      	bne.n	80032d2 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 80032a0:	001d      	movs	r5, r3
 80032a2:	3540      	adds	r5, #64	; 0x40
 80032a4:	782a      	ldrb	r2, [r5, #0]
 80032a6:	2a01      	cmp	r2, #1
 80032a8:	d013      	beq.n	80032d2 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80032aa:	2224      	movs	r2, #36	; 0x24
 80032ac:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	3a23      	subs	r2, #35	; 0x23
 80032b2:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032b4:	4807      	ldr	r0, [pc, #28]	; (80032d4 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 80032b6:	4391      	bics	r1, r2
 80032b8:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032ba:	6819      	ldr	r1, [r3, #0]
 80032bc:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 80032be:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032c0:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 80032c2:	6819      	ldr	r1, [r3, #0]
 80032c4:	4339      	orrs	r1, r7
 80032c6:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80032c8:	6819      	ldr	r1, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80032ce:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80032d0:	7028      	strb	r0, [r5, #0]
  }
}
 80032d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032d4:	ffffefff 	.word	0xffffefff

080032d8 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032d8:	0002      	movs	r2, r0
{
 80032da:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80032dc:	3241      	adds	r2, #65	; 0x41
 80032de:	7814      	ldrb	r4, [r2, #0]
{
 80032e0:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80032e2:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80032e4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80032e6:	2c20      	cmp	r4, #32
 80032e8:	d117      	bne.n	800331a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80032ea:	001c      	movs	r4, r3
 80032ec:	3440      	adds	r4, #64	; 0x40
 80032ee:	7826      	ldrb	r6, [r4, #0]
 80032f0:	2e01      	cmp	r6, #1
 80032f2:	d012      	beq.n	800331a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80032f4:	3022      	adds	r0, #34	; 0x22
 80032f6:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	3823      	subs	r0, #35	; 0x23
 80032fc:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80032fe:	4f07      	ldr	r7, [pc, #28]	; (800331c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8003300:	4386      	bics	r6, r0
 8003302:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8003304:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 8003306:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8003308:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 800330a:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 800330c:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 800330e:	6819      	ldr	r1, [r3, #0]
 8003310:	4308      	orrs	r0, r1
 8003312:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8003314:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003316:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003318:	7020      	strb	r0, [r4, #0]
  }
}
 800331a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800331c:	fffff0ff 	.word	0xfffff0ff

08003320 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003320:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8003322:	4b1d      	ldr	r3, [pc, #116]	; (8003398 <HAL_RCC_GetSysClockFreq+0x78>)
{
 8003324:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8003326:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8003328:	4022      	ands	r2, r4
 800332a:	2a08      	cmp	r2, #8
 800332c:	d031      	beq.n	8003392 <HAL_RCC_GetSysClockFreq+0x72>
 800332e:	2a0c      	cmp	r2, #12
 8003330:	d009      	beq.n	8003346 <HAL_RCC_GetSysClockFreq+0x26>
 8003332:	2a04      	cmp	r2, #4
 8003334:	d125      	bne.n	8003382 <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003336:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8003338:	4b18      	ldr	r3, [pc, #96]	; (800339c <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800333a:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 800333c:	17c0      	asrs	r0, r0, #31
 800333e:	4018      	ands	r0, r3
 8003340:	4b17      	ldr	r3, [pc, #92]	; (80033a0 <HAL_RCC_GetSysClockFreq+0x80>)
 8003342:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8003344:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003346:	02a2      	lsls	r2, r4, #10
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003348:	4816      	ldr	r0, [pc, #88]	; (80033a4 <HAL_RCC_GetSysClockFreq+0x84>)
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800334a:	0f12      	lsrs	r2, r2, #28
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800334c:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800334e:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003350:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003352:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003354:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003356:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003358:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800335a:	4211      	tst	r1, r2
 800335c:	d009      	beq.n	8003372 <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800335e:	4a12      	ldr	r2, [pc, #72]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x88>)
 8003360:	2300      	movs	r3, #0
 8003362:	2100      	movs	r1, #0
 8003364:	f7fc ff90 	bl	8000288 <__aeabi_lmul>
 8003368:	0022      	movs	r2, r4
 800336a:	2300      	movs	r3, #0
 800336c:	f7fc ff6c 	bl	8000248 <__aeabi_uldivmod>
 8003370:	e7e8      	b.n	8003344 <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	2310      	movs	r3, #16
 8003376:	421a      	tst	r2, r3
 8003378:	d001      	beq.n	800337e <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800337a:	4a0c      	ldr	r2, [pc, #48]	; (80033ac <HAL_RCC_GetSysClockFreq+0x8c>)
 800337c:	e7f0      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800337e:	4a08      	ldr	r2, [pc, #32]	; (80033a0 <HAL_RCC_GetSysClockFreq+0x80>)
 8003380:	e7ee      	b.n	8003360 <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003382:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003384:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003386:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003388:	041b      	lsls	r3, r3, #16
 800338a:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800338c:	3301      	adds	r3, #1
 800338e:	4098      	lsls	r0, r3
      break;
 8003390:	e7d8      	b.n	8003344 <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 8003392:	4805      	ldr	r0, [pc, #20]	; (80033a8 <HAL_RCC_GetSysClockFreq+0x88>)
 8003394:	e7d6      	b.n	8003344 <HAL_RCC_GetSysClockFreq+0x24>
 8003396:	46c0      	nop			; (mov r8, r8)
 8003398:	40021000 	.word	0x40021000
 800339c:	ff48e500 	.word	0xff48e500
 80033a0:	00f42400 	.word	0x00f42400
 80033a4:	08004c42 	.word	0x08004c42
 80033a8:	007a1200 	.word	0x007a1200
 80033ac:	003d0900 	.word	0x003d0900

080033b0 <HAL_RCC_OscConfig>:
{
 80033b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033b2:	0005      	movs	r5, r0
 80033b4:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 80033b6:	2800      	cmp	r0, #0
 80033b8:	d05a      	beq.n	8003470 <HAL_RCC_OscConfig+0xc0>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033ba:	230c      	movs	r3, #12
 80033bc:	4cbe      	ldr	r4, [pc, #760]	; (80036b8 <HAL_RCC_OscConfig+0x308>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033be:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033c0:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033c2:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033c4:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033c6:	2380      	movs	r3, #128	; 0x80
 80033c8:	025b      	lsls	r3, r3, #9
 80033ca:	0019      	movs	r1, r3
 80033cc:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ce:	07d2      	lsls	r2, r2, #31
 80033d0:	d442      	bmi.n	8003458 <HAL_RCC_OscConfig+0xa8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033d2:	682b      	ldr	r3, [r5, #0]
 80033d4:	079b      	lsls	r3, r3, #30
 80033d6:	d500      	bpl.n	80033da <HAL_RCC_OscConfig+0x2a>
 80033d8:	e08b      	b.n	80034f2 <HAL_RCC_OscConfig+0x142>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80033da:	682b      	ldr	r3, [r5, #0]
 80033dc:	06db      	lsls	r3, r3, #27
 80033de:	d529      	bpl.n	8003434 <HAL_RCC_OscConfig+0x84>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033e0:	2e00      	cmp	r6, #0
 80033e2:	d000      	beq.n	80033e6 <HAL_RCC_OscConfig+0x36>
 80033e4:	e0dc      	b.n	80035a0 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033e6:	6823      	ldr	r3, [r4, #0]
 80033e8:	059b      	lsls	r3, r3, #22
 80033ea:	d502      	bpl.n	80033f2 <HAL_RCC_OscConfig+0x42>
 80033ec:	69eb      	ldr	r3, [r5, #28]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d03e      	beq.n	8003470 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033f2:	6862      	ldr	r2, [r4, #4]
 80033f4:	49b1      	ldr	r1, [pc, #708]	; (80036bc <HAL_RCC_OscConfig+0x30c>)
 80033f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80033f8:	400a      	ands	r2, r1
 80033fa:	431a      	orrs	r2, r3
 80033fc:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033fe:	6861      	ldr	r1, [r4, #4]
 8003400:	6a2a      	ldr	r2, [r5, #32]
 8003402:	0209      	lsls	r1, r1, #8
 8003404:	0a09      	lsrs	r1, r1, #8
 8003406:	0612      	lsls	r2, r2, #24
 8003408:	430a      	orrs	r2, r1
 800340a:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800340c:	2280      	movs	r2, #128	; 0x80
 800340e:	0b5b      	lsrs	r3, r3, #13
 8003410:	3301      	adds	r3, #1
 8003412:	0212      	lsls	r2, r2, #8
 8003414:	409a      	lsls	r2, r3
 8003416:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003418:	68e1      	ldr	r1, [r4, #12]
 800341a:	060a      	lsls	r2, r1, #24
 800341c:	49a8      	ldr	r1, [pc, #672]	; (80036c0 <HAL_RCC_OscConfig+0x310>)
 800341e:	0f12      	lsrs	r2, r2, #28
 8003420:	5c8a      	ldrb	r2, [r1, r2]
 8003422:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003424:	4aa7      	ldr	r2, [pc, #668]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003426:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8003428:	4ba7      	ldr	r3, [pc, #668]	; (80036c8 <HAL_RCC_OscConfig+0x318>)
 800342a:	6818      	ldr	r0, [r3, #0]
 800342c:	f7fe fbac 	bl	8001b88 <HAL_InitTick>
        if(status != HAL_OK)
 8003430:	2800      	cmp	r0, #0
 8003432:	d134      	bne.n	800349e <HAL_RCC_OscConfig+0xee>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003434:	682b      	ldr	r3, [r5, #0]
 8003436:	071b      	lsls	r3, r3, #28
 8003438:	d500      	bpl.n	800343c <HAL_RCC_OscConfig+0x8c>
 800343a:	e0e8      	b.n	800360e <HAL_RCC_OscConfig+0x25e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800343c:	682b      	ldr	r3, [r5, #0]
 800343e:	075b      	lsls	r3, r3, #29
 8003440:	d500      	bpl.n	8003444 <HAL_RCC_OscConfig+0x94>
 8003442:	e10a      	b.n	800365a <HAL_RCC_OscConfig+0x2aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003444:	682b      	ldr	r3, [r5, #0]
 8003446:	069b      	lsls	r3, r3, #26
 8003448:	d500      	bpl.n	800344c <HAL_RCC_OscConfig+0x9c>
 800344a:	e18e      	b.n	800376a <HAL_RCC_OscConfig+0x3ba>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800344c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800344e:	2b00      	cmp	r3, #0
 8003450:	d000      	beq.n	8003454 <HAL_RCC_OscConfig+0xa4>
 8003452:	e1bd      	b.n	80037d0 <HAL_RCC_OscConfig+0x420>
  return HAL_OK;
 8003454:	2000      	movs	r0, #0
 8003456:	e022      	b.n	800349e <HAL_RCC_OscConfig+0xee>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003458:	2e08      	cmp	r6, #8
 800345a:	d003      	beq.n	8003464 <HAL_RCC_OscConfig+0xb4>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800345c:	2e0c      	cmp	r6, #12
 800345e:	d109      	bne.n	8003474 <HAL_RCC_OscConfig+0xc4>
 8003460:	2f00      	cmp	r7, #0
 8003462:	d007      	beq.n	8003474 <HAL_RCC_OscConfig+0xc4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003464:	6823      	ldr	r3, [r4, #0]
 8003466:	039b      	lsls	r3, r3, #14
 8003468:	d5b3      	bpl.n	80033d2 <HAL_RCC_OscConfig+0x22>
 800346a:	686b      	ldr	r3, [r5, #4]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1b0      	bne.n	80033d2 <HAL_RCC_OscConfig+0x22>
          return HAL_ERROR;
 8003470:	2001      	movs	r0, #1
 8003472:	e014      	b.n	800349e <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003474:	686a      	ldr	r2, [r5, #4]
 8003476:	428a      	cmp	r2, r1
 8003478:	d113      	bne.n	80034a2 <HAL_RCC_OscConfig+0xf2>
 800347a:	6822      	ldr	r2, [r4, #0]
 800347c:	4313      	orrs	r3, r2
 800347e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003480:	f7fe fbc6 	bl	8001c10 <HAL_GetTick>
 8003484:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003486:	2280      	movs	r2, #128	; 0x80
 8003488:	6823      	ldr	r3, [r4, #0]
 800348a:	0292      	lsls	r2, r2, #10
 800348c:	4213      	tst	r3, r2
 800348e:	d1a0      	bne.n	80033d2 <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003490:	f7fe fbbe 	bl	8001c10 <HAL_GetTick>
 8003494:	9b00      	ldr	r3, [sp, #0]
 8003496:	1ac0      	subs	r0, r0, r3
 8003498:	2864      	cmp	r0, #100	; 0x64
 800349a:	d9f4      	bls.n	8003486 <HAL_RCC_OscConfig+0xd6>
            return HAL_TIMEOUT;
 800349c:	2003      	movs	r0, #3
}
 800349e:	b005      	add	sp, #20
 80034a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034a2:	21a0      	movs	r1, #160	; 0xa0
 80034a4:	02c9      	lsls	r1, r1, #11
 80034a6:	428a      	cmp	r2, r1
 80034a8:	d105      	bne.n	80034b6 <HAL_RCC_OscConfig+0x106>
 80034aa:	2280      	movs	r2, #128	; 0x80
 80034ac:	6821      	ldr	r1, [r4, #0]
 80034ae:	02d2      	lsls	r2, r2, #11
 80034b0:	430a      	orrs	r2, r1
 80034b2:	6022      	str	r2, [r4, #0]
 80034b4:	e7e1      	b.n	800347a <HAL_RCC_OscConfig+0xca>
 80034b6:	6821      	ldr	r1, [r4, #0]
 80034b8:	4884      	ldr	r0, [pc, #528]	; (80036cc <HAL_RCC_OscConfig+0x31c>)
 80034ba:	4001      	ands	r1, r0
 80034bc:	6021      	str	r1, [r4, #0]
 80034be:	6821      	ldr	r1, [r4, #0]
 80034c0:	400b      	ands	r3, r1
 80034c2:	9303      	str	r3, [sp, #12]
 80034c4:	9b03      	ldr	r3, [sp, #12]
 80034c6:	4982      	ldr	r1, [pc, #520]	; (80036d0 <HAL_RCC_OscConfig+0x320>)
 80034c8:	6823      	ldr	r3, [r4, #0]
 80034ca:	400b      	ands	r3, r1
 80034cc:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034ce:	2a00      	cmp	r2, #0
 80034d0:	d1d6      	bne.n	8003480 <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
 80034d2:	f7fe fb9d 	bl	8001c10 <HAL_GetTick>
 80034d6:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80034d8:	2280      	movs	r2, #128	; 0x80
 80034da:	6823      	ldr	r3, [r4, #0]
 80034dc:	0292      	lsls	r2, r2, #10
 80034de:	4213      	tst	r3, r2
 80034e0:	d100      	bne.n	80034e4 <HAL_RCC_OscConfig+0x134>
 80034e2:	e776      	b.n	80033d2 <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034e4:	f7fe fb94 	bl	8001c10 <HAL_GetTick>
 80034e8:	9b00      	ldr	r3, [sp, #0]
 80034ea:	1ac0      	subs	r0, r0, r3
 80034ec:	2864      	cmp	r0, #100	; 0x64
 80034ee:	d9f3      	bls.n	80034d8 <HAL_RCC_OscConfig+0x128>
 80034f0:	e7d4      	b.n	800349c <HAL_RCC_OscConfig+0xec>
    hsi_state = RCC_OscInitStruct->HSIState;
 80034f2:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034f4:	2e04      	cmp	r6, #4
 80034f6:	d003      	beq.n	8003500 <HAL_RCC_OscConfig+0x150>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034f8:	2e0c      	cmp	r6, #12
 80034fa:	d124      	bne.n	8003546 <HAL_RCC_OscConfig+0x196>
 80034fc:	2f00      	cmp	r7, #0
 80034fe:	d122      	bne.n	8003546 <HAL_RCC_OscConfig+0x196>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003500:	6823      	ldr	r3, [r4, #0]
 8003502:	075b      	lsls	r3, r3, #29
 8003504:	d501      	bpl.n	800350a <HAL_RCC_OscConfig+0x15a>
 8003506:	2a00      	cmp	r2, #0
 8003508:	d0b2      	beq.n	8003470 <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800350a:	6861      	ldr	r1, [r4, #4]
 800350c:	692b      	ldr	r3, [r5, #16]
 800350e:	4871      	ldr	r0, [pc, #452]	; (80036d4 <HAL_RCC_OscConfig+0x324>)
 8003510:	021b      	lsls	r3, r3, #8
 8003512:	4001      	ands	r1, r0
 8003514:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003516:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003518:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	438b      	bics	r3, r1
 800351e:	4313      	orrs	r3, r2
 8003520:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003522:	f7ff fefd 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8003526:	68e3      	ldr	r3, [r4, #12]
 8003528:	4a65      	ldr	r2, [pc, #404]	; (80036c0 <HAL_RCC_OscConfig+0x310>)
 800352a:	061b      	lsls	r3, r3, #24
 800352c:	0f1b      	lsrs	r3, r3, #28
 800352e:	5cd3      	ldrb	r3, [r2, r3]
 8003530:	40d8      	lsrs	r0, r3
 8003532:	4b64      	ldr	r3, [pc, #400]	; (80036c4 <HAL_RCC_OscConfig+0x314>)
 8003534:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 8003536:	4b64      	ldr	r3, [pc, #400]	; (80036c8 <HAL_RCC_OscConfig+0x318>)
 8003538:	6818      	ldr	r0, [r3, #0]
 800353a:	f7fe fb25 	bl	8001b88 <HAL_InitTick>
      if(status != HAL_OK)
 800353e:	2800      	cmp	r0, #0
 8003540:	d100      	bne.n	8003544 <HAL_RCC_OscConfig+0x194>
 8003542:	e74a      	b.n	80033da <HAL_RCC_OscConfig+0x2a>
 8003544:	e7ab      	b.n	800349e <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003546:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 8003548:	2a00      	cmp	r2, #0
 800354a:	d018      	beq.n	800357e <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800354c:	2109      	movs	r1, #9
 800354e:	438b      	bics	r3, r1
 8003550:	4313      	orrs	r3, r2
 8003552:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003554:	f7fe fb5c 	bl	8001c10 <HAL_GetTick>
 8003558:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800355a:	2204      	movs	r2, #4
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	4213      	tst	r3, r2
 8003560:	d007      	beq.n	8003572 <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003562:	6862      	ldr	r2, [r4, #4]
 8003564:	692b      	ldr	r3, [r5, #16]
 8003566:	495b      	ldr	r1, [pc, #364]	; (80036d4 <HAL_RCC_OscConfig+0x324>)
 8003568:	021b      	lsls	r3, r3, #8
 800356a:	400a      	ands	r2, r1
 800356c:	4313      	orrs	r3, r2
 800356e:	6063      	str	r3, [r4, #4]
 8003570:	e733      	b.n	80033da <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003572:	f7fe fb4d 	bl	8001c10 <HAL_GetTick>
 8003576:	1bc0      	subs	r0, r0, r7
 8003578:	2802      	cmp	r0, #2
 800357a:	d9ee      	bls.n	800355a <HAL_RCC_OscConfig+0x1aa>
 800357c:	e78e      	b.n	800349c <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI_DISABLE();
 800357e:	2201      	movs	r2, #1
 8003580:	4393      	bics	r3, r2
 8003582:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003584:	f7fe fb44 	bl	8001c10 <HAL_GetTick>
 8003588:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800358a:	2204      	movs	r2, #4
 800358c:	6823      	ldr	r3, [r4, #0]
 800358e:	4213      	tst	r3, r2
 8003590:	d100      	bne.n	8003594 <HAL_RCC_OscConfig+0x1e4>
 8003592:	e722      	b.n	80033da <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003594:	f7fe fb3c 	bl	8001c10 <HAL_GetTick>
 8003598:	1bc0      	subs	r0, r0, r7
 800359a:	2802      	cmp	r0, #2
 800359c:	d9f5      	bls.n	800358a <HAL_RCC_OscConfig+0x1da>
 800359e:	e77d      	b.n	800349c <HAL_RCC_OscConfig+0xec>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035a0:	69eb      	ldr	r3, [r5, #28]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d020      	beq.n	80035e8 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_MSI_ENABLE();
 80035a6:	2380      	movs	r3, #128	; 0x80
 80035a8:	6822      	ldr	r2, [r4, #0]
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	4313      	orrs	r3, r2
 80035ae:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80035b0:	f7fe fb2e 	bl	8001c10 <HAL_GetTick>
 80035b4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80035b6:	2280      	movs	r2, #128	; 0x80
 80035b8:	6823      	ldr	r3, [r4, #0]
 80035ba:	0092      	lsls	r2, r2, #2
 80035bc:	4213      	tst	r3, r2
 80035be:	d00d      	beq.n	80035dc <HAL_RCC_OscConfig+0x22c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035c0:	6863      	ldr	r3, [r4, #4]
 80035c2:	4a3e      	ldr	r2, [pc, #248]	; (80036bc <HAL_RCC_OscConfig+0x30c>)
 80035c4:	4013      	ands	r3, r2
 80035c6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80035c8:	4313      	orrs	r3, r2
 80035ca:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035cc:	6862      	ldr	r2, [r4, #4]
 80035ce:	6a2b      	ldr	r3, [r5, #32]
 80035d0:	0212      	lsls	r2, r2, #8
 80035d2:	061b      	lsls	r3, r3, #24
 80035d4:	0a12      	lsrs	r2, r2, #8
 80035d6:	4313      	orrs	r3, r2
 80035d8:	6063      	str	r3, [r4, #4]
 80035da:	e72b      	b.n	8003434 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035dc:	f7fe fb18 	bl	8001c10 <HAL_GetTick>
 80035e0:	1bc0      	subs	r0, r0, r7
 80035e2:	2802      	cmp	r0, #2
 80035e4:	d9e7      	bls.n	80035b6 <HAL_RCC_OscConfig+0x206>
 80035e6:	e759      	b.n	800349c <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_MSI_DISABLE();
 80035e8:	6823      	ldr	r3, [r4, #0]
 80035ea:	4a3b      	ldr	r2, [pc, #236]	; (80036d8 <HAL_RCC_OscConfig+0x328>)
 80035ec:	4013      	ands	r3, r2
 80035ee:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80035f0:	f7fe fb0e 	bl	8001c10 <HAL_GetTick>
 80035f4:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80035f6:	2280      	movs	r2, #128	; 0x80
 80035f8:	6823      	ldr	r3, [r4, #0]
 80035fa:	0092      	lsls	r2, r2, #2
 80035fc:	4213      	tst	r3, r2
 80035fe:	d100      	bne.n	8003602 <HAL_RCC_OscConfig+0x252>
 8003600:	e718      	b.n	8003434 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003602:	f7fe fb05 	bl	8001c10 <HAL_GetTick>
 8003606:	1bc0      	subs	r0, r0, r7
 8003608:	2802      	cmp	r0, #2
 800360a:	d9f4      	bls.n	80035f6 <HAL_RCC_OscConfig+0x246>
 800360c:	e746      	b.n	800349c <HAL_RCC_OscConfig+0xec>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800360e:	696a      	ldr	r2, [r5, #20]
 8003610:	2301      	movs	r3, #1
 8003612:	2a00      	cmp	r2, #0
 8003614:	d010      	beq.n	8003638 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSI_ENABLE();
 8003616:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003618:	4313      	orrs	r3, r2
 800361a:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800361c:	f7fe faf8 	bl	8001c10 <HAL_GetTick>
 8003620:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003622:	2202      	movs	r2, #2
 8003624:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003626:	4213      	tst	r3, r2
 8003628:	d000      	beq.n	800362c <HAL_RCC_OscConfig+0x27c>
 800362a:	e707      	b.n	800343c <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800362c:	f7fe faf0 	bl	8001c10 <HAL_GetTick>
 8003630:	1bc0      	subs	r0, r0, r7
 8003632:	2802      	cmp	r0, #2
 8003634:	d9f5      	bls.n	8003622 <HAL_RCC_OscConfig+0x272>
 8003636:	e731      	b.n	800349c <HAL_RCC_OscConfig+0xec>
      __HAL_RCC_LSI_DISABLE();
 8003638:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800363a:	439a      	bics	r2, r3
 800363c:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800363e:	f7fe fae7 	bl	8001c10 <HAL_GetTick>
 8003642:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003644:	2202      	movs	r2, #2
 8003646:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003648:	4213      	tst	r3, r2
 800364a:	d100      	bne.n	800364e <HAL_RCC_OscConfig+0x29e>
 800364c:	e6f6      	b.n	800343c <HAL_RCC_OscConfig+0x8c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800364e:	f7fe fadf 	bl	8001c10 <HAL_GetTick>
 8003652:	1bc0      	subs	r0, r0, r7
 8003654:	2802      	cmp	r0, #2
 8003656:	d9f5      	bls.n	8003644 <HAL_RCC_OscConfig+0x294>
 8003658:	e720      	b.n	800349c <HAL_RCC_OscConfig+0xec>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800365a:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800365c:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800365e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003660:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8003662:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003664:	421a      	tst	r2, r3
 8003666:	d104      	bne.n	8003672 <HAL_RCC_OscConfig+0x2c2>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003668:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800366a:	4313      	orrs	r3, r2
 800366c:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 800366e:	2301      	movs	r3, #1
 8003670:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003672:	2280      	movs	r2, #128	; 0x80
 8003674:	4f19      	ldr	r7, [pc, #100]	; (80036dc <HAL_RCC_OscConfig+0x32c>)
 8003676:	0052      	lsls	r2, r2, #1
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	4213      	tst	r3, r2
 800367c:	d008      	beq.n	8003690 <HAL_RCC_OscConfig+0x2e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800367e:	2280      	movs	r2, #128	; 0x80
 8003680:	68ab      	ldr	r3, [r5, #8]
 8003682:	0052      	lsls	r2, r2, #1
 8003684:	4293      	cmp	r3, r2
 8003686:	d12b      	bne.n	80036e0 <HAL_RCC_OscConfig+0x330>
 8003688:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800368a:	4313      	orrs	r3, r2
 800368c:	6523      	str	r3, [r4, #80]	; 0x50
 800368e:	e04c      	b.n	800372a <HAL_RCC_OscConfig+0x37a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003690:	2280      	movs	r2, #128	; 0x80
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	0052      	lsls	r2, r2, #1
 8003696:	4313      	orrs	r3, r2
 8003698:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800369a:	f7fe fab9 	bl	8001c10 <HAL_GetTick>
 800369e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a0:	2280      	movs	r2, #128	; 0x80
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	0052      	lsls	r2, r2, #1
 80036a6:	4213      	tst	r3, r2
 80036a8:	d1e9      	bne.n	800367e <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036aa:	f7fe fab1 	bl	8001c10 <HAL_GetTick>
 80036ae:	9b01      	ldr	r3, [sp, #4]
 80036b0:	1ac0      	subs	r0, r0, r3
 80036b2:	2864      	cmp	r0, #100	; 0x64
 80036b4:	d9f4      	bls.n	80036a0 <HAL_RCC_OscConfig+0x2f0>
 80036b6:	e6f1      	b.n	800349c <HAL_RCC_OscConfig+0xec>
 80036b8:	40021000 	.word	0x40021000
 80036bc:	ffff1fff 	.word	0xffff1fff
 80036c0:	08004c2a 	.word	0x08004c2a
 80036c4:	20000018 	.word	0x20000018
 80036c8:	20000020 	.word	0x20000020
 80036cc:	fffeffff 	.word	0xfffeffff
 80036d0:	fffbffff 	.word	0xfffbffff
 80036d4:	ffffe0ff 	.word	0xffffe0ff
 80036d8:	fffffeff 	.word	0xfffffeff
 80036dc:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d116      	bne.n	8003712 <HAL_RCC_OscConfig+0x362>
 80036e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80036e6:	4a6b      	ldr	r2, [pc, #428]	; (8003894 <HAL_RCC_OscConfig+0x4e4>)
 80036e8:	4013      	ands	r3, r2
 80036ea:	6523      	str	r3, [r4, #80]	; 0x50
 80036ec:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80036ee:	4a6a      	ldr	r2, [pc, #424]	; (8003898 <HAL_RCC_OscConfig+0x4e8>)
 80036f0:	4013      	ands	r3, r2
 80036f2:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80036f4:	f7fe fa8c 	bl	8001c10 <HAL_GetTick>
 80036f8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80036fa:	2280      	movs	r2, #128	; 0x80
 80036fc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80036fe:	0092      	lsls	r2, r2, #2
 8003700:	4213      	tst	r3, r2
 8003702:	d01a      	beq.n	800373a <HAL_RCC_OscConfig+0x38a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003704:	f7fe fa84 	bl	8001c10 <HAL_GetTick>
 8003708:	4b64      	ldr	r3, [pc, #400]	; (800389c <HAL_RCC_OscConfig+0x4ec>)
 800370a:	1bc0      	subs	r0, r0, r7
 800370c:	4298      	cmp	r0, r3
 800370e:	d9f4      	bls.n	80036fa <HAL_RCC_OscConfig+0x34a>
 8003710:	e6c4      	b.n	800349c <HAL_RCC_OscConfig+0xec>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003712:	21a0      	movs	r1, #160	; 0xa0
 8003714:	00c9      	lsls	r1, r1, #3
 8003716:	428b      	cmp	r3, r1
 8003718:	d118      	bne.n	800374c <HAL_RCC_OscConfig+0x39c>
 800371a:	2380      	movs	r3, #128	; 0x80
 800371c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	430b      	orrs	r3, r1
 8003722:	6523      	str	r3, [r4, #80]	; 0x50
 8003724:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003726:	431a      	orrs	r2, r3
 8003728:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800372a:	f7fe fa71 	bl	8001c10 <HAL_GetTick>
 800372e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003730:	2280      	movs	r2, #128	; 0x80
 8003732:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003734:	0092      	lsls	r2, r2, #2
 8003736:	4213      	tst	r3, r2
 8003738:	d010      	beq.n	800375c <HAL_RCC_OscConfig+0x3ac>
    if(pwrclkchanged == SET)
 800373a:	9b00      	ldr	r3, [sp, #0]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d000      	beq.n	8003742 <HAL_RCC_OscConfig+0x392>
 8003740:	e680      	b.n	8003444 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003742:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003744:	4a56      	ldr	r2, [pc, #344]	; (80038a0 <HAL_RCC_OscConfig+0x4f0>)
 8003746:	4013      	ands	r3, r2
 8003748:	63a3      	str	r3, [r4, #56]	; 0x38
 800374a:	e67b      	b.n	8003444 <HAL_RCC_OscConfig+0x94>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800374c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800374e:	4a51      	ldr	r2, [pc, #324]	; (8003894 <HAL_RCC_OscConfig+0x4e4>)
 8003750:	4013      	ands	r3, r2
 8003752:	6523      	str	r3, [r4, #80]	; 0x50
 8003754:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003756:	4a50      	ldr	r2, [pc, #320]	; (8003898 <HAL_RCC_OscConfig+0x4e8>)
 8003758:	4013      	ands	r3, r2
 800375a:	e797      	b.n	800368c <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800375c:	f7fe fa58 	bl	8001c10 <HAL_GetTick>
 8003760:	4b4e      	ldr	r3, [pc, #312]	; (800389c <HAL_RCC_OscConfig+0x4ec>)
 8003762:	1bc0      	subs	r0, r0, r7
 8003764:	4298      	cmp	r0, r3
 8003766:	d9e3      	bls.n	8003730 <HAL_RCC_OscConfig+0x380>
 8003768:	e698      	b.n	800349c <HAL_RCC_OscConfig+0xec>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800376a:	69a9      	ldr	r1, [r5, #24]
 800376c:	2301      	movs	r3, #1
 800376e:	4a4d      	ldr	r2, [pc, #308]	; (80038a4 <HAL_RCC_OscConfig+0x4f4>)
 8003770:	2900      	cmp	r1, #0
 8003772:	d018      	beq.n	80037a6 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI48_ENABLE();
 8003774:	68a1      	ldr	r1, [r4, #8]
 8003776:	4319      	orrs	r1, r3
 8003778:	60a1      	str	r1, [r4, #8]
 800377a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800377c:	430b      	orrs	r3, r1
 800377e:	6363      	str	r3, [r4, #52]	; 0x34
 8003780:	2380      	movs	r3, #128	; 0x80
 8003782:	6a11      	ldr	r1, [r2, #32]
 8003784:	019b      	lsls	r3, r3, #6
 8003786:	430b      	orrs	r3, r1
 8003788:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800378a:	f7fe fa41 	bl	8001c10 <HAL_GetTick>
 800378e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003790:	2202      	movs	r2, #2
 8003792:	68a3      	ldr	r3, [r4, #8]
 8003794:	4213      	tst	r3, r2
 8003796:	d000      	beq.n	800379a <HAL_RCC_OscConfig+0x3ea>
 8003798:	e658      	b.n	800344c <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800379a:	f7fe fa39 	bl	8001c10 <HAL_GetTick>
 800379e:	1bc0      	subs	r0, r0, r7
 80037a0:	2802      	cmp	r0, #2
 80037a2:	d9f5      	bls.n	8003790 <HAL_RCC_OscConfig+0x3e0>
 80037a4:	e67a      	b.n	800349c <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_HSI48_DISABLE();
 80037a6:	68a1      	ldr	r1, [r4, #8]
 80037a8:	4399      	bics	r1, r3
 80037aa:	60a1      	str	r1, [r4, #8]
 80037ac:	6a13      	ldr	r3, [r2, #32]
 80037ae:	493e      	ldr	r1, [pc, #248]	; (80038a8 <HAL_RCC_OscConfig+0x4f8>)
 80037b0:	400b      	ands	r3, r1
 80037b2:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 80037b4:	f7fe fa2c 	bl	8001c10 <HAL_GetTick>
 80037b8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80037ba:	2202      	movs	r2, #2
 80037bc:	68a3      	ldr	r3, [r4, #8]
 80037be:	4213      	tst	r3, r2
 80037c0:	d100      	bne.n	80037c4 <HAL_RCC_OscConfig+0x414>
 80037c2:	e643      	b.n	800344c <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037c4:	f7fe fa24 	bl	8001c10 <HAL_GetTick>
 80037c8:	1bc0      	subs	r0, r0, r7
 80037ca:	2802      	cmp	r0, #2
 80037cc:	d9f5      	bls.n	80037ba <HAL_RCC_OscConfig+0x40a>
 80037ce:	e665      	b.n	800349c <HAL_RCC_OscConfig+0xec>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037d0:	2e0c      	cmp	r6, #12
 80037d2:	d043      	beq.n	800385c <HAL_RCC_OscConfig+0x4ac>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037d4:	4a35      	ldr	r2, [pc, #212]	; (80038ac <HAL_RCC_OscConfig+0x4fc>)
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d12e      	bne.n	8003838 <HAL_RCC_OscConfig+0x488>
        __HAL_RCC_PLL_DISABLE();
 80037da:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80037dc:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80037de:	4013      	ands	r3, r2
 80037e0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80037e2:	f7fe fa15 	bl	8001c10 <HAL_GetTick>
 80037e6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80037e8:	04bf      	lsls	r7, r7, #18
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	423b      	tst	r3, r7
 80037ee:	d11d      	bne.n	800382c <HAL_RCC_OscConfig+0x47c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037f0:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80037f2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80037f4:	68e2      	ldr	r2, [r4, #12]
 80037f6:	430b      	orrs	r3, r1
 80037f8:	492d      	ldr	r1, [pc, #180]	; (80038b0 <HAL_RCC_OscConfig+0x500>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80037fa:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037fc:	400a      	ands	r2, r1
 80037fe:	4313      	orrs	r3, r2
 8003800:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003802:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003804:	4313      	orrs	r3, r2
 8003806:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8003808:	2380      	movs	r3, #128	; 0x80
 800380a:	6822      	ldr	r2, [r4, #0]
 800380c:	045b      	lsls	r3, r3, #17
 800380e:	4313      	orrs	r3, r2
 8003810:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003812:	f7fe f9fd 	bl	8001c10 <HAL_GetTick>
 8003816:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003818:	6823      	ldr	r3, [r4, #0]
 800381a:	4233      	tst	r3, r6
 800381c:	d000      	beq.n	8003820 <HAL_RCC_OscConfig+0x470>
 800381e:	e619      	b.n	8003454 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003820:	f7fe f9f6 	bl	8001c10 <HAL_GetTick>
 8003824:	1b40      	subs	r0, r0, r5
 8003826:	2802      	cmp	r0, #2
 8003828:	d9f6      	bls.n	8003818 <HAL_RCC_OscConfig+0x468>
 800382a:	e637      	b.n	800349c <HAL_RCC_OscConfig+0xec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800382c:	f7fe f9f0 	bl	8001c10 <HAL_GetTick>
 8003830:	1b80      	subs	r0, r0, r6
 8003832:	2802      	cmp	r0, #2
 8003834:	d9d9      	bls.n	80037ea <HAL_RCC_OscConfig+0x43a>
 8003836:	e631      	b.n	800349c <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_PLL_DISABLE();
 8003838:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800383a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 800383c:	4013      	ands	r3, r2
 800383e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003840:	f7fe f9e6 	bl	8001c10 <HAL_GetTick>
 8003844:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003846:	04b6      	lsls	r6, r6, #18
 8003848:	6823      	ldr	r3, [r4, #0]
 800384a:	4233      	tst	r3, r6
 800384c:	d100      	bne.n	8003850 <HAL_RCC_OscConfig+0x4a0>
 800384e:	e601      	b.n	8003454 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003850:	f7fe f9de 	bl	8001c10 <HAL_GetTick>
 8003854:	1b40      	subs	r0, r0, r5
 8003856:	2802      	cmp	r0, #2
 8003858:	d9f6      	bls.n	8003848 <HAL_RCC_OscConfig+0x498>
 800385a:	e61f      	b.n	800349c <HAL_RCC_OscConfig+0xec>
        return HAL_ERROR;
 800385c:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800385e:	2b01      	cmp	r3, #1
 8003860:	d100      	bne.n	8003864 <HAL_RCC_OscConfig+0x4b4>
 8003862:	e61c      	b.n	800349e <HAL_RCC_OscConfig+0xee>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003864:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 8003866:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003868:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800386a:	0252      	lsls	r2, r2, #9
 800386c:	401a      	ands	r2, r3
 800386e:	428a      	cmp	r2, r1
 8003870:	d000      	beq.n	8003874 <HAL_RCC_OscConfig+0x4c4>
 8003872:	e5fd      	b.n	8003470 <HAL_RCC_OscConfig+0xc0>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003874:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003876:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003878:	0392      	lsls	r2, r2, #14
 800387a:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800387c:	428a      	cmp	r2, r1
 800387e:	d000      	beq.n	8003882 <HAL_RCC_OscConfig+0x4d2>
 8003880:	e5f6      	b.n	8003470 <HAL_RCC_OscConfig+0xc0>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003882:	22c0      	movs	r2, #192	; 0xc0
 8003884:	0412      	lsls	r2, r2, #16
 8003886:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003888:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800388a:	4293      	cmp	r3, r2
 800388c:	d100      	bne.n	8003890 <HAL_RCC_OscConfig+0x4e0>
 800388e:	e5e1      	b.n	8003454 <HAL_RCC_OscConfig+0xa4>
 8003890:	e5ee      	b.n	8003470 <HAL_RCC_OscConfig+0xc0>
 8003892:	46c0      	nop			; (mov r8, r8)
 8003894:	fffffeff 	.word	0xfffffeff
 8003898:	fffffbff 	.word	0xfffffbff
 800389c:	00001388 	.word	0x00001388
 80038a0:	efffffff 	.word	0xefffffff
 80038a4:	40010000 	.word	0x40010000
 80038a8:	ffffdfff 	.word	0xffffdfff
 80038ac:	feffffff 	.word	0xfeffffff
 80038b0:	ff02ffff 	.word	0xff02ffff

080038b4 <HAL_RCC_ClockConfig>:
{
 80038b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80038b6:	1e04      	subs	r4, r0, #0
 80038b8:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 80038ba:	d101      	bne.n	80038c0 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 80038bc:	2001      	movs	r0, #1
}
 80038be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038c0:	2501      	movs	r5, #1
 80038c2:	4e5b      	ldr	r6, [pc, #364]	; (8003a30 <HAL_RCC_ClockConfig+0x17c>)
 80038c4:	9a01      	ldr	r2, [sp, #4]
 80038c6:	6833      	ldr	r3, [r6, #0]
 80038c8:	402b      	ands	r3, r5
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d331      	bcc.n	8003932 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038ce:	6822      	ldr	r2, [r4, #0]
 80038d0:	0793      	lsls	r3, r2, #30
 80038d2:	d443      	bmi.n	800395c <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038d4:	07d3      	lsls	r3, r2, #31
 80038d6:	d449      	bmi.n	800396c <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038d8:	2501      	movs	r5, #1
 80038da:	6833      	ldr	r3, [r6, #0]
 80038dc:	9a01      	ldr	r2, [sp, #4]
 80038de:	402b      	ands	r3, r5
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d909      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038e4:	6833      	ldr	r3, [r6, #0]
 80038e6:	43ab      	bics	r3, r5
 80038e8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80038ea:	f7fe f991 	bl	8001c10 <HAL_GetTick>
 80038ee:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f0:	6833      	ldr	r3, [r6, #0]
 80038f2:	422b      	tst	r3, r5
 80038f4:	d000      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x44>
 80038f6:	e08c      	b.n	8003a12 <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038f8:	6822      	ldr	r2, [r4, #0]
 80038fa:	4d4e      	ldr	r5, [pc, #312]	; (8003a34 <HAL_RCC_ClockConfig+0x180>)
 80038fc:	0753      	lsls	r3, r2, #29
 80038fe:	d500      	bpl.n	8003902 <HAL_RCC_ClockConfig+0x4e>
 8003900:	e08f      	b.n	8003a22 <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003902:	0713      	lsls	r3, r2, #28
 8003904:	d506      	bpl.n	8003914 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003906:	68e9      	ldr	r1, [r5, #12]
 8003908:	6923      	ldr	r3, [r4, #16]
 800390a:	4a4b      	ldr	r2, [pc, #300]	; (8003a38 <HAL_RCC_ClockConfig+0x184>)
 800390c:	00db      	lsls	r3, r3, #3
 800390e:	400a      	ands	r2, r1
 8003910:	4313      	orrs	r3, r2
 8003912:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003914:	f7ff fd04 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8003918:	68eb      	ldr	r3, [r5, #12]
 800391a:	4a48      	ldr	r2, [pc, #288]	; (8003a3c <HAL_RCC_ClockConfig+0x188>)
 800391c:	061b      	lsls	r3, r3, #24
 800391e:	0f1b      	lsrs	r3, r3, #28
 8003920:	5cd3      	ldrb	r3, [r2, r3]
 8003922:	40d8      	lsrs	r0, r3
 8003924:	4b46      	ldr	r3, [pc, #280]	; (8003a40 <HAL_RCC_ClockConfig+0x18c>)
 8003926:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8003928:	4b46      	ldr	r3, [pc, #280]	; (8003a44 <HAL_RCC_ClockConfig+0x190>)
 800392a:	6818      	ldr	r0, [r3, #0]
 800392c:	f7fe f92c 	bl	8001b88 <HAL_InitTick>
  if(status != HAL_OK)
 8003930:	e7c5      	b.n	80038be <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003932:	6833      	ldr	r3, [r6, #0]
 8003934:	9a01      	ldr	r2, [sp, #4]
 8003936:	43ab      	bics	r3, r5
 8003938:	4313      	orrs	r3, r2
 800393a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800393c:	f7fe f968 	bl	8001c10 <HAL_GetTick>
 8003940:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003942:	6833      	ldr	r3, [r6, #0]
 8003944:	9a01      	ldr	r2, [sp, #4]
 8003946:	402b      	ands	r3, r5
 8003948:	4293      	cmp	r3, r2
 800394a:	d0c0      	beq.n	80038ce <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800394c:	f7fe f960 	bl	8001c10 <HAL_GetTick>
 8003950:	4b3d      	ldr	r3, [pc, #244]	; (8003a48 <HAL_RCC_ClockConfig+0x194>)
 8003952:	1bc0      	subs	r0, r0, r7
 8003954:	4298      	cmp	r0, r3
 8003956:	d9f4      	bls.n	8003942 <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 8003958:	2003      	movs	r0, #3
 800395a:	e7b0      	b.n	80038be <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800395c:	20f0      	movs	r0, #240	; 0xf0
 800395e:	4935      	ldr	r1, [pc, #212]	; (8003a34 <HAL_RCC_ClockConfig+0x180>)
 8003960:	68cb      	ldr	r3, [r1, #12]
 8003962:	4383      	bics	r3, r0
 8003964:	68a0      	ldr	r0, [r4, #8]
 8003966:	4303      	orrs	r3, r0
 8003968:	60cb      	str	r3, [r1, #12]
 800396a:	e7b3      	b.n	80038d4 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800396c:	4d31      	ldr	r5, [pc, #196]	; (8003a34 <HAL_RCC_ClockConfig+0x180>)
 800396e:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003970:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003972:	2a02      	cmp	r2, #2
 8003974:	d118      	bne.n	80039a8 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003976:	039b      	lsls	r3, r3, #14
 8003978:	d5a0      	bpl.n	80038bc <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800397a:	2103      	movs	r1, #3
 800397c:	68eb      	ldr	r3, [r5, #12]
 800397e:	438b      	bics	r3, r1
 8003980:	4313      	orrs	r3, r2
 8003982:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 8003984:	f7fe f944 	bl	8001c10 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003988:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800398a:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800398c:	2b02      	cmp	r3, #2
 800398e:	d118      	bne.n	80039c2 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003990:	220c      	movs	r2, #12
 8003992:	68eb      	ldr	r3, [r5, #12]
 8003994:	4013      	ands	r3, r2
 8003996:	2b08      	cmp	r3, #8
 8003998:	d09e      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800399a:	f7fe f939 	bl	8001c10 <HAL_GetTick>
 800399e:	4b2a      	ldr	r3, [pc, #168]	; (8003a48 <HAL_RCC_ClockConfig+0x194>)
 80039a0:	1bc0      	subs	r0, r0, r7
 80039a2:	4298      	cmp	r0, r3
 80039a4:	d9f4      	bls.n	8003990 <HAL_RCC_ClockConfig+0xdc>
 80039a6:	e7d7      	b.n	8003958 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039a8:	2a03      	cmp	r2, #3
 80039aa:	d102      	bne.n	80039b2 <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039ac:	019b      	lsls	r3, r3, #6
 80039ae:	d4e4      	bmi.n	800397a <HAL_RCC_ClockConfig+0xc6>
 80039b0:	e784      	b.n	80038bc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80039b2:	2a01      	cmp	r2, #1
 80039b4:	d102      	bne.n	80039bc <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039b6:	075b      	lsls	r3, r3, #29
 80039b8:	d4df      	bmi.n	800397a <HAL_RCC_ClockConfig+0xc6>
 80039ba:	e77f      	b.n	80038bc <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80039bc:	059b      	lsls	r3, r3, #22
 80039be:	d4dc      	bmi.n	800397a <HAL_RCC_ClockConfig+0xc6>
 80039c0:	e77c      	b.n	80038bc <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039c2:	2b03      	cmp	r3, #3
 80039c4:	d10b      	bne.n	80039de <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039c6:	220c      	movs	r2, #12
 80039c8:	68eb      	ldr	r3, [r5, #12]
 80039ca:	4013      	ands	r3, r2
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d083      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039d0:	f7fe f91e 	bl	8001c10 <HAL_GetTick>
 80039d4:	4b1c      	ldr	r3, [pc, #112]	; (8003a48 <HAL_RCC_ClockConfig+0x194>)
 80039d6:	1bc0      	subs	r0, r0, r7
 80039d8:	4298      	cmp	r0, r3
 80039da:	d9f4      	bls.n	80039c6 <HAL_RCC_ClockConfig+0x112>
 80039dc:	e7bc      	b.n	8003958 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d011      	beq.n	8003a06 <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80039e2:	220c      	movs	r2, #12
 80039e4:	68eb      	ldr	r3, [r5, #12]
 80039e6:	4213      	tst	r3, r2
 80039e8:	d100      	bne.n	80039ec <HAL_RCC_ClockConfig+0x138>
 80039ea:	e775      	b.n	80038d8 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039ec:	f7fe f910 	bl	8001c10 <HAL_GetTick>
 80039f0:	4b15      	ldr	r3, [pc, #84]	; (8003a48 <HAL_RCC_ClockConfig+0x194>)
 80039f2:	1bc0      	subs	r0, r0, r7
 80039f4:	4298      	cmp	r0, r3
 80039f6:	d9f4      	bls.n	80039e2 <HAL_RCC_ClockConfig+0x12e>
 80039f8:	e7ae      	b.n	8003958 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039fa:	f7fe f909 	bl	8001c10 <HAL_GetTick>
 80039fe:	4b12      	ldr	r3, [pc, #72]	; (8003a48 <HAL_RCC_ClockConfig+0x194>)
 8003a00:	1bc0      	subs	r0, r0, r7
 8003a02:	4298      	cmp	r0, r3
 8003a04:	d8a8      	bhi.n	8003958 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a06:	220c      	movs	r2, #12
 8003a08:	68eb      	ldr	r3, [r5, #12]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	2b04      	cmp	r3, #4
 8003a0e:	d1f4      	bne.n	80039fa <HAL_RCC_ClockConfig+0x146>
 8003a10:	e762      	b.n	80038d8 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a12:	f7fe f8fd 	bl	8001c10 <HAL_GetTick>
 8003a16:	4b0c      	ldr	r3, [pc, #48]	; (8003a48 <HAL_RCC_ClockConfig+0x194>)
 8003a18:	1bc0      	subs	r0, r0, r7
 8003a1a:	4298      	cmp	r0, r3
 8003a1c:	d800      	bhi.n	8003a20 <HAL_RCC_ClockConfig+0x16c>
 8003a1e:	e767      	b.n	80038f0 <HAL_RCC_ClockConfig+0x3c>
 8003a20:	e79a      	b.n	8003958 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a22:	68eb      	ldr	r3, [r5, #12]
 8003a24:	4909      	ldr	r1, [pc, #36]	; (8003a4c <HAL_RCC_ClockConfig+0x198>)
 8003a26:	400b      	ands	r3, r1
 8003a28:	68e1      	ldr	r1, [r4, #12]
 8003a2a:	430b      	orrs	r3, r1
 8003a2c:	60eb      	str	r3, [r5, #12]
 8003a2e:	e768      	b.n	8003902 <HAL_RCC_ClockConfig+0x4e>
 8003a30:	40022000 	.word	0x40022000
 8003a34:	40021000 	.word	0x40021000
 8003a38:	ffffc7ff 	.word	0xffffc7ff
 8003a3c:	08004c2a 	.word	0x08004c2a
 8003a40:	20000018 	.word	0x20000018
 8003a44:	20000020 	.word	0x20000020
 8003a48:	00001388 	.word	0x00001388
 8003a4c:	fffff8ff 	.word	0xfffff8ff

08003a50 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a50:	4b04      	ldr	r3, [pc, #16]	; (8003a64 <HAL_RCC_GetPCLK1Freq+0x14>)
 8003a52:	4a05      	ldr	r2, [pc, #20]	; (8003a68 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	055b      	lsls	r3, r3, #21
 8003a58:	0f5b      	lsrs	r3, r3, #29
 8003a5a:	5cd3      	ldrb	r3, [r2, r3]
 8003a5c:	4a03      	ldr	r2, [pc, #12]	; (8003a6c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003a5e:	6810      	ldr	r0, [r2, #0]
 8003a60:	40d8      	lsrs	r0, r3
}
 8003a62:	4770      	bx	lr
 8003a64:	40021000 	.word	0x40021000
 8003a68:	08004c3a 	.word	0x08004c3a
 8003a6c:	20000018 	.word	0x20000018

08003a70 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a70:	4b04      	ldr	r3, [pc, #16]	; (8003a84 <HAL_RCC_GetPCLK2Freq+0x14>)
 8003a72:	4a05      	ldr	r2, [pc, #20]	; (8003a88 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	049b      	lsls	r3, r3, #18
 8003a78:	0f5b      	lsrs	r3, r3, #29
 8003a7a:	5cd3      	ldrb	r3, [r2, r3]
 8003a7c:	4a03      	ldr	r2, [pc, #12]	; (8003a8c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003a7e:	6810      	ldr	r0, [r2, #0]
 8003a80:	40d8      	lsrs	r0, r3
}
 8003a82:	4770      	bx	lr
 8003a84:	40021000 	.word	0x40021000
 8003a88:	08004c3a 	.word	0x08004c3a
 8003a8c:	20000018 	.word	0x20000018

08003a90 <HAL_RCCEx_PeriphCLKConfig>:
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003a90:	2382      	movs	r3, #130	; 0x82
{
 8003a92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a94:	6802      	ldr	r2, [r0, #0]
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003a96:	011b      	lsls	r3, r3, #4
{
 8003a98:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a9a:	421a      	tst	r2, r3
 8003a9c:	d047      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x9e>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a9e:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 8003aa0:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aa2:	4c60      	ldr	r4, [pc, #384]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003aa4:	055b      	lsls	r3, r3, #21
 8003aa6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 8003aa8:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aaa:	421a      	tst	r2, r3
 8003aac:	d104      	bne.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x28>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab8:	2780      	movs	r7, #128	; 0x80
 8003aba:	4e5b      	ldr	r6, [pc, #364]	; (8003c28 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8003abc:	007f      	lsls	r7, r7, #1
 8003abe:	6833      	ldr	r3, [r6, #0]
 8003ac0:	423b      	tst	r3, r7
 8003ac2:	d06d      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003ac4:	686b      	ldr	r3, [r5, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003ac6:	21c0      	movs	r1, #192	; 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003ac8:	001e      	movs	r6, r3
 8003aca:	22c0      	movs	r2, #192	; 0xc0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003acc:	6820      	ldr	r0, [r4, #0]
 8003ace:	0389      	lsls	r1, r1, #14
 8003ad0:	4008      	ands	r0, r1
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003ad2:	400e      	ands	r6, r1
 8003ad4:	0292      	lsls	r2, r2, #10
 8003ad6:	4286      	cmp	r6, r0
 8003ad8:	d103      	bne.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x52>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003ada:	68a8      	ldr	r0, [r5, #8]
 8003adc:	4001      	ands	r1, r0
 8003ade:	42b1      	cmp	r1, r6
 8003ae0:	d007      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003ae2:	0019      	movs	r1, r3
 8003ae4:	4011      	ands	r1, r2
 8003ae6:	4291      	cmp	r1, r2
 8003ae8:	d103      	bne.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x62>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003aea:	6821      	ldr	r1, [r4, #0]
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003aec:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003aee:	0389      	lsls	r1, r1, #14
 8003af0:	d466      	bmi.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x130>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003af2:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003af4:	0008      	movs	r0, r1
 8003af6:	4010      	ands	r0, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003af8:	4211      	tst	r1, r2
 8003afa:	d162      	bne.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x132>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003afc:	6869      	ldr	r1, [r5, #4]
 8003afe:	23c0      	movs	r3, #192	; 0xc0
 8003b00:	000a      	movs	r2, r1
 8003b02:	029b      	lsls	r3, r3, #10
 8003b04:	401a      	ands	r2, r3
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d107      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	4847      	ldr	r0, [pc, #284]	; (8003c2c <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8003b0e:	4003      	ands	r3, r0
 8003b10:	20c0      	movs	r0, #192	; 0xc0
 8003b12:	0380      	lsls	r0, r0, #14
 8003b14:	4001      	ands	r1, r0
 8003b16:	430b      	orrs	r3, r1
 8003b18:	6023      	str	r3, [r4, #0]
 8003b1a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003b1c:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b1e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b20:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d103      	bne.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b26:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003b28:	4a41      	ldr	r2, [pc, #260]	; (8003c30 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b2e:	682b      	ldr	r3, [r5, #0]
 8003b30:	07da      	lsls	r2, r3, #31
 8003b32:	d506      	bpl.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b34:	2003      	movs	r0, #3
 8003b36:	493b      	ldr	r1, [pc, #236]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003b38:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003b3a:	4382      	bics	r2, r0
 8003b3c:	68e8      	ldr	r0, [r5, #12]
 8003b3e:	4302      	orrs	r2, r0
 8003b40:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b42:	079a      	lsls	r2, r3, #30
 8003b44:	d506      	bpl.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b46:	200c      	movs	r0, #12
 8003b48:	4936      	ldr	r1, [pc, #216]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003b4a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003b4c:	4382      	bics	r2, r0
 8003b4e:	6928      	ldr	r0, [r5, #16]
 8003b50:	4302      	orrs	r2, r0
 8003b52:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b54:	075a      	lsls	r2, r3, #29
 8003b56:	d506      	bpl.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b58:	4932      	ldr	r1, [pc, #200]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003b5a:	4836      	ldr	r0, [pc, #216]	; (8003c34 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003b5c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003b5e:	4002      	ands	r2, r0
 8003b60:	6968      	ldr	r0, [r5, #20]
 8003b62:	4302      	orrs	r2, r0
 8003b64:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b66:	071a      	lsls	r2, r3, #28
 8003b68:	d506      	bpl.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b6a:	492e      	ldr	r1, [pc, #184]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003b6c:	4832      	ldr	r0, [pc, #200]	; (8003c38 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b6e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003b70:	4002      	ands	r2, r0
 8003b72:	69a8      	ldr	r0, [r5, #24]
 8003b74:	4302      	orrs	r2, r0
 8003b76:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b78:	065a      	lsls	r2, r3, #25
 8003b7a:	d506      	bpl.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b7c:	4929      	ldr	r1, [pc, #164]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003b7e:	482f      	ldr	r0, [pc, #188]	; (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b80:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8003b82:	4002      	ands	r2, r0
 8003b84:	6a28      	ldr	r0, [r5, #32]
 8003b86:	4302      	orrs	r2, r0
 8003b88:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 8003b8a:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b8c:	061b      	lsls	r3, r3, #24
 8003b8e:	d517      	bpl.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003b90:	4a24      	ldr	r2, [pc, #144]	; (8003c24 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8003b92:	492b      	ldr	r1, [pc, #172]	; (8003c40 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003b94:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003b96:	400b      	ands	r3, r1
 8003b98:	69e9      	ldr	r1, [r5, #28]
 8003b9a:	430b      	orrs	r3, r1
 8003b9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003b9e:	e00f      	b.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x130>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ba0:	6833      	ldr	r3, [r6, #0]
 8003ba2:	433b      	orrs	r3, r7
 8003ba4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003ba6:	f7fe f833 	bl	8001c10 <HAL_GetTick>
 8003baa:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bac:	6833      	ldr	r3, [r6, #0]
 8003bae:	423b      	tst	r3, r7
 8003bb0:	d188      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x34>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb2:	f7fe f82d 	bl	8001c10 <HAL_GetTick>
 8003bb6:	9b01      	ldr	r3, [sp, #4]
 8003bb8:	1ac0      	subs	r0, r0, r3
 8003bba:	2864      	cmp	r0, #100	; 0x64
 8003bbc:	d9f6      	bls.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x11c>
          return HAL_TIMEOUT;
 8003bbe:	2003      	movs	r0, #3
}
 8003bc0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003bc2:	6829      	ldr	r1, [r5, #0]
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003bc4:	4013      	ands	r3, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003bc6:	4298      	cmp	r0, r3
 8003bc8:	d001      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x13e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003bca:	068b      	lsls	r3, r1, #26
 8003bcc:	d409      	bmi.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x152>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003bce:	23c0      	movs	r3, #192	; 0xc0
 8003bd0:	68aa      	ldr	r2, [r5, #8]
 8003bd2:	029b      	lsls	r3, r3, #10
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	4283      	cmp	r3, r0
 8003bd8:	d100      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003bda:	e78f      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x6c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003bdc:	050b      	lsls	r3, r1, #20
 8003bde:	d400      	bmi.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003be0:	e78c      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x6c>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003be2:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003be4:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8003be6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8003be8:	0312      	lsls	r2, r2, #12
 8003bea:	4302      	orrs	r2, r0
 8003bec:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bee:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003bf0:	4b14      	ldr	r3, [pc, #80]	; (8003c44 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bf2:	4815      	ldr	r0, [pc, #84]	; (8003c48 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003bf4:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bf6:	4002      	ands	r2, r0
 8003bf8:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8003bfa:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003bfc:	05cb      	lsls	r3, r1, #23
 8003bfe:	d400      	bmi.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8003c00:	e77c      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x6c>
        tickstart = HAL_GetTick();
 8003c02:	f7fe f805 	bl	8001c10 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c06:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8003c08:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c0a:	00bf      	lsls	r7, r7, #2
 8003c0c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003c0e:	423b      	tst	r3, r7
 8003c10:	d000      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x184>
 8003c12:	e773      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c14:	f7fd fffc 	bl	8001c10 <HAL_GetTick>
 8003c18:	4b0c      	ldr	r3, [pc, #48]	; (8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003c1a:	1b80      	subs	r0, r0, r6
 8003c1c:	4298      	cmp	r0, r3
 8003c1e:	d9f5      	bls.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003c20:	e7cd      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8003c22:	46c0      	nop			; (mov r8, r8)
 8003c24:	40021000 	.word	0x40021000
 8003c28:	40007000 	.word	0x40007000
 8003c2c:	ffcfffff 	.word	0xffcfffff
 8003c30:	efffffff 	.word	0xefffffff
 8003c34:	fffff3ff 	.word	0xfffff3ff
 8003c38:	ffffcfff 	.word	0xffffcfff
 8003c3c:	fbffffff 	.word	0xfbffffff
 8003c40:	fff3ffff 	.word	0xfff3ffff
 8003c44:	fffcffff 	.word	0xfffcffff
 8003c48:	fff7ffff 	.word	0xfff7ffff
 8003c4c:	00001388 	.word	0x00001388

08003c50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c52:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c54:	6925      	ldr	r5, [r4, #16]
 8003c56:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c58:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c5a:	4329      	orrs	r1, r5
 8003c5c:	6965      	ldr	r5, [r4, #20]
 8003c5e:	69c3      	ldr	r3, [r0, #28]
 8003c60:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c62:	6810      	ldr	r0, [r2, #0]
 8003c64:	4d72      	ldr	r5, [pc, #456]	; (8003e30 <UART_SetConfig+0x1e0>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c66:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c68:	4028      	ands	r0, r5
 8003c6a:	4301      	orrs	r1, r0
 8003c6c:	6011      	str	r1, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c6e:	6851      	ldr	r1, [r2, #4]
 8003c70:	4870      	ldr	r0, [pc, #448]	; (8003e34 <UART_SetConfig+0x1e4>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c72:	4d71      	ldr	r5, [pc, #452]	; (8003e38 <UART_SetConfig+0x1e8>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c74:	4001      	ands	r1, r0
 8003c76:	68e0      	ldr	r0, [r4, #12]
 8003c78:	4301      	orrs	r1, r0
 8003c7a:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c7c:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c7e:	42aa      	cmp	r2, r5
 8003c80:	d001      	beq.n	8003c86 <UART_SetConfig+0x36>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c82:	6a21      	ldr	r1, [r4, #32]
 8003c84:	4308      	orrs	r0, r1
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c86:	6891      	ldr	r1, [r2, #8]
 8003c88:	4e6c      	ldr	r6, [pc, #432]	; (8003e3c <UART_SetConfig+0x1ec>)
 8003c8a:	4031      	ands	r1, r6
 8003c8c:	4301      	orrs	r1, r0
 8003c8e:	6091      	str	r1, [r2, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c90:	496b      	ldr	r1, [pc, #428]	; (8003e40 <UART_SetConfig+0x1f0>)
 8003c92:	428a      	cmp	r2, r1
 8003c94:	d10f      	bne.n	8003cb6 <UART_SetConfig+0x66>
 8003c96:	2103      	movs	r1, #3
 8003c98:	4a6a      	ldr	r2, [pc, #424]	; (8003e44 <UART_SetConfig+0x1f4>)
 8003c9a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003c9c:	400a      	ands	r2, r1
 8003c9e:	3a01      	subs	r2, #1
 8003ca0:	4969      	ldr	r1, [pc, #420]	; (8003e48 <UART_SetConfig+0x1f8>)
 8003ca2:	2a02      	cmp	r2, #2
 8003ca4:	d90f      	bls.n	8003cc6 <UART_SetConfig+0x76>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ca6:	2280      	movs	r2, #128	; 0x80
 8003ca8:	0212      	lsls	r2, r2, #8
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d100      	bne.n	8003cb0 <UART_SetConfig+0x60>
 8003cae:	e069      	b.n	8003d84 <UART_SetConfig+0x134>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
        break;
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cb0:	f7ff fede 	bl	8003a70 <HAL_RCC_GetPCLK2Freq>
        break;
 8003cb4:	e09c      	b.n	8003df0 <UART_SetConfig+0x1a0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cb6:	4965      	ldr	r1, [pc, #404]	; (8003e4c <UART_SetConfig+0x1fc>)
 8003cb8:	428a      	cmp	r2, r1
 8003cba:	d113      	bne.n	8003ce4 <UART_SetConfig+0x94>
 8003cbc:	210c      	movs	r1, #12
 8003cbe:	4a61      	ldr	r2, [pc, #388]	; (8003e44 <UART_SetConfig+0x1f4>)
 8003cc0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003cc2:	400a      	ands	r2, r1
 8003cc4:	4962      	ldr	r1, [pc, #392]	; (8003e50 <UART_SetConfig+0x200>)
 8003cc6:	5c88      	ldrb	r0, [r1, r2]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cc8:	2280      	movs	r2, #128	; 0x80
 8003cca:	0212      	lsls	r2, r2, #8
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d000      	beq.n	8003cd2 <UART_SetConfig+0x82>
 8003cd0:	e07f      	b.n	8003dd2 <UART_SetConfig+0x182>
    switch (clocksource)
 8003cd2:	2808      	cmp	r0, #8
 8003cd4:	d818      	bhi.n	8003d08 <UART_SetConfig+0xb8>
 8003cd6:	f7fc fa17 	bl	8000108 <__gnu_thumb1_case_uqi>
 8003cda:	5550      	.short	0x5550
 8003cdc:	17791758 	.word	0x17791758
 8003ce0:	1717      	.short	0x1717
 8003ce2:	63          	.byte	0x63
 8003ce3:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ce4:	42aa      	cmp	r2, r5
 8003ce6:	d10f      	bne.n	8003d08 <UART_SetConfig+0xb8>
 8003ce8:	21c0      	movs	r1, #192	; 0xc0
 8003cea:	2080      	movs	r0, #128	; 0x80
 8003cec:	4a55      	ldr	r2, [pc, #340]	; (8003e44 <UART_SetConfig+0x1f4>)
 8003cee:	0109      	lsls	r1, r1, #4
 8003cf0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003cf2:	0100      	lsls	r0, r0, #4
 8003cf4:	400b      	ands	r3, r1
 8003cf6:	4283      	cmp	r3, r0
 8003cf8:	d016      	beq.n	8003d28 <UART_SetConfig+0xd8>
 8003cfa:	d807      	bhi.n	8003d0c <UART_SetConfig+0xbc>
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00a      	beq.n	8003d16 <UART_SetConfig+0xc6>
 8003d00:	2280      	movs	r2, #128	; 0x80
 8003d02:	00d2      	lsls	r2, r2, #3
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d035      	beq.n	8003d74 <UART_SetConfig+0x124>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d08:	2001      	movs	r0, #1
 8003d0a:	e009      	b.n	8003d20 <UART_SetConfig+0xd0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d0c:	428b      	cmp	r3, r1
 8003d0e:	d1fb      	bne.n	8003d08 <UART_SetConfig+0xb8>
 8003d10:	2080      	movs	r0, #128	; 0x80
 8003d12:	0200      	lsls	r0, r0, #8
 8003d14:	e012      	b.n	8003d3c <UART_SetConfig+0xec>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d16:	f7ff fe9b 	bl	8003a50 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003d1a:	2800      	cmp	r0, #0
 8003d1c:	d10e      	bne.n	8003d3c <UART_SetConfig+0xec>
 8003d1e:	2000      	movs	r0, #0
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d20:	2300      	movs	r3, #0
 8003d22:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 8003d24:	66a3      	str	r3, [r4, #104]	; 0x68

  return ret;
}
 8003d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d28:	2310      	movs	r3, #16
 8003d2a:	6810      	ldr	r0, [r2, #0]
 8003d2c:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003d2e:	4243      	negs	r3, r0
 8003d30:	4158      	adcs	r0, r3
 8003d32:	4b48      	ldr	r3, [pc, #288]	; (8003e54 <UART_SetConfig+0x204>)
 8003d34:	4240      	negs	r0, r0
 8003d36:	4018      	ands	r0, r3
 8003d38:	4b47      	ldr	r3, [pc, #284]	; (8003e58 <UART_SetConfig+0x208>)
 8003d3a:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	6863      	ldr	r3, [r4, #4]
 8003d40:	435a      	muls	r2, r3
 8003d42:	4282      	cmp	r2, r0
 8003d44:	d8e0      	bhi.n	8003d08 <UART_SetConfig+0xb8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003d46:	031a      	lsls	r2, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003d48:	4282      	cmp	r2, r0
 8003d4a:	d3dd      	bcc.n	8003d08 <UART_SetConfig+0xb8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003d4c:	2700      	movs	r7, #0
 8003d4e:	0e02      	lsrs	r2, r0, #24
 8003d50:	0201      	lsls	r1, r0, #8
 8003d52:	085e      	lsrs	r6, r3, #1
 8003d54:	1989      	adds	r1, r1, r6
 8003d56:	417a      	adcs	r2, r7
 8003d58:	0008      	movs	r0, r1
 8003d5a:	0011      	movs	r1, r2
 8003d5c:	001a      	movs	r2, r3
 8003d5e:	003b      	movs	r3, r7
 8003d60:	f7fc fa72 	bl	8000248 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d64:	4b3d      	ldr	r3, [pc, #244]	; (8003e5c <UART_SetConfig+0x20c>)
 8003d66:	18c2      	adds	r2, r0, r3
 8003d68:	4b3d      	ldr	r3, [pc, #244]	; (8003e60 <UART_SetConfig+0x210>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d8cc      	bhi.n	8003d08 <UART_SetConfig+0xb8>
        huart->Instance->BRR = usartdiv;
 8003d6e:	6823      	ldr	r3, [r4, #0]
 8003d70:	60d8      	str	r0, [r3, #12]
 8003d72:	e7d4      	b.n	8003d1e <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 8003d74:	f7ff fad4 	bl	8003320 <HAL_RCC_GetSysClockFreq>
        break;
 8003d78:	e7cf      	b.n	8003d1a <UART_SetConfig+0xca>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d7a:	f7ff fe69 	bl	8003a50 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8003d7e:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 8003d80:	d0cd      	beq.n	8003d1e <UART_SetConfig+0xce>
 8003d82:	e00d      	b.n	8003da0 <UART_SetConfig+0x150>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d84:	f7ff fe74 	bl	8003a70 <HAL_RCC_GetPCLK2Freq>
 8003d88:	e7f9      	b.n	8003d7e <UART_SetConfig+0x12e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d8a:	4b2e      	ldr	r3, [pc, #184]	; (8003e44 <UART_SetConfig+0x1f4>)
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003d8c:	4a32      	ldr	r2, [pc, #200]	; (8003e58 <UART_SetConfig+0x208>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003d8e:	6818      	ldr	r0, [r3, #0]
 8003d90:	2310      	movs	r3, #16
 8003d92:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003d94:	4243      	negs	r3, r0
 8003d96:	4158      	adcs	r0, r3
 8003d98:	4b2e      	ldr	r3, [pc, #184]	; (8003e54 <UART_SetConfig+0x204>)
 8003d9a:	4240      	negs	r0, r0
 8003d9c:	4003      	ands	r3, r0
 8003d9e:	189b      	adds	r3, r3, r2
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003da0:	0058      	lsls	r0, r3, #1
 8003da2:	6863      	ldr	r3, [r4, #4]
 8003da4:	6861      	ldr	r1, [r4, #4]
 8003da6:	085b      	lsrs	r3, r3, #1
 8003da8:	18c0      	adds	r0, r0, r3
 8003daa:	f7fc f9c1 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dae:	492d      	ldr	r1, [pc, #180]	; (8003e64 <UART_SetConfig+0x214>)
 8003db0:	b282      	uxth	r2, r0
 8003db2:	3a10      	subs	r2, #16
 8003db4:	0403      	lsls	r3, r0, #16
 8003db6:	428a      	cmp	r2, r1
 8003db8:	d8a6      	bhi.n	8003d08 <UART_SetConfig+0xb8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003dba:	220f      	movs	r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003dbc:	031b      	lsls	r3, r3, #12
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003dbe:	4390      	bics	r0, r2
 8003dc0:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 8003dc2:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003dc4:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 8003dc6:	4318      	orrs	r0, r3
 8003dc8:	60d0      	str	r0, [r2, #12]
 8003dca:	e7a8      	b.n	8003d1e <UART_SetConfig+0xce>
        pclk = HAL_RCC_GetSysClockFreq();
 8003dcc:	f7ff faa8 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8003dd0:	e7d5      	b.n	8003d7e <UART_SetConfig+0x12e>
    switch (clocksource)
 8003dd2:	2808      	cmp	r0, #8
 8003dd4:	d898      	bhi.n	8003d08 <UART_SetConfig+0xb8>
 8003dd6:	f7fc f9a1 	bl	800011c <__gnu_thumb1_case_shi>
 8003dda:	0009      	.short	0x0009
 8003ddc:	000fff6b 	.word	0x000fff6b
 8003de0:	0025ff97 	.word	0x0025ff97
 8003de4:	ff97ff97 	.word	0xff97ff97
 8003de8:	0028ff97 	.word	0x0028ff97
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dec:	f7ff fe30 	bl	8003a50 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003df0:	2800      	cmp	r0, #0
 8003df2:	d100      	bne.n	8003df6 <UART_SetConfig+0x1a6>
 8003df4:	e793      	b.n	8003d1e <UART_SetConfig+0xce>
 8003df6:	e00a      	b.n	8003e0e <UART_SetConfig+0x1be>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003df8:	4b12      	ldr	r3, [pc, #72]	; (8003e44 <UART_SetConfig+0x1f4>)
 8003dfa:	6818      	ldr	r0, [r3, #0]
 8003dfc:	2310      	movs	r3, #16
 8003dfe:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003e00:	4243      	negs	r3, r0
 8003e02:	4158      	adcs	r0, r3
 8003e04:	4b13      	ldr	r3, [pc, #76]	; (8003e54 <UART_SetConfig+0x204>)
 8003e06:	4240      	negs	r0, r0
 8003e08:	4018      	ands	r0, r3
 8003e0a:	4b13      	ldr	r3, [pc, #76]	; (8003e58 <UART_SetConfig+0x208>)
 8003e0c:	18c0      	adds	r0, r0, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e0e:	6863      	ldr	r3, [r4, #4]
 8003e10:	6861      	ldr	r1, [r4, #4]
 8003e12:	085b      	lsrs	r3, r3, #1
 8003e14:	1818      	adds	r0, r3, r0
 8003e16:	f7fc f98b 	bl	8000130 <__udivsi3>
 8003e1a:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e1c:	0002      	movs	r2, r0
 8003e1e:	4b11      	ldr	r3, [pc, #68]	; (8003e64 <UART_SetConfig+0x214>)
 8003e20:	3a10      	subs	r2, #16
 8003e22:	e7a2      	b.n	8003d6a <UART_SetConfig+0x11a>
        pclk = HAL_RCC_GetSysClockFreq();
 8003e24:	f7ff fa7c 	bl	8003320 <HAL_RCC_GetSysClockFreq>
        break;
 8003e28:	e7e2      	b.n	8003df0 <UART_SetConfig+0x1a0>
    switch (clocksource)
 8003e2a:	2080      	movs	r0, #128	; 0x80
 8003e2c:	0200      	lsls	r0, r0, #8
 8003e2e:	e7ee      	b.n	8003e0e <UART_SetConfig+0x1be>
 8003e30:	efff69f3 	.word	0xefff69f3
 8003e34:	ffffcfff 	.word	0xffffcfff
 8003e38:	40004800 	.word	0x40004800
 8003e3c:	fffff4ff 	.word	0xfffff4ff
 8003e40:	40013800 	.word	0x40013800
 8003e44:	40021000 	.word	0x40021000
 8003e48:	08004c4b 	.word	0x08004c4b
 8003e4c:	40004400 	.word	0x40004400
 8003e50:	08004c4e 	.word	0x08004c4e
 8003e54:	00b71b00 	.word	0x00b71b00
 8003e58:	003d0900 	.word	0x003d0900
 8003e5c:	fffffd00 	.word	0xfffffd00
 8003e60:	000ffcff 	.word	0x000ffcff
 8003e64:	0000ffef 	.word	0x0000ffef

08003e68 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e68:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8003e6a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e6c:	07da      	lsls	r2, r3, #31
 8003e6e:	d506      	bpl.n	8003e7e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e70:	6801      	ldr	r1, [r0, #0]
 8003e72:	4c28      	ldr	r4, [pc, #160]	; (8003f14 <UART_AdvFeatureConfig+0xac>)
 8003e74:	684a      	ldr	r2, [r1, #4]
 8003e76:	4022      	ands	r2, r4
 8003e78:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003e7a:	4322      	orrs	r2, r4
 8003e7c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e7e:	079a      	lsls	r2, r3, #30
 8003e80:	d506      	bpl.n	8003e90 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e82:	6801      	ldr	r1, [r0, #0]
 8003e84:	4c24      	ldr	r4, [pc, #144]	; (8003f18 <UART_AdvFeatureConfig+0xb0>)
 8003e86:	684a      	ldr	r2, [r1, #4]
 8003e88:	4022      	ands	r2, r4
 8003e8a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003e8c:	4322      	orrs	r2, r4
 8003e8e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e90:	075a      	lsls	r2, r3, #29
 8003e92:	d506      	bpl.n	8003ea2 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e94:	6801      	ldr	r1, [r0, #0]
 8003e96:	4c21      	ldr	r4, [pc, #132]	; (8003f1c <UART_AdvFeatureConfig+0xb4>)
 8003e98:	684a      	ldr	r2, [r1, #4]
 8003e9a:	4022      	ands	r2, r4
 8003e9c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003e9e:	4322      	orrs	r2, r4
 8003ea0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ea2:	071a      	lsls	r2, r3, #28
 8003ea4:	d506      	bpl.n	8003eb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ea6:	6801      	ldr	r1, [r0, #0]
 8003ea8:	4c1d      	ldr	r4, [pc, #116]	; (8003f20 <UART_AdvFeatureConfig+0xb8>)
 8003eaa:	684a      	ldr	r2, [r1, #4]
 8003eac:	4022      	ands	r2, r4
 8003eae:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003eb0:	4322      	orrs	r2, r4
 8003eb2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003eb4:	06da      	lsls	r2, r3, #27
 8003eb6:	d506      	bpl.n	8003ec6 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003eb8:	6801      	ldr	r1, [r0, #0]
 8003eba:	4c1a      	ldr	r4, [pc, #104]	; (8003f24 <UART_AdvFeatureConfig+0xbc>)
 8003ebc:	688a      	ldr	r2, [r1, #8]
 8003ebe:	4022      	ands	r2, r4
 8003ec0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003ec2:	4322      	orrs	r2, r4
 8003ec4:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ec6:	069a      	lsls	r2, r3, #26
 8003ec8:	d506      	bpl.n	8003ed8 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003eca:	6801      	ldr	r1, [r0, #0]
 8003ecc:	4c16      	ldr	r4, [pc, #88]	; (8003f28 <UART_AdvFeatureConfig+0xc0>)
 8003ece:	688a      	ldr	r2, [r1, #8]
 8003ed0:	4022      	ands	r2, r4
 8003ed2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003ed4:	4322      	orrs	r2, r4
 8003ed6:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ed8:	065a      	lsls	r2, r3, #25
 8003eda:	d510      	bpl.n	8003efe <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003edc:	6801      	ldr	r1, [r0, #0]
 8003ede:	4d13      	ldr	r5, [pc, #76]	; (8003f2c <UART_AdvFeatureConfig+0xc4>)
 8003ee0:	684a      	ldr	r2, [r1, #4]
 8003ee2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003ee4:	402a      	ands	r2, r5
 8003ee6:	4322      	orrs	r2, r4
 8003ee8:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003eea:	2280      	movs	r2, #128	; 0x80
 8003eec:	0352      	lsls	r2, r2, #13
 8003eee:	4294      	cmp	r4, r2
 8003ef0:	d105      	bne.n	8003efe <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ef2:	684a      	ldr	r2, [r1, #4]
 8003ef4:	4c0e      	ldr	r4, [pc, #56]	; (8003f30 <UART_AdvFeatureConfig+0xc8>)
 8003ef6:	4022      	ands	r2, r4
 8003ef8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003efa:	4322      	orrs	r2, r4
 8003efc:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003efe:	061b      	lsls	r3, r3, #24
 8003f00:	d506      	bpl.n	8003f10 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f02:	6802      	ldr	r2, [r0, #0]
 8003f04:	490b      	ldr	r1, [pc, #44]	; (8003f34 <UART_AdvFeatureConfig+0xcc>)
 8003f06:	6853      	ldr	r3, [r2, #4]
 8003f08:	400b      	ands	r3, r1
 8003f0a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003f0c:	430b      	orrs	r3, r1
 8003f0e:	6053      	str	r3, [r2, #4]
  }
}
 8003f10:	bd30      	pop	{r4, r5, pc}
 8003f12:	46c0      	nop			; (mov r8, r8)
 8003f14:	fffdffff 	.word	0xfffdffff
 8003f18:	fffeffff 	.word	0xfffeffff
 8003f1c:	fffbffff 	.word	0xfffbffff
 8003f20:	ffff7fff 	.word	0xffff7fff
 8003f24:	ffffefff 	.word	0xffffefff
 8003f28:	ffffdfff 	.word	0xffffdfff
 8003f2c:	ffefffff 	.word	0xffefffff
 8003f30:	ff9fffff 	.word	0xff9fffff
 8003f34:	fff7ffff 	.word	0xfff7ffff

08003f38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f3a:	2780      	movs	r7, #128	; 0x80
{
 8003f3c:	0004      	movs	r4, r0
 8003f3e:	000d      	movs	r5, r1
 8003f40:	0016      	movs	r6, r2
 8003f42:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f44:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f46:	6822      	ldr	r2, [r4, #0]
 8003f48:	69d3      	ldr	r3, [r2, #28]
 8003f4a:	402b      	ands	r3, r5
 8003f4c:	1b5b      	subs	r3, r3, r5
 8003f4e:	4259      	negs	r1, r3
 8003f50:	414b      	adcs	r3, r1
 8003f52:	42b3      	cmp	r3, r6
 8003f54:	d001      	beq.n	8003f5a <UART_WaitOnFlagUntilTimeout+0x22>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8003f56:	2000      	movs	r0, #0
 8003f58:	e028      	b.n	8003fac <UART_WaitOnFlagUntilTimeout+0x74>
    if (Timeout != HAL_MAX_DELAY)
 8003f5a:	9b08      	ldr	r3, [sp, #32]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	d0f3      	beq.n	8003f48 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f60:	f7fd fe56 	bl	8001c10 <HAL_GetTick>
 8003f64:	9b01      	ldr	r3, [sp, #4]
 8003f66:	1ac0      	subs	r0, r0, r3
 8003f68:	9b08      	ldr	r3, [sp, #32]
 8003f6a:	4298      	cmp	r0, r3
 8003f6c:	d801      	bhi.n	8003f72 <UART_WaitOnFlagUntilTimeout+0x3a>
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d11d      	bne.n	8003fae <UART_WaitOnFlagUntilTimeout+0x76>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f72:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f76:	2201      	movs	r2, #1
 8003f78:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f7c:	6821      	ldr	r1, [r4, #0]
 8003f7e:	4d1e      	ldr	r5, [pc, #120]	; (8003ff8 <UART_WaitOnFlagUntilTimeout+0xc0>)
 8003f80:	680b      	ldr	r3, [r1, #0]
 8003f82:	402b      	ands	r3, r5
 8003f84:	600b      	str	r3, [r1, #0]
 8003f86:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f8a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f8e:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f92:	6821      	ldr	r1, [r4, #0]
 8003f94:	688b      	ldr	r3, [r1, #8]
 8003f96:	4393      	bics	r3, r2
 8003f98:	608b      	str	r3, [r1, #8]
 8003f9a:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8003f9e:	2320      	movs	r3, #32
 8003fa0:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003fa2:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8003fa4:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8003fa6:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8003fa8:	3474      	adds	r4, #116	; 0x74
 8003faa:	7023      	strb	r3, [r4, #0]
}
 8003fac:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003fae:	2104      	movs	r1, #4
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	420a      	tst	r2, r1
 8003fb6:	d0c6      	beq.n	8003f46 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003fb8:	69da      	ldr	r2, [r3, #28]
 8003fba:	423a      	tst	r2, r7
 8003fbc:	d0c3      	beq.n	8003f46 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fbe:	621f      	str	r7, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fc0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fca:	6821      	ldr	r1, [r4, #0]
 8003fcc:	4d0a      	ldr	r5, [pc, #40]	; (8003ff8 <UART_WaitOnFlagUntilTimeout+0xc0>)
 8003fce:	680b      	ldr	r3, [r1, #0]
 8003fd0:	402b      	ands	r3, r5
 8003fd2:	600b      	str	r3, [r1, #0]
 8003fd4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fd8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fdc:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fe0:	6821      	ldr	r1, [r4, #0]
 8003fe2:	688b      	ldr	r3, [r1, #8]
 8003fe4:	4393      	bics	r3, r2
 8003fe6:	608b      	str	r3, [r1, #8]
 8003fe8:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8003fec:	2320      	movs	r3, #32
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fee:	1d22      	adds	r2, r4, #4
          huart->gState = HAL_UART_STATE_READY;
 8003ff0:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003ff2:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ff4:	67d3      	str	r3, [r2, #124]	; 0x7c
 8003ff6:	e7d5      	b.n	8003fa4 <UART_WaitOnFlagUntilTimeout+0x6c>
 8003ff8:	fffffe5f 	.word	0xfffffe5f

08003ffc <HAL_UART_Transmit>:
{
 8003ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ffe:	b087      	sub	sp, #28
 8004000:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8004002:	6f83      	ldr	r3, [r0, #120]	; 0x78
{
 8004004:	0004      	movs	r4, r0
 8004006:	000d      	movs	r5, r1
 8004008:	0016      	movs	r6, r2
    return HAL_BUSY;
 800400a:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 800400c:	2b20      	cmp	r3, #32
 800400e:	d151      	bne.n	80040b4 <HAL_UART_Transmit+0xb8>
      return  HAL_ERROR;
 8004010:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8004012:	2900      	cmp	r1, #0
 8004014:	d04e      	beq.n	80040b4 <HAL_UART_Transmit+0xb8>
 8004016:	2a00      	cmp	r2, #0
 8004018:	d04c      	beq.n	80040b4 <HAL_UART_Transmit+0xb8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800401a:	2380      	movs	r3, #128	; 0x80
 800401c:	68a2      	ldr	r2, [r4, #8]
 800401e:	015b      	lsls	r3, r3, #5
 8004020:	429a      	cmp	r2, r3
 8004022:	d104      	bne.n	800402e <HAL_UART_Transmit+0x32>
 8004024:	6923      	ldr	r3, [r4, #16]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_UART_Transmit+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 800402a:	4201      	tst	r1, r0
 800402c:	d142      	bne.n	80040b4 <HAL_UART_Transmit+0xb8>
    __HAL_LOCK(huart);
 800402e:	0023      	movs	r3, r4
 8004030:	3374      	adds	r3, #116	; 0x74
 8004032:	9303      	str	r3, [sp, #12]
 8004034:	781b      	ldrb	r3, [r3, #0]
    return HAL_BUSY;
 8004036:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8004038:	2b01      	cmp	r3, #1
 800403a:	d03b      	beq.n	80040b4 <HAL_UART_Transmit+0xb8>
 800403c:	2301      	movs	r3, #1
 800403e:	9a03      	ldr	r2, [sp, #12]
 8004040:	7013      	strb	r3, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004042:	2200      	movs	r2, #0
 8004044:	1d23      	adds	r3, r4, #4
 8004046:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004048:	2321      	movs	r3, #33	; 0x21
 800404a:	67a3      	str	r3, [r4, #120]	; 0x78
    tickstart = HAL_GetTick();
 800404c:	f7fd fde0 	bl	8001c10 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8004050:	0023      	movs	r3, r4
 8004052:	3350      	adds	r3, #80	; 0x50
 8004054:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8004056:	3302      	adds	r3, #2
 8004058:	801e      	strh	r6, [r3, #0]
 800405a:	9304      	str	r3, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800405c:	2380      	movs	r3, #128	; 0x80
 800405e:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8004060:	0007      	movs	r7, r0
      pdata16bits = NULL;
 8004062:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004064:	015b      	lsls	r3, r3, #5
 8004066:	429a      	cmp	r2, r3
 8004068:	d104      	bne.n	8004074 <HAL_UART_Transmit+0x78>
 800406a:	6923      	ldr	r3, [r4, #16]
 800406c:	42b3      	cmp	r3, r6
 800406e:	d101      	bne.n	8004074 <HAL_UART_Transmit+0x78>
 8004070:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8004072:	001d      	movs	r5, r3
    __HAL_UNLOCK(huart);
 8004074:	2300      	movs	r3, #0
 8004076:	9a03      	ldr	r2, [sp, #12]
 8004078:	7013      	strb	r3, [r2, #0]
    while (huart->TxXferCount > 0U)
 800407a:	0023      	movs	r3, r4
 800407c:	3352      	adds	r3, #82	; 0x52
 800407e:	881b      	ldrh	r3, [r3, #0]
 8004080:	b29a      	uxth	r2, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d10b      	bne.n	800409e <HAL_UART_Transmit+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004086:	9b05      	ldr	r3, [sp, #20]
 8004088:	2140      	movs	r1, #64	; 0x40
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	0020      	movs	r0, r4
 800408e:	003b      	movs	r3, r7
 8004090:	f7ff ff52 	bl	8003f38 <UART_WaitOnFlagUntilTimeout>
 8004094:	2800      	cmp	r0, #0
 8004096:	d10c      	bne.n	80040b2 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8004098:	2320      	movs	r3, #32
 800409a:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 800409c:	e00a      	b.n	80040b4 <HAL_UART_Transmit+0xb8>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800409e:	9b05      	ldr	r3, [sp, #20]
 80040a0:	2200      	movs	r2, #0
 80040a2:	9300      	str	r3, [sp, #0]
 80040a4:	2180      	movs	r1, #128	; 0x80
 80040a6:	003b      	movs	r3, r7
 80040a8:	0020      	movs	r0, r4
 80040aa:	f7ff ff45 	bl	8003f38 <UART_WaitOnFlagUntilTimeout>
 80040ae:	2800      	cmp	r0, #0
 80040b0:	d002      	beq.n	80040b8 <HAL_UART_Transmit+0xbc>
        return HAL_TIMEOUT;
 80040b2:	2003      	movs	r0, #3
}
 80040b4:	b007      	add	sp, #28
 80040b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040b8:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80040ba:	2d00      	cmp	r5, #0
 80040bc:	d10b      	bne.n	80040d6 <HAL_UART_Transmit+0xda>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040be:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 80040c0:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80040c2:	05db      	lsls	r3, r3, #23
 80040c4:	0ddb      	lsrs	r3, r3, #23
 80040c6:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80040c8:	9b04      	ldr	r3, [sp, #16]
 80040ca:	9a04      	ldr	r2, [sp, #16]
 80040cc:	881b      	ldrh	r3, [r3, #0]
 80040ce:	3b01      	subs	r3, #1
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	8013      	strh	r3, [r2, #0]
 80040d4:	e7d1      	b.n	800407a <HAL_UART_Transmit+0x7e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80040d6:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 80040d8:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80040da:	6293      	str	r3, [r2, #40]	; 0x28
        pdata8bits++;
 80040dc:	e7f4      	b.n	80040c8 <HAL_UART_Transmit+0xcc>
	...

080040e0 <HAL_UART_Receive>:
{
 80040e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040e2:	b087      	sub	sp, #28
 80040e4:	9305      	str	r3, [sp, #20]
  if (huart->RxState == HAL_UART_STATE_READY)
 80040e6:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
{
 80040e8:	0004      	movs	r4, r0
 80040ea:	000f      	movs	r7, r1
 80040ec:	0015      	movs	r5, r2
    return HAL_BUSY;
 80040ee:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80040f0:	2b20      	cmp	r3, #32
 80040f2:	d144      	bne.n	800417e <HAL_UART_Receive+0x9e>
      return  HAL_ERROR;
 80040f4:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80040f6:	2900      	cmp	r1, #0
 80040f8:	d041      	beq.n	800417e <HAL_UART_Receive+0x9e>
 80040fa:	2a00      	cmp	r2, #0
 80040fc:	d03f      	beq.n	800417e <HAL_UART_Receive+0x9e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040fe:	2380      	movs	r3, #128	; 0x80
 8004100:	68a2      	ldr	r2, [r4, #8]
 8004102:	015b      	lsls	r3, r3, #5
 8004104:	429a      	cmp	r2, r3
 8004106:	d104      	bne.n	8004112 <HAL_UART_Receive+0x32>
 8004108:	6923      	ldr	r3, [r4, #16]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_UART_Receive+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 800410e:	4201      	tst	r1, r0
 8004110:	d135      	bne.n	800417e <HAL_UART_Receive+0x9e>
    __HAL_LOCK(huart);
 8004112:	0026      	movs	r6, r4
 8004114:	3674      	adds	r6, #116	; 0x74
 8004116:	7833      	ldrb	r3, [r6, #0]
    return HAL_BUSY;
 8004118:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 800411a:	2b01      	cmp	r3, #1
 800411c:	d02f      	beq.n	800417e <HAL_UART_Receive+0x9e>
 800411e:	2301      	movs	r3, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004120:	2200      	movs	r2, #0
    __HAL_LOCK(huart);
 8004122:	7033      	strb	r3, [r6, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004124:	1d23      	adds	r3, r4, #4
 8004126:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004128:	2322      	movs	r3, #34	; 0x22
 800412a:	67e3      	str	r3, [r4, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800412c:	6622      	str	r2, [r4, #96]	; 0x60
    tickstart = HAL_GetTick();
 800412e:	f7fd fd6f 	bl	8001c10 <HAL_GetTick>
    huart->RxXferSize  = Size;
 8004132:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 8004134:	2180      	movs	r1, #128	; 0x80
 8004136:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize  = Size;
 8004138:	3358      	adds	r3, #88	; 0x58
 800413a:	801d      	strh	r5, [r3, #0]
    huart->RxXferCount = Size;
 800413c:	805d      	strh	r5, [r3, #2]
    tickstart = HAL_GetTick();
 800413e:	9004      	str	r0, [sp, #16]
    UART_MASK_COMPUTATION(huart);
 8004140:	0149      	lsls	r1, r1, #5
 8004142:	3304      	adds	r3, #4
 8004144:	428a      	cmp	r2, r1
 8004146:	d11e      	bne.n	8004186 <HAL_UART_Receive+0xa6>
 8004148:	6921      	ldr	r1, [r4, #16]
 800414a:	2900      	cmp	r1, #0
 800414c:	d119      	bne.n	8004182 <HAL_UART_Receive+0xa2>
 800414e:	4925      	ldr	r1, [pc, #148]	; (80041e4 <HAL_UART_Receive+0x104>)
 8004150:	8019      	strh	r1, [r3, #0]
    uhMask = huart->Mask;
 8004152:	881b      	ldrh	r3, [r3, #0]
      pdata16bits = NULL;
 8004154:	2500      	movs	r5, #0
    uhMask = huart->Mask;
 8004156:	9303      	str	r3, [sp, #12]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004158:	2380      	movs	r3, #128	; 0x80
 800415a:	015b      	lsls	r3, r3, #5
 800415c:	429a      	cmp	r2, r3
 800415e:	d104      	bne.n	800416a <HAL_UART_Receive+0x8a>
 8004160:	6923      	ldr	r3, [r4, #16]
 8004162:	42ab      	cmp	r3, r5
 8004164:	d101      	bne.n	800416a <HAL_UART_Receive+0x8a>
 8004166:	003d      	movs	r5, r7
      pdata8bits  = NULL;
 8004168:	001f      	movs	r7, r3
    __HAL_UNLOCK(huart);
 800416a:	2300      	movs	r3, #0
 800416c:	7033      	strb	r3, [r6, #0]
    while (huart->RxXferCount > 0U)
 800416e:	0026      	movs	r6, r4
 8004170:	365a      	adds	r6, #90	; 0x5a
 8004172:	8833      	ldrh	r3, [r6, #0]
 8004174:	b298      	uxth	r0, r3
 8004176:	2b00      	cmp	r3, #0
 8004178:	d117      	bne.n	80041aa <HAL_UART_Receive+0xca>
    huart->RxState = HAL_UART_STATE_READY;
 800417a:	3320      	adds	r3, #32
 800417c:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 800417e:	b007      	add	sp, #28
 8004180:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 8004182:	21ff      	movs	r1, #255	; 0xff
 8004184:	e7e4      	b.n	8004150 <HAL_UART_Receive+0x70>
 8004186:	2a00      	cmp	r2, #0
 8004188:	d104      	bne.n	8004194 <HAL_UART_Receive+0xb4>
 800418a:	6921      	ldr	r1, [r4, #16]
 800418c:	2900      	cmp	r1, #0
 800418e:	d0f8      	beq.n	8004182 <HAL_UART_Receive+0xa2>
 8004190:	217f      	movs	r1, #127	; 0x7f
 8004192:	e7dd      	b.n	8004150 <HAL_UART_Receive+0x70>
 8004194:	2180      	movs	r1, #128	; 0x80
 8004196:	0549      	lsls	r1, r1, #21
 8004198:	428a      	cmp	r2, r1
 800419a:	d104      	bne.n	80041a6 <HAL_UART_Receive+0xc6>
 800419c:	6921      	ldr	r1, [r4, #16]
 800419e:	2900      	cmp	r1, #0
 80041a0:	d0f6      	beq.n	8004190 <HAL_UART_Receive+0xb0>
 80041a2:	213f      	movs	r1, #63	; 0x3f
 80041a4:	e7d4      	b.n	8004150 <HAL_UART_Receive+0x70>
 80041a6:	2100      	movs	r1, #0
 80041a8:	e7d2      	b.n	8004150 <HAL_UART_Receive+0x70>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80041aa:	9b05      	ldr	r3, [sp, #20]
 80041ac:	2200      	movs	r2, #0
 80041ae:	9300      	str	r3, [sp, #0]
 80041b0:	2120      	movs	r1, #32
 80041b2:	0020      	movs	r0, r4
 80041b4:	9b04      	ldr	r3, [sp, #16]
 80041b6:	f7ff febf 	bl	8003f38 <UART_WaitOnFlagUntilTimeout>
 80041ba:	2800      	cmp	r0, #0
 80041bc:	d10f      	bne.n	80041de <HAL_UART_Receive+0xfe>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80041be:	6823      	ldr	r3, [r4, #0]
 80041c0:	9a03      	ldr	r2, [sp, #12]
 80041c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c4:	4013      	ands	r3, r2
      if (pdata8bits == NULL)
 80041c6:	2f00      	cmp	r7, #0
 80041c8:	d106      	bne.n	80041d8 <HAL_UART_Receive+0xf8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80041ca:	802b      	strh	r3, [r5, #0]
        pdata16bits++;
 80041cc:	3502      	adds	r5, #2
      huart->RxXferCount--;
 80041ce:	8833      	ldrh	r3, [r6, #0]
 80041d0:	3b01      	subs	r3, #1
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	8033      	strh	r3, [r6, #0]
 80041d6:	e7ca      	b.n	800416e <HAL_UART_Receive+0x8e>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80041d8:	703b      	strb	r3, [r7, #0]
        pdata8bits++;
 80041da:	3701      	adds	r7, #1
 80041dc:	e7f7      	b.n	80041ce <HAL_UART_Receive+0xee>
        return HAL_TIMEOUT;
 80041de:	2003      	movs	r0, #3
 80041e0:	e7cd      	b.n	800417e <HAL_UART_Receive+0x9e>
 80041e2:	46c0      	nop			; (mov r8, r8)
 80041e4:	000001ff 	.word	0x000001ff

080041e8 <UART_CheckIdleState>:
{
 80041e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041ea:	2600      	movs	r6, #0
{
 80041ec:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041ee:	1d03      	adds	r3, r0, #4
 80041f0:	67de      	str	r6, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80041f2:	f7fd fd0d 	bl	8001c10 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041f6:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80041f8:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	071b      	lsls	r3, r3, #28
 80041fe:	d416      	bmi.n	800422e <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	075b      	lsls	r3, r3, #29
 8004206:	d50a      	bpl.n	800421e <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004208:	2180      	movs	r1, #128	; 0x80
 800420a:	4b0f      	ldr	r3, [pc, #60]	; (8004248 <UART_CheckIdleState+0x60>)
 800420c:	2200      	movs	r2, #0
 800420e:	9300      	str	r3, [sp, #0]
 8004210:	0020      	movs	r0, r4
 8004212:	002b      	movs	r3, r5
 8004214:	03c9      	lsls	r1, r1, #15
 8004216:	f7ff fe8f 	bl	8003f38 <UART_WaitOnFlagUntilTimeout>
 800421a:	2800      	cmp	r0, #0
 800421c:	d112      	bne.n	8004244 <UART_CheckIdleState+0x5c>
  huart->gState = HAL_UART_STATE_READY;
 800421e:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004220:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8004222:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004224:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004226:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8004228:	3474      	adds	r4, #116	; 0x74
 800422a:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 800422c:	e00b      	b.n	8004246 <UART_CheckIdleState+0x5e>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800422e:	2180      	movs	r1, #128	; 0x80
 8004230:	4b05      	ldr	r3, [pc, #20]	; (8004248 <UART_CheckIdleState+0x60>)
 8004232:	0032      	movs	r2, r6
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	0389      	lsls	r1, r1, #14
 8004238:	0003      	movs	r3, r0
 800423a:	0020      	movs	r0, r4
 800423c:	f7ff fe7c 	bl	8003f38 <UART_WaitOnFlagUntilTimeout>
 8004240:	2800      	cmp	r0, #0
 8004242:	d0dd      	beq.n	8004200 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8004244:	2003      	movs	r0, #3
}
 8004246:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8004248:	01ffffff 	.word	0x01ffffff

0800424c <HAL_UART_Init>:
{
 800424c:	b510      	push	{r4, lr}
 800424e:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8004250:	d101      	bne.n	8004256 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8004252:	2001      	movs	r0, #1
}
 8004254:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8004256:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8004258:	2b00      	cmp	r3, #0
 800425a:	d104      	bne.n	8004266 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 800425c:	0002      	movs	r2, r0
 800425e:	3274      	adds	r2, #116	; 0x74
 8004260:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8004262:	f7fd fc39 	bl	8001ad8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8004266:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8004268:	2101      	movs	r1, #1
 800426a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800426c:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 800426e:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004270:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8004272:	438b      	bics	r3, r1
 8004274:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004276:	f7ff fceb 	bl	8003c50 <UART_SetConfig>
 800427a:	2801      	cmp	r0, #1
 800427c:	d0e9      	beq.n	8004252 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800427e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004280:	2b00      	cmp	r3, #0
 8004282:	d002      	beq.n	800428a <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8004284:	0020      	movs	r0, r4
 8004286:	f7ff fdef 	bl	8003e68 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800428a:	6823      	ldr	r3, [r4, #0]
 800428c:	4907      	ldr	r1, [pc, #28]	; (80042ac <HAL_UART_Init+0x60>)
 800428e:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8004290:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004292:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004294:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004296:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004298:	689a      	ldr	r2, [r3, #8]
 800429a:	438a      	bics	r2, r1
 800429c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800429e:	2201      	movs	r2, #1
 80042a0:	6819      	ldr	r1, [r3, #0]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80042a6:	f7ff ff9f 	bl	80041e8 <UART_CheckIdleState>
 80042aa:	e7d3      	b.n	8004254 <HAL_UART_Init+0x8>
 80042ac:	ffffb7ff 	.word	0xffffb7ff

080042b0 <__errno>:
 80042b0:	4b01      	ldr	r3, [pc, #4]	; (80042b8 <__errno+0x8>)
 80042b2:	6818      	ldr	r0, [r3, #0]
 80042b4:	4770      	bx	lr
 80042b6:	46c0      	nop			; (mov r8, r8)
 80042b8:	20000024 	.word	0x20000024

080042bc <__libc_init_array>:
 80042bc:	b570      	push	{r4, r5, r6, lr}
 80042be:	2600      	movs	r6, #0
 80042c0:	4d0c      	ldr	r5, [pc, #48]	; (80042f4 <__libc_init_array+0x38>)
 80042c2:	4c0d      	ldr	r4, [pc, #52]	; (80042f8 <__libc_init_array+0x3c>)
 80042c4:	1b64      	subs	r4, r4, r5
 80042c6:	10a4      	asrs	r4, r4, #2
 80042c8:	42a6      	cmp	r6, r4
 80042ca:	d109      	bne.n	80042e0 <__libc_init_array+0x24>
 80042cc:	2600      	movs	r6, #0
 80042ce:	f000 fc8b 	bl	8004be8 <_init>
 80042d2:	4d0a      	ldr	r5, [pc, #40]	; (80042fc <__libc_init_array+0x40>)
 80042d4:	4c0a      	ldr	r4, [pc, #40]	; (8004300 <__libc_init_array+0x44>)
 80042d6:	1b64      	subs	r4, r4, r5
 80042d8:	10a4      	asrs	r4, r4, #2
 80042da:	42a6      	cmp	r6, r4
 80042dc:	d105      	bne.n	80042ea <__libc_init_array+0x2e>
 80042de:	bd70      	pop	{r4, r5, r6, pc}
 80042e0:	00b3      	lsls	r3, r6, #2
 80042e2:	58eb      	ldr	r3, [r5, r3]
 80042e4:	4798      	blx	r3
 80042e6:	3601      	adds	r6, #1
 80042e8:	e7ee      	b.n	80042c8 <__libc_init_array+0xc>
 80042ea:	00b3      	lsls	r3, r6, #2
 80042ec:	58eb      	ldr	r3, [r5, r3]
 80042ee:	4798      	blx	r3
 80042f0:	3601      	adds	r6, #1
 80042f2:	e7f2      	b.n	80042da <__libc_init_array+0x1e>
 80042f4:	08004c98 	.word	0x08004c98
 80042f8:	08004c98 	.word	0x08004c98
 80042fc:	08004c98 	.word	0x08004c98
 8004300:	08004c9c 	.word	0x08004c9c

08004304 <memcpy>:
 8004304:	2300      	movs	r3, #0
 8004306:	b510      	push	{r4, lr}
 8004308:	429a      	cmp	r2, r3
 800430a:	d100      	bne.n	800430e <memcpy+0xa>
 800430c:	bd10      	pop	{r4, pc}
 800430e:	5ccc      	ldrb	r4, [r1, r3]
 8004310:	54c4      	strb	r4, [r0, r3]
 8004312:	3301      	adds	r3, #1
 8004314:	e7f8      	b.n	8004308 <memcpy+0x4>

08004316 <memset>:
 8004316:	0003      	movs	r3, r0
 8004318:	1882      	adds	r2, r0, r2
 800431a:	4293      	cmp	r3, r2
 800431c:	d100      	bne.n	8004320 <memset+0xa>
 800431e:	4770      	bx	lr
 8004320:	7019      	strb	r1, [r3, #0]
 8004322:	3301      	adds	r3, #1
 8004324:	e7f9      	b.n	800431a <memset+0x4>
	...

08004328 <siprintf>:
 8004328:	b40e      	push	{r1, r2, r3}
 800432a:	b500      	push	{lr}
 800432c:	490b      	ldr	r1, [pc, #44]	; (800435c <siprintf+0x34>)
 800432e:	b09c      	sub	sp, #112	; 0x70
 8004330:	ab1d      	add	r3, sp, #116	; 0x74
 8004332:	9002      	str	r0, [sp, #8]
 8004334:	9006      	str	r0, [sp, #24]
 8004336:	9107      	str	r1, [sp, #28]
 8004338:	9104      	str	r1, [sp, #16]
 800433a:	4809      	ldr	r0, [pc, #36]	; (8004360 <siprintf+0x38>)
 800433c:	4909      	ldr	r1, [pc, #36]	; (8004364 <siprintf+0x3c>)
 800433e:	cb04      	ldmia	r3!, {r2}
 8004340:	9105      	str	r1, [sp, #20]
 8004342:	6800      	ldr	r0, [r0, #0]
 8004344:	a902      	add	r1, sp, #8
 8004346:	9301      	str	r3, [sp, #4]
 8004348:	f000 f870 	bl	800442c <_svfiprintf_r>
 800434c:	2300      	movs	r3, #0
 800434e:	9a02      	ldr	r2, [sp, #8]
 8004350:	7013      	strb	r3, [r2, #0]
 8004352:	b01c      	add	sp, #112	; 0x70
 8004354:	bc08      	pop	{r3}
 8004356:	b003      	add	sp, #12
 8004358:	4718      	bx	r3
 800435a:	46c0      	nop			; (mov r8, r8)
 800435c:	7fffffff 	.word	0x7fffffff
 8004360:	20000024 	.word	0x20000024
 8004364:	ffff0208 	.word	0xffff0208

08004368 <__ssputs_r>:
 8004368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800436a:	688e      	ldr	r6, [r1, #8]
 800436c:	b085      	sub	sp, #20
 800436e:	0007      	movs	r7, r0
 8004370:	000c      	movs	r4, r1
 8004372:	9203      	str	r2, [sp, #12]
 8004374:	9301      	str	r3, [sp, #4]
 8004376:	429e      	cmp	r6, r3
 8004378:	d83c      	bhi.n	80043f4 <__ssputs_r+0x8c>
 800437a:	2390      	movs	r3, #144	; 0x90
 800437c:	898a      	ldrh	r2, [r1, #12]
 800437e:	00db      	lsls	r3, r3, #3
 8004380:	421a      	tst	r2, r3
 8004382:	d034      	beq.n	80043ee <__ssputs_r+0x86>
 8004384:	6909      	ldr	r1, [r1, #16]
 8004386:	6823      	ldr	r3, [r4, #0]
 8004388:	6960      	ldr	r0, [r4, #20]
 800438a:	1a5b      	subs	r3, r3, r1
 800438c:	9302      	str	r3, [sp, #8]
 800438e:	2303      	movs	r3, #3
 8004390:	4343      	muls	r3, r0
 8004392:	0fdd      	lsrs	r5, r3, #31
 8004394:	18ed      	adds	r5, r5, r3
 8004396:	9b01      	ldr	r3, [sp, #4]
 8004398:	9802      	ldr	r0, [sp, #8]
 800439a:	3301      	adds	r3, #1
 800439c:	181b      	adds	r3, r3, r0
 800439e:	106d      	asrs	r5, r5, #1
 80043a0:	42ab      	cmp	r3, r5
 80043a2:	d900      	bls.n	80043a6 <__ssputs_r+0x3e>
 80043a4:	001d      	movs	r5, r3
 80043a6:	0553      	lsls	r3, r2, #21
 80043a8:	d532      	bpl.n	8004410 <__ssputs_r+0xa8>
 80043aa:	0029      	movs	r1, r5
 80043ac:	0038      	movs	r0, r7
 80043ae:	f000 fb49 	bl	8004a44 <_malloc_r>
 80043b2:	1e06      	subs	r6, r0, #0
 80043b4:	d109      	bne.n	80043ca <__ssputs_r+0x62>
 80043b6:	230c      	movs	r3, #12
 80043b8:	603b      	str	r3, [r7, #0]
 80043ba:	2340      	movs	r3, #64	; 0x40
 80043bc:	2001      	movs	r0, #1
 80043be:	89a2      	ldrh	r2, [r4, #12]
 80043c0:	4240      	negs	r0, r0
 80043c2:	4313      	orrs	r3, r2
 80043c4:	81a3      	strh	r3, [r4, #12]
 80043c6:	b005      	add	sp, #20
 80043c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043ca:	9a02      	ldr	r2, [sp, #8]
 80043cc:	6921      	ldr	r1, [r4, #16]
 80043ce:	f7ff ff99 	bl	8004304 <memcpy>
 80043d2:	89a3      	ldrh	r3, [r4, #12]
 80043d4:	4a14      	ldr	r2, [pc, #80]	; (8004428 <__ssputs_r+0xc0>)
 80043d6:	401a      	ands	r2, r3
 80043d8:	2380      	movs	r3, #128	; 0x80
 80043da:	4313      	orrs	r3, r2
 80043dc:	81a3      	strh	r3, [r4, #12]
 80043de:	9b02      	ldr	r3, [sp, #8]
 80043e0:	6126      	str	r6, [r4, #16]
 80043e2:	18f6      	adds	r6, r6, r3
 80043e4:	6026      	str	r6, [r4, #0]
 80043e6:	6165      	str	r5, [r4, #20]
 80043e8:	9e01      	ldr	r6, [sp, #4]
 80043ea:	1aed      	subs	r5, r5, r3
 80043ec:	60a5      	str	r5, [r4, #8]
 80043ee:	9b01      	ldr	r3, [sp, #4]
 80043f0:	429e      	cmp	r6, r3
 80043f2:	d900      	bls.n	80043f6 <__ssputs_r+0x8e>
 80043f4:	9e01      	ldr	r6, [sp, #4]
 80043f6:	0032      	movs	r2, r6
 80043f8:	9903      	ldr	r1, [sp, #12]
 80043fa:	6820      	ldr	r0, [r4, #0]
 80043fc:	f000 faa3 	bl	8004946 <memmove>
 8004400:	68a3      	ldr	r3, [r4, #8]
 8004402:	2000      	movs	r0, #0
 8004404:	1b9b      	subs	r3, r3, r6
 8004406:	60a3      	str	r3, [r4, #8]
 8004408:	6823      	ldr	r3, [r4, #0]
 800440a:	199e      	adds	r6, r3, r6
 800440c:	6026      	str	r6, [r4, #0]
 800440e:	e7da      	b.n	80043c6 <__ssputs_r+0x5e>
 8004410:	002a      	movs	r2, r5
 8004412:	0038      	movs	r0, r7
 8004414:	f000 fb8c 	bl	8004b30 <_realloc_r>
 8004418:	1e06      	subs	r6, r0, #0
 800441a:	d1e0      	bne.n	80043de <__ssputs_r+0x76>
 800441c:	0038      	movs	r0, r7
 800441e:	6921      	ldr	r1, [r4, #16]
 8004420:	f000 faa4 	bl	800496c <_free_r>
 8004424:	e7c7      	b.n	80043b6 <__ssputs_r+0x4e>
 8004426:	46c0      	nop			; (mov r8, r8)
 8004428:	fffffb7f 	.word	0xfffffb7f

0800442c <_svfiprintf_r>:
 800442c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800442e:	b0a1      	sub	sp, #132	; 0x84
 8004430:	9003      	str	r0, [sp, #12]
 8004432:	001d      	movs	r5, r3
 8004434:	898b      	ldrh	r3, [r1, #12]
 8004436:	000f      	movs	r7, r1
 8004438:	0016      	movs	r6, r2
 800443a:	061b      	lsls	r3, r3, #24
 800443c:	d511      	bpl.n	8004462 <_svfiprintf_r+0x36>
 800443e:	690b      	ldr	r3, [r1, #16]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d10e      	bne.n	8004462 <_svfiprintf_r+0x36>
 8004444:	2140      	movs	r1, #64	; 0x40
 8004446:	f000 fafd 	bl	8004a44 <_malloc_r>
 800444a:	6038      	str	r0, [r7, #0]
 800444c:	6138      	str	r0, [r7, #16]
 800444e:	2800      	cmp	r0, #0
 8004450:	d105      	bne.n	800445e <_svfiprintf_r+0x32>
 8004452:	230c      	movs	r3, #12
 8004454:	9a03      	ldr	r2, [sp, #12]
 8004456:	3801      	subs	r0, #1
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	b021      	add	sp, #132	; 0x84
 800445c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800445e:	2340      	movs	r3, #64	; 0x40
 8004460:	617b      	str	r3, [r7, #20]
 8004462:	2300      	movs	r3, #0
 8004464:	ac08      	add	r4, sp, #32
 8004466:	6163      	str	r3, [r4, #20]
 8004468:	3320      	adds	r3, #32
 800446a:	7663      	strb	r3, [r4, #25]
 800446c:	3310      	adds	r3, #16
 800446e:	76a3      	strb	r3, [r4, #26]
 8004470:	9507      	str	r5, [sp, #28]
 8004472:	0035      	movs	r5, r6
 8004474:	782b      	ldrb	r3, [r5, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <_svfiprintf_r+0x52>
 800447a:	2b25      	cmp	r3, #37	; 0x25
 800447c:	d147      	bne.n	800450e <_svfiprintf_r+0xe2>
 800447e:	1bab      	subs	r3, r5, r6
 8004480:	9305      	str	r3, [sp, #20]
 8004482:	42b5      	cmp	r5, r6
 8004484:	d00c      	beq.n	80044a0 <_svfiprintf_r+0x74>
 8004486:	0032      	movs	r2, r6
 8004488:	0039      	movs	r1, r7
 800448a:	9803      	ldr	r0, [sp, #12]
 800448c:	f7ff ff6c 	bl	8004368 <__ssputs_r>
 8004490:	1c43      	adds	r3, r0, #1
 8004492:	d100      	bne.n	8004496 <_svfiprintf_r+0x6a>
 8004494:	e0ae      	b.n	80045f4 <_svfiprintf_r+0x1c8>
 8004496:	6962      	ldr	r2, [r4, #20]
 8004498:	9b05      	ldr	r3, [sp, #20]
 800449a:	4694      	mov	ip, r2
 800449c:	4463      	add	r3, ip
 800449e:	6163      	str	r3, [r4, #20]
 80044a0:	782b      	ldrb	r3, [r5, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d100      	bne.n	80044a8 <_svfiprintf_r+0x7c>
 80044a6:	e0a5      	b.n	80045f4 <_svfiprintf_r+0x1c8>
 80044a8:	2201      	movs	r2, #1
 80044aa:	2300      	movs	r3, #0
 80044ac:	4252      	negs	r2, r2
 80044ae:	6062      	str	r2, [r4, #4]
 80044b0:	a904      	add	r1, sp, #16
 80044b2:	3254      	adds	r2, #84	; 0x54
 80044b4:	1852      	adds	r2, r2, r1
 80044b6:	1c6e      	adds	r6, r5, #1
 80044b8:	6023      	str	r3, [r4, #0]
 80044ba:	60e3      	str	r3, [r4, #12]
 80044bc:	60a3      	str	r3, [r4, #8]
 80044be:	7013      	strb	r3, [r2, #0]
 80044c0:	65a3      	str	r3, [r4, #88]	; 0x58
 80044c2:	2205      	movs	r2, #5
 80044c4:	7831      	ldrb	r1, [r6, #0]
 80044c6:	4854      	ldr	r0, [pc, #336]	; (8004618 <_svfiprintf_r+0x1ec>)
 80044c8:	f000 fa32 	bl	8004930 <memchr>
 80044cc:	1c75      	adds	r5, r6, #1
 80044ce:	2800      	cmp	r0, #0
 80044d0:	d11f      	bne.n	8004512 <_svfiprintf_r+0xe6>
 80044d2:	6822      	ldr	r2, [r4, #0]
 80044d4:	06d3      	lsls	r3, r2, #27
 80044d6:	d504      	bpl.n	80044e2 <_svfiprintf_r+0xb6>
 80044d8:	2353      	movs	r3, #83	; 0x53
 80044da:	a904      	add	r1, sp, #16
 80044dc:	185b      	adds	r3, r3, r1
 80044de:	2120      	movs	r1, #32
 80044e0:	7019      	strb	r1, [r3, #0]
 80044e2:	0713      	lsls	r3, r2, #28
 80044e4:	d504      	bpl.n	80044f0 <_svfiprintf_r+0xc4>
 80044e6:	2353      	movs	r3, #83	; 0x53
 80044e8:	a904      	add	r1, sp, #16
 80044ea:	185b      	adds	r3, r3, r1
 80044ec:	212b      	movs	r1, #43	; 0x2b
 80044ee:	7019      	strb	r1, [r3, #0]
 80044f0:	7833      	ldrb	r3, [r6, #0]
 80044f2:	2b2a      	cmp	r3, #42	; 0x2a
 80044f4:	d016      	beq.n	8004524 <_svfiprintf_r+0xf8>
 80044f6:	0035      	movs	r5, r6
 80044f8:	2100      	movs	r1, #0
 80044fa:	200a      	movs	r0, #10
 80044fc:	68e3      	ldr	r3, [r4, #12]
 80044fe:	782a      	ldrb	r2, [r5, #0]
 8004500:	1c6e      	adds	r6, r5, #1
 8004502:	3a30      	subs	r2, #48	; 0x30
 8004504:	2a09      	cmp	r2, #9
 8004506:	d94e      	bls.n	80045a6 <_svfiprintf_r+0x17a>
 8004508:	2900      	cmp	r1, #0
 800450a:	d111      	bne.n	8004530 <_svfiprintf_r+0x104>
 800450c:	e017      	b.n	800453e <_svfiprintf_r+0x112>
 800450e:	3501      	adds	r5, #1
 8004510:	e7b0      	b.n	8004474 <_svfiprintf_r+0x48>
 8004512:	4b41      	ldr	r3, [pc, #260]	; (8004618 <_svfiprintf_r+0x1ec>)
 8004514:	6822      	ldr	r2, [r4, #0]
 8004516:	1ac0      	subs	r0, r0, r3
 8004518:	2301      	movs	r3, #1
 800451a:	4083      	lsls	r3, r0
 800451c:	4313      	orrs	r3, r2
 800451e:	002e      	movs	r6, r5
 8004520:	6023      	str	r3, [r4, #0]
 8004522:	e7ce      	b.n	80044c2 <_svfiprintf_r+0x96>
 8004524:	9b07      	ldr	r3, [sp, #28]
 8004526:	1d19      	adds	r1, r3, #4
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	9107      	str	r1, [sp, #28]
 800452c:	2b00      	cmp	r3, #0
 800452e:	db01      	blt.n	8004534 <_svfiprintf_r+0x108>
 8004530:	930b      	str	r3, [sp, #44]	; 0x2c
 8004532:	e004      	b.n	800453e <_svfiprintf_r+0x112>
 8004534:	425b      	negs	r3, r3
 8004536:	60e3      	str	r3, [r4, #12]
 8004538:	2302      	movs	r3, #2
 800453a:	4313      	orrs	r3, r2
 800453c:	6023      	str	r3, [r4, #0]
 800453e:	782b      	ldrb	r3, [r5, #0]
 8004540:	2b2e      	cmp	r3, #46	; 0x2e
 8004542:	d10a      	bne.n	800455a <_svfiprintf_r+0x12e>
 8004544:	786b      	ldrb	r3, [r5, #1]
 8004546:	2b2a      	cmp	r3, #42	; 0x2a
 8004548:	d135      	bne.n	80045b6 <_svfiprintf_r+0x18a>
 800454a:	9b07      	ldr	r3, [sp, #28]
 800454c:	3502      	adds	r5, #2
 800454e:	1d1a      	adds	r2, r3, #4
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	9207      	str	r2, [sp, #28]
 8004554:	2b00      	cmp	r3, #0
 8004556:	db2b      	blt.n	80045b0 <_svfiprintf_r+0x184>
 8004558:	9309      	str	r3, [sp, #36]	; 0x24
 800455a:	4e30      	ldr	r6, [pc, #192]	; (800461c <_svfiprintf_r+0x1f0>)
 800455c:	2203      	movs	r2, #3
 800455e:	0030      	movs	r0, r6
 8004560:	7829      	ldrb	r1, [r5, #0]
 8004562:	f000 f9e5 	bl	8004930 <memchr>
 8004566:	2800      	cmp	r0, #0
 8004568:	d006      	beq.n	8004578 <_svfiprintf_r+0x14c>
 800456a:	2340      	movs	r3, #64	; 0x40
 800456c:	1b80      	subs	r0, r0, r6
 800456e:	4083      	lsls	r3, r0
 8004570:	6822      	ldr	r2, [r4, #0]
 8004572:	3501      	adds	r5, #1
 8004574:	4313      	orrs	r3, r2
 8004576:	6023      	str	r3, [r4, #0]
 8004578:	7829      	ldrb	r1, [r5, #0]
 800457a:	2206      	movs	r2, #6
 800457c:	4828      	ldr	r0, [pc, #160]	; (8004620 <_svfiprintf_r+0x1f4>)
 800457e:	1c6e      	adds	r6, r5, #1
 8004580:	7621      	strb	r1, [r4, #24]
 8004582:	f000 f9d5 	bl	8004930 <memchr>
 8004586:	2800      	cmp	r0, #0
 8004588:	d03c      	beq.n	8004604 <_svfiprintf_r+0x1d8>
 800458a:	4b26      	ldr	r3, [pc, #152]	; (8004624 <_svfiprintf_r+0x1f8>)
 800458c:	2b00      	cmp	r3, #0
 800458e:	d125      	bne.n	80045dc <_svfiprintf_r+0x1b0>
 8004590:	2207      	movs	r2, #7
 8004592:	9b07      	ldr	r3, [sp, #28]
 8004594:	3307      	adds	r3, #7
 8004596:	4393      	bics	r3, r2
 8004598:	3308      	adds	r3, #8
 800459a:	9307      	str	r3, [sp, #28]
 800459c:	6963      	ldr	r3, [r4, #20]
 800459e:	9a04      	ldr	r2, [sp, #16]
 80045a0:	189b      	adds	r3, r3, r2
 80045a2:	6163      	str	r3, [r4, #20]
 80045a4:	e765      	b.n	8004472 <_svfiprintf_r+0x46>
 80045a6:	4343      	muls	r3, r0
 80045a8:	0035      	movs	r5, r6
 80045aa:	2101      	movs	r1, #1
 80045ac:	189b      	adds	r3, r3, r2
 80045ae:	e7a6      	b.n	80044fe <_svfiprintf_r+0xd2>
 80045b0:	2301      	movs	r3, #1
 80045b2:	425b      	negs	r3, r3
 80045b4:	e7d0      	b.n	8004558 <_svfiprintf_r+0x12c>
 80045b6:	2300      	movs	r3, #0
 80045b8:	200a      	movs	r0, #10
 80045ba:	001a      	movs	r2, r3
 80045bc:	3501      	adds	r5, #1
 80045be:	6063      	str	r3, [r4, #4]
 80045c0:	7829      	ldrb	r1, [r5, #0]
 80045c2:	1c6e      	adds	r6, r5, #1
 80045c4:	3930      	subs	r1, #48	; 0x30
 80045c6:	2909      	cmp	r1, #9
 80045c8:	d903      	bls.n	80045d2 <_svfiprintf_r+0x1a6>
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d0c5      	beq.n	800455a <_svfiprintf_r+0x12e>
 80045ce:	9209      	str	r2, [sp, #36]	; 0x24
 80045d0:	e7c3      	b.n	800455a <_svfiprintf_r+0x12e>
 80045d2:	4342      	muls	r2, r0
 80045d4:	0035      	movs	r5, r6
 80045d6:	2301      	movs	r3, #1
 80045d8:	1852      	adds	r2, r2, r1
 80045da:	e7f1      	b.n	80045c0 <_svfiprintf_r+0x194>
 80045dc:	ab07      	add	r3, sp, #28
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	003a      	movs	r2, r7
 80045e2:	0021      	movs	r1, r4
 80045e4:	4b10      	ldr	r3, [pc, #64]	; (8004628 <_svfiprintf_r+0x1fc>)
 80045e6:	9803      	ldr	r0, [sp, #12]
 80045e8:	e000      	b.n	80045ec <_svfiprintf_r+0x1c0>
 80045ea:	bf00      	nop
 80045ec:	9004      	str	r0, [sp, #16]
 80045ee:	9b04      	ldr	r3, [sp, #16]
 80045f0:	3301      	adds	r3, #1
 80045f2:	d1d3      	bne.n	800459c <_svfiprintf_r+0x170>
 80045f4:	89bb      	ldrh	r3, [r7, #12]
 80045f6:	980d      	ldr	r0, [sp, #52]	; 0x34
 80045f8:	065b      	lsls	r3, r3, #25
 80045fa:	d400      	bmi.n	80045fe <_svfiprintf_r+0x1d2>
 80045fc:	e72d      	b.n	800445a <_svfiprintf_r+0x2e>
 80045fe:	2001      	movs	r0, #1
 8004600:	4240      	negs	r0, r0
 8004602:	e72a      	b.n	800445a <_svfiprintf_r+0x2e>
 8004604:	ab07      	add	r3, sp, #28
 8004606:	9300      	str	r3, [sp, #0]
 8004608:	003a      	movs	r2, r7
 800460a:	0021      	movs	r1, r4
 800460c:	4b06      	ldr	r3, [pc, #24]	; (8004628 <_svfiprintf_r+0x1fc>)
 800460e:	9803      	ldr	r0, [sp, #12]
 8004610:	f000 f87c 	bl	800470c <_printf_i>
 8004614:	e7ea      	b.n	80045ec <_svfiprintf_r+0x1c0>
 8004616:	46c0      	nop			; (mov r8, r8)
 8004618:	08004c5b 	.word	0x08004c5b
 800461c:	08004c61 	.word	0x08004c61
 8004620:	08004c65 	.word	0x08004c65
 8004624:	00000000 	.word	0x00000000
 8004628:	08004369 	.word	0x08004369

0800462c <_printf_common>:
 800462c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800462e:	0015      	movs	r5, r2
 8004630:	9301      	str	r3, [sp, #4]
 8004632:	688a      	ldr	r2, [r1, #8]
 8004634:	690b      	ldr	r3, [r1, #16]
 8004636:	000c      	movs	r4, r1
 8004638:	9000      	str	r0, [sp, #0]
 800463a:	4293      	cmp	r3, r2
 800463c:	da00      	bge.n	8004640 <_printf_common+0x14>
 800463e:	0013      	movs	r3, r2
 8004640:	0022      	movs	r2, r4
 8004642:	602b      	str	r3, [r5, #0]
 8004644:	3243      	adds	r2, #67	; 0x43
 8004646:	7812      	ldrb	r2, [r2, #0]
 8004648:	2a00      	cmp	r2, #0
 800464a:	d001      	beq.n	8004650 <_printf_common+0x24>
 800464c:	3301      	adds	r3, #1
 800464e:	602b      	str	r3, [r5, #0]
 8004650:	6823      	ldr	r3, [r4, #0]
 8004652:	069b      	lsls	r3, r3, #26
 8004654:	d502      	bpl.n	800465c <_printf_common+0x30>
 8004656:	682b      	ldr	r3, [r5, #0]
 8004658:	3302      	adds	r3, #2
 800465a:	602b      	str	r3, [r5, #0]
 800465c:	6822      	ldr	r2, [r4, #0]
 800465e:	2306      	movs	r3, #6
 8004660:	0017      	movs	r7, r2
 8004662:	401f      	ands	r7, r3
 8004664:	421a      	tst	r2, r3
 8004666:	d027      	beq.n	80046b8 <_printf_common+0x8c>
 8004668:	0023      	movs	r3, r4
 800466a:	3343      	adds	r3, #67	; 0x43
 800466c:	781b      	ldrb	r3, [r3, #0]
 800466e:	1e5a      	subs	r2, r3, #1
 8004670:	4193      	sbcs	r3, r2
 8004672:	6822      	ldr	r2, [r4, #0]
 8004674:	0692      	lsls	r2, r2, #26
 8004676:	d430      	bmi.n	80046da <_printf_common+0xae>
 8004678:	0022      	movs	r2, r4
 800467a:	9901      	ldr	r1, [sp, #4]
 800467c:	9800      	ldr	r0, [sp, #0]
 800467e:	9e08      	ldr	r6, [sp, #32]
 8004680:	3243      	adds	r2, #67	; 0x43
 8004682:	47b0      	blx	r6
 8004684:	1c43      	adds	r3, r0, #1
 8004686:	d025      	beq.n	80046d4 <_printf_common+0xa8>
 8004688:	2306      	movs	r3, #6
 800468a:	6820      	ldr	r0, [r4, #0]
 800468c:	682a      	ldr	r2, [r5, #0]
 800468e:	68e1      	ldr	r1, [r4, #12]
 8004690:	2500      	movs	r5, #0
 8004692:	4003      	ands	r3, r0
 8004694:	2b04      	cmp	r3, #4
 8004696:	d103      	bne.n	80046a0 <_printf_common+0x74>
 8004698:	1a8d      	subs	r5, r1, r2
 800469a:	43eb      	mvns	r3, r5
 800469c:	17db      	asrs	r3, r3, #31
 800469e:	401d      	ands	r5, r3
 80046a0:	68a3      	ldr	r3, [r4, #8]
 80046a2:	6922      	ldr	r2, [r4, #16]
 80046a4:	4293      	cmp	r3, r2
 80046a6:	dd01      	ble.n	80046ac <_printf_common+0x80>
 80046a8:	1a9b      	subs	r3, r3, r2
 80046aa:	18ed      	adds	r5, r5, r3
 80046ac:	2700      	movs	r7, #0
 80046ae:	42bd      	cmp	r5, r7
 80046b0:	d120      	bne.n	80046f4 <_printf_common+0xc8>
 80046b2:	2000      	movs	r0, #0
 80046b4:	e010      	b.n	80046d8 <_printf_common+0xac>
 80046b6:	3701      	adds	r7, #1
 80046b8:	68e3      	ldr	r3, [r4, #12]
 80046ba:	682a      	ldr	r2, [r5, #0]
 80046bc:	1a9b      	subs	r3, r3, r2
 80046be:	42bb      	cmp	r3, r7
 80046c0:	ddd2      	ble.n	8004668 <_printf_common+0x3c>
 80046c2:	0022      	movs	r2, r4
 80046c4:	2301      	movs	r3, #1
 80046c6:	9901      	ldr	r1, [sp, #4]
 80046c8:	9800      	ldr	r0, [sp, #0]
 80046ca:	9e08      	ldr	r6, [sp, #32]
 80046cc:	3219      	adds	r2, #25
 80046ce:	47b0      	blx	r6
 80046d0:	1c43      	adds	r3, r0, #1
 80046d2:	d1f0      	bne.n	80046b6 <_printf_common+0x8a>
 80046d4:	2001      	movs	r0, #1
 80046d6:	4240      	negs	r0, r0
 80046d8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80046da:	2030      	movs	r0, #48	; 0x30
 80046dc:	18e1      	adds	r1, r4, r3
 80046de:	3143      	adds	r1, #67	; 0x43
 80046e0:	7008      	strb	r0, [r1, #0]
 80046e2:	0021      	movs	r1, r4
 80046e4:	1c5a      	adds	r2, r3, #1
 80046e6:	3145      	adds	r1, #69	; 0x45
 80046e8:	7809      	ldrb	r1, [r1, #0]
 80046ea:	18a2      	adds	r2, r4, r2
 80046ec:	3243      	adds	r2, #67	; 0x43
 80046ee:	3302      	adds	r3, #2
 80046f0:	7011      	strb	r1, [r2, #0]
 80046f2:	e7c1      	b.n	8004678 <_printf_common+0x4c>
 80046f4:	0022      	movs	r2, r4
 80046f6:	2301      	movs	r3, #1
 80046f8:	9901      	ldr	r1, [sp, #4]
 80046fa:	9800      	ldr	r0, [sp, #0]
 80046fc:	9e08      	ldr	r6, [sp, #32]
 80046fe:	321a      	adds	r2, #26
 8004700:	47b0      	blx	r6
 8004702:	1c43      	adds	r3, r0, #1
 8004704:	d0e6      	beq.n	80046d4 <_printf_common+0xa8>
 8004706:	3701      	adds	r7, #1
 8004708:	e7d1      	b.n	80046ae <_printf_common+0x82>
	...

0800470c <_printf_i>:
 800470c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800470e:	b08b      	sub	sp, #44	; 0x2c
 8004710:	9206      	str	r2, [sp, #24]
 8004712:	000a      	movs	r2, r1
 8004714:	3243      	adds	r2, #67	; 0x43
 8004716:	9307      	str	r3, [sp, #28]
 8004718:	9005      	str	r0, [sp, #20]
 800471a:	9204      	str	r2, [sp, #16]
 800471c:	7e0a      	ldrb	r2, [r1, #24]
 800471e:	000c      	movs	r4, r1
 8004720:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004722:	2a78      	cmp	r2, #120	; 0x78
 8004724:	d807      	bhi.n	8004736 <_printf_i+0x2a>
 8004726:	2a62      	cmp	r2, #98	; 0x62
 8004728:	d809      	bhi.n	800473e <_printf_i+0x32>
 800472a:	2a00      	cmp	r2, #0
 800472c:	d100      	bne.n	8004730 <_printf_i+0x24>
 800472e:	e0c1      	b.n	80048b4 <_printf_i+0x1a8>
 8004730:	2a58      	cmp	r2, #88	; 0x58
 8004732:	d100      	bne.n	8004736 <_printf_i+0x2a>
 8004734:	e08c      	b.n	8004850 <_printf_i+0x144>
 8004736:	0026      	movs	r6, r4
 8004738:	3642      	adds	r6, #66	; 0x42
 800473a:	7032      	strb	r2, [r6, #0]
 800473c:	e022      	b.n	8004784 <_printf_i+0x78>
 800473e:	0010      	movs	r0, r2
 8004740:	3863      	subs	r0, #99	; 0x63
 8004742:	2815      	cmp	r0, #21
 8004744:	d8f7      	bhi.n	8004736 <_printf_i+0x2a>
 8004746:	f7fb fce9 	bl	800011c <__gnu_thumb1_case_shi>
 800474a:	0016      	.short	0x0016
 800474c:	fff6001f 	.word	0xfff6001f
 8004750:	fff6fff6 	.word	0xfff6fff6
 8004754:	001ffff6 	.word	0x001ffff6
 8004758:	fff6fff6 	.word	0xfff6fff6
 800475c:	fff6fff6 	.word	0xfff6fff6
 8004760:	003600a8 	.word	0x003600a8
 8004764:	fff6009a 	.word	0xfff6009a
 8004768:	00b9fff6 	.word	0x00b9fff6
 800476c:	0036fff6 	.word	0x0036fff6
 8004770:	fff6fff6 	.word	0xfff6fff6
 8004774:	009e      	.short	0x009e
 8004776:	0026      	movs	r6, r4
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	3642      	adds	r6, #66	; 0x42
 800477c:	1d11      	adds	r1, r2, #4
 800477e:	6019      	str	r1, [r3, #0]
 8004780:	6813      	ldr	r3, [r2, #0]
 8004782:	7033      	strb	r3, [r6, #0]
 8004784:	2301      	movs	r3, #1
 8004786:	e0a7      	b.n	80048d8 <_printf_i+0x1cc>
 8004788:	6808      	ldr	r0, [r1, #0]
 800478a:	6819      	ldr	r1, [r3, #0]
 800478c:	1d0a      	adds	r2, r1, #4
 800478e:	0605      	lsls	r5, r0, #24
 8004790:	d50b      	bpl.n	80047aa <_printf_i+0x9e>
 8004792:	680d      	ldr	r5, [r1, #0]
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	2d00      	cmp	r5, #0
 8004798:	da03      	bge.n	80047a2 <_printf_i+0x96>
 800479a:	232d      	movs	r3, #45	; 0x2d
 800479c:	9a04      	ldr	r2, [sp, #16]
 800479e:	426d      	negs	r5, r5
 80047a0:	7013      	strb	r3, [r2, #0]
 80047a2:	4b61      	ldr	r3, [pc, #388]	; (8004928 <_printf_i+0x21c>)
 80047a4:	270a      	movs	r7, #10
 80047a6:	9303      	str	r3, [sp, #12]
 80047a8:	e01b      	b.n	80047e2 <_printf_i+0xd6>
 80047aa:	680d      	ldr	r5, [r1, #0]
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	0641      	lsls	r1, r0, #25
 80047b0:	d5f1      	bpl.n	8004796 <_printf_i+0x8a>
 80047b2:	b22d      	sxth	r5, r5
 80047b4:	e7ef      	b.n	8004796 <_printf_i+0x8a>
 80047b6:	680d      	ldr	r5, [r1, #0]
 80047b8:	6819      	ldr	r1, [r3, #0]
 80047ba:	1d08      	adds	r0, r1, #4
 80047bc:	6018      	str	r0, [r3, #0]
 80047be:	062e      	lsls	r6, r5, #24
 80047c0:	d501      	bpl.n	80047c6 <_printf_i+0xba>
 80047c2:	680d      	ldr	r5, [r1, #0]
 80047c4:	e003      	b.n	80047ce <_printf_i+0xc2>
 80047c6:	066d      	lsls	r5, r5, #25
 80047c8:	d5fb      	bpl.n	80047c2 <_printf_i+0xb6>
 80047ca:	680d      	ldr	r5, [r1, #0]
 80047cc:	b2ad      	uxth	r5, r5
 80047ce:	4b56      	ldr	r3, [pc, #344]	; (8004928 <_printf_i+0x21c>)
 80047d0:	2708      	movs	r7, #8
 80047d2:	9303      	str	r3, [sp, #12]
 80047d4:	2a6f      	cmp	r2, #111	; 0x6f
 80047d6:	d000      	beq.n	80047da <_printf_i+0xce>
 80047d8:	3702      	adds	r7, #2
 80047da:	0023      	movs	r3, r4
 80047dc:	2200      	movs	r2, #0
 80047de:	3343      	adds	r3, #67	; 0x43
 80047e0:	701a      	strb	r2, [r3, #0]
 80047e2:	6863      	ldr	r3, [r4, #4]
 80047e4:	60a3      	str	r3, [r4, #8]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	db03      	blt.n	80047f2 <_printf_i+0xe6>
 80047ea:	2204      	movs	r2, #4
 80047ec:	6821      	ldr	r1, [r4, #0]
 80047ee:	4391      	bics	r1, r2
 80047f0:	6021      	str	r1, [r4, #0]
 80047f2:	2d00      	cmp	r5, #0
 80047f4:	d102      	bne.n	80047fc <_printf_i+0xf0>
 80047f6:	9e04      	ldr	r6, [sp, #16]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00c      	beq.n	8004816 <_printf_i+0x10a>
 80047fc:	9e04      	ldr	r6, [sp, #16]
 80047fe:	0028      	movs	r0, r5
 8004800:	0039      	movs	r1, r7
 8004802:	f7fb fd1b 	bl	800023c <__aeabi_uidivmod>
 8004806:	9b03      	ldr	r3, [sp, #12]
 8004808:	3e01      	subs	r6, #1
 800480a:	5c5b      	ldrb	r3, [r3, r1]
 800480c:	7033      	strb	r3, [r6, #0]
 800480e:	002b      	movs	r3, r5
 8004810:	0005      	movs	r5, r0
 8004812:	429f      	cmp	r7, r3
 8004814:	d9f3      	bls.n	80047fe <_printf_i+0xf2>
 8004816:	2f08      	cmp	r7, #8
 8004818:	d109      	bne.n	800482e <_printf_i+0x122>
 800481a:	6823      	ldr	r3, [r4, #0]
 800481c:	07db      	lsls	r3, r3, #31
 800481e:	d506      	bpl.n	800482e <_printf_i+0x122>
 8004820:	6863      	ldr	r3, [r4, #4]
 8004822:	6922      	ldr	r2, [r4, #16]
 8004824:	4293      	cmp	r3, r2
 8004826:	dc02      	bgt.n	800482e <_printf_i+0x122>
 8004828:	2330      	movs	r3, #48	; 0x30
 800482a:	3e01      	subs	r6, #1
 800482c:	7033      	strb	r3, [r6, #0]
 800482e:	9b04      	ldr	r3, [sp, #16]
 8004830:	1b9b      	subs	r3, r3, r6
 8004832:	6123      	str	r3, [r4, #16]
 8004834:	9b07      	ldr	r3, [sp, #28]
 8004836:	0021      	movs	r1, r4
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	9805      	ldr	r0, [sp, #20]
 800483c:	9b06      	ldr	r3, [sp, #24]
 800483e:	aa09      	add	r2, sp, #36	; 0x24
 8004840:	f7ff fef4 	bl	800462c <_printf_common>
 8004844:	1c43      	adds	r3, r0, #1
 8004846:	d14c      	bne.n	80048e2 <_printf_i+0x1d6>
 8004848:	2001      	movs	r0, #1
 800484a:	4240      	negs	r0, r0
 800484c:	b00b      	add	sp, #44	; 0x2c
 800484e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004850:	3145      	adds	r1, #69	; 0x45
 8004852:	700a      	strb	r2, [r1, #0]
 8004854:	4a34      	ldr	r2, [pc, #208]	; (8004928 <_printf_i+0x21c>)
 8004856:	9203      	str	r2, [sp, #12]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	6821      	ldr	r1, [r4, #0]
 800485c:	ca20      	ldmia	r2!, {r5}
 800485e:	601a      	str	r2, [r3, #0]
 8004860:	0608      	lsls	r0, r1, #24
 8004862:	d516      	bpl.n	8004892 <_printf_i+0x186>
 8004864:	07cb      	lsls	r3, r1, #31
 8004866:	d502      	bpl.n	800486e <_printf_i+0x162>
 8004868:	2320      	movs	r3, #32
 800486a:	4319      	orrs	r1, r3
 800486c:	6021      	str	r1, [r4, #0]
 800486e:	2710      	movs	r7, #16
 8004870:	2d00      	cmp	r5, #0
 8004872:	d1b2      	bne.n	80047da <_printf_i+0xce>
 8004874:	2320      	movs	r3, #32
 8004876:	6822      	ldr	r2, [r4, #0]
 8004878:	439a      	bics	r2, r3
 800487a:	6022      	str	r2, [r4, #0]
 800487c:	e7ad      	b.n	80047da <_printf_i+0xce>
 800487e:	2220      	movs	r2, #32
 8004880:	6809      	ldr	r1, [r1, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	6022      	str	r2, [r4, #0]
 8004886:	0022      	movs	r2, r4
 8004888:	2178      	movs	r1, #120	; 0x78
 800488a:	3245      	adds	r2, #69	; 0x45
 800488c:	7011      	strb	r1, [r2, #0]
 800488e:	4a27      	ldr	r2, [pc, #156]	; (800492c <_printf_i+0x220>)
 8004890:	e7e1      	b.n	8004856 <_printf_i+0x14a>
 8004892:	0648      	lsls	r0, r1, #25
 8004894:	d5e6      	bpl.n	8004864 <_printf_i+0x158>
 8004896:	b2ad      	uxth	r5, r5
 8004898:	e7e4      	b.n	8004864 <_printf_i+0x158>
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	680d      	ldr	r5, [r1, #0]
 800489e:	1d10      	adds	r0, r2, #4
 80048a0:	6949      	ldr	r1, [r1, #20]
 80048a2:	6018      	str	r0, [r3, #0]
 80048a4:	6813      	ldr	r3, [r2, #0]
 80048a6:	062e      	lsls	r6, r5, #24
 80048a8:	d501      	bpl.n	80048ae <_printf_i+0x1a2>
 80048aa:	6019      	str	r1, [r3, #0]
 80048ac:	e002      	b.n	80048b4 <_printf_i+0x1a8>
 80048ae:	066d      	lsls	r5, r5, #25
 80048b0:	d5fb      	bpl.n	80048aa <_printf_i+0x19e>
 80048b2:	8019      	strh	r1, [r3, #0]
 80048b4:	2300      	movs	r3, #0
 80048b6:	9e04      	ldr	r6, [sp, #16]
 80048b8:	6123      	str	r3, [r4, #16]
 80048ba:	e7bb      	b.n	8004834 <_printf_i+0x128>
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	1d11      	adds	r1, r2, #4
 80048c0:	6019      	str	r1, [r3, #0]
 80048c2:	6816      	ldr	r6, [r2, #0]
 80048c4:	2100      	movs	r1, #0
 80048c6:	0030      	movs	r0, r6
 80048c8:	6862      	ldr	r2, [r4, #4]
 80048ca:	f000 f831 	bl	8004930 <memchr>
 80048ce:	2800      	cmp	r0, #0
 80048d0:	d001      	beq.n	80048d6 <_printf_i+0x1ca>
 80048d2:	1b80      	subs	r0, r0, r6
 80048d4:	6060      	str	r0, [r4, #4]
 80048d6:	6863      	ldr	r3, [r4, #4]
 80048d8:	6123      	str	r3, [r4, #16]
 80048da:	2300      	movs	r3, #0
 80048dc:	9a04      	ldr	r2, [sp, #16]
 80048de:	7013      	strb	r3, [r2, #0]
 80048e0:	e7a8      	b.n	8004834 <_printf_i+0x128>
 80048e2:	6923      	ldr	r3, [r4, #16]
 80048e4:	0032      	movs	r2, r6
 80048e6:	9906      	ldr	r1, [sp, #24]
 80048e8:	9805      	ldr	r0, [sp, #20]
 80048ea:	9d07      	ldr	r5, [sp, #28]
 80048ec:	47a8      	blx	r5
 80048ee:	1c43      	adds	r3, r0, #1
 80048f0:	d0aa      	beq.n	8004848 <_printf_i+0x13c>
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	079b      	lsls	r3, r3, #30
 80048f6:	d415      	bmi.n	8004924 <_printf_i+0x218>
 80048f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048fa:	68e0      	ldr	r0, [r4, #12]
 80048fc:	4298      	cmp	r0, r3
 80048fe:	daa5      	bge.n	800484c <_printf_i+0x140>
 8004900:	0018      	movs	r0, r3
 8004902:	e7a3      	b.n	800484c <_printf_i+0x140>
 8004904:	0022      	movs	r2, r4
 8004906:	2301      	movs	r3, #1
 8004908:	9906      	ldr	r1, [sp, #24]
 800490a:	9805      	ldr	r0, [sp, #20]
 800490c:	9e07      	ldr	r6, [sp, #28]
 800490e:	3219      	adds	r2, #25
 8004910:	47b0      	blx	r6
 8004912:	1c43      	adds	r3, r0, #1
 8004914:	d098      	beq.n	8004848 <_printf_i+0x13c>
 8004916:	3501      	adds	r5, #1
 8004918:	68e3      	ldr	r3, [r4, #12]
 800491a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800491c:	1a9b      	subs	r3, r3, r2
 800491e:	42ab      	cmp	r3, r5
 8004920:	dcf0      	bgt.n	8004904 <_printf_i+0x1f8>
 8004922:	e7e9      	b.n	80048f8 <_printf_i+0x1ec>
 8004924:	2500      	movs	r5, #0
 8004926:	e7f7      	b.n	8004918 <_printf_i+0x20c>
 8004928:	08004c6c 	.word	0x08004c6c
 800492c:	08004c7d 	.word	0x08004c7d

08004930 <memchr>:
 8004930:	b2c9      	uxtb	r1, r1
 8004932:	1882      	adds	r2, r0, r2
 8004934:	4290      	cmp	r0, r2
 8004936:	d101      	bne.n	800493c <memchr+0xc>
 8004938:	2000      	movs	r0, #0
 800493a:	4770      	bx	lr
 800493c:	7803      	ldrb	r3, [r0, #0]
 800493e:	428b      	cmp	r3, r1
 8004940:	d0fb      	beq.n	800493a <memchr+0xa>
 8004942:	3001      	adds	r0, #1
 8004944:	e7f6      	b.n	8004934 <memchr+0x4>

08004946 <memmove>:
 8004946:	b510      	push	{r4, lr}
 8004948:	4288      	cmp	r0, r1
 800494a:	d902      	bls.n	8004952 <memmove+0xc>
 800494c:	188b      	adds	r3, r1, r2
 800494e:	4298      	cmp	r0, r3
 8004950:	d303      	bcc.n	800495a <memmove+0x14>
 8004952:	2300      	movs	r3, #0
 8004954:	e007      	b.n	8004966 <memmove+0x20>
 8004956:	5c8b      	ldrb	r3, [r1, r2]
 8004958:	5483      	strb	r3, [r0, r2]
 800495a:	3a01      	subs	r2, #1
 800495c:	d2fb      	bcs.n	8004956 <memmove+0x10>
 800495e:	bd10      	pop	{r4, pc}
 8004960:	5ccc      	ldrb	r4, [r1, r3]
 8004962:	54c4      	strb	r4, [r0, r3]
 8004964:	3301      	adds	r3, #1
 8004966:	429a      	cmp	r2, r3
 8004968:	d1fa      	bne.n	8004960 <memmove+0x1a>
 800496a:	e7f8      	b.n	800495e <memmove+0x18>

0800496c <_free_r>:
 800496c:	b570      	push	{r4, r5, r6, lr}
 800496e:	0005      	movs	r5, r0
 8004970:	2900      	cmp	r1, #0
 8004972:	d010      	beq.n	8004996 <_free_r+0x2a>
 8004974:	1f0c      	subs	r4, r1, #4
 8004976:	6823      	ldr	r3, [r4, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	da00      	bge.n	800497e <_free_r+0x12>
 800497c:	18e4      	adds	r4, r4, r3
 800497e:	0028      	movs	r0, r5
 8004980:	f000 f918 	bl	8004bb4 <__malloc_lock>
 8004984:	4a1d      	ldr	r2, [pc, #116]	; (80049fc <_free_r+0x90>)
 8004986:	6813      	ldr	r3, [r2, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d105      	bne.n	8004998 <_free_r+0x2c>
 800498c:	6063      	str	r3, [r4, #4]
 800498e:	6014      	str	r4, [r2, #0]
 8004990:	0028      	movs	r0, r5
 8004992:	f000 f917 	bl	8004bc4 <__malloc_unlock>
 8004996:	bd70      	pop	{r4, r5, r6, pc}
 8004998:	42a3      	cmp	r3, r4
 800499a:	d908      	bls.n	80049ae <_free_r+0x42>
 800499c:	6821      	ldr	r1, [r4, #0]
 800499e:	1860      	adds	r0, r4, r1
 80049a0:	4283      	cmp	r3, r0
 80049a2:	d1f3      	bne.n	800498c <_free_r+0x20>
 80049a4:	6818      	ldr	r0, [r3, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	1841      	adds	r1, r0, r1
 80049aa:	6021      	str	r1, [r4, #0]
 80049ac:	e7ee      	b.n	800498c <_free_r+0x20>
 80049ae:	001a      	movs	r2, r3
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d001      	beq.n	80049ba <_free_r+0x4e>
 80049b6:	42a3      	cmp	r3, r4
 80049b8:	d9f9      	bls.n	80049ae <_free_r+0x42>
 80049ba:	6811      	ldr	r1, [r2, #0]
 80049bc:	1850      	adds	r0, r2, r1
 80049be:	42a0      	cmp	r0, r4
 80049c0:	d10b      	bne.n	80049da <_free_r+0x6e>
 80049c2:	6820      	ldr	r0, [r4, #0]
 80049c4:	1809      	adds	r1, r1, r0
 80049c6:	1850      	adds	r0, r2, r1
 80049c8:	6011      	str	r1, [r2, #0]
 80049ca:	4283      	cmp	r3, r0
 80049cc:	d1e0      	bne.n	8004990 <_free_r+0x24>
 80049ce:	6818      	ldr	r0, [r3, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	1841      	adds	r1, r0, r1
 80049d4:	6011      	str	r1, [r2, #0]
 80049d6:	6053      	str	r3, [r2, #4]
 80049d8:	e7da      	b.n	8004990 <_free_r+0x24>
 80049da:	42a0      	cmp	r0, r4
 80049dc:	d902      	bls.n	80049e4 <_free_r+0x78>
 80049de:	230c      	movs	r3, #12
 80049e0:	602b      	str	r3, [r5, #0]
 80049e2:	e7d5      	b.n	8004990 <_free_r+0x24>
 80049e4:	6821      	ldr	r1, [r4, #0]
 80049e6:	1860      	adds	r0, r4, r1
 80049e8:	4283      	cmp	r3, r0
 80049ea:	d103      	bne.n	80049f4 <_free_r+0x88>
 80049ec:	6818      	ldr	r0, [r3, #0]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	1841      	adds	r1, r0, r1
 80049f2:	6021      	str	r1, [r4, #0]
 80049f4:	6063      	str	r3, [r4, #4]
 80049f6:	6054      	str	r4, [r2, #4]
 80049f8:	e7ca      	b.n	8004990 <_free_r+0x24>
 80049fa:	46c0      	nop			; (mov r8, r8)
 80049fc:	20000ee0 	.word	0x20000ee0

08004a00 <sbrk_aligned>:
 8004a00:	b570      	push	{r4, r5, r6, lr}
 8004a02:	4e0f      	ldr	r6, [pc, #60]	; (8004a40 <sbrk_aligned+0x40>)
 8004a04:	000d      	movs	r5, r1
 8004a06:	6831      	ldr	r1, [r6, #0]
 8004a08:	0004      	movs	r4, r0
 8004a0a:	2900      	cmp	r1, #0
 8004a0c:	d102      	bne.n	8004a14 <sbrk_aligned+0x14>
 8004a0e:	f000 f8bf 	bl	8004b90 <_sbrk_r>
 8004a12:	6030      	str	r0, [r6, #0]
 8004a14:	0029      	movs	r1, r5
 8004a16:	0020      	movs	r0, r4
 8004a18:	f000 f8ba 	bl	8004b90 <_sbrk_r>
 8004a1c:	1c43      	adds	r3, r0, #1
 8004a1e:	d00a      	beq.n	8004a36 <sbrk_aligned+0x36>
 8004a20:	2303      	movs	r3, #3
 8004a22:	1cc5      	adds	r5, r0, #3
 8004a24:	439d      	bics	r5, r3
 8004a26:	42a8      	cmp	r0, r5
 8004a28:	d007      	beq.n	8004a3a <sbrk_aligned+0x3a>
 8004a2a:	1a29      	subs	r1, r5, r0
 8004a2c:	0020      	movs	r0, r4
 8004a2e:	f000 f8af 	bl	8004b90 <_sbrk_r>
 8004a32:	1c43      	adds	r3, r0, #1
 8004a34:	d101      	bne.n	8004a3a <sbrk_aligned+0x3a>
 8004a36:	2501      	movs	r5, #1
 8004a38:	426d      	negs	r5, r5
 8004a3a:	0028      	movs	r0, r5
 8004a3c:	bd70      	pop	{r4, r5, r6, pc}
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	20000ee4 	.word	0x20000ee4

08004a44 <_malloc_r>:
 8004a44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a46:	2203      	movs	r2, #3
 8004a48:	1ccb      	adds	r3, r1, #3
 8004a4a:	4393      	bics	r3, r2
 8004a4c:	3308      	adds	r3, #8
 8004a4e:	0006      	movs	r6, r0
 8004a50:	001f      	movs	r7, r3
 8004a52:	2b0c      	cmp	r3, #12
 8004a54:	d232      	bcs.n	8004abc <_malloc_r+0x78>
 8004a56:	270c      	movs	r7, #12
 8004a58:	42b9      	cmp	r1, r7
 8004a5a:	d831      	bhi.n	8004ac0 <_malloc_r+0x7c>
 8004a5c:	0030      	movs	r0, r6
 8004a5e:	f000 f8a9 	bl	8004bb4 <__malloc_lock>
 8004a62:	4d32      	ldr	r5, [pc, #200]	; (8004b2c <_malloc_r+0xe8>)
 8004a64:	682b      	ldr	r3, [r5, #0]
 8004a66:	001c      	movs	r4, r3
 8004a68:	2c00      	cmp	r4, #0
 8004a6a:	d12e      	bne.n	8004aca <_malloc_r+0x86>
 8004a6c:	0039      	movs	r1, r7
 8004a6e:	0030      	movs	r0, r6
 8004a70:	f7ff ffc6 	bl	8004a00 <sbrk_aligned>
 8004a74:	0004      	movs	r4, r0
 8004a76:	1c43      	adds	r3, r0, #1
 8004a78:	d11e      	bne.n	8004ab8 <_malloc_r+0x74>
 8004a7a:	682c      	ldr	r4, [r5, #0]
 8004a7c:	0025      	movs	r5, r4
 8004a7e:	2d00      	cmp	r5, #0
 8004a80:	d14a      	bne.n	8004b18 <_malloc_r+0xd4>
 8004a82:	6823      	ldr	r3, [r4, #0]
 8004a84:	0029      	movs	r1, r5
 8004a86:	18e3      	adds	r3, r4, r3
 8004a88:	0030      	movs	r0, r6
 8004a8a:	9301      	str	r3, [sp, #4]
 8004a8c:	f000 f880 	bl	8004b90 <_sbrk_r>
 8004a90:	9b01      	ldr	r3, [sp, #4]
 8004a92:	4283      	cmp	r3, r0
 8004a94:	d143      	bne.n	8004b1e <_malloc_r+0xda>
 8004a96:	6823      	ldr	r3, [r4, #0]
 8004a98:	3703      	adds	r7, #3
 8004a9a:	1aff      	subs	r7, r7, r3
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	439f      	bics	r7, r3
 8004aa0:	3708      	adds	r7, #8
 8004aa2:	2f0c      	cmp	r7, #12
 8004aa4:	d200      	bcs.n	8004aa8 <_malloc_r+0x64>
 8004aa6:	270c      	movs	r7, #12
 8004aa8:	0039      	movs	r1, r7
 8004aaa:	0030      	movs	r0, r6
 8004aac:	f7ff ffa8 	bl	8004a00 <sbrk_aligned>
 8004ab0:	1c43      	adds	r3, r0, #1
 8004ab2:	d034      	beq.n	8004b1e <_malloc_r+0xda>
 8004ab4:	6823      	ldr	r3, [r4, #0]
 8004ab6:	19df      	adds	r7, r3, r7
 8004ab8:	6027      	str	r7, [r4, #0]
 8004aba:	e013      	b.n	8004ae4 <_malloc_r+0xa0>
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	dacb      	bge.n	8004a58 <_malloc_r+0x14>
 8004ac0:	230c      	movs	r3, #12
 8004ac2:	2500      	movs	r5, #0
 8004ac4:	6033      	str	r3, [r6, #0]
 8004ac6:	0028      	movs	r0, r5
 8004ac8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004aca:	6822      	ldr	r2, [r4, #0]
 8004acc:	1bd1      	subs	r1, r2, r7
 8004ace:	d420      	bmi.n	8004b12 <_malloc_r+0xce>
 8004ad0:	290b      	cmp	r1, #11
 8004ad2:	d917      	bls.n	8004b04 <_malloc_r+0xc0>
 8004ad4:	19e2      	adds	r2, r4, r7
 8004ad6:	6027      	str	r7, [r4, #0]
 8004ad8:	42a3      	cmp	r3, r4
 8004ada:	d111      	bne.n	8004b00 <_malloc_r+0xbc>
 8004adc:	602a      	str	r2, [r5, #0]
 8004ade:	6863      	ldr	r3, [r4, #4]
 8004ae0:	6011      	str	r1, [r2, #0]
 8004ae2:	6053      	str	r3, [r2, #4]
 8004ae4:	0030      	movs	r0, r6
 8004ae6:	0025      	movs	r5, r4
 8004ae8:	f000 f86c 	bl	8004bc4 <__malloc_unlock>
 8004aec:	2207      	movs	r2, #7
 8004aee:	350b      	adds	r5, #11
 8004af0:	1d23      	adds	r3, r4, #4
 8004af2:	4395      	bics	r5, r2
 8004af4:	1aea      	subs	r2, r5, r3
 8004af6:	429d      	cmp	r5, r3
 8004af8:	d0e5      	beq.n	8004ac6 <_malloc_r+0x82>
 8004afa:	1b5b      	subs	r3, r3, r5
 8004afc:	50a3      	str	r3, [r4, r2]
 8004afe:	e7e2      	b.n	8004ac6 <_malloc_r+0x82>
 8004b00:	605a      	str	r2, [r3, #4]
 8004b02:	e7ec      	b.n	8004ade <_malloc_r+0x9a>
 8004b04:	6862      	ldr	r2, [r4, #4]
 8004b06:	42a3      	cmp	r3, r4
 8004b08:	d101      	bne.n	8004b0e <_malloc_r+0xca>
 8004b0a:	602a      	str	r2, [r5, #0]
 8004b0c:	e7ea      	b.n	8004ae4 <_malloc_r+0xa0>
 8004b0e:	605a      	str	r2, [r3, #4]
 8004b10:	e7e8      	b.n	8004ae4 <_malloc_r+0xa0>
 8004b12:	0023      	movs	r3, r4
 8004b14:	6864      	ldr	r4, [r4, #4]
 8004b16:	e7a7      	b.n	8004a68 <_malloc_r+0x24>
 8004b18:	002c      	movs	r4, r5
 8004b1a:	686d      	ldr	r5, [r5, #4]
 8004b1c:	e7af      	b.n	8004a7e <_malloc_r+0x3a>
 8004b1e:	230c      	movs	r3, #12
 8004b20:	0030      	movs	r0, r6
 8004b22:	6033      	str	r3, [r6, #0]
 8004b24:	f000 f84e 	bl	8004bc4 <__malloc_unlock>
 8004b28:	e7cd      	b.n	8004ac6 <_malloc_r+0x82>
 8004b2a:	46c0      	nop			; (mov r8, r8)
 8004b2c:	20000ee0 	.word	0x20000ee0

08004b30 <_realloc_r>:
 8004b30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b32:	0007      	movs	r7, r0
 8004b34:	000e      	movs	r6, r1
 8004b36:	0014      	movs	r4, r2
 8004b38:	2900      	cmp	r1, #0
 8004b3a:	d105      	bne.n	8004b48 <_realloc_r+0x18>
 8004b3c:	0011      	movs	r1, r2
 8004b3e:	f7ff ff81 	bl	8004a44 <_malloc_r>
 8004b42:	0005      	movs	r5, r0
 8004b44:	0028      	movs	r0, r5
 8004b46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b48:	2a00      	cmp	r2, #0
 8004b4a:	d103      	bne.n	8004b54 <_realloc_r+0x24>
 8004b4c:	f7ff ff0e 	bl	800496c <_free_r>
 8004b50:	0025      	movs	r5, r4
 8004b52:	e7f7      	b.n	8004b44 <_realloc_r+0x14>
 8004b54:	f000 f83e 	bl	8004bd4 <_malloc_usable_size_r>
 8004b58:	9001      	str	r0, [sp, #4]
 8004b5a:	4284      	cmp	r4, r0
 8004b5c:	d803      	bhi.n	8004b66 <_realloc_r+0x36>
 8004b5e:	0035      	movs	r5, r6
 8004b60:	0843      	lsrs	r3, r0, #1
 8004b62:	42a3      	cmp	r3, r4
 8004b64:	d3ee      	bcc.n	8004b44 <_realloc_r+0x14>
 8004b66:	0021      	movs	r1, r4
 8004b68:	0038      	movs	r0, r7
 8004b6a:	f7ff ff6b 	bl	8004a44 <_malloc_r>
 8004b6e:	1e05      	subs	r5, r0, #0
 8004b70:	d0e8      	beq.n	8004b44 <_realloc_r+0x14>
 8004b72:	9b01      	ldr	r3, [sp, #4]
 8004b74:	0022      	movs	r2, r4
 8004b76:	429c      	cmp	r4, r3
 8004b78:	d900      	bls.n	8004b7c <_realloc_r+0x4c>
 8004b7a:	001a      	movs	r2, r3
 8004b7c:	0031      	movs	r1, r6
 8004b7e:	0028      	movs	r0, r5
 8004b80:	f7ff fbc0 	bl	8004304 <memcpy>
 8004b84:	0031      	movs	r1, r6
 8004b86:	0038      	movs	r0, r7
 8004b88:	f7ff fef0 	bl	800496c <_free_r>
 8004b8c:	e7da      	b.n	8004b44 <_realloc_r+0x14>
	...

08004b90 <_sbrk_r>:
 8004b90:	2300      	movs	r3, #0
 8004b92:	b570      	push	{r4, r5, r6, lr}
 8004b94:	4d06      	ldr	r5, [pc, #24]	; (8004bb0 <_sbrk_r+0x20>)
 8004b96:	0004      	movs	r4, r0
 8004b98:	0008      	movs	r0, r1
 8004b9a:	602b      	str	r3, [r5, #0]
 8004b9c:	f7fc ff58 	bl	8001a50 <_sbrk>
 8004ba0:	1c43      	adds	r3, r0, #1
 8004ba2:	d103      	bne.n	8004bac <_sbrk_r+0x1c>
 8004ba4:	682b      	ldr	r3, [r5, #0]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d000      	beq.n	8004bac <_sbrk_r+0x1c>
 8004baa:	6023      	str	r3, [r4, #0]
 8004bac:	bd70      	pop	{r4, r5, r6, pc}
 8004bae:	46c0      	nop			; (mov r8, r8)
 8004bb0:	20000ee8 	.word	0x20000ee8

08004bb4 <__malloc_lock>:
 8004bb4:	b510      	push	{r4, lr}
 8004bb6:	4802      	ldr	r0, [pc, #8]	; (8004bc0 <__malloc_lock+0xc>)
 8004bb8:	f000 f814 	bl	8004be4 <__retarget_lock_acquire_recursive>
 8004bbc:	bd10      	pop	{r4, pc}
 8004bbe:	46c0      	nop			; (mov r8, r8)
 8004bc0:	20000eec 	.word	0x20000eec

08004bc4 <__malloc_unlock>:
 8004bc4:	b510      	push	{r4, lr}
 8004bc6:	4802      	ldr	r0, [pc, #8]	; (8004bd0 <__malloc_unlock+0xc>)
 8004bc8:	f000 f80d 	bl	8004be6 <__retarget_lock_release_recursive>
 8004bcc:	bd10      	pop	{r4, pc}
 8004bce:	46c0      	nop			; (mov r8, r8)
 8004bd0:	20000eec 	.word	0x20000eec

08004bd4 <_malloc_usable_size_r>:
 8004bd4:	1f0b      	subs	r3, r1, #4
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	1f18      	subs	r0, r3, #4
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	da01      	bge.n	8004be2 <_malloc_usable_size_r+0xe>
 8004bde:	580b      	ldr	r3, [r1, r0]
 8004be0:	18c0      	adds	r0, r0, r3
 8004be2:	4770      	bx	lr

08004be4 <__retarget_lock_acquire_recursive>:
 8004be4:	4770      	bx	lr

08004be6 <__retarget_lock_release_recursive>:
 8004be6:	4770      	bx	lr

08004be8 <_init>:
 8004be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bea:	46c0      	nop			; (mov r8, r8)
 8004bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bee:	bc08      	pop	{r3}
 8004bf0:	469e      	mov	lr, r3
 8004bf2:	4770      	bx	lr

08004bf4 <_fini>:
 8004bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bf6:	46c0      	nop			; (mov r8, r8)
 8004bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bfa:	bc08      	pop	{r3}
 8004bfc:	469e      	mov	lr, r3
 8004bfe:	4770      	bx	lr
