// Seed: 3119520365
module module_0 ();
  tri0 id_1;
  assign id_1 = 1;
  logic [7:0] id_3 = id_3;
  wire id_4 = id_4;
  assign id_1 = 1;
  assign module_2.type_13 = 0;
  assign id_2[1+:1-1] = id_3[1];
endmodule
module module_1;
  assign id_1 = id_1 - "";
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input  wand  id_1,
    input  wand  id_2,
    input  wand  id_3,
    input  wire  id_4,
    output tri   id_5,
    input  uwire id_6,
    input  uwire id_7
);
  if (id_7) tri0 id_9 = 0;
  else begin : LABEL_0
    wire id_10;
  end
  supply1 id_11 = 1'b0;
  module_0 modCall_1 ();
endmodule
