package main

import (
	"errors"
	"fmt"
	"unsafe"

	"device/arm"
	"machine"

	"boot/anticipation"
	"lib/trust"
	"lib/upbeat"
)

//these are indices into the MAIR register
const MemoryDeviceNoGatherNoReorderNoEarlyWriteAck = 0
const MemoryNoCache = 1
const MemoryNormal = 2

//these are values for the MAIR register
const MemoryDeviceNoGatherNoReorderNoEarlyWriteAckValue = 0x00 //it's hardware regs
const MemoryNoCacheValue = 0x44                                //not inner or outer cacheable
const MemoryNormalValue = 0xFF                                 //cache all you want, including using TLB

//drop bottom 64k
const noLast16 = 0xffff_ffff_ffff_0000

//export _enable_mmu_tables
func enableMMUTables(mairVal uint64, tcrVal uint64, sctrlVal uint64, ttbr0 uint64, ttbr1 uint64)

const isKernelAddrMask = 0xffff_fc00_0000_0000

const kernelBase = uintptr(0x3000_104C | isKernelAddrMask)

// this is the page AFTER the kernel load address but stack grows down so
// we choose the highest address
const kernelStackTop = 0xffff_fc00_3001_0000 + (0x10000 - 16)

const TTBR0Val = uint64(0x1_0000) //this is where we START our page tables, must be 64K aligned
const TTBR1Val = uint64(0x1_0000) //this is where we START our page tables, must be 64K aligned

var logger *trust.Logger

var buffer oneLine
var lr *lineRing
var started = false

var metal *anticipation.MetalByteBuster

const interval = 0x4000000

func wait() {
	amount := 1500000000
	if started {
		amount = 1500000
	}
	for i := 0; i < amount; i++ {
		arm.Asm("nop") //wait
	}
}

//go:extern anticipation_addr
var anticipation_addr uint64

func main() {
	buffer = make([]uint8, anticipation.FileXFerDataLineSize)
	lr = newLineRing() //probably overkill since never need more than 1 line
	metal = anticipation.NewMetalByteBuster()

	info := upbeat.SetFramebufferRes1024x768()
	if info == nil {
		panic("giving up, can't set framebuffer res")
	}

	logger = upbeat.NewConsoleLogger(info)
	// we ignore errors because we are running on baremetal and there is literally
	// nothing we can do ... the error was in the part that lets us do "print"
	logger.Debugf("#\n")
	logger.Debugf("# Stage 0 running: Anticipation bootloader\n")
	logger.Debugf("# Running from physical address 0x%x\n",
		(uint64)(uintptr(unsafe.Pointer(&anticipation_addr))))
	logger.Debugf("#\n")

	setupVM()

	//setup the mini uart so you can see output over serial
	machine.MiniUART = machine.NewUART()
	machine.MiniUART.Configure(&machine.UARTConfig{RXInterrupt: true})
	//tell the Interrupt controlller what's going on
	machine.IC.Enable1.SetAux()

	machine.QA7.LocalTimerControl.SetInterruptEnable()
	machine.QA7.LocalTimerControl.SetReloadValue(interval)
	machine.QA7.LocalTimerControl.SetTimerEnable()

	//route BOTH local timer and GPU to core 0 on IRQ
	machine.QA7.GPUInterruptRouting.IRQToCore0()
	machine.QA7.LocalInterrupt.SetCore0IRQ()

	//Tell Core0 which interrupts to consume
	machine.QA7.TimerInterruptControl[0].SetPhysicalNonSecureTimerIRQ()
	machine.QA7.IRQSource[0].SetGPU()

	upbeat.UnmaskDAIF()
	for {
		upbeat.MaskDAIF()
		if started {
			//we leave this loop with interrupts OFF
			break
		}
		upbeat.UnmaskDAIF()
		wait()
		upbeat.MaskDAIF()
	}

	//nothing to do but wait for interrupts, we use lr.next() to block
	//until we get a line, and lr.next implies interrupts are off
	for {
		s := lr.next(buffer)
		if len(s) == 0 {
			continue
		}
		done, err := processLine(s)
		if err != nil {
			machine.MiniUART.WriteString("! processing error:" + err.Error() + "\n")
		} else {
			machine.MiniUART.WriteString(".\n")
		}
		if done {
			break
		}
	}
}

//export raw_exception_handler
func rawExceptionHandler(t uint64, esr uint64, addr uint64, el uint64, procId uint64) {
	if t != 5 {
		// this is in case we get some OTHER kind of exception
		logger.Errorf("raw exception handler:exception type %d and "+
			"esr %x with addr %x and EL=%d, ProcID=%x\n",
			t, esr, addr, el, procId)
		logger.Errorf("DEADLOOP\n")
		for {
			arm.Asm("nop")
		}
	}
	interruptReceive()
}

//go:noinline
func interruptReceive() {
	atLeastOne := true
	for atLeastOne {
		atLeastOne = false
		switch {
		//note that we don't jump into this case if there is a transmit intr
		case !machine.Aux.MUIIR.InterruptPendingIsSet():
			atLeastOne = true
			for {
				if !machine.Aux.MULSR.DataReadyIsSet() {
					break
				}
				//this is slightly dodgy, but since interrupts are off, it's ok
				if !started {
					started = true
				} else {
					//reset watchdog timer
					machine.QA7.LocalTimerClearReload.SetReload()
					machine.QA7.LocalTimerClearReload.SetClear() //sad nomenclature
				}
				//pull the character into the internal buffer
				ch := byte(machine.Aux.MUData.Receive())
				switch {
				case ch == 10:
					machine.MiniUART.LoadRx(10)
					moved := machine.MiniUART.CopyRxBuffer(buffer)
					lr.addLineToRing(string(buffer[:moved]))
				case ch < 32 || ch > 127:
					//nothing
				default:
					machine.MiniUART.LoadRx(ch) //put it in the receive buffer
				}
			}
		case machine.QA7.LocalTimerControl.InterruptPendingIsSet():
			//we really should do a lock here but becase we are running
			//on bare metal, we'll get away with this read of a shared
			//variable
			waitCount++
			atLeastOne = true
			if started {
				logger.Debugf("___________WATCHDOG! __________\n")
				machine.MiniUART.WriteString("! watchdog timeout during transfer\n")
			} else {
				logger.Debugf("anticipation: local timer interrupt: #%03d", waitCount)
				machine.MiniUART.WriteString(fmt.Sprintf(". local timer interrupt: #%03d\n", waitCount))
			}
			machine.QA7.LocalTimerClearReload.SetClear() //ugh, nomenclature
			machine.QA7.LocalTimerClearReload.SetReload()
		}
	}
}

var waitCount = 0

func processLine(line string) (bool, error) {
	//really should do a lock here, but on baremetal will be ok
	waitCount = 0

	//clip off the LF that came from server
	end := len(line)
	if end > 0 && line[end-1] == 10 {
		end--
	}

	// just do what the line says
	converted, lt, _, err := anticipation.DecodeAndCheckStringToBytes(line[:end])
	if err != nil {
		return false, err
	}
	wasError, done := anticipation.ProcessLine(lt, converted, metal)
	if wasError {
		return false, errors.New("unable to execute line " + line)
	}
	if done {
		if !metal.EntryPointIsSet() {
			return false, errors.New("no entry point has been set")
		}
		// normally our CALLER does the confirm, but we are never going to
		// reach there
		fmt.Printf("xxx entry point=0x%016x, addr=0x%016x\n", metal.EntryPoint(),
			metal.BaseAddress())
		machine.MiniUART.WriteString(".\n") //signal the sender everything is ok
		logger.Infof(" === jumping to kernel at address %x ===\n", metal.EntryPoint())
		upbeat.MaskDAIF() //turn off interrupts while we boot up the kernel
		ut := metal.UnixTime()
		ep := metal.EntryPoint()

		for i := 0; i < 24; i += 8 {
			x := ((*uint64)(unsafe.Pointer(uintptr(metal.EntryPoint()) + uintptr(i))))
			logger.Debugf("Self test readback from kernel space 0x%016x=> 0x%016x", x, *x)

		}

		jumpToKernel(ut, ep, kernelStackTop)
	}
	//keep going
	return false, nil
}

//export jump_to_kernel
func jumpToKernel(ut uint32, ep uint64, sp uint64)

// {
// 	arm.AsmFull("mov x19,{ut}", map[string]interface{}{"ut": ut})
// 	arm.AsmFull("mov x20,{ep}", map[string]interface{}{"ep": ep})
// 	arm.AsmFull("mov sp,{sp}", map[string]interface{}{"sp": sp})
// 	arm.AsmFull("br {ep}", map[string]interface{}{"ep": ep})
// }

func setupVM() {
	//setup memory types and attributes
	MAIRVal := uint64(((MemoryDeviceNoGatherNoReorderNoEarlyWriteAckValue << (MemoryDeviceNoGatherNoReorderNoEarlyWriteAck * 8)) |
		(MemoryNoCacheValue << (MemoryNoCache * 8)) |
		(MemoryNormalValue << (MemoryNormal * 8))))

	// zero on these fields
	// TBI - no tag bits
	// IPS - 32 bit (4GB)
	// EPD1 - enable walks in kernel
	// EPD0 - enable walks in userspc
	//TCR REG https://developer.arm.com/docs/ddi0595/b/aarch64-system-registers/tcr_el1

	TCREL1Val := uint64(((0b11 << 30) | // granule size in kernel
		(0b11 << 28) | // inner shareable
		(0b01 << 26) | // write back (outer)
		(0b01 << 24) | // write back (inner)
		(22 << 16) | //22 is T1SZ, 42bit addr space (same as example https://developer.arm.com/docs/den0024/latest/the-memory-management-unit/translating-a-virtual-address-to-a-physical-address)
		(0b1 << 14) | // granule size in user
		(0b11 << 12) | //inner shareable
		(0b01 << 10) | //write back (outer)
		(0b01 << 8) | //write back (inner)
		(22 << 0))) //22 is T0SZ, 42 bit addr space

	// Undocumented TTBRCNP from BZT's tutorial....
	//TTBR0Val := uint64((0x100000 << 7) | UndocumentedTTBRCNP) //base addr 0x10_0000, no other shenanigans
	//TTBR1Val := uint64((0x100000 << 7) | UndocumentedTTBRCNP) //base addr 0x10_0000, no other shenanigans

	SCTRLEL1Val := uint64((0xC00800) | //mandatory reserved 1 bits
		(1 << 12) | // I Cache for both el1 and el0
		(1 << 4) | // SA0 stack alignment check in el0
		(1 << 3) | // SA stack alignment check in el1
		(1 << 2) | //  D Cache for both el1 and el0
		(1 << 1) | //  Alignment check enable
		(1 << 0)) // MMU ENABLED!! THE BIG DOG

	//we don't use level 1 because we have 42 bit address and 64k granules
	sizeOfLevel2 := uintptr(0x1_0000) //8192 entries (only 4 in use, the lowest 4)
	sizeOfLevel3 := uintptr(0x1_0000) //8192 entries

	//level 2 table has 8192 entries selected by bits 41:29 but we are only interested in bits
	//29 and 30 because the rest are always the same... so we need to point to 4 different level
	//3 tables in the lowest positions
	root := uintptr(0x1_0000)
	logger.Infof("=== Bringing up the MMU and virtual memory === ")

	logger.Infof("Setting up level 2 table (8192 entries) @ 0x%016x\n", root)
	level2Ptr := root
	level3PtrsBase := root + sizeOfLevel2
	logger.Infof("Level 3 tables begin at 0x%016x", level3PtrsBase)
	for i := uintptr(0); i < 8192; i++ { //fill in entries to cause a fault
		//entries are bad other than first 4
		asUint64 := (*uint64)(unsafe.Pointer(level2Ptr + (i * 8))) //8 bytes entry
		if i < 4 {                                                 //4 entries means we have 4x32bits or 4x4GB or 64GB addr space
			target := level3PtrsBase + (i * sizeOfLevel3)
			*asUint64 = makeTableEntry(target)
			logger.Infof("level 2, entry %d (@ 0x%016x) is 0x%016x (0x%016x)", i, asUint64, target, *asUint64)
			continue
		}
		*asUint64 = makeBadEntry()
	}

	for i := uintptr(0); i < 4; i++ {
		level3Ptr := level3PtrsBase + (i * sizeOfLevel3)
		logger.Infof("Setting up level 3 table %d (8192 entries) @ 0x%016x\n", i, level3Ptr)
		for j := uintptr(0); j < 8192; j++ { //12 bits
			asUint64 := ((*uint64)(unsafe.Pointer(level3Ptr + (j * 8)))) //8 bytes entry
			target := (i << 29) | (j << 16)                              //j only has 12 bits, so these don't overlap
			memType := uint64(MemoryNormal)
			if target >= 0x3C00_0000 && target < 0x3F00_0000 { //framebuffer
				memType = MemoryNoCache
			}
			if target >= 0x3F00_0000 && target < 0x4_0000_0000 { //peripherals
				memType = MemoryDeviceNoGatherNoReorderNoEarlyWriteAck
			}
			if target >= 0x4_0000_0000 && target < 0x4_0000_0100 { //local peripherals, qa7
				memType = MemoryDeviceNoGatherNoReorderNoEarlyWriteAck
			}
			if target >= 0x4_0000_0100 { // bad mojo
				*asUint64 = makeBadEntry()
				continue
			}
			//make the physical block entry
			*asUint64 = makePhysicalBlockEntry(target, memType)
		}
	}

	enableMMUTables(MAIRVal, TCREL1Val, SCTRLEL1Val, TTBR0Val, TTBR1Val)
	logger.Infof("=== MMUenabled ===")
	ptr := ((*uint64)(unsafe.Pointer(uintptr(kernelBase))))
	*ptr = 0x0123456776543210
	logger.Debugf("Self test write completed to kernel space...")
	x := ((*uint64)(unsafe.Pointer(kernelBase)))
	logger.Debugf("Self test readback from kernel space 0x%016x\n", *x)
}

func makeTableEntry(destination uintptr) uint64 {

	//low 2 bits as 0b11
	//bits 5:2 are index into mair table (4 bits to ref which one)
	//bits 7:6 el0 no read, no write (no read 0b01, no write 0b10)
	//bits 9:8 inner and outer shareable (inner 0b11, outer 0b10)
	//bit 10 AF flag, lets OS know if page is first accessed if 0
	//bits 47:16 address (32 bits, because we are 64K granules)
	result := uint64(
		uint64(1<<63) | //secure state?!? why is it needed?
			uint64(destination&noLast16) | //address of the _BASE_ of next table, just a mask because >>16 and then <<16
			uint64(3<<0)) //last two bits indicate page tbl
	return result
}

func makeBadEntry() uint64 {
	//*ANY* entry in a page table must have the last bit high, so 0 is always bad (easy!)
	return 0
}

var ok = false

// mair index == MemoryNormal
// mair index == MemoryNoCache for video ram
// mair index == MemoryDeviceNoGatherNoReorderNoEarlyWriteAckValue for device memory
// destination is top 32 bits of final memory location
func makePhysicalBlockEntry(destination uintptr, mairIndex uint64) uint64 {

	//https://armv8-ref.codingbelief.com/en/chapter_d4/d44_1_memory_access_control.html
	//we have SCTLR_EL1.WXN =0
	//we have AP set to 0b00
	//we have UXN set to 0
	//we have PXN set to 0
	//this implies: RWX from EL1, X only from EL0

	result := uint64(
		uint64(destination&noLast16) | //address of the PAGE, without low order
			//no use of bit 11, this controls if access in per process id
			(0b1 << 10) | //we are not yet using the ACCESS flag
			(0b1 << 5) | //non-secure
			(mairIndex&0x7)<<2 | // index in the MAIR register
			uint64(0b11<<0)) //last two bits are 0b11 to indicate block entry
	//note: last two bits are 0b01 *IF* you are not at level 3 of translation
	//note: at level3, there is this special encoding and we are at level 3
	//https://armv8-ref.codingbelief.com/en/chapter_d4/d43_2_armv8_translation_table_level_3_descriptor_formats.html
	return result
}
