name,offset,access,reset,field,lsb,msb,desc
REG_CTRL,0x0000,RW,0x00000000,ENABLE,0,0,Enable block
REG_CTRL,0x0000,RW,0x00000000,MODE,1,3,Mode select
REG_CTRL,0x0000,RW,0x00000000,SOFT_RST,4,4,Software reset (self-clearing by SW)
REG_CTRL,0x0000,RW,0x00000000,RSVD,5,31,Reserved

REG_CFG,0x0004,RW,0x00000010,DIV,0,7,Clock divider
REG_CFG,0x0004,RW,0x00000010,THRESH,8,15,Threshold
REG_CFG,0x0004,RW,0x00000010,RSVD,16,31,Reserved

REG_STATUS,0x0008,RO,0x00000001,READY,0,0,Ready status
REG_STATUS,0x0008,RO,0x00000001,BUSY,1,1,Busy status
REG_STATUS,0x0008,RO,0x00000001,ERR,8,8,Error flag
REG_STATUS,0x0008,RO,0x00000001,RSVD,2,7,Reserved
REG_STATUS,0x0008,RO,0x00000001,RSVD2,9,31,Reserved

REG_IRQ_STATUS,0x000C,RO,0x00000000,IRQ_PEND,0,7,Interrupt pending bits
REG_IRQ_STATUS,0x000C,RO,0x00000000,RSVD,8,31,Reserved

REG_IRQ_CLR,0x0010,W1C,0x00000000,IRQ_CLR,0,7,Write-1-to-clear interrupt bits
REG_IRQ_CLR,0x0010,W1C,0x00000000,RSVD,8,31,Reserved

REG_TX_DATA,0x0014,WO,0x00000000,DATA,0,31,Write-only TX data
