-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

-- DATE "05/29/2015 17:44:37"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	lights IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_50 : IN std_logic;
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(7 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	SEND : BUFFER std_logic;
	RECIEVE : IN std_logic
	);
END lights;

-- Design Ports Information
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDG[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDG[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDG[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDG[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDG[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDG[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SEND	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- RECIEVE	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF lights IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_SEND : std_logic;
SIGNAL ww_RECIEVE : std_logic;
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \cdiv|divided_clocks[0]~0_combout\ : std_logic;
SIGNAL \cdiv|Add0~17_sumout\ : std_logic;
SIGNAL \cdiv|Add0~18\ : std_logic;
SIGNAL \cdiv|Add0~13_sumout\ : std_logic;
SIGNAL \cdiv|Add0~14\ : std_logic;
SIGNAL \cdiv|Add0~9_sumout\ : std_logic;
SIGNAL \cdiv|Add0~10\ : std_logic;
SIGNAL \cdiv|Add0~5_sumout\ : std_logic;
SIGNAL \cdiv|Add0~6\ : std_logic;
SIGNAL \cdiv|Add0~1_sumout\ : std_logic;
SIGNAL \cmdiv|counter[0]~2_combout\ : std_logic;
SIGNAL \cmdiv|counter~0_combout\ : std_logic;
SIGNAL \cmdiv|counter~1_combout\ : std_logic;
SIGNAL \cmdiv|Equal0~0_combout\ : std_logic;
SIGNAL \cmdiv|divided_clock~q\ : std_logic;
SIGNAL \cam2Percent|Add2~37_sumout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \resetInput|prev~0_combout\ : std_logic;
SIGNAL \resetInput|prev~q\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[13]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_processor|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal101~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[12]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[37]~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_uir~combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.100~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_wirecell_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~17_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~33_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~18\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~42\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~46\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~1_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~2\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~33_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~14\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~10\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~21_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~22\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~25_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~34\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~37_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|nios2_processor|Equal101~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal101~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal101~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal101~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_lo~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_valid~q\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_use_imm~q\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~6\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~9_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[6]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[9]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~26\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~29_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~30\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~33_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~18\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~21_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[30]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[9]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[9]~22_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_mem_byte_en[3]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_br_cmp~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \u0|nios2_processor|Equal101~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal101~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal10~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|always1~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|i_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_mem_byte_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal6~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_write~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal7~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|outsignal|always0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|outsignal|always0~0_combout\ : std_logic;
SIGNAL \u0|outsignal|always0~1_combout\ : std_logic;
SIGNAL \camera2|ps~14_combout\ : std_logic;
SIGNAL \camera1|ps~14_combout\ : std_logic;
SIGNAL \camera1|ps~15_combout\ : std_logic;
SIGNAL \camera1|ps~17_combout\ : std_logic;
SIGNAL \camera1|ps~25_combout\ : std_logic;
SIGNAL \camera1|ps.idle~q\ : std_logic;
SIGNAL \camera1|ps~16_combout\ : std_logic;
SIGNAL \camera1|ps~18_combout\ : std_logic;
SIGNAL \camera1|ps~19_combout\ : std_logic;
SIGNAL \camera1|ps.downloading~q\ : std_logic;
SIGNAL \camera1|emptyBuffer~combout\ : std_logic;
SIGNAL \cam1Percent|Add2~37_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~38\ : std_logic;
SIGNAL \cam1Percent|Add2~69_sumout\ : std_logic;
SIGNAL \camera1|ps~23_combout\ : std_logic;
SIGNAL \camera1|myStandby~0_combout\ : std_logic;
SIGNAL \camera1|myStandby~1_combout\ : std_logic;
SIGNAL \camera1|myStandby~q\ : std_logic;
SIGNAL \camera1|ps~22_combout\ : std_logic;
SIGNAL \camera1|ps~24_combout\ : std_logic;
SIGNAL \camera1|ps.lowPower~q\ : std_logic;
SIGNAL \cam1Percent|clkCounter[10]~1_combout\ : std_logic;
SIGNAL \cam1Percent|Add2~70\ : std_logic;
SIGNAL \cam1Percent|Add2~73_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~74\ : std_logic;
SIGNAL \cam1Percent|Add2~65_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~66\ : std_logic;
SIGNAL \cam1Percent|Add2~41_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~42\ : std_logic;
SIGNAL \cam1Percent|Add2~53_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~54\ : std_logic;
SIGNAL \cam1Percent|Add2~57_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~58\ : std_logic;
SIGNAL \cam1Percent|Add2~17_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~18\ : std_logic;
SIGNAL \cam1Percent|Add2~5_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~6\ : std_logic;
SIGNAL \cam1Percent|Add2~9_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~10\ : std_logic;
SIGNAL \cam1Percent|Add2~29_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~30\ : std_logic;
SIGNAL \cam1Percent|Add2~49_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~50\ : std_logic;
SIGNAL \cam1Percent|Add2~21_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~22\ : std_logic;
SIGNAL \cam1Percent|Add2~13_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~14\ : std_logic;
SIGNAL \cam1Percent|Add2~45_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~46\ : std_logic;
SIGNAL \cam1Percent|Add2~25_sumout\ : std_logic;
SIGNAL \cam1Percent|Equal0~0_combout\ : std_logic;
SIGNAL \cam1Percent|Add2~26\ : std_logic;
SIGNAL \cam1Percent|Add2~1_sumout\ : std_logic;
SIGNAL \cam1Percent|Add2~2\ : std_logic;
SIGNAL \cam1Percent|Add2~61_sumout\ : std_logic;
SIGNAL \cam1Percent|Equal0~2_combout\ : std_logic;
SIGNAL \cam1Percent|Equal0~3_combout\ : std_logic;
SIGNAL \cam1Percent|clkCounter[10]~0_combout\ : std_logic;
SIGNAL \cam1Percent|Add2~62\ : std_logic;
SIGNAL \cam1Percent|Add2~33_sumout\ : std_logic;
SIGNAL \cam1Percent|Equal0~1_combout\ : std_logic;
SIGNAL \cam1Percent|percentFilled~2_combout\ : std_logic;
SIGNAL \cam1Percent|percentFilled~3_combout\ : std_logic;
SIGNAL \cam1Percent|percentFilled~4_combout\ : std_logic;
SIGNAL \cam1Percent|Add0~0_combout\ : std_logic;
SIGNAL \cam1Percent|percentFilled~6_combout\ : std_logic;
SIGNAL \camera1|ps~35_combout\ : std_logic;
SIGNAL \camera1|ps~34_combout\ : std_logic;
SIGNAL \camera1|ps~36_combout\ : std_logic;
SIGNAL \camera1|ps.active~q\ : std_logic;
SIGNAL \camera1|myFilm~0_combout\ : std_logic;
SIGNAL \camera1|myFilm~q\ : std_logic;
SIGNAL \camera1|ps~20_combout\ : std_logic;
SIGNAL \camera1|ps~21_combout\ : std_logic;
SIGNAL \camera1|ps.standBy~q\ : std_logic;
SIGNAL \camera1|WideOr0~0_combout\ : std_logic;
SIGNAL \cam1Percent|percentFilled~0_combout\ : std_logic;
SIGNAL \cam1Percent|percentFilled~1_combout\ : std_logic;
SIGNAL \camera1|ps~28_combout\ : std_logic;
SIGNAL \camera1|ps~29_combout\ : std_logic;
SIGNAL \camera1|ps.flushing~q\ : std_logic;
SIGNAL \cam1Percent|Add0~1_combout\ : std_logic;
SIGNAL \cam1Percent|Add1~0_combout\ : std_logic;
SIGNAL \cam1Percent|percentFilled~5_combout\ : std_logic;
SIGNAL \camera1|ps~26_combout\ : std_logic;
SIGNAL \camera1|ps~27_combout\ : std_logic;
SIGNAL \camera1|ps.reaches50~q\ : std_logic;
SIGNAL \camera1|ps~30_combout\ : std_logic;
SIGNAL \camera1|ps~31_combout\ : std_logic;
SIGNAL \camera1|ps.signalToDownload~q\ : std_logic;
SIGNAL \camera1|ps~32_combout\ : std_logic;
SIGNAL \camera1|ps~33_combout\ : std_logic;
SIGNAL \camera1|ps.reaches90~q\ : std_logic;
SIGNAL \camera2|myFilm~0_combout\ : std_logic;
SIGNAL \camera2|myFilm~q\ : std_logic;
SIGNAL \camera2|myStandby~0_combout\ : std_logic;
SIGNAL \camera2|myStandby~1_combout\ : std_logic;
SIGNAL \camera2|myStandby~q\ : std_logic;
SIGNAL \camera2|Selector0~0_combout\ : std_logic;
SIGNAL \camera2|Equal5~0_combout\ : std_logic;
SIGNAL \camera2|ps~25_combout\ : std_logic;
SIGNAL \camera2|ps~26_combout\ : std_logic;
SIGNAL \camera2|ps.flushing~q\ : std_logic;
SIGNAL \camera2|emptyBuffer~combout\ : std_logic;
SIGNAL \camera2|ps~21_combout\ : std_logic;
SIGNAL \camera2|ps.lowPower~q\ : std_logic;
SIGNAL \camera2|ps~19_combout\ : std_logic;
SIGNAL \camera2|ps~20_combout\ : std_logic;
SIGNAL \camera2|ps.standBy~q\ : std_logic;
SIGNAL \camera2|ps~31_combout\ : std_logic;
SIGNAL \camera2|ps~32_combout\ : std_logic;
SIGNAL \camera2|ps.active~q\ : std_logic;
SIGNAL \camera2|ps~23_combout\ : std_logic;
SIGNAL \camera2|ps~24_combout\ : std_logic;
SIGNAL \camera2|ps.reaches50~q\ : std_logic;
SIGNAL \camera2|ps~27_combout\ : std_logic;
SIGNAL \camera2|ps~28_combout\ : std_logic;
SIGNAL \camera2|ps.signalToDownload~q\ : std_logic;
SIGNAL \camera2|ps~29_combout\ : std_logic;
SIGNAL \camera2|ps~30_combout\ : std_logic;
SIGNAL \camera2|ps.reaches90~q\ : std_logic;
SIGNAL \camera2|ps~16_combout\ : std_logic;
SIGNAL \camera2|ps~22_combout\ : std_logic;
SIGNAL \camera2|ps.idle~q\ : std_logic;
SIGNAL \camera2|ps~15_combout\ : std_logic;
SIGNAL \camera2|ps~17_combout\ : std_logic;
SIGNAL \camera2|ps~18_combout\ : std_logic;
SIGNAL \camera2|ps.downloading~q\ : std_logic;
SIGNAL \cam2Percent|Equal0~2_combout\ : std_logic;
SIGNAL \cam2Percent|Equal0~0_combout\ : std_logic;
SIGNAL \cam2Percent|percentFilled~0_combout\ : std_logic;
SIGNAL \camera2|WideOr0~0_combout\ : std_logic;
SIGNAL \cam2Percent|percentFilled~1_combout\ : std_logic;
SIGNAL \cam2Percent|percentFilled~3_combout\ : std_logic;
SIGNAL \cam2Percent|percentFilled~4_combout\ : std_logic;
SIGNAL \cam2Percent|percentFilled[1]~feeder_combout\ : std_logic;
SIGNAL \cam2Percent|Add0~1_combout\ : std_logic;
SIGNAL \camera2|Equal1~0_combout\ : std_logic;
SIGNAL \cam2Percent|percentFilled~5_combout\ : std_logic;
SIGNAL \buf2|memory~2_combout\ : std_logic;
SIGNAL \buf2|memory_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \buf2|memory~1_combout\ : std_logic;
SIGNAL \buf2|memory~0_combout\ : std_logic;
SIGNAL \buf2|outputValue~0_combout\ : std_logic;
SIGNAL \RECIEVE~input_o\ : std_logic;
SIGNAL \inputCounter|Equal0~2_combout\ : std_logic;
SIGNAL \inputCounter|Add0~2\ : std_logic;
SIGNAL \inputCounter|Add0~9_sumout\ : std_logic;
SIGNAL \start|enable~0_combout\ : std_logic;
SIGNAL \inputCounter|Add0~10\ : std_logic;
SIGNAL \inputCounter|Add0~17_sumout\ : std_logic;
SIGNAL \inputCounter|Add0~18\ : std_logic;
SIGNAL \inputCounter|Add0~13_sumout\ : std_logic;
SIGNAL \inputCounter|Add0~14\ : std_logic;
SIGNAL \inputCounter|Add0~5_sumout\ : std_logic;
SIGNAL \inputCounter|Equal0~1_combout\ : std_logic;
SIGNAL \inputCounter|counter[1]~0_combout\ : std_logic;
SIGNAL \inputCounter|Equal2~2_combout\ : std_logic;
SIGNAL \inputCounter|Equal2~0_combout\ : std_logic;
SIGNAL \start|prevBit~0_combout\ : std_logic;
SIGNAL \start|prevBit~q\ : std_logic;
SIGNAL \start|ps~0_combout\ : std_logic;
SIGNAL \start|ps~q\ : std_logic;
SIGNAL \inputCounter|Add0~21_sumout\ : std_logic;
SIGNAL \inputCounter|counter~1_combout\ : std_logic;
SIGNAL \inputCounter|Add0~22\ : std_logic;
SIGNAL \inputCounter|Add0~25_sumout\ : std_logic;
SIGNAL \inputCounter|Add0~26\ : std_logic;
SIGNAL \inputCounter|Add0~29_sumout\ : std_logic;
SIGNAL \inputCounter|Add0~30\ : std_logic;
SIGNAL \inputCounter|Add0~1_sumout\ : std_logic;
SIGNAL \inputCounter|sampleBit~0_combout\ : std_logic;
SIGNAL \inBuffer|d0|q~0_combout\ : std_logic;
SIGNAL \inBuffer|d0|q~q\ : std_logic;
SIGNAL \inBuffer|d1|q~q\ : std_logic;
SIGNAL \inBuffer|d2|q~feeder_combout\ : std_logic;
SIGNAL \inBuffer|d2|q~q\ : std_logic;
SIGNAL \inBuffer|d3|q~q\ : std_logic;
SIGNAL \inBuffer|d4|q~feeder_combout\ : std_logic;
SIGNAL \inBuffer|d4|q~q\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \u0|empty|Equal0~0_combout\ : std_logic;
SIGNAL \buf1|memory~1_combout\ : std_logic;
SIGNAL \buf1|memory~2_combout\ : std_logic;
SIGNAL \buf1|memory_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \buf1|memory~0_combout\ : std_logic;
SIGNAL \buf1|memory_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \buf1|outputValue~0_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \u0|curbytein|read_mux_out[3]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|always1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|always1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal6~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|curbyteout|always0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|curbyteout|always0~0_combout\ : std_logic;
SIGNAL \u0|curbyteout|always0~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u0|leds|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal10~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal10~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|leds|always0~0_combout\ : std_logic;
SIGNAL \u0|leds|always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u0|curbytein|read_mux_out[4]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_rd~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[4]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|r_val~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[5]~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|read_0~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \u0|curbyteout|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \u0|curbytein|read_mux_out[5]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[5]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|always1~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|always1~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal4~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|load|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|always1~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|always1~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent|m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_getting_data~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_align_cycle_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_align_cycle_nxt[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~6\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~10\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~14\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~2\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~18\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~21_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[21]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[16]~feeder_combout\ : std_logic;
SIGNAL \u0|curbytein|read_mux_out[6]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_ld~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \u0|leds|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \u0|curbytein|read_mux_out[7]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~55_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.010~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[8]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~5_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[19]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ien_AE~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ien_AE~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_mem_byte_en[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[17]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[10]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[10]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ac~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[2]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[0]~23_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[0]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[27]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[21]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[11]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[14]~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_alu_result[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[13]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[25]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[17]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[17]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[20]~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[21]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[21]~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[22]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[23]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[23]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[17]~19_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \u0|nios2_processor|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|nios2_processor|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|hbreak_pending~q\ : std_logic;
SIGNAL \u0|nios2_processor|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[18]~20_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[29]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[24]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[25]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[25]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src1[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[15]~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[31]~24_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[20]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[20]~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[14]~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[13]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[10]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[9]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[8]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[7]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[6]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[4]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[3]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[8]~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[2]~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[7]~24_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[1]~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[15]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~22\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~26\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~29_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[13]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~25_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[12]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src1[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[12]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~45_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[3]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~41_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[2]~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~62_cout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~54\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~50\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~42\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~46\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~2\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~34\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~38\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~6\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~10\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~14\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~18\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~22\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~26\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~30\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~74\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~110\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~134\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~130\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~126\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~114\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~122\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~118\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~94\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~90\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~86\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~82\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~106\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~102\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~98\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~78\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~70\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~65_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[31]~26_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[31]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[31]~24_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_st_data[27]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_st_data[28]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_st_data[29]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_st_data[30]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_st_data[31]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[30]~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[30]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~69_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[30]~27_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[30]~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_st_data[26]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[26]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[30]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~77_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[29]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[29]~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[29]~20_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[29]~18_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[28]~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~97_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[28]~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[28]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[28]~19_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[11]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~101_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[27]~18_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[27]~22_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte3_data[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[27]~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[15]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[26]~19_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~105_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[26]~23_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[26]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[14]~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[25]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[25]~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~81_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[25]~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[25]~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~85_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[24]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[24]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[24]~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[23]~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~89_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[23]~18_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[23]~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~22\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~25_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[6]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[6]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[22]~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~93_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[22]~19_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[22]~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[21]~27_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~117_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[21]~28_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[21]~26_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~121_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[20]~28_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[20]~29_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~17_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[4]~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[20]~27_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[19]~22_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~113_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[19]~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[19]~23_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src1[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~125_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[18]~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[18]~30_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[18]~28_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[17]~30_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~129_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[17]~31_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[17]~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[21]~26_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src2_hi[0]~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~133_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[16]~31_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[16]~32_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[16]~30_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~109_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src1[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[15]~20_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[15]~24_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[15]~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|woverflow~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[6]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[6]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~73_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[14]~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[14]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[14]~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[14]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[13]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~25_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[12]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_alu_result[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[4]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[4]~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[12]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~1_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[3]~33_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[11]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[11]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~13_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[2]~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[2]~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[10]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~9_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte3_data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[1]~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[1]~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[9]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[19]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[19]~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[0]~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[0]~33_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[8]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[13]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[12]~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|rvalid~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[7]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[7]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[7]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[18]~20_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[17]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[17]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[6]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[16]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[7]~24_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[5]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte2_data_nxt[5]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_byte1_data_nxt[5]~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal101~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_processor|W_ienable_reg[5]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_control_rd_data[5]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[5]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[4]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[3]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[6]~23_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[5]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[4]~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[19]~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[13]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~29_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[11]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \buf2|memory_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \buf2|outputValue~3_combout\ : std_logic;
SIGNAL \inBuffer|d5|q~q\ : std_logic;
SIGNAL \buf1|memory_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \buf1|outputValue~3_combout\ : std_logic;
SIGNAL \u0|curbytein|read_mux_out[2]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[2]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_st_data[25]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[31]~31_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~49_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[1]~26_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[1]~14_combout\ : std_logic;
SIGNAL \buf2|memory_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \buf2|outputValue~2_combout\ : std_logic;
SIGNAL \buf1|memory_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \buf1|outputValue~2_combout\ : std_logic;
SIGNAL \inBuffer|d6|q~q\ : std_logic;
SIGNAL \u0|curbytein|read_mux_out[1]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[1]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_writedata[11]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[11]~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[10]~18_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[30]~30_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[11]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~21_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[9]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[25]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[10]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[10]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[29]~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~53_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_mem_byte_en[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~34\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~5_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[24]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[9]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[9]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[28]~28_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[8]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~9_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[8]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[8]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_alu_result[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[23]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~5_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[7]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[27]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[27]~27_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~10\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~13_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[9]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~13_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[7]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~14\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~17_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[10]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~17_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[8]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[22]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_st_data[24]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[26]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[4]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[6]~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~37_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[4]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~38\ : std_logic;
SIGNAL \u0|nios2_processor|Add0~5_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[5]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[9]~22_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[5]~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~33_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[10]~18_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[4]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[4]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[4]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[5]~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[4]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~1_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[22]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[24]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~9_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[29]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[28]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~31_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[7]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[18]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~6\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[8]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal101~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[2]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[5]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[5]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[1]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_br~q\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~45_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[1]~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_alu_force_xor~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_sub~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_sub~q\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~41_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[2]~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[2]~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[0]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[11]~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_iw[11]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[6]~23_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src2[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_cnt[0]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_cnt[0]~_wirecell_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add3~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add3~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add3~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_stall~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add3~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_stall~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \u0|nios2_processor|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_valid~q\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_src1[7]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[6]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal122~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[13]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[11]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal122~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal122~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal122~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal122~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal122~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal122~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal122~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~66\ : std_logic;
SIGNAL \u0|nios2_processor|Add2~57_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|E_cmp_result~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_cmp_result~q\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_crst~q\ : std_logic;
SIGNAL \u0|nios2_processor|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_estatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_processor|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_bstatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_processor|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|nios2_processor|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \camera1|WideOr2~combout\ : std_logic;
SIGNAL \camera2|WideOr2~combout\ : std_logic;
SIGNAL \u0|readytodownload|read_mux_out~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\ : std_logic;
SIGNAL \u0|load|always0~1_combout\ : std_logic;
SIGNAL \u0|load|data_out~0_combout\ : std_logic;
SIGNAL \u0|load|data_out~q\ : std_logic;
SIGNAL \buf2|previousEmptyBuffer~q\ : std_logic;
SIGNAL \buf2|previousPercentVal~feeder_combout\ : std_logic;
SIGNAL \buf2|previousPercentVal~q\ : std_logic;
SIGNAL \buf2|always1~0_combout\ : std_logic;
SIGNAL \buf2|strobe~q\ : std_logic;
SIGNAL \buf1|previousPercentVal~q\ : std_logic;
SIGNAL \buf1|previousEmptyBuffer~q\ : std_logic;
SIGNAL \buf1|always1~0_combout\ : std_logic;
SIGNAL \buf1|strobe~q\ : std_logic;
SIGNAL \u0|instrobe|read_mux_out~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\ : std_logic;
SIGNAL \inBuffer|d7|q~feeder_combout\ : std_logic;
SIGNAL \inBuffer|d7|q~q\ : std_logic;
SIGNAL \buf2|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \buf2|outputValue~1_combout\ : std_logic;
SIGNAL \buf1|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \buf1|outputValue~1_combout\ : std_logic;
SIGNAL \u0|curbytein|read_mux_out[0]~4_combout\ : std_logic;
SIGNAL \readOut|Add0~25_sumout\ : std_logic;
SIGNAL \dffload|q~0_combout\ : std_logic;
SIGNAL \dffload|q~q\ : std_logic;
SIGNAL \readOut|globalReset~combout\ : std_logic;
SIGNAL \readOut|counter[1]~0_combout\ : std_logic;
SIGNAL \readOut|Add0~26\ : std_logic;
SIGNAL \readOut|Add0~29_sumout\ : std_logic;
SIGNAL \readOut|Add0~30\ : std_logic;
SIGNAL \readOut|Add0~21_sumout\ : std_logic;
SIGNAL \readOut|Add0~22\ : std_logic;
SIGNAL \readOut|Add0~17_sumout\ : std_logic;
SIGNAL \readOut|Add0~18\ : std_logic;
SIGNAL \readOut|Add0~9_sumout\ : std_logic;
SIGNAL \readOut|counter[4]~feeder_combout\ : std_logic;
SIGNAL \readOut|Add0~10\ : std_logic;
SIGNAL \readOut|Add0~13_sumout\ : std_logic;
SIGNAL \readOut|counter[5]~feeder_combout\ : std_logic;
SIGNAL \readOut|Add0~14\ : std_logic;
SIGNAL \readOut|Add0~1_sumout\ : std_logic;
SIGNAL \readOut|Add0~2\ : std_logic;
SIGNAL \readOut|Add0~5_sumout\ : std_logic;
SIGNAL \readOut|Equal0~0_combout\ : std_logic;
SIGNAL \u0|empty|read_mux_out~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wr_data[0]~31_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_src1[16]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[15]~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[16]~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[17]~18_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[18]~20_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[19]~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[20]~31_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[21]~30_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[22]~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[23]~24_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[24]~23_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[25]~22_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[26]~28_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[26]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[27]~27_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[28]~26_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[29]~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[30]~19_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[31]~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[0]~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[1]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[2]~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[4]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[5]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[6]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[8]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[9]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[10]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result_nxt[11]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[11]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\ : std_logic;
SIGNAL \u0|nios2_processor|F_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_valid~q\ : std_logic;
SIGNAL \u0|nios2_processor|R_valid~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_valid~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_new_inst~q\ : std_logic;
SIGNAL \u0|nios2_processor|d_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[13]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|nios2_processor|E_shift_rot_result[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[13]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal4~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src1_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[4]~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_ld~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|W_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|W_valid~q\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc[10]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc[10]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[3]~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_exception~combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_exception~q\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_pc_no_crst_nxt[0]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[14]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[14]~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_logic_result[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[3]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal11~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal11~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_st~q\ : std_logic;
SIGNAL \u0|nios2_processor|d_write_nxt~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|E_st_stall~combout\ : std_logic;
SIGNAL \u0|nios2_processor|d_write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ : std_logic;
SIGNAL \u0|onchip_memory|wren~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[16]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|Equal2~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_logic~combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_logic~q\ : std_logic;
SIGNAL \u0|nios2_processor|E_alu_result[6]~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~22\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~26\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~18\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~2\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~6\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~10\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~13_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~5_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~25_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~17_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~21_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~9_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~1_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|W_ipending_reg_nxt[5]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|intr_req~combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_iw[11]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|F_iw[15]~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_ctrl_break~q\ : std_logic;
SIGNAL \u0|nios2_processor|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|hbreak_enabled~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal8~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[21]~feeder_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \u0|rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \u0|nios2_processor|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \u0|nios2_processor|R_wr_dst_reg~q\ : std_logic;
SIGNAL \u0|nios2_processor|W_rf_wren~combout\ : std_logic;
SIGNAL \u0|outsignal|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \u0|outsignal|data_out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \resetState~0_combout\ : std_logic;
SIGNAL \resetState~feeder_combout\ : std_logic;
SIGNAL \resetState~q\ : std_logic;
SIGNAL \cam2Percent|Equal0~3_combout\ : std_logic;
SIGNAL \cam2Percent|clkCounter[16]~0_combout\ : std_logic;
SIGNAL \cam2Percent|clkCounter[16]~1_combout\ : std_logic;
SIGNAL \cam2Percent|Add2~38\ : std_logic;
SIGNAL \cam2Percent|Add2~41_sumout\ : std_logic;
SIGNAL \cam2Percent|clkCounter[1]~feeder_combout\ : std_logic;
SIGNAL \cam2Percent|Add2~42\ : std_logic;
SIGNAL \cam2Percent|Add2~45_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~46\ : std_logic;
SIGNAL \cam2Percent|Add2~49_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~50\ : std_logic;
SIGNAL \cam2Percent|Add2~53_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~54\ : std_logic;
SIGNAL \cam2Percent|Add2~57_sumout\ : std_logic;
SIGNAL \cam2Percent|clkCounter[5]~feeder_combout\ : std_logic;
SIGNAL \cam2Percent|Add2~58\ : std_logic;
SIGNAL \cam2Percent|Add2~61_sumout\ : std_logic;
SIGNAL \cam2Percent|clkCounter[6]~feeder_combout\ : std_logic;
SIGNAL \cam2Percent|Add2~62\ : std_logic;
SIGNAL \cam2Percent|Add2~65_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~66\ : std_logic;
SIGNAL \cam2Percent|Add2~73_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~74\ : std_logic;
SIGNAL \cam2Percent|Add2~5_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~6\ : std_logic;
SIGNAL \cam2Percent|Add2~9_sumout\ : std_logic;
SIGNAL \cam2Percent|clkCounter[10]~feeder_combout\ : std_logic;
SIGNAL \cam2Percent|Add2~10\ : std_logic;
SIGNAL \cam2Percent|Add2~13_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~14\ : std_logic;
SIGNAL \cam2Percent|Add2~17_sumout\ : std_logic;
SIGNAL \cam2Percent|clkCounter[12]~feeder_combout\ : std_logic;
SIGNAL \cam2Percent|Add2~18\ : std_logic;
SIGNAL \cam2Percent|Add2~69_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~70\ : std_logic;
SIGNAL \cam2Percent|Add2~21_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~22\ : std_logic;
SIGNAL \cam2Percent|Add2~25_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~26\ : std_logic;
SIGNAL \cam2Percent|Add2~1_sumout\ : std_logic;
SIGNAL \cam2Percent|Add2~2\ : std_logic;
SIGNAL \cam2Percent|Add2~29_sumout\ : std_logic;
SIGNAL \cam2Percent|clkCounter[17]~feeder_combout\ : std_logic;
SIGNAL \cam2Percent|Add2~30\ : std_logic;
SIGNAL \cam2Percent|Add2~33_sumout\ : std_logic;
SIGNAL \cam2Percent|clkCounter[18]~feeder_combout\ : std_logic;
SIGNAL \cam2Percent|Equal0~1_combout\ : std_logic;
SIGNAL \cam2Percent|percentFilled~2_combout\ : std_logic;
SIGNAL \cam2Percent|Add0~0_combout\ : std_logic;
SIGNAL \cam2Percent|percentFilled~6_combout\ : std_logic;
SIGNAL \countUpCam2|WideOr6~0_combout\ : std_logic;
SIGNAL \countUpCam2|WideOr5~0_combout\ : std_logic;
SIGNAL \countUpCam2|WideOr4~0_combout\ : std_logic;
SIGNAL \countUpCam2|WideOr3~0_combout\ : std_logic;
SIGNAL \countUpCam2|WideOr2~0_combout\ : std_logic;
SIGNAL \countUpCam2|WideOr1~0_combout\ : std_logic;
SIGNAL \countUpCam2|WideOr0~0_combout\ : std_logic;
SIGNAL \camera2|WideOr5~combout\ : std_logic;
SIGNAL \camera2|WideOr4~combout\ : std_logic;
SIGNAL \camera2|WideOr3~0_combout\ : std_logic;
SIGNAL \camera2|WideOr1~combout\ : std_logic;
SIGNAL \camera1|WideOr5~combout\ : std_logic;
SIGNAL \camera1|WideOr4~combout\ : std_logic;
SIGNAL \camera1|WideOr3~0_combout\ : std_logic;
SIGNAL \camera1|WideOr1~combout\ : std_logic;
SIGNAL \countUpCam1|WideOr6~0_combout\ : std_logic;
SIGNAL \countUpCam1|WideOr5~0_combout\ : std_logic;
SIGNAL \countUpCam1|WideOr4~0_combout\ : std_logic;
SIGNAL \countUpCam1|WideOr3~0_combout\ : std_logic;
SIGNAL \countUpCam1|WideOr2~0_combout\ : std_logic;
SIGNAL \countUpCam1|WideOr1~0_combout\ : std_logic;
SIGNAL \countUpCam1|WideOr0~0_combout\ : std_logic;
SIGNAL \inputCounter|sampleBit~1_combout\ : std_logic;
SIGNAL \inputCounter|Equal0~0_combout\ : std_logic;
SIGNAL \inputCounter|Equal2~1_combout\ : std_logic;
SIGNAL \readOut|Mux0~0_combout\ : std_logic;
SIGNAL \readOut|outputStream~1_combout\ : std_logic;
SIGNAL \readOut|outputStream~0_combout\ : std_logic;
SIGNAL \readOut|outputStream~2_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \u0|curbyteout|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|load_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \cdiv|divided_clocks\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|instrobe|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cam1Percent|clkCounter\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cam1Percent|percentFilled\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmdiv|counter\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \readOut|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|curbyteout|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \camera1|display\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|curbytein|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \buf1|outputValue\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inputCounter|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|empty|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \cam2Percent|clkCounter\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \buf2|outputValue\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \cam2Percent|percentFilled\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \camera2|display\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_processor|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \buf2|memory_rtl_0_bypass\ : std_logic_vector(0 TO 12);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_processor|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|F_pc\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \buf1|memory_rtl_0_bypass\ : std_logic_vector(0 TO 12);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_processor|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|leds|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|outsignal|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|readytodownload|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|src_data\ : std_logic_vector(91 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|load|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|leds|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|outsignal|data_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[27]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[22]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[25]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_valid~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_src1[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_d_write~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_d_writedata[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|outsignal|ALT_INV_data_out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[26]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[29]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[30]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte3_data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte3_data[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_d_writedata[19]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_src1[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[11]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_alu_result[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_alu_result[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_alu_result[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_alu_result[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_RECIEVE~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \ALT_INV_~GND~combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[6]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[5]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[2]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[1]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[0]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[7]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[6]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[5]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[4]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[2]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[1]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~56_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[3]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~47_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_DRsize.010~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~41_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\ : std_logic_vector(37 DOWNTO 1);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate~q\ : std_logic;
SIGNAL \cdiv|ALT_INV_divided_clocks\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_resetlatch~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~35_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~34_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr[30]~33_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \buf2|ALT_INV_memory_rtl_0_bypass\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \buf1|ALT_INV_memory_rtl_0_bypass\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \buf2|ALT_INV_previousEmptyBuffer~q\ : std_logic;
SIGNAL \buf2|ALT_INV_previousPercentVal~q\ : std_logic;
SIGNAL \buf1|ALT_INV_previousEmptyBuffer~q\ : std_logic;
SIGNAL \buf1|ALT_INV_previousPercentVal~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|rst_controller|ALT_INV_merged_reset~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_resetrequest~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate1~q\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ : std_logic;
SIGNAL \buf2|ALT_INV_memory~1_combout\ : std_logic;
SIGNAL \buf2|ALT_INV_memory~0_combout\ : std_logic;
SIGNAL \buf1|ALT_INV_memory~1_combout\ : std_logic;
SIGNAL \buf1|ALT_INV_memory~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write2~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write1~q\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\ : std_logic;
SIGNAL \buf2|ALT_INV_outputValue\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \buf1|ALT_INV_outputValue\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_rvalid~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \buf2|ALT_INV_strobe~q\ : std_logic;
SIGNAL \buf1|ALT_INV_strobe~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_woverflow~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_ac~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_go~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_error~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_ien_AE~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_fifo_rd~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_wr_rfifo~combout\ : std_logic;
SIGNAL \u0|leds|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_fifo_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_DRsize.100~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_sync2_uir~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_sync2_udr~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|leds|ALT_INV_data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_E_wrctl_bstatus~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_src2_hi~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_break_on_reset~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_fifo_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_ien_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_av_readdata\ : std_logic_vector(9 DOWNTO 9);
SIGNAL \u0|jtag_uart|ALT_INV_ien_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_fifo_AE~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_crst~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_read_0~q\ : std_logic;
SIGNAL \u0|curbytein|ALT_INV_readdata\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read2~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read1~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_r_val~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_debugaccess~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_W_bstatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_estatus_reg~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_Equal122~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal122~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[16]~31_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[17]~30_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[18]~29_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[20]~28_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[21]~27_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[1]~26_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal122~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[30]~25_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[31]~24_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[0]~23_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[19]~22_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[14]~21_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[15]~20_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal122~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal122~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal122~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal122~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal122~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[26]~19_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[27]~18_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[28]~17_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[29]~16_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[22]~15_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[23]~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[24]~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[25]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_W_ienable_reg\ : std_logic_vector(5 DOWNTO 5);
SIGNAL \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_F_pc[10]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_exception~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_break~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~14_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal101~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal101~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal101~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_break~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_valid~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \u0|nios2_processor|ALT_INV_F_valid~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_jtag_break~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_hbreak_pending~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_intr_req~combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_ipending_reg\ : std_logic_vector(5 DOWNTO 5);
SIGNAL \u0|nios2_processor|ALT_INV_W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte0_data[7]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_stall~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_stall~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_stall~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~13_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[2]~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[2]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[4]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_iw\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[4]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[0]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[3]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[3]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal101~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~12_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal101~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal101~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[5]~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_hbreak_enabled~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg[31]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_enable_action_strobe~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_ready~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_control_rd_data\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_W_cmp_result~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[1][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent|ALT_INV_local_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_grant[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|ALT_INV_local_read~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_read~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_grant[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_i_read~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_F_pc\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|switches_s1_agent|ALT_INV_m0_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_br_cmp~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~10_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_alu_sub~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_src1~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_src1~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_valid~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_br~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_valid~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~9_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal101~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_D_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 2);
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_ld~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_valid~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_wr_dst_reg~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|outsignal|ALT_INV_always0~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_st_stall~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_end_begintransfer~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][71]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|curbyteout|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_d_write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst~q\ : std_logic;
SIGNAL \readOut|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|load|ALT_INV_data_out~q\ : std_logic;
SIGNAL \camera1|ALT_INV_myStandby~0_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_myStandby~0_combout\ : std_logic;
SIGNAL \inputCounter|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \inputCounter|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \inputCounter|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \start|ALT_INV_prevBit~q\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_percentFilled~3_combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_percentFilled~2_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_emptyBuffer~combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_percentFilled~0_combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~32_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~30_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~28_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~26_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps.active~q\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~23_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~22_combout\ : std_logic;
SIGNAL \u0|outsignal|ALT_INV_data_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \camera1|ALT_INV_ps~20_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~18_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~17_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~16_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~15_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~29_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~27_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~25_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~23_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps.active~q\ : std_logic;
SIGNAL \camera2|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~19_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~17_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~16_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~15_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~14_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_percentFilled~4_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_percentFilled~3_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_percentFilled~2_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~14_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_emptyBuffer~combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[5]~8_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[13]~7_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[12]~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[11]~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[10]~4_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[9]~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[8]~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[7]~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_rdctl_inst~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[4]~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_d_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|load|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\ : std_logic;
SIGNAL \u0|empty|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|load|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~1_combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~35_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps~34_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps~31_combout\ : std_logic;
SIGNAL \u0|outsignal|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \cmdiv|ALT_INV_counter\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_resetState~0_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_DRsize.000~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~6_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~5_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_getting_data~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_always1~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_always1~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_always1~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_always1~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_av_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_d_write_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_R_ctrl_st~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_new_inst~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[3]~11_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[2]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|nios2_processor_data_master_agent|ALT_INV_cp_valid~combout\ : std_logic;
SIGNAL \u0|curbyteout|ALT_INV_always0~2_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_E_logic_result[6]~9_combout\ : std_logic;
SIGNAL \buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~133_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~129_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~125_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \resetInput|ALT_INV_prev~q\ : std_logic;
SIGNAL \ALT_INV_resetState~q\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_percentFilled~0_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_tdo~reg0_q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \readOut|ALT_INV_outputStream~1_combout\ : std_logic;
SIGNAL \u0|curbyteout|ALT_INV_data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \readOut|ALT_INV_outputStream~0_combout\ : std_logic;
SIGNAL \readOut|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \readOut|ALT_INV_globalReset~combout\ : std_logic;
SIGNAL \dffload|ALT_INV_q~q\ : std_logic;
SIGNAL \camera1|ALT_INV_myStandby~q\ : std_logic;
SIGNAL \camera1|ALT_INV_myFilm~q\ : std_logic;
SIGNAL \inputCounter|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \inputCounter|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_myStandby~q\ : std_logic;
SIGNAL \camera2|ALT_INV_myFilm~q\ : std_logic;
SIGNAL \inputCounter|ALT_INV_sampleBit~1_combout\ : std_logic;
SIGNAL \inputCounter|ALT_INV_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inputCounter|ALT_INV_sampleBit~0_combout\ : std_logic;
SIGNAL \start|ALT_INV_enable~0_combout\ : std_logic;
SIGNAL \start|ALT_INV_ps~q\ : std_logic;
SIGNAL \countUpCam1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \countUpCam1|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \countUpCam1|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \countUpCam1|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \countUpCam1|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \countUpCam1|ALT_INV_WideOr5~0_combout\ : std_logic;
SIGNAL \countUpCam1|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_percentFilled\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \camera1|ALT_INV_display\ : std_logic_vector(5 DOWNTO 5);
SIGNAL \camera1|ALT_INV_ps.reaches90~q\ : std_logic;
SIGNAL \camera1|ALT_INV_WideOr2~combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps.signalToDownload~q\ : std_logic;
SIGNAL \camera1|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \camera1|ALT_INV_ps.flushing~q\ : std_logic;
SIGNAL \camera1|ALT_INV_ps.reaches50~q\ : std_logic;
SIGNAL \camera1|ALT_INV_ps.idle~q\ : std_logic;
SIGNAL \camera1|ALT_INV_ps.lowPower~q\ : std_logic;
SIGNAL \camera1|ALT_INV_ps.standBy~q\ : std_logic;
SIGNAL \camera1|ALT_INV_ps.downloading~q\ : std_logic;
SIGNAL \camera2|ALT_INV_display\ : std_logic_vector(5 DOWNTO 5);
SIGNAL \camera2|ALT_INV_ps.reaches90~q\ : std_logic;
SIGNAL \camera2|ALT_INV_WideOr2~combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps.signalToDownload~q\ : std_logic;
SIGNAL \camera2|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \camera2|ALT_INV_ps.flushing~q\ : std_logic;
SIGNAL \camera2|ALT_INV_ps.reaches50~q\ : std_logic;
SIGNAL \camera2|ALT_INV_ps.idle~q\ : std_logic;
SIGNAL \camera2|ALT_INV_ps.lowPower~q\ : std_logic;
SIGNAL \camera2|ALT_INV_ps.standBy~q\ : std_logic;
SIGNAL \camera2|ALT_INV_ps.downloading~q\ : std_logic;
SIGNAL \countUpCam2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \countUpCam2|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \countUpCam2|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \countUpCam2|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \countUpCam2|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \countUpCam2|ALT_INV_WideOr5~0_combout\ : std_logic;
SIGNAL \countUpCam2|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_percentFilled\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~2_combout\ : std_logic;
SIGNAL \inBuffer|d5|ALT_INV_q~q\ : std_logic;
SIGNAL \inBuffer|d6|ALT_INV_q~q\ : std_logic;
SIGNAL \inBuffer|d0|ALT_INV_q~q\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \inBuffer|d7|ALT_INV_q~q\ : std_logic;
SIGNAL \inBuffer|d1|ALT_INV_q~q\ : std_logic;
SIGNAL \inBuffer|d2|ALT_INV_q~q\ : std_logic;
SIGNAL \inBuffer|d3|ALT_INV_q~q\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\ : std_logic_vector(29 DOWNTO 1);
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\ : std_logic_vector(29 DOWNTO 1);
SIGNAL \u0|jtag_uart|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inBuffer|d4|ALT_INV_q~q\ : std_logic;
SIGNAL \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(18 DOWNTO 2);
SIGNAL \u0|nios2_processor|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\ : std_logic_vector(10 DOWNTO 2);
SIGNAL \u0|nios2_processor|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|nios2_processor|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \u0|nios2_processor|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \cam2Percent|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \readOut|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \readOut|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \readOut|ALT_INV_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inputCounter|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \cam1Percent|ALT_INV_clkCounter\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \cam2Percent|ALT_INV_clkCounter\ : std_logic_vector(18 DOWNTO 0);

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_50 <= CLOCK_50;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_KEY <= KEY;
LEDG <= ww_LEDG;
ww_SW <= SW;
SEND <= ww_SEND;
ww_RECIEVE <= RECIEVE;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|nios2_processor|W_rf_wr_data[31]~24_combout\ & 
\u0|nios2_processor|W_rf_wr_data[30]~25_combout\ & \u0|nios2_processor|W_rf_wr_data[29]~18_combout\ & \u0|nios2_processor|W_rf_wr_data[28]~19_combout\ & \u0|nios2_processor|W_rf_wr_data[27]~20_combout\ & \u0|nios2_processor|W_rf_wr_data[26]~21_combout\ & 
\u0|nios2_processor|W_rf_wr_data[25]~14_combout\ & \u0|nios2_processor|W_rf_wr_data[24]~15_combout\ & \u0|nios2_processor|W_rf_wr_data[23]~16_combout\ & \u0|nios2_processor|W_rf_wr_data[22]~17_combout\ & \u0|nios2_processor|W_rf_wr_data[21]~26_combout\ & 
\u0|nios2_processor|W_rf_wr_data[20]~27_combout\ & \u0|nios2_processor|W_rf_wr_data[19]~23_combout\ & \u0|nios2_processor|W_rf_wr_data[18]~28_combout\ & \u0|nios2_processor|W_rf_wr_data[17]~29_combout\ & \u0|nios2_processor|W_rf_wr_data[16]~30_combout\ & 
\u0|nios2_processor|W_rf_wr_data[15]~22_combout\ & \u0|nios2_processor|W_rf_wr_data[14]~13_combout\ & \u0|nios2_processor|W_rf_wr_data[13]~12_combout\ & \u0|nios2_processor|W_rf_wr_data[12]~11_combout\ & \u0|nios2_processor|W_rf_wr_data[11]~10_combout\ & 
\u0|nios2_processor|W_rf_wr_data[10]~9_combout\ & \u0|nios2_processor|W_rf_wr_data[9]~8_combout\ & \u0|nios2_processor|W_rf_wr_data[8]~7_combout\ & \u0|nios2_processor|W_rf_wr_data[7]~4_combout\ & \u0|nios2_processor|W_rf_wr_data[6]~3_combout\ & 
\u0|nios2_processor|W_rf_wr_data[5]~2_combout\ & \u0|nios2_processor|W_rf_wr_data[4]~1_combout\ & \u0|nios2_processor|W_rf_wr_data[3]~0_combout\ & \u0|nios2_processor|W_rf_wr_data[2]~6_combout\ & \u0|nios2_processor|W_rf_wr_data[1]~5_combout\ & 
\u0|nios2_processor|W_rf_wr_data[0]~31_combout\);

\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_processor|R_dst_regnum\(4) & \u0|nios2_processor|R_dst_regnum\(3) & \u0|nios2_processor|R_dst_regnum\(2) & 
\u0|nios2_processor|R_dst_regnum\(1) & \u0|nios2_processor|R_dst_regnum\(0));

\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_processor|D_iw\(26) & \u0|nios2_processor|D_iw\(25) & \u0|nios2_processor|D_iw\(24) & 
\u0|nios2_processor|D_iw\(23) & \u0|nios2_processor|D_iw\(22));

\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[23]~5_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[22]~4_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[21]~26_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[20]~25_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[19]~21_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[18]~20_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[17]~19_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[16]~13_combout\ & gnd & gnd & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[7]~24_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[6]~23_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[5]~12_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[4]~11_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[3]~3_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (gnd & gnd & \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ & 
\u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ & 
\u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_001|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) & 
\u0|mm_interconnect_0|cmd_mux_001|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) & 
\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_001|src_data\(35);

\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(24) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(25) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(26) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(27) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(28) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(4);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(29) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(5);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(30) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(6);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(31) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(7);

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ & 
\u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ & 
\u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_001|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) & 
\u0|mm_interconnect_0|cmd_mux_001|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) & 
\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_001|src_data\(32);

\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(0) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(1) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(2) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(3) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(4) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(5) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(6) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(7) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (gnd & gnd & \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ & 
\u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ & 
\u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_001|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) & 
\u0|mm_interconnect_0|cmd_mux_001|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) & 
\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_001|src_data\(34);

\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(16) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(17) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(18) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(19) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(20) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(4);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(21) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(5);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(22) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(6);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(23) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(7);

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & gnd & \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ & 
\u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ & 
\u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ & \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_001|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) & 
\u0|mm_interconnect_0|cmd_mux_001|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) & 
\u0|mm_interconnect_0|cmd_mux_001|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_001|src_data\(33);

\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(8) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(9) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(10) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(11) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(12) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(13) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(14) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(15) <= \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);

\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(7) & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(6) & 
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(5) & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(4) & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(3) & 
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(2) & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(1) & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(0));

\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|nios2_processor|W_rf_wr_data[31]~24_combout\ & 
\u0|nios2_processor|W_rf_wr_data[30]~25_combout\ & \u0|nios2_processor|W_rf_wr_data[29]~18_combout\ & \u0|nios2_processor|W_rf_wr_data[28]~19_combout\ & \u0|nios2_processor|W_rf_wr_data[27]~20_combout\ & \u0|nios2_processor|W_rf_wr_data[26]~21_combout\ & 
\u0|nios2_processor|W_rf_wr_data[25]~14_combout\ & \u0|nios2_processor|W_rf_wr_data[24]~15_combout\ & \u0|nios2_processor|W_rf_wr_data[23]~16_combout\ & \u0|nios2_processor|W_rf_wr_data[22]~17_combout\ & \u0|nios2_processor|W_rf_wr_data[21]~26_combout\ & 
\u0|nios2_processor|W_rf_wr_data[20]~27_combout\ & \u0|nios2_processor|W_rf_wr_data[19]~23_combout\ & \u0|nios2_processor|W_rf_wr_data[18]~28_combout\ & \u0|nios2_processor|W_rf_wr_data[17]~29_combout\ & \u0|nios2_processor|W_rf_wr_data[16]~30_combout\ & 
\u0|nios2_processor|W_rf_wr_data[15]~22_combout\ & \u0|nios2_processor|W_rf_wr_data[14]~13_combout\ & \u0|nios2_processor|W_rf_wr_data[13]~12_combout\ & \u0|nios2_processor|W_rf_wr_data[12]~11_combout\ & \u0|nios2_processor|W_rf_wr_data[11]~10_combout\ & 
\u0|nios2_processor|W_rf_wr_data[10]~9_combout\ & \u0|nios2_processor|W_rf_wr_data[9]~8_combout\ & \u0|nios2_processor|W_rf_wr_data[8]~7_combout\ & \u0|nios2_processor|W_rf_wr_data[7]~4_combout\ & \u0|nios2_processor|W_rf_wr_data[6]~3_combout\ & 
\u0|nios2_processor|W_rf_wr_data[5]~2_combout\ & \u0|nios2_processor|W_rf_wr_data[4]~1_combout\ & \u0|nios2_processor|W_rf_wr_data[3]~0_combout\ & \u0|nios2_processor|W_rf_wr_data[2]~6_combout\ & \u0|nios2_processor|W_rf_wr_data[1]~5_combout\ & 
\u0|nios2_processor|W_rf_wr_data[0]~31_combout\);

\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|nios2_processor|R_dst_regnum\(4) & \u0|nios2_processor|R_dst_regnum\(3) & \u0|nios2_processor|R_dst_regnum\(2) & 
\u0|nios2_processor|R_dst_regnum\(1) & \u0|nios2_processor|R_dst_regnum\(0));

\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|nios2_processor|D_iw\(31) & \u0|nios2_processor|D_iw\(30) & \u0|nios2_processor|D_iw\(29) & 
\u0|nios2_processor|D_iw\(28) & \u0|nios2_processor|D_iw\(27));

\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|nios2_processor|d_writedata\(7) & \u0|nios2_processor|d_writedata[6]~DUPLICATE_q\ & \u0|nios2_processor|d_writedata\(5) & \u0|nios2_processor|d_writedata\(4) & 
\u0|nios2_processor|d_writedata[3]~DUPLICATE_q\ & \u0|nios2_processor|d_writedata\(2) & \u0|nios2_processor|d_writedata\(1) & \u0|nios2_processor|d_writedata\(0));

\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & gnd & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[31]~31_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[30]~30_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[29]~29_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[28]~28_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[27]~27_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[26]~8_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[25]~7_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[24]~6_combout\ & gnd & gnd & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[15]~15_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[14]~16_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[13]~9_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[12]~10_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[11]~14_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[10]~18_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[9]~22_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[8]~17_combout\);

\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);

\buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & \cam1Percent|percentFilled\(3) & \cam1Percent|percentFilled\(2) & \cam1Percent|percentFilled\(1) & \cam1Percent|percentFilled\(0));

\buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cam1Percent|percentFilled\(3) & \cam1Percent|percentFilled\(2) & \cam1Percent|percentFilled\(1) & \cam1Percent|percentFilled\(0));

\buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cam1Percent|percentFilled~5_combout\ & \cam1Percent|percentFilled~6_combout\ & \cam1Percent|percentFilled~4_combout\ & \cam1Percent|percentFilled~1_combout\);

\buf1|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\buf1|memory_rtl_0|auto_generated|ram_block1a1\ <= \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\buf1|memory_rtl_0|auto_generated|ram_block1a2\ <= \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\buf1|memory_rtl_0|auto_generated|ram_block1a3\ <= \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & \cam2Percent|percentFilled\(3) & \cam2Percent|percentFilled\(2) & \cam2Percent|percentFilled\(1) & \cam2Percent|percentFilled\(0));

\buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\cam2Percent|percentFilled\(3) & \cam2Percent|percentFilled\(2) & \cam2Percent|percentFilled\(1) & \cam2Percent|percentFilled\(0));

\buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\cam2Percent|percentFilled~5_combout\ & \cam2Percent|percentFilled~6_combout\ & \cam2Percent|percentFilled~4_combout\ & \cam2Percent|percentFilled~1_combout\);

\buf2|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\buf2|memory_rtl_0|auto_generated|ram_block1a1\ <= \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\buf2|memory_rtl_0|auto_generated|ram_block1a2\ <= \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\buf2|memory_rtl_0|auto_generated|ram_block1a3\ <= \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~DUPLICATE_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[9]~DUPLICATE_q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[9]~DUPLICATE_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[18]~DUPLICATE_q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[18]~DUPLICATE_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[8]~DUPLICATE_q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[8]~DUPLICATE_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[3]~DUPLICATE_q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[3]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data[2]~DUPLICATE_q\ <= NOT \u0|nios2_processor|av_ld_byte2_data[2]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data[5]~DUPLICATE_q\ <= NOT \u0|nios2_processor|av_ld_byte2_data[5]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data[1]~DUPLICATE_q\ <= NOT \u0|nios2_processor|av_ld_byte2_data[1]~DUPLICATE_q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[27]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[27]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data[0]~DUPLICATE_q\ <= NOT \u0|nios2_processor|av_ld_byte2_data[0]~DUPLICATE_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable[5]~DUPLICATE_q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~DUPLICATE_q\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~DUPLICATE_q\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data[3]~DUPLICATE_q\ <= NOT \u0|nios2_processor|av_ld_byte2_data[3]~DUPLICATE_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[2]~DUPLICATE_q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[2]~DUPLICATE_q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[15]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[15]~DUPLICATE_q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[12]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[12]~DUPLICATE_q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[22]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~DUPLICATE_q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[25]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[25]~DUPLICATE_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[1]~DUPLICATE_q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[1]~DUPLICATE_q\;
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\ <= NOT \u0|nios2_processor|D_iw[11]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_R_valid~DUPLICATE_q\ <= NOT \u0|nios2_processor|R_valid~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\ <= NOT \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\;
\u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\;
\u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\;
\u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter[0]~DUPLICATE_q\;
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\;
\u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter[1]~DUPLICATE_q\;
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_src1[12]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_src1[12]~DUPLICATE_q\;
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_d_write~DUPLICATE_q\ <= NOT \u0|nios2_processor|d_write~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_d_writedata[3]~DUPLICATE_q\ <= NOT \u0|nios2_processor|d_writedata[3]~DUPLICATE_q\;
\u0|outsignal|ALT_INV_data_out[1]~DUPLICATE_q\ <= NOT \u0|outsignal|data_out[1]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[26]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[26]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[29]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[29]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[18]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[30]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[30]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_av_ld_byte3_data[1]~DUPLICATE_q\ <= NOT \u0|nios2_processor|av_ld_byte3_data[1]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[17]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[17]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[16]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[16]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_av_ld_byte3_data[3]~DUPLICATE_q\ <= NOT \u0|nios2_processor|av_ld_byte3_data[3]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_d_writedata[19]~DUPLICATE_q\ <= NOT \u0|nios2_processor|d_writedata[19]~DUPLICATE_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[3]~DUPLICATE_q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]~DUPLICATE_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[4]~DUPLICATE_q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_src1[15]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_src1[15]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[0]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[0]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[1]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[1]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[14]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[2]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[2]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[13]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[13]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[11]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[11]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[10]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[10]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result[8]~DUPLICATE_q\ <= NOT \u0|nios2_processor|E_shift_rot_result[8]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_W_alu_result[5]~DUPLICATE_q\ <= NOT \u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_W_alu_result[12]~DUPLICATE_q\ <= NOT \u0|nios2_processor|W_alu_result[12]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_W_alu_result[13]~DUPLICATE_q\ <= NOT \u0|nios2_processor|W_alu_result[13]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_W_alu_result[8]~DUPLICATE_q\ <= NOT \u0|nios2_processor|W_alu_result[8]~DUPLICATE_q\;
\u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\ <= NOT \u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\;
\ALT_INV_RECIEVE~input_o\ <= NOT \RECIEVE~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~7_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~5_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~5_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~4_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal8~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal8~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~16_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~10_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~9_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~15_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][4]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][2]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][1]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~9_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][4]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][2]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][1]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal3~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][4]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][2]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][1]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\ALT_INV_~GND~combout\ <= NOT \~GND~combout\;
\u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\ <= NOT \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read~0_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_logic~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_logic~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~4_combout\ <= NOT \u0|nios2_processor|D_ctrl_alu_force_xor~4_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~3_combout\ <= NOT \u0|nios2_processor|D_ctrl_alu_force_xor~3_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_exception~3_combout\ <= NOT \u0|nios2_processor|D_ctrl_exception~3_combout\;
\u0|nios2_processor|ALT_INV_D_wr_dst_reg~0_combout\ <= NOT \u0|nios2_processor|D_wr_dst_reg~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_alu_subtract~1_combout\ <= NOT \u0|nios2_processor|D_ctrl_alu_subtract~1_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[6]~8_combout\ <= NOT \u0|nios2_processor|av_ld_byte2_data_nxt[6]~8_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[5]~7_combout\ <= NOT \u0|nios2_processor|av_ld_byte2_data_nxt[5]~7_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[4]~6_combout\ <= NOT \u0|nios2_processor|av_ld_byte2_data_nxt[4]~6_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[2]~5_combout\ <= NOT \u0|nios2_processor|av_ld_byte2_data_nxt[2]~5_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[1]~4_combout\ <= NOT \u0|nios2_processor|av_ld_byte2_data_nxt[1]~4_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[0]~3_combout\ <= NOT \u0|nios2_processor|av_ld_byte2_data_nxt[0]~3_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[3]~2_combout\ <= NOT \u0|nios2_processor|av_ld_byte2_data_nxt[3]~2_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[7]~8_combout\ <= NOT \u0|nios2_processor|av_ld_byte1_data_nxt[7]~8_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[6]~7_combout\ <= NOT \u0|nios2_processor|av_ld_byte1_data_nxt[6]~7_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[5]~6_combout\ <= NOT \u0|nios2_processor|av_ld_byte1_data_nxt[5]~6_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[4]~5_combout\ <= NOT \u0|nios2_processor|av_ld_byte1_data_nxt[4]~5_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[2]~4_combout\ <= NOT \u0|nios2_processor|av_ld_byte1_data_nxt[2]~4_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[1]~3_combout\ <= NOT \u0|nios2_processor|av_ld_byte1_data_nxt[1]~3_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[0]~2_combout\ <= NOT \u0|nios2_processor|av_ld_byte1_data_nxt[0]~2_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~28_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~28_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~27_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~27_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~3_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~26_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~26_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~25_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~25_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~24_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~24_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~23_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~23_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~22_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~21_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~20_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~19_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~18_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~17_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\;
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~16_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\;
\u0|nios2_processor|ALT_INV_av_ld_getting_data~9_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~9_combout\;
\u0|nios2_processor|ALT_INV_av_ld_getting_data~8_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~8_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~17_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~17_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~16_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~16_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~15_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~14_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~14_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[7]~1_combout\ <= NOT \u0|nios2_processor|av_ld_byte2_data_nxt[7]~1_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~56_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~56_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[3]~1_combout\ <= NOT \u0|nios2_processor|av_ld_byte1_data_nxt[3]~1_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~47_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~47_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_DRsize.010~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.010~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(15) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(15);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~41_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~41_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(10) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(9) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(9);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(12) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(12);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(13) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(13);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(31) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(31);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(30) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(30);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(29) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(29);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(28) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(28);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(27) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(27);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(11) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(11);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(14) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(14);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(8) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(15) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(15);
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(22) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(22);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(21) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(21);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(20) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(20);
\cdiv|ALT_INV_divided_clocks\(0) <= NOT \cdiv|divided_clocks\(0);
\cdiv|ALT_INV_divided_clocks\(1) <= NOT \cdiv|divided_clocks\(1);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_resetlatch~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~35_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~35_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~34_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~34_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr[30]~33_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~33_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(29) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(29);
\u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(7) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(7);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(7) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(7);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(24) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(24);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(6) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(6);
\buf2|ALT_INV_memory_rtl_0_bypass\(11) <= NOT \buf2|memory_rtl_0_bypass\(11);
\buf1|ALT_INV_memory_rtl_0_bypass\(11) <= NOT \buf1|memory_rtl_0_bypass\(11);
\buf2|ALT_INV_memory_rtl_0_bypass\(10) <= NOT \buf2|memory_rtl_0_bypass\(10);
\buf1|ALT_INV_memory_rtl_0_bypass\(10) <= NOT \buf1|memory_rtl_0_bypass\(10);
\u0|nios2_processor|ALT_INV_E_invert_arith_src_msb~0_combout\ <= NOT \u0|nios2_processor|E_invert_arith_src_msb~0_combout\;
\buf2|ALT_INV_memory_rtl_0_bypass\(9) <= NOT \buf2|memory_rtl_0_bypass\(9);
\buf1|ALT_INV_memory_rtl_0_bypass\(9) <= NOT \buf1|memory_rtl_0_bypass\(9);
\buf2|ALT_INV_previousEmptyBuffer~q\ <= NOT \buf2|previousEmptyBuffer~q\;
\buf2|ALT_INV_previousPercentVal~q\ <= NOT \buf2|previousPercentVal~q\;
\buf1|ALT_INV_previousEmptyBuffer~q\ <= NOT \buf1|previousEmptyBuffer~q\;
\buf1|ALT_INV_previousPercentVal~q\ <= NOT \buf1|previousPercentVal~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(16) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(16);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(7) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(7);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(6) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(6);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(9) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(9);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(9) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(9);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(19) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(19);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(18) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(18);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(18) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(18);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(17) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(17);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(10) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(10) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(8) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(8) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(14) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(14);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(15) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(15);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(11) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(11);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(11) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(11);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(16) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(16);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(5) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(4) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(23) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(23);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(12) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(12);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(12) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(12);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_byteenable\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(1);
\u0|rst_controller|ALT_INV_merged_reset~0_combout\ <= NOT \u0|rst_controller|merged_reset~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(13) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(13);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_resetrequest~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetrequest~q\;
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(26) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(26);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(25) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(25);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_byteenable\(3) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(24) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(24);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(23) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(23);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_byteenable\(2) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(2);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(22) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(22);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|always2~1_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate2~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate2~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate1~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate1~q\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(7) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(7);
\buf2|ALT_INV_memory~1_combout\ <= NOT \buf2|memory~1_combout\;
\buf2|ALT_INV_memory_rtl_0_bypass\(8) <= NOT \buf2|memory_rtl_0_bypass\(8);
\buf2|ALT_INV_memory_rtl_0_bypass\(7) <= NOT \buf2|memory_rtl_0_bypass\(7);
\buf2|ALT_INV_memory_rtl_0_bypass\(6) <= NOT \buf2|memory_rtl_0_bypass\(6);
\buf2|ALT_INV_memory_rtl_0_bypass\(5) <= NOT \buf2|memory_rtl_0_bypass\(5);
\buf2|ALT_INV_memory~0_combout\ <= NOT \buf2|memory~0_combout\;
\buf2|ALT_INV_memory_rtl_0_bypass\(4) <= NOT \buf2|memory_rtl_0_bypass\(4);
\buf2|ALT_INV_memory_rtl_0_bypass\(3) <= NOT \buf2|memory_rtl_0_bypass\(3);
\buf2|ALT_INV_memory_rtl_0_bypass\(2) <= NOT \buf2|memory_rtl_0_bypass\(2);
\buf2|ALT_INV_memory_rtl_0_bypass\(1) <= NOT \buf2|memory_rtl_0_bypass\(1);
\buf2|ALT_INV_memory_rtl_0_bypass\(0) <= NOT \buf2|memory_rtl_0_bypass\(0);
\buf2|ALT_INV_memory_rtl_0_bypass\(12) <= NOT \buf2|memory_rtl_0_bypass\(12);
\buf1|ALT_INV_memory~1_combout\ <= NOT \buf1|memory~1_combout\;
\buf1|ALT_INV_memory_rtl_0_bypass\(8) <= NOT \buf1|memory_rtl_0_bypass\(8);
\buf1|ALT_INV_memory_rtl_0_bypass\(7) <= NOT \buf1|memory_rtl_0_bypass\(7);
\buf1|ALT_INV_memory_rtl_0_bypass\(6) <= NOT \buf1|memory_rtl_0_bypass\(6);
\buf1|ALT_INV_memory_rtl_0_bypass\(5) <= NOT \buf1|memory_rtl_0_bypass\(5);
\buf1|ALT_INV_memory~0_combout\ <= NOT \buf1|memory~0_combout\;
\buf1|ALT_INV_memory_rtl_0_bypass\(4) <= NOT \buf1|memory_rtl_0_bypass\(4);
\buf1|ALT_INV_memory_rtl_0_bypass\(3) <= NOT \buf1|memory_rtl_0_bypass\(3);
\buf1|ALT_INV_memory_rtl_0_bypass\(2) <= NOT \buf1|memory_rtl_0_bypass\(2);
\buf1|ALT_INV_memory_rtl_0_bypass\(1) <= NOT \buf1|memory_rtl_0_bypass\(1);
\buf1|ALT_INV_memory_rtl_0_bypass\(0) <= NOT \buf1|memory_rtl_0_bypass\(0);
\buf1|ALT_INV_memory_rtl_0_bypass\(12) <= NOT \buf1|memory_rtl_0_bypass\(12);
\cdiv|ALT_INV_divided_clocks\(2) <= NOT \cdiv|divided_clocks\(2);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_valid~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|always2~0_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write2~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write2~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write1~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write1~q\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(5) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(33) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(33);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(31) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(2) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(2);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(6) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(6);
\buf2|ALT_INV_outputValue\(2) <= NOT \buf2|outputValue\(2);
\buf1|ALT_INV_outputValue\(2) <= NOT \buf1|outputValue\(2);
\buf2|ALT_INV_outputValue\(1) <= NOT \buf2|outputValue\(1);
\buf1|ALT_INV_outputValue\(1) <= NOT \buf1|outputValue\(1);
\u0|jtag_uart|ALT_INV_rvalid~q\ <= NOT \u0|jtag_uart|rvalid~q\;
\u0|nios2_processor|ALT_INV_D_ctrl_unsigned_lo_imm16~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~0_combout\;
\u0|nios2_processor|ALT_INV_E_invert_arith_src_msb~q\ <= NOT \u0|nios2_processor|E_invert_arith_src_msb~q\;
\buf2|ALT_INV_outputValue\(0) <= NOT \buf2|outputValue\(0);
\buf1|ALT_INV_outputValue\(0) <= NOT \buf1|outputValue\(0);
\buf2|ALT_INV_strobe~q\ <= NOT \buf2|strobe~q\;
\buf1|ALT_INV_strobe~q\ <= NOT \buf1|strobe~q\;
\u0|jtag_uart|ALT_INV_woverflow~q\ <= NOT \u0|jtag_uart|woverflow~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_Mux37~0_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|Mux37~0_combout\;
\u0|jtag_uart|ALT_INV_ac~q\ <= NOT \u0|jtag_uart|ac~q\;
\u0|nios2_processor|ALT_INV_d_writedata\(31) <= NOT \u0|nios2_processor|d_writedata\(31);
\u0|nios2_processor|ALT_INV_d_writedata\(30) <= NOT \u0|nios2_processor|d_writedata\(30);
\u0|nios2_processor|ALT_INV_d_writedata\(29) <= NOT \u0|nios2_processor|d_writedata\(29);
\u0|nios2_processor|ALT_INV_d_writedata\(28) <= NOT \u0|nios2_processor|d_writedata\(28);
\u0|nios2_processor|ALT_INV_d_writedata\(27) <= NOT \u0|nios2_processor|d_writedata\(27);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_go~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_error~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(3) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(18) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(18);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(19) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(19);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\;
\u0|jtag_uart|ALT_INV_LessThan1~0_combout\ <= NOT \u0|jtag_uart|LessThan1~0_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\;
\u0|jtag_uart|ALT_INV_ien_AE~0_combout\ <= NOT \u0|jtag_uart|ien_AE~0_combout\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5);
\u0|jtag_uart|ALT_INV_LessThan0~0_combout\ <= NOT \u0|jtag_uart|LessThan0~0_combout\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(5) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(5);
\u0|jtag_uart|ALT_INV_fifo_rd~2_combout\ <= NOT \u0|jtag_uart|fifo_rd~2_combout\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\u0|jtag_uart|ALT_INV_wr_rfifo~combout\ <= NOT \u0|jtag_uart|wr_rfifo~combout\;
\u0|leds|ALT_INV_always0~0_combout\ <= NOT \u0|leds|always0~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(0);
\ALT_INV_Equal3~0_combout\ <= NOT \Equal3~0_combout\;
\buf2|ALT_INV_outputValue\(3) <= NOT \buf2|outputValue\(3);
\ALT_INV_Equal1~0_combout\ <= NOT \Equal1~0_combout\;
\buf1|ALT_INV_outputValue\(3) <= NOT \buf1|outputValue\(3);
\cdiv|ALT_INV_divided_clocks\(3) <= NOT \cdiv|divided_clocks\(3);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1);
\u0|jtag_uart|ALT_INV_fifo_rd~1_combout\ <= NOT \u0|jtag_uart|fifo_rd~1_combout\;
\u0|jtag_uart|ALT_INV_fifo_rd~0_combout\ <= NOT \u0|jtag_uart|fifo_rd~0_combout\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\u0|jtag_uart|ALT_INV_fifo_wr~q\ <= NOT \u0|jtag_uart|fifo_wr~q\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~q\;
\u0|jtag_uart|ALT_INV_r_val~0_combout\ <= NOT \u0|jtag_uart|r_val~0_combout\;
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(4) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_DRsize.100~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.100~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(33) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(33);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(32) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(32);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(31) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(31);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(30) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(30);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(29) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(29);
\u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~1_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_sync2_uir~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_uir~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_sync2_udr~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_udr~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(26) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(26);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(27) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(27);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(28) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(28);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(5) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(3) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(3);
\u0|leds|ALT_INV_data_out\(2) <= NOT \u0|leds|data_out\(2);
\u0|leds|ALT_INV_data_out\(1) <= NOT \u0|leds|data_out\(1);
\u0|nios2_processor|ALT_INV_av_ld_byte2_data\(7) <= NOT \u0|nios2_processor|av_ld_byte2_data\(7);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(15) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15);
\u0|leds|ALT_INV_data_out\(7) <= NOT \u0|leds|data_out\(7);
\u0|nios2_processor|ALT_INV_E_wrctl_bstatus~0_combout\ <= NOT \u0|nios2_processor|E_wrctl_bstatus~0_combout\;
\u0|nios2_processor|ALT_INV_W_estatus_reg_inst_nxt~0_combout\ <= NOT \u0|nios2_processor|W_estatus_reg_inst_nxt~0_combout\;
\u0|nios2_processor|ALT_INV_R_src2_hi~1_combout\ <= NOT \u0|nios2_processor|R_src2_hi~1_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_unsigned_lo_imm16~q\ <= NOT \u0|nios2_processor|R_ctrl_unsigned_lo_imm16~q\;
\u0|leds|ALT_INV_data_out\(0) <= NOT \u0|leds|data_out\(0);
\u0|nios2_processor|ALT_INV_av_ld_byte2_data\(6) <= NOT \u0|nios2_processor|av_ld_byte2_data\(6);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(14) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14);
\u0|leds|ALT_INV_data_out\(6) <= NOT \u0|leds|data_out\(6);
\u0|nios2_processor|ALT_INV_W_ienable_reg_nxt~0_combout\ <= NOT \u0|nios2_processor|W_ienable_reg_nxt~0_combout\;
\u0|leds|ALT_INV_data_out\(5) <= NOT \u0|leds|data_out\(5);
\u0|leds|ALT_INV_data_out\(4) <= NOT \u0|leds|data_out\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(34) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(34);
\u0|nios2_processor|ALT_INV_D_ctrl_exception~2_combout\ <= NOT \u0|nios2_processor|D_ctrl_exception~2_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_exception~1_combout\ <= NOT \u0|nios2_processor|D_ctrl_exception~1_combout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_fill_bit~0_combout\ <= NOT \u0|nios2_processor|E_shift_rot_fill_bit~0_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_rot_right~q\ <= NOT \u0|nios2_processor|R_ctrl_rot_right~q\;
\u0|nios2_processor|ALT_INV_R_ctrl_shift_logical~q\ <= NOT \u0|nios2_processor|R_ctrl_shift_logical~q\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data\(5) <= NOT \u0|nios2_processor|av_ld_byte2_data\(5);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(13) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13);
\u0|nios2_processor|ALT_INV_av_ld_byte2_data\(4) <= NOT \u0|nios2_processor|av_ld_byte2_data\(4);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(12) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12);
\u0|nios2_processor|ALT_INV_av_ld_byte2_data\(2) <= NOT \u0|nios2_processor|av_ld_byte2_data\(2);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(10) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10);
\u0|nios2_processor|ALT_INV_av_ld_byte2_data\(1) <= NOT \u0|nios2_processor|av_ld_byte2_data\(1);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(9) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9);
\u0|nios2_processor|ALT_INV_av_ld_byte2_data\(0) <= NOT \u0|nios2_processor|av_ld_byte2_data\(0);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(8) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(31) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(31);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(30) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(30);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(29) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(29);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(28) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(28);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(27) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(27);
\u0|nios2_processor|ALT_INV_d_byteenable\(1) <= NOT \u0|nios2_processor|d_byteenable\(1);
\u0|nios2_processor|ALT_INV_d_writedata\(26) <= NOT \u0|nios2_processor|d_writedata\(26);
\u0|nios2_processor|ALT_INV_d_writedata\(25) <= NOT \u0|nios2_processor|d_writedata\(25);
\u0|nios2_processor|ALT_INV_d_byteenable\(3) <= NOT \u0|nios2_processor|d_byteenable\(3);
\u0|nios2_processor|ALT_INV_d_writedata\(24) <= NOT \u0|nios2_processor|d_writedata\(24);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_break_on_reset~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(20) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(20);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(21) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21);
\u0|nios2_processor|ALT_INV_d_byteenable\(2) <= NOT \u0|nios2_processor|d_byteenable\(2);
\u0|jtag_uart|ALT_INV_av_readdata[8]~0_combout\ <= NOT \u0|jtag_uart|av_readdata[8]~0_combout\;
\u0|jtag_uart|ALT_INV_fifo_AF~q\ <= NOT \u0|jtag_uart|fifo_AF~q\;
\u0|jtag_uart|ALT_INV_pause_irq~q\ <= NOT \u0|jtag_uart|pause_irq~q\;
\u0|jtag_uart|ALT_INV_ien_AF~q\ <= NOT \u0|jtag_uart|ien_AF~q\;
\u0|jtag_uart|ALT_INV_av_readdata\(9) <= NOT \u0|jtag_uart|av_readdata\(9);
\u0|jtag_uart|ALT_INV_ien_AE~q\ <= NOT \u0|jtag_uart|ien_AE~q\;
\u0|jtag_uart|ALT_INV_fifo_AE~q\ <= NOT \u0|jtag_uart|fifo_AE~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable\(5) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(5);
\u0|nios2_processor|ALT_INV_W_status_reg_pie_inst_nxt~1_combout\ <= NOT \u0|nios2_processor|W_status_reg_pie_inst_nxt~1_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_crst~q\ <= NOT \u0|nios2_processor|R_ctrl_crst~q\;
\u0|nios2_processor|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\ <= NOT \u0|nios2_processor|W_status_reg_pie_inst_nxt~0_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_wrctl_inst~q\ <= NOT \u0|nios2_processor|R_ctrl_wrctl_inst~q\;
\u0|nios2_processor|ALT_INV_av_ld_byte2_data\(3) <= NOT \u0|nios2_processor|av_ld_byte2_data\(3);
\u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\ <= NOT \u0|nios2_processor|av_fill_bit~0_combout\;
\u0|nios2_processor|ALT_INV_LessThan0~0_combout\ <= NOT \u0|nios2_processor|LessThan0~0_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_ld_signed~q\ <= NOT \u0|nios2_processor|R_ctrl_ld_signed~q\;
\u0|jtag_uart|ALT_INV_read_0~q\ <= NOT \u0|jtag_uart|read_0~q\;
\u0|nios2_processor|ALT_INV_d_byteenable\(0) <= NOT \u0|nios2_processor|d_byteenable\(0);
\u0|leds|ALT_INV_data_out\(3) <= NOT \u0|leds|data_out\(3);
\u0|curbytein|ALT_INV_readdata\(3) <= NOT \u0|curbytein|readdata\(3);
\u0|nios2_processor|ALT_INV_av_ld_getting_data~7_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~7_combout\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(21) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(21);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(20) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(20);
\cdiv|ALT_INV_divided_clocks\(4) <= NOT \cdiv|divided_clocks\(4);
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ <= NOT \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst2~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read2~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read2~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read1~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read1~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read_req~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read_req~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|r_ena1~q\;
\u0|jtag_uart|ALT_INV_r_val~q\ <= NOT \u0|jtag_uart|r_val~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(3) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(3);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~0_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(35) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(35);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_byteenable\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(0);
\u0|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \u0|rst_controller|r_early_rst~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_wr~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(37) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(37);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(36) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(36);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~2_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(4) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(2) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(2);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_debugaccess~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|debugaccess~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~1_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~0_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(4) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(5) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(6) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(6);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(7) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(7);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(2) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(2);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(3) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(25) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(25);
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(2);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(2);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(2);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(2);
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~5_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\;
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(1);
\u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(1);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(1);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(1);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(1);
\u0|nios2_processor|ALT_INV_av_ld_byte1_data\(7) <= NOT \u0|nios2_processor|av_ld_byte1_data\(7);
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(7);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(7);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(7);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(7);
\u0|nios2_processor|ALT_INV_W_bstatus_reg~q\ <= NOT \u0|nios2_processor|W_bstatus_reg~q\;
\u0|nios2_processor|ALT_INV_W_estatus_reg~q\ <= NOT \u0|nios2_processor|W_estatus_reg~q\;
\u0|nios2_processor|ALT_INV_R_compare_op\(1) <= NOT \u0|nios2_processor|R_compare_op\(1);
\u0|nios2_processor|ALT_INV_Equal122~7_combout\ <= NOT \u0|nios2_processor|Equal122~7_combout\;
\u0|nios2_processor|ALT_INV_Equal122~6_combout\ <= NOT \u0|nios2_processor|Equal122~6_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[16]~31_combout\ <= NOT \u0|nios2_processor|E_logic_result[16]~31_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[17]~30_combout\ <= NOT \u0|nios2_processor|E_logic_result[17]~30_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[18]~29_combout\ <= NOT \u0|nios2_processor|E_logic_result[18]~29_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[20]~28_combout\ <= NOT \u0|nios2_processor|E_logic_result[20]~28_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[21]~27_combout\ <= NOT \u0|nios2_processor|E_logic_result[21]~27_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[1]~26_combout\ <= NOT \u0|nios2_processor|E_logic_result[1]~26_combout\;
\u0|nios2_processor|ALT_INV_Equal122~5_combout\ <= NOT \u0|nios2_processor|Equal122~5_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[30]~25_combout\ <= NOT \u0|nios2_processor|E_logic_result[30]~25_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[31]~24_combout\ <= NOT \u0|nios2_processor|E_logic_result[31]~24_combout\;
\u0|nios2_processor|ALT_INV_E_src2\(31) <= NOT \u0|nios2_processor|E_src2\(31);
\u0|nios2_processor|ALT_INV_E_logic_result[0]~23_combout\ <= NOT \u0|nios2_processor|E_logic_result[0]~23_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[19]~22_combout\ <= NOT \u0|nios2_processor|E_logic_result[19]~22_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[14]~21_combout\ <= NOT \u0|nios2_processor|E_logic_result[14]~21_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[15]~20_combout\ <= NOT \u0|nios2_processor|E_logic_result[15]~20_combout\;
\u0|nios2_processor|ALT_INV_Equal122~4_combout\ <= NOT \u0|nios2_processor|Equal122~4_combout\;
\u0|nios2_processor|ALT_INV_Equal122~3_combout\ <= NOT \u0|nios2_processor|Equal122~3_combout\;
\u0|nios2_processor|ALT_INV_Equal122~2_combout\ <= NOT \u0|nios2_processor|Equal122~2_combout\;
\u0|nios2_processor|ALT_INV_Equal122~1_combout\ <= NOT \u0|nios2_processor|Equal122~1_combout\;
\u0|nios2_processor|ALT_INV_Equal122~0_combout\ <= NOT \u0|nios2_processor|Equal122~0_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[26]~19_combout\ <= NOT \u0|nios2_processor|E_logic_result[26]~19_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[27]~18_combout\ <= NOT \u0|nios2_processor|E_logic_result[27]~18_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[28]~17_combout\ <= NOT \u0|nios2_processor|E_logic_result[28]~17_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[29]~16_combout\ <= NOT \u0|nios2_processor|E_logic_result[29]~16_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[22]~15_combout\ <= NOT \u0|nios2_processor|E_logic_result[22]~15_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[23]~14_combout\ <= NOT \u0|nios2_processor|E_logic_result[23]~14_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[24]~13_combout\ <= NOT \u0|nios2_processor|E_logic_result[24]~13_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[25]~12_combout\ <= NOT \u0|nios2_processor|E_logic_result[25]~12_combout\;
\u0|nios2_processor|ALT_INV_R_compare_op\(0) <= NOT \u0|nios2_processor|R_compare_op\(0);
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~2_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\;
\u0|mm_interconnect_0|empty_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|empty_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~1_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\;
\u0|mm_interconnect_0|load_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|load_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|instrobe_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\;
\u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|readytodownload_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0);
\u0|nios2_processor|ALT_INV_av_ld_byte1_data\(6) <= NOT \u0|nios2_processor|av_ld_byte1_data\(6);
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(6);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(6);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(6);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(6);
\u0|nios2_processor|ALT_INV_W_ienable_reg\(5) <= NOT \u0|nios2_processor|W_ienable_reg\(5);
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(5);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(5);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(5);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(5);
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(4);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(4);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(4);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(34) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(17) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(17);
\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~2_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~2_combout\;
\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~1_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~1_combout\;
\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~0_combout\;
\u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\ <= NOT \u0|nios2_processor|F_pc_sel_nxt.10~0_combout\;
\u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\ <= NOT \u0|nios2_processor|F_pc_sel_nxt.01~0_combout\;
\u0|nios2_processor|ALT_INV_F_pc[10]~0_combout\ <= NOT \u0|nios2_processor|F_pc[10]~0_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_uncond_cti_non_br~q\ <= NOT \u0|nios2_processor|R_ctrl_uncond_cti_non_br~q\;
\u0|nios2_processor|ALT_INV_R_ctrl_exception~q\ <= NOT \u0|nios2_processor|R_ctrl_exception~q\;
\u0|nios2_processor|ALT_INV_R_ctrl_break~q\ <= NOT \u0|nios2_processor|R_ctrl_break~q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(7);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(6);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(9) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(9);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(19) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(19);
\u0|nios2_processor|ALT_INV_av_ld_byte1_data\(5) <= NOT \u0|nios2_processor|av_ld_byte1_data\(5);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(18) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(18);
\u0|nios2_processor|ALT_INV_av_ld_byte1_data\(4) <= NOT \u0|nios2_processor|av_ld_byte1_data\(4);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(17) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(17);
\u0|nios2_processor|ALT_INV_av_ld_byte1_data\(2) <= NOT \u0|nios2_processor|av_ld_byte1_data\(2);
\u0|nios2_processor|ALT_INV_av_ld_byte1_data\(1) <= NOT \u0|nios2_processor|av_ld_byte1_data\(1);
\u0|nios2_processor|ALT_INV_av_ld_byte1_data\(0) <= NOT \u0|nios2_processor|av_ld_byte1_data\(0);
\u0|nios2_processor|ALT_INV_Equal2~14_combout\ <= NOT \u0|nios2_processor|Equal2~14_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_alu_subtract~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_alu_subtract~0_combout\;
\u0|nios2_processor|ALT_INV_R_src2_use_imm~0_combout\ <= NOT \u0|nios2_processor|R_src2_use_imm~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_force_src2_zero~1_combout\ <= NOT \u0|nios2_processor|D_ctrl_force_src2_zero~1_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_force_src2_zero~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_force_src2_zero~0_combout\;
\u0|nios2_processor|ALT_INV_Equal101~7_combout\ <= NOT \u0|nios2_processor|Equal101~7_combout\;
\u0|nios2_processor|ALT_INV_Equal101~6_combout\ <= NOT \u0|nios2_processor|Equal101~6_combout\;
\u0|nios2_processor|ALT_INV_Equal101~5_combout\ <= NOT \u0|nios2_processor|Equal101~5_combout\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(10) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(10);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(8) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(8);
\u0|nios2_processor|ALT_INV_D_ctrl_jmp_direct~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_jmp_direct~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_retaddr~2_combout\ <= NOT \u0|nios2_processor|D_ctrl_retaddr~2_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_retaddr~1_combout\ <= NOT \u0|nios2_processor|D_ctrl_retaddr~1_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_break~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_break~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_retaddr~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_retaddr~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_exception~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_exception~0_combout\;
\u0|nios2_processor|ALT_INV_D_valid~q\ <= NOT \u0|nios2_processor|D_valid~q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(14) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(14);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(15) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(15);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(11) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(11);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(16) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(16);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(5);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(4);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(1);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(12) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(12);
\u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\ <= NOT \u0|nios2_processor|D_iw[11]~0_combout\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(13) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(13);
\u0|rst_controller|ALT_INV_r_sync_rst_chain\(3) <= NOT \u0|rst_controller|r_sync_rst_chain\(3);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(26) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(26);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(25) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(25);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(24) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(24);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(23) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(23);
\u0|nios2_processor|ALT_INV_F_valid~0_combout\ <= NOT \u0|nios2_processor|F_valid~0_combout\;
\u0|nios2_processor|ALT_INV_hbreak_req~0_combout\ <= NOT \u0|nios2_processor|hbreak_req~0_combout\;
\u0|nios2_processor|ALT_INV_wait_for_one_post_bret_inst~q\ <= NOT \u0|nios2_processor|wait_for_one_post_bret_inst~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_jtag_break~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~q\;
\u0|nios2_processor|ALT_INV_hbreak_pending~q\ <= NOT \u0|nios2_processor|hbreak_pending~q\;
\u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\;
\u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\ <= NOT \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(22) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(22);
\u0|nios2_processor|ALT_INV_intr_req~combout\ <= NOT \u0|nios2_processor|intr_req~combout\;
\u0|nios2_processor|ALT_INV_W_ipending_reg\(5) <= NOT \u0|nios2_processor|W_ipending_reg\(5);
\u0|nios2_processor|ALT_INV_W_status_reg_pie~q\ <= NOT \u0|nios2_processor|W_status_reg_pie~q\;
\u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\ <= NOT \u0|nios2_processor|av_ld_rshift8~0_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte0_data[7]~0_combout\ <= NOT \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\;
\u0|nios2_processor|ALT_INV_av_ld_byte1_data\(3) <= NOT \u0|nios2_processor|av_ld_byte1_data\(3);
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(3);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(3);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(3);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(3);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(3);
\u0|nios2_processor|ALT_INV_E_stall~2_combout\ <= NOT \u0|nios2_processor|E_stall~2_combout\;
\u0|nios2_processor|ALT_INV_E_stall~1_combout\ <= NOT \u0|nios2_processor|E_stall~1_combout\;
\u0|nios2_processor|ALT_INV_E_stall~0_combout\ <= NOT \u0|nios2_processor|E_stall~0_combout\;
\u0|nios2_processor|ALT_INV_av_ld_align_cycle\(0) <= NOT \u0|nios2_processor|av_ld_align_cycle\(0);
\u0|nios2_processor|ALT_INV_av_ld_align_cycle\(1) <= NOT \u0|nios2_processor|av_ld_align_cycle\(1);
\u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\ <= NOT \u0|nios2_processor|av_ld_aligning_data~q\;
\u0|nios2_processor|ALT_INV_av_ld_waiting_for_data_nxt~0_combout\ <= NOT \u0|nios2_processor|av_ld_waiting_for_data_nxt~0_combout\;
\u0|nios2_processor|ALT_INV_av_ld_waiting_for_data~q\ <= NOT \u0|nios2_processor|av_ld_waiting_for_data~q\;
\u0|nios2_processor|ALT_INV_Equal2~13_combout\ <= NOT \u0|nios2_processor|Equal2~13_combout\;
\u0|nios2_processor|ALT_INV_D_dst_regnum[2]~9_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[2]~9_combout\;
\u0|nios2_processor|ALT_INV_D_dst_regnum[2]~8_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[2]~8_combout\;
\u0|nios2_processor|ALT_INV_D_dst_regnum[4]~7_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[4]~7_combout\;
\u0|nios2_processor|ALT_INV_D_iw\(21) <= NOT \u0|nios2_processor|D_iw\(21);
\u0|nios2_processor|ALT_INV_D_dst_regnum[4]~6_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[4]~6_combout\;
\u0|nios2_processor|ALT_INV_D_dst_regnum[0]~5_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[0]~5_combout\;
\u0|nios2_processor|ALT_INV_D_dst_regnum[0]~4_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[0]~4_combout\;
\u0|nios2_processor|ALT_INV_D_dst_regnum[3]~3_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[3]~3_combout\;
\u0|nios2_processor|ALT_INV_D_dst_regnum[3]~2_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[3]~2_combout\;
\u0|nios2_processor|ALT_INV_D_iw\(20) <= NOT \u0|nios2_processor|D_iw\(20);
\u0|nios2_processor|ALT_INV_D_dst_regnum[1]~1_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[1]~1_combout\;
\u0|nios2_processor|ALT_INV_D_dst_regnum[1]~0_combout\ <= NOT \u0|nios2_processor|D_dst_regnum[1]~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_b_is_dst~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_b_is_dst~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\;
\u0|nios2_processor|ALT_INV_Equal0~0_combout\ <= NOT \u0|nios2_processor|Equal0~0_combout\;
\u0|nios2_processor|ALT_INV_Equal101~4_combout\ <= NOT \u0|nios2_processor|Equal101~4_combout\;
\u0|nios2_processor|ALT_INV_Equal2~12_combout\ <= NOT \u0|nios2_processor|Equal2~12_combout\;
\u0|nios2_processor|ALT_INV_Equal101~3_combout\ <= NOT \u0|nios2_processor|Equal101~3_combout\;
\u0|nios2_processor|ALT_INV_Equal101~2_combout\ <= NOT \u0|nios2_processor|Equal101~2_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\ <= NOT \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~0_combout\;
\u0|jtag_uart|ALT_INV_t_dav~q\ <= NOT \u0|jtag_uart|t_dav~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~0_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~0_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[5]~5_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[5]~5_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(2) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(2);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~q\;
\u0|nios2_processor|ALT_INV_hbreak_enabled~q\ <= NOT \u0|nios2_processor|hbreak_enabled~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_rd_d1~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(3) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(35) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg[31]~0_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_enable_action_strobe~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|enable_action_strobe~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_ir\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_ir\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(37) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(37);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(36) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(36);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_ready~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~q\;
\u0|nios2_processor|ALT_INV_W_control_rd_data\(0) <= NOT \u0|nios2_processor|W_control_rd_data\(0);
\u0|nios2_processor|ALT_INV_W_cmp_result~q\ <= NOT \u0|nios2_processor|W_cmp_result~q\;
\u0|nios2_processor|ALT_INV_W_control_rd_data\(5) <= NOT \u0|nios2_processor|W_control_rd_data\(5);
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem~1_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~1_combout\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][71]~q\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][71]~q\;
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[1][71]~q\ <= NOT \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][71]~q\;
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\ <= NOT \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[1][52]~q\;
\u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\ <= NOT \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[1]~0_combout\;
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~11_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~11_combout\;
\u0|mm_interconnect_0|curbytein_s1_agent|ALT_INV_m0_write~0_combout\ <= NOT \u0|mm_interconnect_0|curbytein_s1_agent|m0_write~0_combout\;
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~10_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~10_combout\;
\u0|mm_interconnect_0|instrobe_s1_agent|ALT_INV_m0_write~0_combout\ <= NOT \u0|mm_interconnect_0|instrobe_s1_agent|m0_write~0_combout\;
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~9_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~9_combout\;
\u0|mm_interconnect_0|readytodownload_s1_agent|ALT_INV_m0_write~0_combout\ <= NOT \u0|mm_interconnect_0|readytodownload_s1_agent|m0_write~0_combout\;
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~8_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~8_combout\;
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|onchip_memory_s1_agent|ALT_INV_local_read~0_combout\ <= NOT \u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\;
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_update_grant~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\;
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\;
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\;
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0);
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\;
\u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_grant[1]~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\;
\u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0);
\u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|src1_valid~combout\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|ALT_INV_local_read~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~0_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_read~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_write~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_update_grant~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0) <= NOT \u0|mm_interconnect_0|cmd_mux|saved_grant\(0);
\u0|mm_interconnect_0|cmd_mux|ALT_INV_src_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\ <= NOT \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\;
\u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_grant[1]~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\;
\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~q\ <= NOT \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\;
\u0|nios2_processor|ALT_INV_i_read~q\ <= NOT \u0|nios2_processor|i_read~q\;
\u0|nios2_processor|ALT_INV_F_pc\(10) <= NOT \u0|nios2_processor|F_pc\(10);
\u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(0) <= NOT \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0);
\u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(1) <= NOT \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0);
\u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\ <= NOT \u0|jtag_uart|av_waitrequest~0_combout\;
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~1_combout\ <= NOT \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1_combout\;
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0_combout\;
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|switches_s1_agent|ALT_INV_m0_write~0_combout\ <= NOT \u0|mm_interconnect_0|switches_s1_agent|m0_write~0_combout\;
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~7_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~7_combout\;
\u0|nios2_processor|ALT_INV_D_iw\(19) <= NOT \u0|nios2_processor|D_iw\(19);
\u0|nios2_processor|ALT_INV_D_iw\(18) <= NOT \u0|nios2_processor|D_iw\(18);
\u0|nios2_processor|ALT_INV_D_ctrl_br_cmp~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_br_cmp~0_combout\;
\u0|nios2_processor|ALT_INV_Equal2~11_combout\ <= NOT \u0|nios2_processor|Equal2~11_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_br_nxt~0_combout\ <= NOT \u0|nios2_processor|R_ctrl_br_nxt~0_combout\;
\u0|nios2_processor|ALT_INV_Equal2~10_combout\ <= NOT \u0|nios2_processor|Equal2~10_combout\;
\u0|nios2_processor|ALT_INV_E_alu_sub~q\ <= NOT \u0|nios2_processor|E_alu_sub~q\;
\u0|nios2_processor|ALT_INV_R_src2_use_imm~q\ <= NOT \u0|nios2_processor|R_src2_use_imm~q\;
\u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\ <= NOT \u0|nios2_processor|R_ctrl_hi_imm16~q\;
\u0|nios2_processor|ALT_INV_R_ctrl_force_src2_zero~q\ <= NOT \u0|nios2_processor|R_ctrl_force_src2_zero~q\;
\u0|nios2_processor|ALT_INV_R_src1~1_combout\ <= NOT \u0|nios2_processor|R_src1~1_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_jmp_direct~q\ <= NOT \u0|nios2_processor|R_ctrl_jmp_direct~q\;
\u0|nios2_processor|ALT_INV_R_src1~0_combout\ <= NOT \u0|nios2_processor|R_src1~0_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_retaddr~q\ <= NOT \u0|nios2_processor|R_ctrl_retaddr~q\;
\u0|nios2_processor|ALT_INV_R_valid~q\ <= NOT \u0|nios2_processor|R_valid~q\;
\u0|nios2_processor|ALT_INV_R_ctrl_br~q\ <= NOT \u0|nios2_processor|R_ctrl_br~q\;
\u0|nios2_processor|ALT_INV_E_valid~q\ <= NOT \u0|nios2_processor|E_valid~q\;
\u0|nios2_processor|ALT_INV_D_logic_op_raw[0]~1_combout\ <= NOT \u0|nios2_processor|D_logic_op_raw[0]~1_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~2_combout\ <= NOT \u0|nios2_processor|D_ctrl_alu_force_xor~2_combout\;
\u0|nios2_processor|ALT_INV_Equal2~9_combout\ <= NOT \u0|nios2_processor|Equal2~9_combout\;
\u0|nios2_processor|ALT_INV_Equal2~8_combout\ <= NOT \u0|nios2_processor|Equal2~8_combout\;
\u0|nios2_processor|ALT_INV_Equal2~7_combout\ <= NOT \u0|nios2_processor|Equal2~7_combout\;
\u0|nios2_processor|ALT_INV_Equal2~6_combout\ <= NOT \u0|nios2_processor|Equal2~6_combout\;
\u0|nios2_processor|ALT_INV_Equal2~5_combout\ <= NOT \u0|nios2_processor|Equal2~5_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~1_combout\ <= NOT \u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_alu_force_xor~0_combout\;
\u0|nios2_processor|ALT_INV_D_logic_op_raw[1]~0_combout\ <= NOT \u0|nios2_processor|D_logic_op_raw[1]~0_combout\;
\u0|nios2_processor|ALT_INV_D_iw\(15) <= NOT \u0|nios2_processor|D_iw\(15);
\u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\ <= NOT \u0|nios2_processor|R_ctrl_shift_rot_right~q\;
\u0|nios2_processor|ALT_INV_Equal2~4_combout\ <= NOT \u0|nios2_processor|Equal2~4_combout\;
\u0|nios2_processor|ALT_INV_Equal2~3_combout\ <= NOT \u0|nios2_processor|Equal2~3_combout\;
\u0|nios2_processor|ALT_INV_Equal2~2_combout\ <= NOT \u0|nios2_processor|Equal2~2_combout\;
\u0|nios2_processor|ALT_INV_Equal2~1_combout\ <= NOT \u0|nios2_processor|Equal2~1_combout\;
\u0|nios2_processor|ALT_INV_Equal101~0_combout\ <= NOT \u0|nios2_processor|Equal101~0_combout\;
\u0|nios2_processor|ALT_INV_D_iw\(16) <= NOT \u0|nios2_processor|D_iw\(16);
\u0|nios2_processor|ALT_INV_D_iw\(11) <= NOT \u0|nios2_processor|D_iw\(11);
\u0|nios2_processor|ALT_INV_Equal2~0_combout\ <= NOT \u0|nios2_processor|Equal2~0_combout\;
\u0|nios2_processor|ALT_INV_D_ctrl_shift_logical~0_combout\ <= NOT \u0|nios2_processor|D_ctrl_shift_logical~0_combout\;
\u0|nios2_processor|ALT_INV_D_iw\(5) <= NOT \u0|nios2_processor|D_iw\(5);
\u0|nios2_processor|ALT_INV_D_iw\(4) <= NOT \u0|nios2_processor|D_iw\(4);
\u0|nios2_processor|ALT_INV_D_iw\(3) <= NOT \u0|nios2_processor|D_iw\(3);
\u0|nios2_processor|ALT_INV_D_iw\(13) <= NOT \u0|nios2_processor|D_iw\(13);
\u0|nios2_processor|ALT_INV_D_iw\(1) <= NOT \u0|nios2_processor|D_iw\(1);
\u0|rst_controller|ALT_INV_r_sync_rst_chain\(2) <= NOT \u0|rst_controller|r_sync_rst_chain\(2);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(2);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(3) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(3);
\u0|nios2_processor|ALT_INV_R_ctrl_ld~q\ <= NOT \u0|nios2_processor|R_ctrl_ld~q\;
\u0|nios2_processor|ALT_INV_W_valid~q\ <= NOT \u0|nios2_processor|W_valid~q\;
\u0|nios2_processor|ALT_INV_R_wr_dst_reg~q\ <= NOT \u0|nios2_processor|R_wr_dst_reg~q\;
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|write~0_combout\;
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(0);
\u0|outsignal|ALT_INV_always0~2_combout\ <= NOT \u0|outsignal|always0~2_combout\;
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|write~0_combout\;
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(0);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~2_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~1_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(9);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(1) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(1);
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~0_combout\;
\u0|nios2_processor|ALT_INV_E_st_stall~combout\ <= NOT \u0|nios2_processor|E_st_stall~combout\;
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~2_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~2_combout\;
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~1_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~1_combout\;
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_end_begintransfer~q\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~q\;
\u0|nios2_processor|ALT_INV_av_ld_getting_data~6_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~6_combout\;
\u0|nios2_processor|ALT_INV_av_ld_getting_data~5_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~5_combout\;
\u0|nios2_processor|ALT_INV_av_ld_getting_data~4_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~4_combout\;
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\;
\u0|nios2_processor|ALT_INV_av_ld_getting_data~3_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~3_combout\;
\u0|nios2_processor|ALT_INV_av_ld_getting_data~2_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~2_combout\;
\u0|mm_interconnect_0|empty_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\ <= NOT \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][71]~q\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][71]~q\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\;
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][71]~q\ <= NOT \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][71]~q\;
\u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0);
\u0|nios2_processor|ALT_INV_av_ld_getting_data~1_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~1_combout\;
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0);
\u0|nios2_processor|ALT_INV_d_writedata\(7) <= NOT \u0|nios2_processor|d_writedata\(7);
\u0|nios2_processor|ALT_INV_d_writedata\(0) <= NOT \u0|nios2_processor|d_writedata\(0);
\u0|nios2_processor|ALT_INV_d_writedata\(6) <= NOT \u0|nios2_processor|d_writedata\(6);
\u0|nios2_processor|ALT_INV_d_writedata\(5) <= NOT \u0|nios2_processor|d_writedata\(5);
\u0|nios2_processor|ALT_INV_d_writedata\(4) <= NOT \u0|nios2_processor|d_writedata\(4);
\u0|curbyteout|ALT_INV_always0~0_combout\ <= NOT \u0|curbyteout|always0~0_combout\;
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\;
\u0|nios2_processor|ALT_INV_d_write~q\ <= NOT \u0|nios2_processor|d_write~q\;
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal4~0_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal6~0_combout\;
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1);
\u0|rst_controller|ALT_INV_r_sync_rst~q\ <= NOT \u0|rst_controller|r_sync_rst~q\;
\readOut|ALT_INV_Equal0~0_combout\ <= NOT \readOut|Equal0~0_combout\;
\u0|load|ALT_INV_data_out~q\ <= NOT \u0|load|data_out~q\;
\camera1|ALT_INV_myStandby~0_combout\ <= NOT \camera1|myStandby~0_combout\;
\camera2|ALT_INV_myStandby~0_combout\ <= NOT \camera2|myStandby~0_combout\;
\inputCounter|ALT_INV_Equal0~2_combout\ <= NOT \inputCounter|Equal0~2_combout\;
\inputCounter|ALT_INV_Equal0~1_combout\ <= NOT \inputCounter|Equal0~1_combout\;
\inputCounter|ALT_INV_Equal2~2_combout\ <= NOT \inputCounter|Equal2~2_combout\;
\start|ALT_INV_prevBit~q\ <= NOT \start|prevBit~q\;
\cam1Percent|ALT_INV_Add1~0_combout\ <= NOT \cam1Percent|Add1~0_combout\;
\cam1Percent|ALT_INV_Add0~1_combout\ <= NOT \cam1Percent|Add0~1_combout\;
\cam1Percent|ALT_INV_Add0~0_combout\ <= NOT \cam1Percent|Add0~0_combout\;
\cam1Percent|ALT_INV_percentFilled~3_combout\ <= NOT \cam1Percent|percentFilled~3_combout\;
\cam1Percent|ALT_INV_percentFilled~2_combout\ <= NOT \cam1Percent|percentFilled~2_combout\;
\camera1|ALT_INV_emptyBuffer~combout\ <= NOT \camera1|emptyBuffer~combout\;
\cam1Percent|ALT_INV_percentFilled~0_combout\ <= NOT \cam1Percent|percentFilled~0_combout\;
\cam1Percent|ALT_INV_Equal0~2_combout\ <= NOT \cam1Percent|Equal0~2_combout\;
\cam1Percent|ALT_INV_Equal0~1_combout\ <= NOT \cam1Percent|Equal0~1_combout\;
\cam1Percent|ALT_INV_Equal0~0_combout\ <= NOT \cam1Percent|Equal0~0_combout\;
\camera1|ALT_INV_WideOr0~0_combout\ <= NOT \camera1|WideOr0~0_combout\;
\camera1|ALT_INV_ps~32_combout\ <= NOT \camera1|ps~32_combout\;
\camera1|ALT_INV_ps~30_combout\ <= NOT \camera1|ps~30_combout\;
\camera1|ALT_INV_ps~28_combout\ <= NOT \camera1|ps~28_combout\;
\camera1|ALT_INV_ps~26_combout\ <= NOT \camera1|ps~26_combout\;
\camera1|ALT_INV_ps.active~q\ <= NOT \camera1|ps.active~q\;
\camera1|ALT_INV_ps~23_combout\ <= NOT \camera1|ps~23_combout\;
\camera1|ALT_INV_ps~22_combout\ <= NOT \camera1|ps~22_combout\;
\u0|outsignal|ALT_INV_data_out\(1) <= NOT \u0|outsignal|data_out\(1);
\camera1|ALT_INV_ps~20_combout\ <= NOT \camera1|ps~20_combout\;
\camera1|ALT_INV_ps~18_combout\ <= NOT \camera1|ps~18_combout\;
\camera1|ALT_INV_ps~17_combout\ <= NOT \camera1|ps~17_combout\;
\camera1|ALT_INV_ps~16_combout\ <= NOT \camera1|ps~16_combout\;
\camera1|ALT_INV_ps~15_combout\ <= NOT \camera1|ps~15_combout\;
\camera2|ALT_INV_ps~29_combout\ <= NOT \camera2|ps~29_combout\;
\camera2|ALT_INV_ps~27_combout\ <= NOT \camera2|ps~27_combout\;
\camera2|ALT_INV_ps~25_combout\ <= NOT \camera2|ps~25_combout\;
\camera2|ALT_INV_ps~23_combout\ <= NOT \camera2|ps~23_combout\;
\camera2|ALT_INV_ps.active~q\ <= NOT \camera2|ps.active~q\;
\camera2|ALT_INV_Selector0~0_combout\ <= NOT \camera2|Selector0~0_combout\;
\camera2|ALT_INV_Equal5~0_combout\ <= NOT \camera2|Equal5~0_combout\;
\camera2|ALT_INV_ps~19_combout\ <= NOT \camera2|ps~19_combout\;
\camera2|ALT_INV_ps~17_combout\ <= NOT \camera2|ps~17_combout\;
\camera2|ALT_INV_ps~16_combout\ <= NOT \camera2|ps~16_combout\;
\camera2|ALT_INV_ps~15_combout\ <= NOT \camera2|ps~15_combout\;
\u0|outsignal|ALT_INV_data_out\(0) <= NOT \u0|outsignal|data_out\(0);
\camera2|ALT_INV_ps~14_combout\ <= NOT \camera2|ps~14_combout\;
\camera2|ALT_INV_Equal1~0_combout\ <= NOT \camera2|Equal1~0_combout\;
\cam2Percent|ALT_INV_Add0~1_combout\ <= NOT \cam2Percent|Add0~1_combout\;
\cam2Percent|ALT_INV_Add0~0_combout\ <= NOT \cam2Percent|Add0~0_combout\;
\cam2Percent|ALT_INV_percentFilled~4_combout\ <= NOT \cam2Percent|percentFilled~4_combout\;
\cam2Percent|ALT_INV_percentFilled~3_combout\ <= NOT \cam2Percent|percentFilled~3_combout\;
\cam2Percent|ALT_INV_percentFilled~2_combout\ <= NOT \cam2Percent|percentFilled~2_combout\;
\camera1|ALT_INV_ps~14_combout\ <= NOT \camera1|ps~14_combout\;
\camera2|ALT_INV_emptyBuffer~combout\ <= NOT \camera2|emptyBuffer~combout\;
\u0|nios2_processor|ALT_INV_E_src1\(6) <= NOT \u0|nios2_processor|E_src1\(6);
\u0|nios2_processor|ALT_INV_E_logic_result[5]~8_combout\ <= NOT \u0|nios2_processor|E_logic_result[5]~8_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(5) <= NOT \u0|nios2_processor|E_src1\(5);
\u0|nios2_processor|ALT_INV_E_logic_result[13]~7_combout\ <= NOT \u0|nios2_processor|E_logic_result[13]~7_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(13) <= NOT \u0|nios2_processor|E_src1\(13);
\u0|nios2_processor|ALT_INV_E_logic_result[12]~6_combout\ <= NOT \u0|nios2_processor|E_logic_result[12]~6_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(12) <= NOT \u0|nios2_processor|E_src1\(12);
\u0|nios2_processor|ALT_INV_E_logic_result[11]~5_combout\ <= NOT \u0|nios2_processor|E_logic_result[11]~5_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(11) <= NOT \u0|nios2_processor|E_src1\(11);
\u0|nios2_processor|ALT_INV_E_logic_result[10]~4_combout\ <= NOT \u0|nios2_processor|E_logic_result[10]~4_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(10) <= NOT \u0|nios2_processor|E_src1\(10);
\u0|nios2_processor|ALT_INV_E_logic_result[9]~3_combout\ <= NOT \u0|nios2_processor|E_logic_result[9]~3_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(9) <= NOT \u0|nios2_processor|E_src1\(9);
\u0|nios2_processor|ALT_INV_E_logic_result[8]~2_combout\ <= NOT \u0|nios2_processor|E_logic_result[8]~2_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(8) <= NOT \u0|nios2_processor|E_src1\(8);
\u0|nios2_processor|ALT_INV_E_logic_result[7]~1_combout\ <= NOT \u0|nios2_processor|E_logic_result[7]~1_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(7) <= NOT \u0|nios2_processor|E_src1\(7);
\u0|nios2_processor|ALT_INV_E_alu_result~1_combout\ <= NOT \u0|nios2_processor|E_alu_result~1_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_rdctl_inst~q\ <= NOT \u0|nios2_processor|R_ctrl_rdctl_inst~q\;
\u0|nios2_processor|ALT_INV_R_ctrl_br_cmp~q\ <= NOT \u0|nios2_processor|R_ctrl_br_cmp~q\;
\u0|nios2_processor|ALT_INV_E_logic_result[4]~0_combout\ <= NOT \u0|nios2_processor|E_logic_result[4]~0_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(4) <= NOT \u0|nios2_processor|E_src1\(4);
\u0|nios2_processor|ALT_INV_R_logic_op\(0) <= NOT \u0|nios2_processor|R_logic_op\(0);
\u0|nios2_processor|ALT_INV_R_logic_op\(1) <= NOT \u0|nios2_processor|R_logic_op\(1);
\u0|nios2_processor|ALT_INV_R_ctrl_logic~q\ <= NOT \u0|nios2_processor|R_ctrl_logic~q\;
\u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\ <= NOT \u0|nios2_processor|R_ctrl_shift_rot~q\;
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~1_combout\ <= NOT \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~1_combout\;
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\;
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\;
\u0|nios2_processor|ALT_INV_d_read~q\ <= NOT \u0|nios2_processor|d_read~q\;
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~q\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~q\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\;
\u0|mm_interconnect_0|router_001|ALT_INV_Equal6~1_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal6~1_combout\;
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0);
\u0|rst_controller|ALT_INV_r_sync_rst_chain\(1) <= NOT \u0|rst_controller|r_sync_rst_chain\(1);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(4) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(4);
\u0|load|ALT_INV_always0~1_combout\ <= NOT \u0|load|always0~1_combout\;
\u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\;
\u0|empty|ALT_INV_Equal0~0_combout\ <= NOT \u0|empty|Equal0~0_combout\;
\u0|load|ALT_INV_always0~0_combout\ <= NOT \u0|load|always0~0_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_Equal4~1_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal4~1_combout\;
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1);
\cam1Percent|ALT_INV_Equal0~3_combout\ <= NOT \cam1Percent|Equal0~3_combout\;
\camera1|ALT_INV_ps~35_combout\ <= NOT \camera1|ps~35_combout\;
\camera1|ALT_INV_ps~34_combout\ <= NOT \camera1|ps~34_combout\;
\camera2|ALT_INV_ps~31_combout\ <= NOT \camera2|ps~31_combout\;
\u0|outsignal|ALT_INV_always0~0_combout\ <= NOT \u0|outsignal|always0~0_combout\;
\u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1);
\cdiv|ALT_INV_divided_clocks\(5) <= NOT \cdiv|divided_clocks\(5);
\cmdiv|ALT_INV_counter\(2) <= NOT \cmdiv|counter\(2);
\cmdiv|ALT_INV_counter\(0) <= NOT \cmdiv|counter\(0);
\cmdiv|ALT_INV_counter\(1) <= NOT \cmdiv|counter\(1);
\ALT_INV_resetState~0_combout\ <= NOT \resetState~0_combout\;
\cam2Percent|ALT_INV_Equal0~3_combout\ <= NOT \cam2Percent|Equal0~3_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|ALT_INV_dreg\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_DRsize.000~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~6_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~6_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|ALT_INV_dreg\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~5_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~5_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\;
\u0|nios2_processor|ALT_INV_d_writedata\(2) <= NOT \u0|nios2_processor|d_writedata\(2);
\u0|nios2_processor|ALT_INV_d_writedata\(1) <= NOT \u0|nios2_processor|d_writedata\(1);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg\(0);
\u0|nios2_processor|ALT_INV_av_ld_getting_data~0_combout\ <= NOT \u0|nios2_processor|av_ld_getting_data~0_combout\;
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\ <= NOT \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~q\;
\u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~6_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\;
\u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|router_001|ALT_INV_always1~6_combout\ <= NOT \u0|mm_interconnect_0|router_001|always1~6_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~5_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\;
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|router_001|ALT_INV_always1~5_combout\ <= NOT \u0|mm_interconnect_0|router_001|always1~5_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_Equal10~2_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal10~2_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~4_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\;
\u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|router_001|ALT_INV_always1~4_combout\ <= NOT \u0|mm_interconnect_0|router_001|always1~4_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~3_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\;
\u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|router_001|ALT_INV_always1~3_combout\ <= NOT \u0|mm_interconnect_0|router_001|always1~3_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_always1~2_combout\ <= NOT \u0|mm_interconnect_0|router_001|always1~2_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~2_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\;
\u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1);
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\;
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~q\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\;
\u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1) <= NOT \u0|mm_interconnect_0|cmd_mux|saved_grant\(1);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1);
\u0|jtag_uart|ALT_INV_av_waitrequest~q\ <= NOT \u0|jtag_uart|av_waitrequest~q\;
\u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~1_combout\ <= NOT \u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~0_combout\ <= NOT \u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_Equal11~1_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal11~1_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_Equal11~0_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal11~0_combout\;
\u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|router_001|ALT_INV_Equal10~1_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal10~1_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal10~0_combout\;
\u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_Equal7~0_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal7~0_combout\;
\u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\;
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|router_001|ALT_INV_always1~1_combout\ <= NOT \u0|mm_interconnect_0|router_001|always1~1_combout\;
\u0|mm_interconnect_0|router_001|ALT_INV_always1~0_combout\ <= NOT \u0|mm_interconnect_0|router_001|always1~0_combout\;
\u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~0_combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~0_combout\;
\u0|nios2_processor|ALT_INV_d_write_nxt~0_combout\ <= NOT \u0|nios2_processor|d_write_nxt~0_combout\;
\u0|nios2_processor|ALT_INV_R_ctrl_st~q\ <= NOT \u0|nios2_processor|R_ctrl_st~q\;
\u0|nios2_processor|ALT_INV_E_new_inst~q\ <= NOT \u0|nios2_processor|E_new_inst~q\;
\u0|nios2_processor|ALT_INV_E_logic_result[3]~11_combout\ <= NOT \u0|nios2_processor|E_logic_result[3]~11_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(3) <= NOT \u0|nios2_processor|E_src1\(3);
\u0|nios2_processor|ALT_INV_E_logic_result[2]~10_combout\ <= NOT \u0|nios2_processor|E_logic_result[2]~10_combout\;
\u0|nios2_processor|ALT_INV_E_src1\(2) <= NOT \u0|nios2_processor|E_src1\(2);
\u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\ <= NOT \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\;
\u0|mm_interconnect_0|nios2_processor_data_master_agent|ALT_INV_cp_valid~combout\ <= NOT \u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\;
\u0|curbyteout|ALT_INV_always0~2_combout\ <= NOT \u0|curbyteout|always0~2_combout\;
\u0|nios2_processor|ALT_INV_E_logic_result[6]~9_combout\ <= NOT \u0|nios2_processor|E_logic_result[6]~9_combout\;
\buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \buf1|memory_rtl_0|auto_generated|ram_block1a3\;
\buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \buf1|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(8) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(17) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(17);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(7) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(7);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(6) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(6);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(29) <= NOT \u0|nios2_processor|E_shift_rot_result\(29);
\u0|nios2_processor|ALT_INV_Add2~73_sumout\ <= NOT \u0|nios2_processor|Add2~73_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(18) <= NOT \u0|nios2_processor|E_shift_rot_result\(18);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(17) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(17);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(14) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(14);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(15) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(15);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(13) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(13);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(26) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(26);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(25) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(25);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(23) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(23);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(19) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(19);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(19) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(19);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(19) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(19);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(20) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(20);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(20) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(20);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(22) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(22);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(22) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(22);
\u0|nios2_processor|ALT_INV_av_ld_aligning_data_nxt~0_combout\ <= NOT \u0|nios2_processor|av_ld_aligning_data_nxt~0_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(9) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(9);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(8) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(11) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(11);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(12) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(12);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(10) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(13) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(13);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(14) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(14);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(7) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(7);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(23) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(23);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(15) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(15);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(10) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(9) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(9);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(12) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(12);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(13) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(13);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(11) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(11);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(14) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(14);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(22) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(22);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(3) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(6) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(6);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(8) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(24) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(24);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(16) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(16);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(18) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(18);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(21) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(21);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(23) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(23);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(21) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(21);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(4) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(31) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(31);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(31) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(31);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(30) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(30);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(30) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(30);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(29) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(29);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(28) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(28);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(28) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(28);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(26) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(26);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(27) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(27);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(27) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(27);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(5) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(25) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(25);
\u0|nios2_processor|ALT_INV_Add2~133_sumout\ <= NOT \u0|nios2_processor|Add2~133_sumout\;
\u0|nios2_processor|ALT_INV_Add2~129_sumout\ <= NOT \u0|nios2_processor|Add2~129_sumout\;
\u0|nios2_processor|ALT_INV_Add2~125_sumout\ <= NOT \u0|nios2_processor|Add2~125_sumout\;
\u0|nios2_processor|ALT_INV_Add2~121_sumout\ <= NOT \u0|nios2_processor|Add2~121_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(20) <= NOT \u0|nios2_processor|E_shift_rot_result\(20);
\u0|nios2_processor|ALT_INV_Add2~117_sumout\ <= NOT \u0|nios2_processor|Add2~117_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(21) <= NOT \u0|nios2_processor|E_shift_rot_result\(21);
\u0|nios2_processor|ALT_INV_Add2~113_sumout\ <= NOT \u0|nios2_processor|Add2~113_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(19) <= NOT \u0|nios2_processor|E_shift_rot_result\(19);
\u0|nios2_processor|ALT_INV_Add2~109_sumout\ <= NOT \u0|nios2_processor|Add2~109_sumout\;
\u0|nios2_processor|ALT_INV_Add2~105_sumout\ <= NOT \u0|nios2_processor|Add2~105_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(26) <= NOT \u0|nios2_processor|E_shift_rot_result\(26);
\u0|nios2_processor|ALT_INV_Add2~101_sumout\ <= NOT \u0|nios2_processor|Add2~101_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(27) <= NOT \u0|nios2_processor|E_shift_rot_result\(27);
\u0|nios2_processor|ALT_INV_Add2~97_sumout\ <= NOT \u0|nios2_processor|Add2~97_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(28) <= NOT \u0|nios2_processor|E_shift_rot_result\(28);
\u0|nios2_processor|ALT_INV_Add2~93_sumout\ <= NOT \u0|nios2_processor|Add2~93_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(22) <= NOT \u0|nios2_processor|E_shift_rot_result\(22);
\u0|nios2_processor|ALT_INV_Add2~89_sumout\ <= NOT \u0|nios2_processor|Add2~89_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(23) <= NOT \u0|nios2_processor|E_shift_rot_result\(23);
\u0|nios2_processor|ALT_INV_Add2~85_sumout\ <= NOT \u0|nios2_processor|Add2~85_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(24) <= NOT \u0|nios2_processor|E_shift_rot_result\(24);
\u0|nios2_processor|ALT_INV_Add2~81_sumout\ <= NOT \u0|nios2_processor|Add2~81_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(25) <= NOT \u0|nios2_processor|E_shift_rot_result\(25);
\u0|nios2_processor|ALT_INV_Add2~77_sumout\ <= NOT \u0|nios2_processor|Add2~77_sumout\;
\buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \buf2|memory_rtl_0|auto_generated|ram_block1a1\;
\buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \buf2|memory_rtl_0|auto_generated|ram_block1a2\;
\buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \buf2|memory_rtl_0|auto_generated|ram_block1a3\;
\buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \buf2|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\;
\buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a1\ <= NOT \buf1|memory_rtl_0|auto_generated|ram_block1a1\;
\buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \buf1|memory_rtl_0|auto_generated|ram_block1a2\;
\resetInput|ALT_INV_prev~q\ <= NOT \resetInput|prev~q\;
\ALT_INV_resetState~q\ <= NOT \resetState~q\;
\cam2Percent|ALT_INV_percentFilled~0_combout\ <= NOT \cam2Percent|percentFilled~0_combout\;
\cam2Percent|ALT_INV_Equal0~2_combout\ <= NOT \cam2Percent|Equal0~2_combout\;
\cam2Percent|ALT_INV_Equal0~1_combout\ <= NOT \cam2Percent|Equal0~1_combout\;
\cam2Percent|ALT_INV_Equal0~0_combout\ <= NOT \cam2Percent|Equal0~0_combout\;
\camera2|ALT_INV_WideOr0~0_combout\ <= NOT \camera2|WideOr0~0_combout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_tdo~reg0_q\ <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_ir_out\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ir_out\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_ir_out\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ir_out\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(0);
\readOut|ALT_INV_outputStream~1_combout\ <= NOT \readOut|outputStream~1_combout\;
\u0|curbyteout|ALT_INV_data_out\(2) <= NOT \u0|curbyteout|data_out\(2);
\u0|curbyteout|ALT_INV_data_out\(1) <= NOT \u0|curbyteout|data_out\(1);
\readOut|ALT_INV_outputStream~0_combout\ <= NOT \readOut|outputStream~0_combout\;
\u0|curbyteout|ALT_INV_data_out\(7) <= NOT \u0|curbyteout|data_out\(7);
\u0|curbyteout|ALT_INV_data_out\(0) <= NOT \u0|curbyteout|data_out\(0);
\readOut|ALT_INV_Mux0~0_combout\ <= NOT \readOut|Mux0~0_combout\;
\u0|curbyteout|ALT_INV_data_out\(6) <= NOT \u0|curbyteout|data_out\(6);
\u0|curbyteout|ALT_INV_data_out\(5) <= NOT \u0|curbyteout|data_out\(5);
\u0|curbyteout|ALT_INV_data_out\(4) <= NOT \u0|curbyteout|data_out\(4);
\u0|curbyteout|ALT_INV_data_out\(3) <= NOT \u0|curbyteout|data_out\(3);
\readOut|ALT_INV_globalReset~combout\ <= NOT \readOut|globalReset~combout\;
\dffload|ALT_INV_q~q\ <= NOT \dffload|q~q\;
\camera1|ALT_INV_myStandby~q\ <= NOT \camera1|myStandby~q\;
\camera1|ALT_INV_myFilm~q\ <= NOT \camera1|myFilm~q\;
\inputCounter|ALT_INV_Equal0~0_combout\ <= NOT \inputCounter|Equal0~0_combout\;
\inputCounter|ALT_INV_Equal2~0_combout\ <= NOT \inputCounter|Equal2~0_combout\;
\camera2|ALT_INV_myStandby~q\ <= NOT \camera2|myStandby~q\;
\camera2|ALT_INV_myFilm~q\ <= NOT \camera2|myFilm~q\;
\inputCounter|ALT_INV_sampleBit~1_combout\ <= NOT \inputCounter|sampleBit~1_combout\;
\inputCounter|ALT_INV_counter\(0) <= NOT \inputCounter|counter\(0);
\inputCounter|ALT_INV_sampleBit~0_combout\ <= NOT \inputCounter|sampleBit~0_combout\;
\start|ALT_INV_enable~0_combout\ <= NOT \start|enable~0_combout\;
\start|ALT_INV_ps~q\ <= NOT \start|ps~q\;
\countUpCam1|ALT_INV_WideOr0~0_combout\ <= NOT \countUpCam1|WideOr0~0_combout\;
\countUpCam1|ALT_INV_WideOr1~0_combout\ <= NOT \countUpCam1|WideOr1~0_combout\;
\countUpCam1|ALT_INV_WideOr2~0_combout\ <= NOT \countUpCam1|WideOr2~0_combout\;
\countUpCam1|ALT_INV_WideOr3~0_combout\ <= NOT \countUpCam1|WideOr3~0_combout\;
\countUpCam1|ALT_INV_WideOr4~0_combout\ <= NOT \countUpCam1|WideOr4~0_combout\;
\countUpCam1|ALT_INV_WideOr5~0_combout\ <= NOT \countUpCam1|WideOr5~0_combout\;
\countUpCam1|ALT_INV_WideOr6~0_combout\ <= NOT \countUpCam1|WideOr6~0_combout\;
\cam1Percent|ALT_INV_percentFilled\(3) <= NOT \cam1Percent|percentFilled\(3);
\cam1Percent|ALT_INV_percentFilled\(2) <= NOT \cam1Percent|percentFilled\(2);
\cam1Percent|ALT_INV_percentFilled\(1) <= NOT \cam1Percent|percentFilled\(1);
\cam1Percent|ALT_INV_percentFilled\(0) <= NOT \cam1Percent|percentFilled\(0);
\camera1|ALT_INV_display\(5) <= NOT \camera1|display\(5);
\camera1|ALT_INV_ps.reaches90~q\ <= NOT \camera1|ps.reaches90~q\;
\camera1|ALT_INV_WideOr2~combout\ <= NOT \camera1|WideOr2~combout\;
\camera1|ALT_INV_ps.signalToDownload~q\ <= NOT \camera1|ps.signalToDownload~q\;
\camera1|ALT_INV_WideOr3~0_combout\ <= NOT \camera1|WideOr3~0_combout\;
\camera1|ALT_INV_ps.flushing~q\ <= NOT \camera1|ps.flushing~q\;
\camera1|ALT_INV_ps.reaches50~q\ <= NOT \camera1|ps.reaches50~q\;
\camera1|ALT_INV_ps.idle~q\ <= NOT \camera1|ps.idle~q\;
\camera1|ALT_INV_ps.lowPower~q\ <= NOT \camera1|ps.lowPower~q\;
\camera1|ALT_INV_ps.standBy~q\ <= NOT \camera1|ps.standBy~q\;
\camera1|ALT_INV_ps.downloading~q\ <= NOT \camera1|ps.downloading~q\;
\camera2|ALT_INV_display\(5) <= NOT \camera2|display\(5);
\camera2|ALT_INV_ps.reaches90~q\ <= NOT \camera2|ps.reaches90~q\;
\camera2|ALT_INV_WideOr2~combout\ <= NOT \camera2|WideOr2~combout\;
\camera2|ALT_INV_ps.signalToDownload~q\ <= NOT \camera2|ps.signalToDownload~q\;
\camera2|ALT_INV_WideOr3~0_combout\ <= NOT \camera2|WideOr3~0_combout\;
\camera2|ALT_INV_ps.flushing~q\ <= NOT \camera2|ps.flushing~q\;
\camera2|ALT_INV_ps.reaches50~q\ <= NOT \camera2|ps.reaches50~q\;
\camera2|ALT_INV_ps.idle~q\ <= NOT \camera2|ps.idle~q\;
\camera2|ALT_INV_ps.lowPower~q\ <= NOT \camera2|ps.lowPower~q\;
\camera2|ALT_INV_ps.standBy~q\ <= NOT \camera2|ps.standBy~q\;
\camera2|ALT_INV_ps.downloading~q\ <= NOT \camera2|ps.downloading~q\;
\countUpCam2|ALT_INV_WideOr0~0_combout\ <= NOT \countUpCam2|WideOr0~0_combout\;
\countUpCam2|ALT_INV_WideOr1~0_combout\ <= NOT \countUpCam2|WideOr1~0_combout\;
\countUpCam2|ALT_INV_WideOr2~0_combout\ <= NOT \countUpCam2|WideOr2~0_combout\;
\countUpCam2|ALT_INV_WideOr3~0_combout\ <= NOT \countUpCam2|WideOr3~0_combout\;
\countUpCam2|ALT_INV_WideOr4~0_combout\ <= NOT \countUpCam2|WideOr4~0_combout\;
\countUpCam2|ALT_INV_WideOr5~0_combout\ <= NOT \countUpCam2|WideOr5~0_combout\;
\countUpCam2|ALT_INV_WideOr6~0_combout\ <= NOT \countUpCam2|WideOr6~0_combout\;
\cam2Percent|ALT_INV_percentFilled\(3) <= NOT \cam2Percent|percentFilled\(3);
\cam2Percent|ALT_INV_percentFilled\(2) <= NOT \cam2Percent|percentFilled\(2);
\cam2Percent|ALT_INV_percentFilled\(1) <= NOT \cam2Percent|percentFilled\(1);
\cam2Percent|ALT_INV_percentFilled\(0) <= NOT \cam2Percent|percentFilled\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~2_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(32) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(32);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(30) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(30);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(29) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(29);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(27) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(27);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(28) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(28);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(4) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(4) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(6) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(6);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(24) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(24);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(24) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(24);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(26) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(26);
\inBuffer|d5|ALT_INV_q~q\ <= NOT \inBuffer|d5|q~q\;
\inBuffer|d6|ALT_INV_q~q\ <= NOT \inBuffer|d6|q~q\;
\inBuffer|d0|ALT_INV_q~q\ <= NOT \inBuffer|d0|q~q\;
\u0|nios2_processor|ALT_INV_W_alu_result\(16) <= NOT \u0|nios2_processor|W_alu_result\(16);
\u0|nios2_processor|ALT_INV_W_alu_result\(17) <= NOT \u0|nios2_processor|W_alu_result\(17);
\u0|nios2_processor|ALT_INV_W_alu_result\(18) <= NOT \u0|nios2_processor|W_alu_result\(18);
\u0|nios2_processor|ALT_INV_W_alu_result\(20) <= NOT \u0|nios2_processor|W_alu_result\(20);
\u0|nios2_processor|ALT_INV_W_alu_result\(21) <= NOT \u0|nios2_processor|W_alu_result\(21);
\u0|nios2_processor|ALT_INV_W_alu_result\(30) <= NOT \u0|nios2_processor|W_alu_result\(30);
\u0|nios2_processor|ALT_INV_W_alu_result\(31) <= NOT \u0|nios2_processor|W_alu_result\(31);
\u0|nios2_processor|ALT_INV_av_ld_byte3_data\(7) <= NOT \u0|nios2_processor|av_ld_byte3_data\(7);
\u0|nios2_processor|ALT_INV_W_alu_result\(19) <= NOT \u0|nios2_processor|W_alu_result\(19);
\u0|nios2_processor|ALT_INV_W_alu_result\(15) <= NOT \u0|nios2_processor|W_alu_result\(15);
\u0|nios2_processor|ALT_INV_W_alu_result\(26) <= NOT \u0|nios2_processor|W_alu_result\(26);
\u0|nios2_processor|ALT_INV_W_alu_result\(27) <= NOT \u0|nios2_processor|W_alu_result\(27);
\u0|nios2_processor|ALT_INV_W_alu_result\(28) <= NOT \u0|nios2_processor|W_alu_result\(28);
\u0|nios2_processor|ALT_INV_W_alu_result\(29) <= NOT \u0|nios2_processor|W_alu_result\(29);
\u0|nios2_processor|ALT_INV_W_alu_result\(22) <= NOT \u0|nios2_processor|W_alu_result\(22);
\u0|nios2_processor|ALT_INV_W_alu_result\(23) <= NOT \u0|nios2_processor|W_alu_result\(23);
\u0|nios2_processor|ALT_INV_W_alu_result\(24) <= NOT \u0|nios2_processor|W_alu_result\(24);
\u0|nios2_processor|ALT_INV_W_alu_result\(25) <= NOT \u0|nios2_processor|W_alu_result\(25);
\u0|nios2_processor|ALT_INV_Add2~69_sumout\ <= NOT \u0|nios2_processor|Add2~69_sumout\;
\inBuffer|d7|ALT_INV_q~q\ <= NOT \inBuffer|d7|q~q\;
\u0|nios2_processor|ALT_INV_av_ld_byte3_data\(6) <= NOT \u0|nios2_processor|av_ld_byte3_data\(6);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(22) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22);
\inBuffer|d1|ALT_INV_q~q\ <= NOT \inBuffer|d1|q~q\;
\inBuffer|d2|ALT_INV_q~q\ <= NOT \inBuffer|d2|q~q\;
\inBuffer|d3|ALT_INV_q~q\ <= NOT \inBuffer|d3|q~q\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(16) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(16);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(16) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(16);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(18) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(18);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(30) <= NOT \u0|nios2_processor|E_shift_rot_result\(30);
\u0|nios2_processor|ALT_INV_av_ld_byte3_data\(5) <= NOT \u0|nios2_processor|av_ld_byte3_data\(5);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(21) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21);
\u0|nios2_processor|ALT_INV_W_alu_result\(14) <= NOT \u0|nios2_processor|W_alu_result\(14);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(17) <= NOT \u0|nios2_processor|E_shift_rot_result\(17);
\u0|nios2_processor|ALT_INV_av_ld_byte3_data\(4) <= NOT \u0|nios2_processor|av_ld_byte3_data\(4);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(20) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20);
\u0|nios2_processor|ALT_INV_av_ld_byte3_data\(2) <= NOT \u0|nios2_processor|av_ld_byte3_data\(2);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(18) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18);
\u0|nios2_processor|ALT_INV_av_ld_byte3_data\(1) <= NOT \u0|nios2_processor|av_ld_byte3_data\(1);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(17) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17);
\u0|nios2_processor|ALT_INV_av_ld_byte3_data\(0) <= NOT \u0|nios2_processor|av_ld_byte3_data\(0);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(16) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(29) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(29);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(9) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(10) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(11) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(12) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(29) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(8) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(20) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(20);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(21) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(21);
\u0|jtag_uart|ALT_INV_Add0~25_sumout\ <= NOT \u0|jtag_uart|Add0~25_sumout\;
\u0|jtag_uart|ALT_INV_Add0~21_sumout\ <= NOT \u0|jtag_uart|Add0~21_sumout\;
\u0|jtag_uart|ALT_INV_Add0~17_sumout\ <= NOT \u0|jtag_uart|Add0~17_sumout\;
\u0|jtag_uart|ALT_INV_Add0~13_sumout\ <= NOT \u0|jtag_uart|Add0~13_sumout\;
\u0|jtag_uart|ALT_INV_Add0~9_sumout\ <= NOT \u0|jtag_uart|Add0~9_sumout\;
\u0|jtag_uart|ALT_INV_Add0~5_sumout\ <= NOT \u0|jtag_uart|Add0~5_sumout\;
\u0|jtag_uart|ALT_INV_Add0~1_sumout\ <= NOT \u0|jtag_uart|Add0~1_sumout\;
\u0|nios2_processor|ALT_INV_av_ld_byte3_data\(3) <= NOT \u0|nios2_processor|av_ld_byte3_data\(3);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(19) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19);
\inBuffer|d4|ALT_INV_q~q\ <= NOT \inBuffer|d4|q~q\;
\u0|nios2_processor|ALT_INV_d_writedata\(21) <= NOT \u0|nios2_processor|d_writedata\(21);
\u0|nios2_processor|ALT_INV_d_writedata\(20) <= NOT \u0|nios2_processor|d_writedata\(20);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(1) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(1);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(2) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(2);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(3) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(3);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(4) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(4);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(5) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(5);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(6) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(6);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(7) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(7);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(0) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rdata\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(3) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(5) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(25) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(25);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(2);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(3);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(4);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(5);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(6) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(6);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(7) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(7);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(8);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(9);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(10);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(11);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(12);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(13);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(16) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(16);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(18) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(18);
\u0|nios2_processor|ALT_INV_Add2~65_sumout\ <= NOT \u0|nios2_processor|Add2~65_sumout\;
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(10) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(17) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(17);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(31) <= NOT \u0|nios2_processor|E_shift_rot_result\(31);
\u0|nios2_processor|ALT_INV_d_writedata\(9) <= NOT \u0|nios2_processor|d_writedata\(9);
\u0|nios2_processor|ALT_INV_d_writedata\(19) <= NOT \u0|nios2_processor|d_writedata\(19);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(16) <= NOT \u0|nios2_processor|E_shift_rot_result\(16);
\u0|nios2_processor|ALT_INV_d_writedata\(18) <= NOT \u0|nios2_processor|d_writedata\(18);
\u0|nios2_processor|ALT_INV_d_writedata\(17) <= NOT \u0|nios2_processor|d_writedata\(17);
\u0|nios2_processor|ALT_INV_d_writedata\(10) <= NOT \u0|nios2_processor|d_writedata\(10);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(10) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(10);
\u0|nios2_processor|ALT_INV_d_writedata\(8) <= NOT \u0|nios2_processor|d_writedata\(8);
\u0|nios2_processor|ALT_INV_d_writedata\(14) <= NOT \u0|nios2_processor|d_writedata\(14);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(14) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(14);
\u0|nios2_processor|ALT_INV_d_writedata\(15) <= NOT \u0|nios2_processor|d_writedata\(15);
\u0|nios2_processor|ALT_INV_d_writedata\(11) <= NOT \u0|nios2_processor|d_writedata\(11);
\u0|nios2_processor|ALT_INV_d_writedata\(16) <= NOT \u0|nios2_processor|d_writedata\(16);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(4) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(1);
\u0|nios2_processor|ALT_INV_d_writedata\(12) <= NOT \u0|nios2_processor|d_writedata\(12);
\u0|nios2_processor|ALT_INV_d_writedata\(13) <= NOT \u0|nios2_processor|d_writedata\(13);
\u0|nios2_processor|ALT_INV_d_writedata\(23) <= NOT \u0|nios2_processor|d_writedata\(23);
\u0|nios2_processor|ALT_INV_d_writedata\(22) <= NOT \u0|nios2_processor|d_writedata\(22);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(22) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(22);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(9) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(9);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(8) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(7) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(7);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(6) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(6);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(5) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(2) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(3) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(4) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(2) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(2);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(4) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(4);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7);
\u0|nios2_processor|ALT_INV_E_src1\(16) <= NOT \u0|nios2_processor|E_src1\(16);
\u0|nios2_processor|ALT_INV_E_src2\(16) <= NOT \u0|nios2_processor|E_src2\(16);
\u0|nios2_processor|ALT_INV_E_src1\(17) <= NOT \u0|nios2_processor|E_src1\(17);
\u0|nios2_processor|ALT_INV_E_src2\(17) <= NOT \u0|nios2_processor|E_src2\(17);
\u0|nios2_processor|ALT_INV_E_src1\(18) <= NOT \u0|nios2_processor|E_src1\(18);
\u0|nios2_processor|ALT_INV_E_src2\(18) <= NOT \u0|nios2_processor|E_src2\(18);
\u0|nios2_processor|ALT_INV_E_src1\(20) <= NOT \u0|nios2_processor|E_src1\(20);
\u0|nios2_processor|ALT_INV_E_src2\(20) <= NOT \u0|nios2_processor|E_src2\(20);
\u0|nios2_processor|ALT_INV_E_src1\(21) <= NOT \u0|nios2_processor|E_src1\(21);
\u0|nios2_processor|ALT_INV_E_src2\(21) <= NOT \u0|nios2_processor|E_src2\(21);
\u0|nios2_processor|ALT_INV_E_src1\(30) <= NOT \u0|nios2_processor|E_src1\(30);
\u0|nios2_processor|ALT_INV_E_src2\(30) <= NOT \u0|nios2_processor|E_src2\(30);
\u0|nios2_processor|ALT_INV_E_src1\(31) <= NOT \u0|nios2_processor|E_src1\(31);
\u0|nios2_processor|ALT_INV_E_src1\(0) <= NOT \u0|nios2_processor|E_src1\(0);
\u0|nios2_processor|ALT_INV_E_src2\(0) <= NOT \u0|nios2_processor|E_src2\(0);
\u0|nios2_processor|ALT_INV_E_src1\(19) <= NOT \u0|nios2_processor|E_src1\(19);
\u0|nios2_processor|ALT_INV_E_src2\(19) <= NOT \u0|nios2_processor|E_src2\(19);
\u0|nios2_processor|ALT_INV_E_src2\(14) <= NOT \u0|nios2_processor|E_src2\(14);
\u0|nios2_processor|ALT_INV_E_src1\(15) <= NOT \u0|nios2_processor|E_src1\(15);
\u0|nios2_processor|ALT_INV_E_src2\(15) <= NOT \u0|nios2_processor|E_src2\(15);
\u0|nios2_processor|ALT_INV_E_src1\(26) <= NOT \u0|nios2_processor|E_src1\(26);
\u0|nios2_processor|ALT_INV_E_src2\(26) <= NOT \u0|nios2_processor|E_src2\(26);
\u0|nios2_processor|ALT_INV_E_src1\(27) <= NOT \u0|nios2_processor|E_src1\(27);
\u0|nios2_processor|ALT_INV_E_src2\(27) <= NOT \u0|nios2_processor|E_src2\(27);
\u0|nios2_processor|ALT_INV_E_src1\(28) <= NOT \u0|nios2_processor|E_src1\(28);
\u0|nios2_processor|ALT_INV_E_src2\(28) <= NOT \u0|nios2_processor|E_src2\(28);
\u0|nios2_processor|ALT_INV_E_src1\(29) <= NOT \u0|nios2_processor|E_src1\(29);
\u0|nios2_processor|ALT_INV_E_src2\(29) <= NOT \u0|nios2_processor|E_src2\(29);
\u0|nios2_processor|ALT_INV_E_src1\(22) <= NOT \u0|nios2_processor|E_src1\(22);
\u0|nios2_processor|ALT_INV_E_src2\(22) <= NOT \u0|nios2_processor|E_src2\(22);
\u0|nios2_processor|ALT_INV_E_src1\(23) <= NOT \u0|nios2_processor|E_src1\(23);
\u0|nios2_processor|ALT_INV_E_src2\(23) <= NOT \u0|nios2_processor|E_src2\(23);
\u0|nios2_processor|ALT_INV_E_src1\(24) <= NOT \u0|nios2_processor|E_src1\(24);
\u0|nios2_processor|ALT_INV_E_src2\(24) <= NOT \u0|nios2_processor|E_src2\(24);
\u0|nios2_processor|ALT_INV_E_src1\(25) <= NOT \u0|nios2_processor|E_src1\(25);
\u0|nios2_processor|ALT_INV_E_src2\(25) <= NOT \u0|nios2_processor|E_src2\(25);
\u0|nios2_processor|ALT_INV_Add2~57_sumout\ <= NOT \u0|nios2_processor|Add2~57_sumout\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_Add0~1_sumout\ <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_sumout\;
\u0|nios2_processor|ALT_INV_F_pc\(1) <= NOT \u0|nios2_processor|F_pc\(1);
\u0|nios2_processor|ALT_INV_Add2~53_sumout\ <= NOT \u0|nios2_processor|Add2~53_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(1) <= NOT \u0|nios2_processor|E_src2\(1);
\u0|nios2_processor|ALT_INV_F_pc\(0) <= NOT \u0|nios2_processor|F_pc\(0);
\u0|nios2_processor|ALT_INV_E_src1\(1) <= NOT \u0|nios2_processor|E_src1\(1);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(0) <= NOT \u0|nios2_processor|E_shift_rot_result\(0);
\u0|nios2_processor|ALT_INV_F_pc\(4) <= NOT \u0|nios2_processor|F_pc\(4);
\u0|nios2_processor|ALT_INV_F_pc\(3) <= NOT \u0|nios2_processor|F_pc\(3);
\u0|nios2_processor|ALT_INV_E_src1\(14) <= NOT \u0|nios2_processor|E_src1\(14);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(15) <= NOT \u0|nios2_processor|E_shift_rot_result\(15);
\u0|nios2_processor|ALT_INV_F_pc\(8) <= NOT \u0|nios2_processor|F_pc\(8);
\u0|nios2_processor|ALT_INV_F_pc\(7) <= NOT \u0|nios2_processor|F_pc\(7);
\u0|nios2_processor|ALT_INV_F_pc\(6) <= NOT \u0|nios2_processor|F_pc\(6);
\u0|nios2_processor|ALT_INV_F_pc\(5) <= NOT \u0|nios2_processor|F_pc\(5);
\u0|nios2_processor|ALT_INV_F_pc\(2) <= NOT \u0|nios2_processor|F_pc\(2);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(9) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(9);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(10) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(10);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(11) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(11);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(12) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(12);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(13) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(13);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(14) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(14);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(15) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(15);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(8) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(8);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(17) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(17);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(18) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(18);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(19) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(19);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(20) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(20);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(21) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(21);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(22) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(22);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(23) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(23);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(16) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(16);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(1) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(1);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(2) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(2);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(3) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(3);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(4) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(4);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(5) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(5);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(6) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(6);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(7) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(7);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(0) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(0);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(25) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(25);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(26) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(26);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(27) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(27);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(28) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(28);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(29) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(29);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(30) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(30);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(31) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(31);
\u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(24) <= NOT \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(24);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3);
\u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(0) <= NOT \u0|nios2_processor|E_shift_rot_cnt\(0);
\u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(1) <= NOT \u0|nios2_processor|E_shift_rot_cnt\(1);
\u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(2) <= NOT \u0|nios2_processor|E_shift_rot_cnt\(2);
\u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(3) <= NOT \u0|nios2_processor|E_shift_rot_cnt\(3);
\u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(4) <= NOT \u0|nios2_processor|E_shift_rot_cnt\(4);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(10);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(0) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(0);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(8) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(8);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(2) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(3) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(5) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(18) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(3) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(3);
\u0|nios2_processor|ALT_INV_av_ld_byte0_data\(2) <= NOT \u0|nios2_processor|av_ld_byte0_data\(2);
\u0|nios2_processor|ALT_INV_W_alu_result\(1) <= NOT \u0|nios2_processor|W_alu_result\(1);
\u0|nios2_processor|ALT_INV_av_ld_byte0_data\(1) <= NOT \u0|nios2_processor|av_ld_byte0_data\(1);
\u0|nios2_processor|ALT_INV_av_ld_byte0_data\(7) <= NOT \u0|nios2_processor|av_ld_byte0_data\(7);
\u0|nios2_processor|ALT_INV_W_alu_result\(0) <= NOT \u0|nios2_processor|W_alu_result\(0);
\u0|nios2_processor|ALT_INV_av_ld_byte0_data\(0) <= NOT \u0|nios2_processor|av_ld_byte0_data\(0);
\u0|nios2_processor|ALT_INV_av_ld_byte0_data\(6) <= NOT \u0|nios2_processor|av_ld_byte0_data\(6);
\u0|nios2_processor|ALT_INV_av_ld_byte0_data\(5) <= NOT \u0|nios2_processor|av_ld_byte0_data\(5);
\u0|nios2_processor|ALT_INV_av_ld_byte0_data\(4) <= NOT \u0|nios2_processor|av_ld_byte0_data\(4);
\u0|nios2_processor|ALT_INV_F_pc\(9) <= NOT \u0|nios2_processor|F_pc\(9);
\u0|nios2_processor|ALT_INV_F_pc\(11) <= NOT \u0|nios2_processor|F_pc\(11);
\u0|nios2_processor|ALT_INV_D_iw\(7) <= NOT \u0|nios2_processor|D_iw\(7);
\u0|nios2_processor|ALT_INV_Add0~45_sumout\ <= NOT \u0|nios2_processor|Add0~45_sumout\;
\u0|nios2_processor|ALT_INV_Add2~49_sumout\ <= NOT \u0|nios2_processor|Add2~49_sumout\;
\u0|nios2_processor|ALT_INV_D_iw\(6) <= NOT \u0|nios2_processor|D_iw\(6);
\u0|nios2_processor|ALT_INV_Add0~41_sumout\ <= NOT \u0|nios2_processor|Add0~41_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(1) <= NOT \u0|nios2_processor|E_shift_rot_result\(1);
\u0|nios2_processor|ALT_INV_Add0~37_sumout\ <= NOT \u0|nios2_processor|Add0~37_sumout\;
\u0|nios2_processor|ALT_INV_Add0~33_sumout\ <= NOT \u0|nios2_processor|Add0~33_sumout\;
\u0|nios2_processor|ALT_INV_D_iw\(9) <= NOT \u0|nios2_processor|D_iw\(9);
\u0|nios2_processor|ALT_INV_Add0~29_sumout\ <= NOT \u0|nios2_processor|Add0~29_sumout\;
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(14) <= NOT \u0|nios2_processor|E_shift_rot_result\(14);
\u0|nios2_processor|ALT_INV_Add0~25_sumout\ <= NOT \u0|nios2_processor|Add0~25_sumout\;
\u0|nios2_processor|ALT_INV_D_iw\(17) <= NOT \u0|nios2_processor|D_iw\(17);
\u0|nios2_processor|ALT_INV_Add0~21_sumout\ <= NOT \u0|nios2_processor|Add0~21_sumout\;
\u0|nios2_processor|ALT_INV_Add0~17_sumout\ <= NOT \u0|nios2_processor|Add0~17_sumout\;
\u0|nios2_processor|ALT_INV_Add0~13_sumout\ <= NOT \u0|nios2_processor|Add0~13_sumout\;
\u0|nios2_processor|ALT_INV_Add0~9_sumout\ <= NOT \u0|nios2_processor|Add0~9_sumout\;
\u0|nios2_processor|ALT_INV_Add0~5_sumout\ <= NOT \u0|nios2_processor|Add0~5_sumout\;
\u0|nios2_processor|ALT_INV_D_iw\(10) <= NOT \u0|nios2_processor|D_iw\(10);
\u0|nios2_processor|ALT_INV_Add0~1_sumout\ <= NOT \u0|nios2_processor|Add0~1_sumout\;
\u0|nios2_processor|ALT_INV_D_iw\(8) <= NOT \u0|nios2_processor|D_iw\(8);
\u0|nios2_processor|ALT_INV_D_iw\(14) <= NOT \u0|nios2_processor|D_iw\(14);
\u0|nios2_processor|ALT_INV_D_iw\(2) <= NOT \u0|nios2_processor|D_iw\(2);
\u0|nios2_processor|ALT_INV_D_iw\(12) <= NOT \u0|nios2_processor|D_iw\(12);
\u0|nios2_processor|ALT_INV_D_iw\(0) <= NOT \u0|nios2_processor|D_iw\(0);
\u0|nios2_processor|ALT_INV_D_iw\(26) <= NOT \u0|nios2_processor|D_iw\(26);
\u0|nios2_processor|ALT_INV_D_iw\(25) <= NOT \u0|nios2_processor|D_iw\(25);
\u0|nios2_processor|ALT_INV_D_iw\(24) <= NOT \u0|nios2_processor|D_iw\(24);
\u0|nios2_processor|ALT_INV_D_iw\(23) <= NOT \u0|nios2_processor|D_iw\(23);
\u0|nios2_processor|ALT_INV_D_iw\(22) <= NOT \u0|nios2_processor|D_iw\(22);
\u0|nios2_processor|ALT_INV_av_ld_byte0_data\(3) <= NOT \u0|nios2_processor|av_ld_byte0_data\(3);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(9);
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(1);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(0) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(2) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(2);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(1);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(2);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(3);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(4);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(5);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(6);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(7);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(8);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(9);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(10);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(11);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(12);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(13);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(14) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(14);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(15) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(15);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(16) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(16);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(17) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(17);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(18) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(18);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(19) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(19);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(20) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(20);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(21) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(21);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(22) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(22);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(23) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(23);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(24);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(25);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(26);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(27);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(28);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(29);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(30);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(31);
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0) <= NOT \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(0);
\u0|nios2_processor|ALT_INV_Add2~45_sumout\ <= NOT \u0|nios2_processor|Add2~45_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(3) <= NOT \u0|nios2_processor|E_src2\(3);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(3) <= NOT \u0|nios2_processor|E_shift_rot_result\(3);
\u0|nios2_processor|ALT_INV_Add2~41_sumout\ <= NOT \u0|nios2_processor|Add2~41_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(2) <= NOT \u0|nios2_processor|E_src2\(2);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(2) <= NOT \u0|nios2_processor|E_shift_rot_result\(2);
\u0|nios2_processor|ALT_INV_Add2~37_sumout\ <= NOT \u0|nios2_processor|Add2~37_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(6) <= NOT \u0|nios2_processor|E_src2\(6);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(6) <= NOT \u0|nios2_processor|E_shift_rot_result\(6);
\u0|nios2_processor|ALT_INV_Add2~33_sumout\ <= NOT \u0|nios2_processor|Add2~33_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(5) <= NOT \u0|nios2_processor|E_src2\(5);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(5) <= NOT \u0|nios2_processor|E_shift_rot_result\(5);
\u0|nios2_processor|ALT_INV_Add2~29_sumout\ <= NOT \u0|nios2_processor|Add2~29_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(13) <= NOT \u0|nios2_processor|E_src2\(13);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(13) <= NOT \u0|nios2_processor|E_shift_rot_result\(13);
\u0|nios2_processor|ALT_INV_Add2~25_sumout\ <= NOT \u0|nios2_processor|Add2~25_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(12) <= NOT \u0|nios2_processor|E_src2\(12);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(12) <= NOT \u0|nios2_processor|E_shift_rot_result\(12);
\u0|nios2_processor|ALT_INV_Add2~21_sumout\ <= NOT \u0|nios2_processor|Add2~21_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(11) <= NOT \u0|nios2_processor|E_src2\(11);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(11) <= NOT \u0|nios2_processor|E_shift_rot_result\(11);
\u0|nios2_processor|ALT_INV_Add2~17_sumout\ <= NOT \u0|nios2_processor|Add2~17_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(10) <= NOT \u0|nios2_processor|E_src2\(10);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(10) <= NOT \u0|nios2_processor|E_shift_rot_result\(10);
\u0|nios2_processor|ALT_INV_Add2~13_sumout\ <= NOT \u0|nios2_processor|Add2~13_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(9) <= NOT \u0|nios2_processor|E_src2\(9);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(9) <= NOT \u0|nios2_processor|E_shift_rot_result\(9);
\u0|nios2_processor|ALT_INV_Add2~9_sumout\ <= NOT \u0|nios2_processor|Add2~9_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(8) <= NOT \u0|nios2_processor|E_src2\(8);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(8) <= NOT \u0|nios2_processor|E_shift_rot_result\(8);
\u0|nios2_processor|ALT_INV_Add2~5_sumout\ <= NOT \u0|nios2_processor|Add2~5_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(7) <= NOT \u0|nios2_processor|E_src2\(7);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(7) <= NOT \u0|nios2_processor|E_shift_rot_result\(7);
\u0|nios2_processor|ALT_INV_Add2~1_sumout\ <= NOT \u0|nios2_processor|Add2~1_sumout\;
\u0|nios2_processor|ALT_INV_E_src2\(4) <= NOT \u0|nios2_processor|E_src2\(4);
\u0|nios2_processor|ALT_INV_E_shift_rot_result\(4) <= NOT \u0|nios2_processor|E_shift_rot_result\(4);
\cam2Percent|ALT_INV_Add2~61_sumout\ <= NOT \cam2Percent|Add2~61_sumout\;
\cam2Percent|ALT_INV_Add2~57_sumout\ <= NOT \cam2Percent|Add2~57_sumout\;
\cam2Percent|ALT_INV_Add2~41_sumout\ <= NOT \cam2Percent|Add2~41_sumout\;
\cam2Percent|ALT_INV_Add2~33_sumout\ <= NOT \cam2Percent|Add2~33_sumout\;
\cam2Percent|ALT_INV_Add2~29_sumout\ <= NOT \cam2Percent|Add2~29_sumout\;
\cam2Percent|ALT_INV_Add2~17_sumout\ <= NOT \cam2Percent|Add2~17_sumout\;
\cam2Percent|ALT_INV_Add2~9_sumout\ <= NOT \cam2Percent|Add2~9_sumout\;
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(0) <= NOT \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(0);
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(1) <= NOT \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(1);
\readOut|ALT_INV_Add0~13_sumout\ <= NOT \readOut|Add0~13_sumout\;
\u0|nios2_processor|ALT_INV_W_alu_result\(3) <= NOT \u0|nios2_processor|W_alu_result\(3);
\u0|nios2_processor|ALT_INV_W_alu_result\(2) <= NOT \u0|nios2_processor|W_alu_result\(2);
\readOut|ALT_INV_Add0~9_sumout\ <= NOT \readOut|Add0~9_sumout\;
\u0|nios2_processor|ALT_INV_W_alu_result\(6) <= NOT \u0|nios2_processor|W_alu_result\(6);
\u0|nios2_processor|ALT_INV_W_alu_result\(5) <= NOT \u0|nios2_processor|W_alu_result\(5);
\u0|nios2_processor|ALT_INV_W_alu_result\(13) <= NOT \u0|nios2_processor|W_alu_result\(13);
\u0|nios2_processor|ALT_INV_W_alu_result\(12) <= NOT \u0|nios2_processor|W_alu_result\(12);
\u0|nios2_processor|ALT_INV_W_alu_result\(11) <= NOT \u0|nios2_processor|W_alu_result\(11);
\u0|nios2_processor|ALT_INV_W_alu_result\(10) <= NOT \u0|nios2_processor|W_alu_result\(10);
\u0|nios2_processor|ALT_INV_W_alu_result\(9) <= NOT \u0|nios2_processor|W_alu_result\(9);
\u0|nios2_processor|ALT_INV_W_alu_result\(7) <= NOT \u0|nios2_processor|W_alu_result\(7);
\u0|nios2_processor|ALT_INV_W_alu_result\(8) <= NOT \u0|nios2_processor|W_alu_result\(8);
\u0|nios2_processor|ALT_INV_W_alu_result\(4) <= NOT \u0|nios2_processor|W_alu_result\(4);
\readOut|ALT_INV_counter\(1) <= NOT \readOut|counter\(1);
\readOut|ALT_INV_counter\(0) <= NOT \readOut|counter\(0);
\readOut|ALT_INV_counter\(2) <= NOT \readOut|counter\(2);
\readOut|ALT_INV_counter\(3) <= NOT \readOut|counter\(3);
\inputCounter|ALT_INV_Add0~21_sumout\ <= NOT \inputCounter|Add0~21_sumout\;
\cam1Percent|ALT_INV_clkCounter\(2) <= NOT \cam1Percent|clkCounter\(2);
\cam1Percent|ALT_INV_clkCounter\(1) <= NOT \cam1Percent|clkCounter\(1);
\cam1Percent|ALT_INV_clkCounter\(3) <= NOT \cam1Percent|clkCounter\(3);
\cam1Percent|ALT_INV_clkCounter\(17) <= NOT \cam1Percent|clkCounter\(17);
\cam1Percent|ALT_INV_clkCounter\(6) <= NOT \cam1Percent|clkCounter\(6);
\cam1Percent|ALT_INV_clkCounter\(5) <= NOT \cam1Percent|clkCounter\(5);
\cam1Percent|ALT_INV_clkCounter\(11) <= NOT \cam1Percent|clkCounter\(11);
\cam1Percent|ALT_INV_clkCounter\(14) <= NOT \cam1Percent|clkCounter\(14);
\cam1Percent|ALT_INV_clkCounter\(4) <= NOT \cam1Percent|clkCounter\(4);
\cam1Percent|ALT_INV_clkCounter\(0) <= NOT \cam1Percent|clkCounter\(0);
\cam1Percent|ALT_INV_clkCounter\(18) <= NOT \cam1Percent|clkCounter\(18);
\cam1Percent|ALT_INV_clkCounter\(10) <= NOT \cam1Percent|clkCounter\(10);
\cam1Percent|ALT_INV_clkCounter\(15) <= NOT \cam1Percent|clkCounter\(15);
\cam1Percent|ALT_INV_clkCounter\(12) <= NOT \cam1Percent|clkCounter\(12);
\cam1Percent|ALT_INV_clkCounter\(7) <= NOT \cam1Percent|clkCounter\(7);
\cam1Percent|ALT_INV_clkCounter\(13) <= NOT \cam1Percent|clkCounter\(13);
\cam1Percent|ALT_INV_clkCounter\(9) <= NOT \cam1Percent|clkCounter\(9);
\cam1Percent|ALT_INV_clkCounter\(8) <= NOT \cam1Percent|clkCounter\(8);
\cam1Percent|ALT_INV_clkCounter\(16) <= NOT \cam1Percent|clkCounter\(16);
\cam2Percent|ALT_INV_clkCounter\(8) <= NOT \cam2Percent|clkCounter\(8);
\cam2Percent|ALT_INV_clkCounter\(13) <= NOT \cam2Percent|clkCounter\(13);
\cam2Percent|ALT_INV_clkCounter\(7) <= NOT \cam2Percent|clkCounter\(7);
\cam2Percent|ALT_INV_clkCounter\(6) <= NOT \cam2Percent|clkCounter\(6);
\cam2Percent|ALT_INV_clkCounter\(5) <= NOT \cam2Percent|clkCounter\(5);
\cam2Percent|ALT_INV_clkCounter\(4) <= NOT \cam2Percent|clkCounter\(4);
\cam2Percent|ALT_INV_clkCounter\(3) <= NOT \cam2Percent|clkCounter\(3);
\cam2Percent|ALT_INV_clkCounter\(2) <= NOT \cam2Percent|clkCounter\(2);
\cam2Percent|ALT_INV_clkCounter\(1) <= NOT \cam2Percent|clkCounter\(1);
\cam2Percent|ALT_INV_clkCounter\(0) <= NOT \cam2Percent|clkCounter\(0);
\cam2Percent|ALT_INV_clkCounter\(18) <= NOT \cam2Percent|clkCounter\(18);
\cam2Percent|ALT_INV_clkCounter\(17) <= NOT \cam2Percent|clkCounter\(17);
\cam2Percent|ALT_INV_clkCounter\(15) <= NOT \cam2Percent|clkCounter\(15);
\cam2Percent|ALT_INV_clkCounter\(14) <= NOT \cam2Percent|clkCounter\(14);
\cam2Percent|ALT_INV_clkCounter\(12) <= NOT \cam2Percent|clkCounter\(12);
\cam2Percent|ALT_INV_clkCounter\(11) <= NOT \cam2Percent|clkCounter\(11);
\cam2Percent|ALT_INV_clkCounter\(10) <= NOT \cam2Percent|clkCounter\(10);
\cam2Percent|ALT_INV_clkCounter\(9) <= NOT \cam2Percent|clkCounter\(9);
\cam2Percent|ALT_INV_clkCounter\(16) <= NOT \cam2Percent|clkCounter\(16);
\readOut|ALT_INV_counter\(5) <= NOT \readOut|counter\(5);
\readOut|ALT_INV_counter\(4) <= NOT \readOut|counter\(4);
\readOut|ALT_INV_counter\(7) <= NOT \readOut|counter\(7);
\readOut|ALT_INV_counter\(6) <= NOT \readOut|counter\(6);
\inputCounter|ALT_INV_counter\(2) <= NOT \inputCounter|counter\(2);
\inputCounter|ALT_INV_counter\(1) <= NOT \inputCounter|counter\(1);
\inputCounter|ALT_INV_counter\(5) <= NOT \inputCounter|counter\(5);
\inputCounter|ALT_INV_counter\(6) <= NOT \inputCounter|counter\(6);
\inputCounter|ALT_INV_counter\(7) <= NOT \inputCounter|counter\(7);
\inputCounter|ALT_INV_counter\(4) <= NOT \inputCounter|counter\(4);
\inputCounter|ALT_INV_counter\(3) <= NOT \inputCounter|counter\(3);

-- Location: FF_X2_Y3_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: FF_X2_Y3_N34
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: FF_X2_Y3_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: FF_X4_Y3_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~q\);

-- Location: FF_X4_Y3_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~q\);

-- Location: FF_X4_Y3_N58
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~q\);

-- Location: FF_X4_Y3_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~q\);

-- Location: FF_X2_Y3_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~q\);

-- Location: LABCELL_X2_Y3_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~5_combout\);

-- Location: FF_X2_Y3_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~q\);

-- Location: LABCELL_X2_Y3_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][3]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout\);

-- Location: FF_X2_Y3_N43
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~q\);

-- Location: LABCELL_X2_Y3_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][4]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout\);

-- Location: FF_X4_Y3_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~q\);

-- Location: LABCELL_X4_Y3_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~11_combout\);

-- Location: FF_X4_Y3_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~q\);

-- Location: LABCELL_X4_Y3_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][2]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~12_combout\);

-- Location: FF_X4_Y3_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~q\);

-- Location: LABCELL_X4_Y3_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout\);

-- Location: FF_X4_Y3_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~q\);

-- Location: LABCELL_X4_Y3_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout\);

-- Location: LABCELL_X2_Y3_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout\);

-- Location: LABCELL_X2_Y3_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout\);

-- Location: LABCELL_X2_Y3_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout\);

-- Location: LABCELL_X4_Y3_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~8_combout\);

-- Location: LABCELL_X4_Y3_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~9_combout\);

-- Location: LABCELL_X4_Y3_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][3]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout\);

-- Location: LABCELL_X4_Y3_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout\);

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam2|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam2|ALT_INV_WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam2|ALT_INV_WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam2|ALT_INV_WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam2|ALT_INV_WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam2|ALT_INV_WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam2|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera2|WideOr5~combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera2|WideOr4~combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera2|ALT_INV_WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera2|ALT_INV_WideOr2~combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera2|WideOr1~combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera2|display\(5),
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera2|ps.lowPower~q\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera1|WideOr5~combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera1|WideOr4~combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera1|ALT_INV_WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera1|ALT_INV_WideOr2~combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera1|WideOr1~combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera1|display\(5),
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera1|ps.lowPower~q\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam1|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam1|ALT_INV_WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam1|ALT_INV_WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam1|ALT_INV_WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam1|ALT_INV_WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam1|ALT_INV_WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \countUpCam1|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X52_Y0_N2
\LEDG[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \start|enable~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDG[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \RECIEVE~input_o\,
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDG[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputCounter|ALT_INV_sampleBit~1_combout\,
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDG[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera2|ALT_INV_myFilm~q\,
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDG[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera2|ALT_INV_myStandby~q\,
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDG[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputCounter|Equal2~1_combout\,
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDG[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera1|ALT_INV_myFilm~q\,
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDG[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \camera1|ALT_INV_myStandby~q\,
	devoe => ww_devoe,
	o => ww_LEDG(7));

-- Location: IOOBUF_X64_Y0_N2
\SEND~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \readOut|outputStream~2_combout\,
	devoe => ww_devoe,
	o => ww_SEND);

-- Location: IOOBUF_X11_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X42_Y3_N54
\cdiv|divided_clocks[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cdiv|divided_clocks[0]~0_combout\ = ( !\cdiv|divided_clocks\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \cdiv|ALT_INV_divided_clocks\(0),
	combout => \cdiv|divided_clocks[0]~0_combout\);

-- Location: FF_X42_Y3_N56
\cdiv|divided_clocks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \cdiv|divided_clocks[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cdiv|divided_clocks\(0));

-- Location: LABCELL_X42_Y3_N0
\cdiv|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cdiv|Add0~17_sumout\ = SUM(( \cdiv|divided_clocks\(1) ) + ( \cdiv|divided_clocks\(0) ) + ( !VCC ))
-- \cdiv|Add0~18\ = CARRY(( \cdiv|divided_clocks\(1) ) + ( \cdiv|divided_clocks\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cdiv|ALT_INV_divided_clocks\(0),
	datad => \cdiv|ALT_INV_divided_clocks\(1),
	cin => GND,
	sumout => \cdiv|Add0~17_sumout\,
	cout => \cdiv|Add0~18\);

-- Location: FF_X42_Y3_N2
\cdiv|divided_clocks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \cdiv|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cdiv|divided_clocks\(1));

-- Location: LABCELL_X42_Y3_N3
\cdiv|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cdiv|Add0~13_sumout\ = SUM(( \cdiv|divided_clocks\(2) ) + ( GND ) + ( \cdiv|Add0~18\ ))
-- \cdiv|Add0~14\ = CARRY(( \cdiv|divided_clocks\(2) ) + ( GND ) + ( \cdiv|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cdiv|ALT_INV_divided_clocks\(2),
	cin => \cdiv|Add0~18\,
	sumout => \cdiv|Add0~13_sumout\,
	cout => \cdiv|Add0~14\);

-- Location: FF_X42_Y3_N5
\cdiv|divided_clocks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \cdiv|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cdiv|divided_clocks\(2));

-- Location: LABCELL_X42_Y3_N6
\cdiv|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cdiv|Add0~9_sumout\ = SUM(( \cdiv|divided_clocks\(3) ) + ( GND ) + ( \cdiv|Add0~14\ ))
-- \cdiv|Add0~10\ = CARRY(( \cdiv|divided_clocks\(3) ) + ( GND ) + ( \cdiv|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cdiv|ALT_INV_divided_clocks\(3),
	cin => \cdiv|Add0~14\,
	sumout => \cdiv|Add0~9_sumout\,
	cout => \cdiv|Add0~10\);

-- Location: FF_X42_Y3_N8
\cdiv|divided_clocks[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \cdiv|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cdiv|divided_clocks\(3));

-- Location: LABCELL_X42_Y3_N9
\cdiv|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cdiv|Add0~5_sumout\ = SUM(( \cdiv|divided_clocks\(4) ) + ( GND ) + ( \cdiv|Add0~10\ ))
-- \cdiv|Add0~6\ = CARRY(( \cdiv|divided_clocks\(4) ) + ( GND ) + ( \cdiv|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \cdiv|ALT_INV_divided_clocks\(4),
	cin => \cdiv|Add0~10\,
	sumout => \cdiv|Add0~5_sumout\,
	cout => \cdiv|Add0~6\);

-- Location: FF_X42_Y3_N11
\cdiv|divided_clocks[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \cdiv|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cdiv|divided_clocks\(4));

-- Location: LABCELL_X42_Y3_N12
\cdiv|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cdiv|Add0~1_sumout\ = SUM(( \cdiv|divided_clocks\(5) ) + ( GND ) + ( \cdiv|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cdiv|ALT_INV_divided_clocks\(5),
	cin => \cdiv|Add0~6\,
	sumout => \cdiv|Add0~1_sumout\);

-- Location: FF_X42_Y3_N17
\cdiv|divided_clocks[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \cdiv|Add0~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cdiv|divided_clocks\(5));

-- Location: LABCELL_X42_Y7_N36
\cmdiv|counter[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cmdiv|counter[0]~2_combout\ = ( !\cmdiv|counter\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cmdiv|ALT_INV_counter\(0),
	combout => \cmdiv|counter[0]~2_combout\);

-- Location: FF_X42_Y7_N41
\cmdiv|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cdiv|divided_clocks\(5),
	asdata => \cmdiv|counter[0]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmdiv|counter\(0));

-- Location: LABCELL_X42_Y7_N21
\cmdiv|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cmdiv|counter~0_combout\ = ( \cmdiv|counter\(1) & ( !\cmdiv|counter\(0) ) ) # ( !\cmdiv|counter\(1) & ( (!\cmdiv|counter\(2) & \cmdiv|counter\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cmdiv|ALT_INV_counter\(2),
	datac => \cmdiv|ALT_INV_counter\(0),
	dataf => \cmdiv|ALT_INV_counter\(1),
	combout => \cmdiv|counter~0_combout\);

-- Location: FF_X42_Y7_N20
\cmdiv|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cdiv|divided_clocks\(5),
	asdata => \cmdiv|counter~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmdiv|counter\(1));

-- Location: LABCELL_X42_Y7_N30
\cmdiv|counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cmdiv|counter~1_combout\ = (!\cmdiv|counter\(2) & (\cmdiv|counter\(0) & \cmdiv|counter\(1))) # (\cmdiv|counter\(2) & (!\cmdiv|counter\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011001000110010001100100011001000110010001100100011001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cmdiv|ALT_INV_counter\(2),
	datab => \cmdiv|ALT_INV_counter\(0),
	datac => \cmdiv|ALT_INV_counter\(1),
	combout => \cmdiv|counter~1_combout\);

-- Location: FF_X42_Y7_N35
\cmdiv|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cdiv|divided_clocks\(5),
	asdata => \cmdiv|counter~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmdiv|counter\(2));

-- Location: LABCELL_X42_Y7_N57
\cmdiv|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cmdiv|Equal0~0_combout\ = ( !\cmdiv|counter\(1) & ( (\cmdiv|counter\(2) & \cmdiv|counter\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cmdiv|ALT_INV_counter\(2),
	datac => \cmdiv|ALT_INV_counter\(0),
	dataf => \cmdiv|ALT_INV_counter\(1),
	combout => \cmdiv|Equal0~0_combout\);

-- Location: FF_X42_Y7_N59
\cmdiv|divided_clock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cdiv|divided_clocks\(5),
	d => \cmdiv|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cmdiv|divided_clock~q\);

-- Location: LABCELL_X42_Y8_N0
\cam2Percent|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~37_sumout\ = SUM(( \cam2Percent|clkCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \cam2Percent|Add2~38\ = CARRY(( \cam2Percent|clkCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(0),
	cin => GND,
	sumout => \cam2Percent|Add2~37_sumout\,
	cout => \cam2Percent|Add2~38\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X37_Y6_N6
\resetInput|prev~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \resetInput|prev~0_combout\ = ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \resetInput|prev~0_combout\);

-- Location: FF_X37_Y6_N8
\resetInput|prev\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \resetInput|prev~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \resetInput|prev~q\);

-- Location: LABCELL_X10_Y2_N12
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X11_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X13_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LABCELL_X16_Y6_N6
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: FF_X16_Y6_N7
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\);

-- Location: FF_X1_Y5_N58
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: JTAG_X0_Y2_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LABCELL_X1_Y3_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X1_Y2_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LABCELL_X1_Y2_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X1_Y2_N59
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: MLABCELL_X3_Y1_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(13),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: FF_X2_Y2_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: MLABCELL_X3_Y1_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(13),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X1_Y2_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: MLABCELL_X3_Y1_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(10),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: FF_X3_Y1_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: MLABCELL_X3_Y1_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(10),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X1_Y2_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: MLABCELL_X3_Y1_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(12),
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X1_Y2_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LABCELL_X1_Y2_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X1_Y2_N32
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LABCELL_X2_Y2_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X2_Y2_N50
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: MLABCELL_X3_Y1_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: FF_X2_Y2_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LABCELL_X1_Y2_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X1_Y2_N56
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LABCELL_X2_Y2_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X2_Y2_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LABCELL_X2_Y2_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X1_Y2_N35
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LABCELL_X1_Y2_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1_combout\);

-- Location: FF_X1_Y2_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LABCELL_X1_Y3_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X1_Y2_N47
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: MLABCELL_X3_Y3_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X3_Y3_N35
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: MLABCELL_X3_Y3_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111100001100110011110000110011001111000011001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X3_Y3_N32
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: MLABCELL_X3_Y3_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(2),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X1_Y2_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: MLABCELL_X3_Y1_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111111111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: FF_X2_Y2_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: MLABCELL_X3_Y3_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout\);

-- Location: FF_X3_Y3_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: MLABCELL_X3_Y3_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X3_Y3_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: MLABCELL_X3_Y3_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X3_Y3_N40
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: MLABCELL_X3_Y3_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X3_Y3_N37
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X3_Y3_N59
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: FF_X3_Y3_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: FF_X3_Y3_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: MLABCELL_X3_Y3_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X3_Y3_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: FF_X3_Y3_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: MLABCELL_X3_Y3_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X3_Y3_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: MLABCELL_X3_Y3_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(9),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: MLABCELL_X3_Y1_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X3_Y1_N44
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LABCELL_X1_Y2_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X1_Y2_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: MLABCELL_X3_Y3_N6
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LABCELL_X10_Y4_N42
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X2_Y2_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000011000100110001001111111100111111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datag => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12_combout\);

-- Location: FF_X2_Y2_N44
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: LABCELL_X2_Y2_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010000110111110001000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout\);

-- Location: FF_X2_Y2_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~5_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: LABCELL_X1_Y2_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LABCELL_X1_Y2_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000001000100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\);

-- Location: FF_X2_Y2_N35
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LABCELL_X1_Y3_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101000000010100010100000001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	dataf => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LABCELL_X1_Y3_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout\);

-- Location: LABCELL_X2_Y3_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout\);

-- Location: LABCELL_X1_Y3_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~1_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\);

-- Location: FF_X1_Y3_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LABCELL_X1_Y3_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011001100101000001100110010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\);

-- Location: LABCELL_X1_Y3_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	datac => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~9_combout\);

-- Location: LABCELL_X1_Y3_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000001001111010000000001111100010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~10_combout\);

-- Location: LABCELL_X1_Y3_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100011011001100111011101100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~2_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[4]~10_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\);

-- Location: FF_X1_Y3_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LABCELL_X1_Y3_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100011101010101010001110101000111000011110100011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datac => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: FF_X1_Y3_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LABCELL_X1_Y2_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110010101100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\);

-- Location: FF_X2_Y2_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LABCELL_X4_Y3_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\);

-- Location: MLABCELL_X3_Y1_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: MLABCELL_X3_Y3_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~16_combout\);

-- Location: LABCELL_X2_Y3_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001001000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~16_combout\,
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\);

-- Location: FF_X4_Y3_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~q\);

-- Location: LABCELL_X4_Y3_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[2][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\);

-- Location: LABCELL_X2_Y3_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000101111001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~9_combout\);

-- Location: LABCELL_X2_Y3_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110000100000000111000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout\);

-- Location: LABCELL_X2_Y3_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~9_combout\,
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\);

-- Location: FF_X4_Y3_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~q\);

-- Location: LABCELL_X9_Y5_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[13]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[13]~feeder_combout\);

-- Location: MLABCELL_X21_Y4_N36
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\ = ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\);

-- Location: LABCELL_X23_Y7_N57
\u0|nios2_processor|D_ctrl_shift_rot_right~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_shift_rot_right~0_combout\ = ( \u0|nios2_processor|D_ctrl_shift_logical~0_combout\ & ( \u0|nios2_processor|D_iw\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_shift_logical~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(14),
	combout => \u0|nios2_processor|D_ctrl_shift_rot_right~0_combout\);

-- Location: FF_X23_Y7_N58
\u0|nios2_processor|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_shift_rot_right~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_shift_rot_right~q\);

-- Location: LABCELL_X23_Y7_N51
\u0|nios2_processor|D_ctrl_rot_right~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_rot_right~0_combout\ = ( \u0|nios2_processor|D_ctrl_shift_logical~0_combout\ & ( (!\u0|nios2_processor|D_iw\(15) & \u0|nios2_processor|D_iw\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(14),
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_shift_logical~0_combout\,
	combout => \u0|nios2_processor|D_ctrl_rot_right~0_combout\);

-- Location: FF_X23_Y7_N52
\u0|nios2_processor|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_rot_right~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_rot_right~q\);

-- Location: LABCELL_X23_Y5_N57
\u0|nios2_processor|D_logic_op_raw[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_logic_op_raw[0]~1_combout\ = ( \u0|nios2_processor|D_iw\(14) & ( (\u0|nios2_processor|Equal2~0_combout\) # (\u0|nios2_processor|D_iw\(3)) ) ) # ( !\u0|nios2_processor|D_iw\(14) & ( (\u0|nios2_processor|D_iw\(3) & 
-- !\u0|nios2_processor|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(14),
	combout => \u0|nios2_processor|D_logic_op_raw[0]~1_combout\);

-- Location: LABCELL_X11_Y5_N24
\u0|nios2_processor|D_logic_op[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_logic_op[0]~1_combout\ = ( \u0|nios2_processor|D_logic_op_raw[0]~1_combout\ ) # ( !\u0|nios2_processor|D_logic_op_raw[0]~1_combout\ & ( !\u0|nios2_processor|D_ctrl_alu_force_xor~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111111111111111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~2_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_logic_op_raw[0]~1_combout\,
	combout => \u0|nios2_processor|D_logic_op[0]~1_combout\);

-- Location: FF_X11_Y5_N25
\u0|nios2_processor|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_logic_op[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_logic_op\(0));

-- Location: FF_X3_Y3_N8
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: MLABCELL_X3_Y3_N9
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = ( \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X3_Y3_N11
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X3_Y3_N14
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X3_Y3_N10
\u0|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(3));

-- Location: MLABCELL_X3_Y3_N0
\u0|rst_controller|r_sync_rst_chain~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~1_combout\ = (\u0|rst_controller|altera_reset_synchronizer_int_chain\(2) & \u0|rst_controller|r_sync_rst_chain\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2),
	datac => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(3),
	combout => \u0|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X3_Y3_N2
\u0|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(2));

-- Location: MLABCELL_X3_Y3_N15
\u0|rst_controller|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|always2~0_combout\ = ( \u0|rst_controller|r_sync_rst_chain\(2) & ( \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ ) ) # ( !\u0|rst_controller|r_sync_rst_chain\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	datae => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(2),
	combout => \u0|rst_controller|always2~0_combout\);

-- Location: FF_X3_Y3_N16
\u0|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_early_rst~q\);

-- Location: MLABCELL_X15_Y7_N51
\u0|nios2_processor|d_writedata[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[8]~feeder_combout\ = \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \u0|nios2_processor|d_writedata[8]~feeder_combout\);

-- Location: LABCELL_X11_Y3_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[0]~feeder_combout\);

-- Location: LABCELL_X22_Y4_N27
\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = ( \u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ & ( (\u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\ & 
-- (!\u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & !\u0|mm_interconnect_0|router_001|Equal11~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_agent|ALT_INV_cp_valid~combout\,
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~1_combout\,
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: LABCELL_X22_Y4_N18
\u0|mm_interconnect_0|cmd_mux|update_grant~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\ ) ) # ( !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\);

-- Location: LABCELL_X22_Y4_N21
\u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\);

-- Location: FF_X22_Y4_N23
\u0|mm_interconnect_0|cmd_mux|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\);

-- Location: LABCELL_X22_Y4_N36
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\ & ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\)))) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\ & ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & ( (\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|packet_in_progress~q\ & ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ((\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\)))) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- ((!\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) # (!\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011001000000000000000000001010101111111110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_packet_in_progress~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X22_Y4_N41
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1));

-- Location: LABCELL_X22_Y4_N42
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\ = ( !\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_grant[1]~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X22_Y4_N44
\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0));

-- Location: LABCELL_X22_Y4_N3
\u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( (\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1) & \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & ( (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ((!\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0)) # (\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(0),
	datad => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\);

-- Location: FF_X22_Y4_N5
\u0|mm_interconnect_0|cmd_mux|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|saved_grant\(1));

-- Location: LABCELL_X9_Y3_N12
\u0|mm_interconnect_0|cmd_mux|src_data[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(39) = ( \u0|nios2_processor|W_alu_result\(3) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_processor|F_pc\(1))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) ) # ( 
-- !\u0|nios2_processor|W_alu_result\(3) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_processor|F_pc\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_processor|ALT_INV_F_pc\(1),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(39));

-- Location: FF_X9_Y3_N14
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(1));

-- Location: MLABCELL_X21_Y7_N51
\u0|nios2_processor|E_src2[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[5]~feeder_combout\ = ( \u0|nios2_processor|D_iw[11]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_src2[5]~feeder_combout\);

-- Location: LABCELL_X17_Y7_N3
\u0|nios2_processor|Equal101~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal101~2_combout\ = ( !\u0|nios2_processor|D_iw\(16) & ( \u0|nios2_processor|D_iw[11]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(16),
	combout => \u0|nios2_processor|Equal101~2_combout\);

-- Location: LABCELL_X9_Y5_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[12]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[12]~feeder_combout\);

-- Location: MLABCELL_X15_Y7_N57
\u0|mm_interconnect_0|cmd_mux|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(8),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout\);

-- Location: FF_X15_Y7_N58
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(8));

-- Location: LABCELL_X2_Y2_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LABCELL_X2_Y2_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100000001000000000000000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\,
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: MLABCELL_X3_Y1_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: FF_X3_Y1_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: MLABCELL_X3_Y1_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011111111111100110011011101110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: FF_X2_Y2_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LABCELL_X4_Y2_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~16_combout\ = 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (\altera_internal_jtag~TDIUTAP\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~16_combout\);

-- Location: LABCELL_X2_Y3_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\);

-- Location: LABCELL_X2_Y3_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~15_combout\);

-- Location: LABCELL_X2_Y3_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010001000000000001000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~15_combout\,
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\);

-- Location: FF_X2_Y3_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~q\);

-- Location: LABCELL_X2_Y3_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][0]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\);

-- Location: LABCELL_X2_Y2_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout\);

-- Location: LABCELL_X2_Y3_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_proc~0_combout\,
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~1_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\);

-- Location: FF_X2_Y3_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: LABCELL_X2_Y3_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2_combout\);

-- Location: FF_X2_Y3_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~q\);

-- Location: LABCELL_X2_Y3_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_shadow_irf_reg[1][1]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout\);

-- Location: FF_X2_Y3_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: MLABCELL_X3_Y2_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[37]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[37]~15_combout\ = ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)))) ) ) ) # ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- (((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100110011000100000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[37]~15_combout\);

-- Location: FF_X4_Y2_N29
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~16_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[37]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(37));

-- Location: LABCELL_X4_Y2_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~14_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(37) & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ 
-- & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(37),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~14_combout\);

-- Location: FF_X4_Y2_N25
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~14_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[37]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(36));

-- Location: LABCELL_X7_Y2_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|Mux37~0_combout\ = ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LABCELL_X1_Y4_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_uir\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_uir~combout\ = ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_uir~combout\);

-- Location: FF_X3_Y2_N5
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|Mux37~0_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.100~q\);

-- Location: LABCELL_X1_Y4_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ = ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: MLABCELL_X3_Y2_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ = 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: MLABCELL_X3_Y2_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~56_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & ( 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0))))) # 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(35)))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(35) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000001100010010000000110001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(35),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|ALT_INV_dreg\(0),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~56_combout\);

-- Location: MLABCELL_X3_Y2_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~17_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~56_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.100~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(36))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.100~q\ & ((\altera_internal_jtag~TDIUTAP\)))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~56_combout\ & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.100~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(36))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.100~q\ & ((\altera_internal_jtag~TDIUTAP\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111111111110100011100000000010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(36),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_DRsize.100~q\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~56_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~17_combout\);

-- Location: FF_X3_Y2_N38
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(35));

-- Location: LABCELL_X4_Y2_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_udr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_udr~0_combout\ = ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8) & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: FF_X4_Y2_N38
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: FF_X4_Y2_N41
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X4_Y2_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_udr~q\);

-- Location: LABCELL_X4_Y2_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_udr~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_sync2_udr~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\(0),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X4_Y2_N11
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\);

-- Location: FF_X8_Y3_N50
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35));

-- Location: FF_X1_Y4_N28
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X2_Y4_N10
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: FF_X9_Y4_N59
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_uir~q\);

-- Location: LABCELL_X9_Y4_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|sync2_uir~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_sync2_uir~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: FF_X9_Y4_N56
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir~q\);

-- Location: FF_X9_Y4_N47
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir\(0));

-- Location: FF_X9_Y4_N53
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|enable_action_strobe~q\);

-- Location: FF_X9_Y4_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir\(1));

-- Location: LABCELL_X9_Y4_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|enable_action_strobe~q\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir\(1) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_ir\(0),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_enable_action_strobe~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_ir\(1),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: MLABCELL_X8_Y3_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_wirecell_combout\ = ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_wirecell_combout\);

-- Location: LABCELL_X4_Y3_N9
\u0|mm_interconnect_0|cmd_mux|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\);

-- Location: FF_X4_Y3_N11
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(0));

-- Location: MLABCELL_X8_Y2_N48
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(5),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X8_Y2_N49
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(5));

-- Location: LABCELL_X9_Y4_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\ = ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir\(0) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|enable_action_strobe~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ir\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_ir\(1),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_ir\(0),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_enable_action_strobe~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\);

-- Location: FF_X4_Y2_N32
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(37),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(37));

-- Location: FF_X4_Y2_N35
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(36),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(36));

-- Location: LABCELL_X4_Y2_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\ = ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(37) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(36) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg[31]~0_combout\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(37),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(36),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\);

-- Location: FF_X9_Y2_N25
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(5),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(5));

-- Location: FF_X8_Y2_N50
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(9),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(9));

-- Location: FF_X7_Y2_N28
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(9),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(9));

-- Location: MLABCELL_X8_Y3_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~17_sumout\ = SUM(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) ) 
-- + ( VCC ) + ( !VCC ))
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~18\ = CARRY(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) ) + ( 
-- VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(2),
	cin => GND,
	sumout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~17_sumout\,
	cout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~18\);

-- Location: LABCELL_X1_Y4_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~35_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ 
-- & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~35_combout\);

-- Location: MLABCELL_X3_Y2_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~33_combout\ = ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001110000000000000111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~33_combout\);

-- Location: FF_X4_Y2_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(27),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(27));

-- Location: FF_X7_Y2_N49
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(27),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(27));

-- Location: LABCELL_X9_Y3_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(30),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~feeder_combout\);

-- Location: MLABCELL_X8_Y3_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~13_sumout\ = SUM(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(3) ) 
-- + ( GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~18\ ))
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~14\ = CARRY(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(3) ) + ( 
-- GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(3),
	cin => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~18\,
	sumout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~13_sumout\,
	cout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~14\);

-- Location: LABCELL_X4_Y3_N42
\u0|mm_interconnect_0|cmd_mux|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\);

-- Location: FF_X4_Y3_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(1));

-- Location: LABCELL_X9_Y3_N48
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[22]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(25),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[22]~feeder_combout\);

-- Location: FF_X19_Y7_N7
\u0|nios2_processor|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_jmp_direct~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_jmp_direct~q\);

-- Location: LABCELL_X22_Y7_N3
\u0|nios2_processor|R_src1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1~1_combout\ = ( \u0|nios2_processor|R_ctrl_jmp_direct~q\ & ( \u0|nios2_processor|E_valid~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_valid~q\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_jmp_direct~q\,
	combout => \u0|nios2_processor|R_src1~1_combout\);

-- Location: LABCELL_X27_Y5_N0
\u0|nios2_processor|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~41_sumout\ = SUM(( \u0|nios2_processor|F_pc\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|nios2_processor|Add0~42\ = CARRY(( \u0|nios2_processor|F_pc\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_F_pc\(0),
	cin => GND,
	sumout => \u0|nios2_processor|Add0~41_sumout\,
	cout => \u0|nios2_processor|Add0~42\);

-- Location: LABCELL_X27_Y5_N3
\u0|nios2_processor|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~45_sumout\ = SUM(( \u0|nios2_processor|F_pc\(1) ) + ( GND ) + ( \u0|nios2_processor|Add0~42\ ))
-- \u0|nios2_processor|Add0~46\ = CARRY(( \u0|nios2_processor|F_pc\(1) ) + ( GND ) + ( \u0|nios2_processor|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(1),
	cin => \u0|nios2_processor|Add0~42\,
	sumout => \u0|nios2_processor|Add0~45_sumout\,
	cout => \u0|nios2_processor|Add0~46\);

-- Location: LABCELL_X27_Y5_N6
\u0|nios2_processor|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~1_sumout\ = SUM(( \u0|nios2_processor|F_pc\(2) ) + ( GND ) + ( \u0|nios2_processor|Add0~46\ ))
-- \u0|nios2_processor|Add0~2\ = CARRY(( \u0|nios2_processor|F_pc\(2) ) + ( GND ) + ( \u0|nios2_processor|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_F_pc\(2),
	cin => \u0|nios2_processor|Add0~46\,
	sumout => \u0|nios2_processor|Add0~1_sumout\,
	cout => \u0|nios2_processor|Add0~2\);

-- Location: LABCELL_X27_Y5_N9
\u0|nios2_processor|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~33_sumout\ = SUM(( \u0|nios2_processor|F_pc\(3) ) + ( GND ) + ( \u0|nios2_processor|Add0~2\ ))
-- \u0|nios2_processor|Add0~34\ = CARRY(( \u0|nios2_processor|F_pc\(3) ) + ( GND ) + ( \u0|nios2_processor|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(3),
	cin => \u0|nios2_processor|Add0~2\,
	sumout => \u0|nios2_processor|Add0~33_sumout\,
	cout => \u0|nios2_processor|Add0~34\);

-- Location: LABCELL_X9_Y5_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[9]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[9]~feeder_combout\);

-- Location: MLABCELL_X8_Y3_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~9_sumout\ = SUM(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(4) ) 
-- + ( GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~14\ ))
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~10\ = CARRY(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(4) ) + ( 
-- GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(4),
	cin => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~14\,
	sumout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~9_sumout\,
	cout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~10\);

-- Location: MLABCELL_X8_Y3_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~21_sumout\ = SUM(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(5) ) 
-- + ( GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~10\ ))
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~22\ = CARRY(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(5) ) + ( 
-- GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(5),
	cin => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~10\,
	sumout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~21_sumout\,
	cout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~22\);

-- Location: FF_X8_Y3_N10
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~21_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(29),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(5));

-- Location: LABCELL_X9_Y3_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[3]~3_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(5) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(3)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(5) & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ 
-- & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(3),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(5),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: MLABCELL_X8_Y3_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~25_sumout\ = SUM(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(6) ) 
-- + ( GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~22\ ))
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~26\ = CARRY(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(6) ) + ( 
-- GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(6),
	cin => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~22\,
	sumout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~25_sumout\,
	cout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~26\);

-- Location: FF_X8_Y3_N13
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~25_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(30),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(6));

-- Location: MLABCELL_X6_Y3_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[4]~4_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(4) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(6)) 
-- ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(4) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(6),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(4),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LABCELL_X27_Y5_N12
\u0|nios2_processor|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~37_sumout\ = SUM(( \u0|nios2_processor|F_pc\(4) ) + ( GND ) + ( \u0|nios2_processor|Add0~34\ ))
-- \u0|nios2_processor|Add0~38\ = CARRY(( \u0|nios2_processor|F_pc\(4) ) + ( GND ) + ( \u0|nios2_processor|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_F_pc\(4),
	cin => \u0|nios2_processor|Add0~34\,
	sumout => \u0|nios2_processor|Add0~37_sumout\,
	cout => \u0|nios2_processor|Add0~38\);

-- Location: LABCELL_X13_Y3_N6
\u0|nios2_processor|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal0~0_combout\ = (\u0|nios2_processor|D_iw\(4)) # (\u0|nios2_processor|D_iw\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|Equal0~0_combout\);

-- Location: LABCELL_X17_Y6_N57
\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ = ( !\u0|nios2_processor|D_iw\(2) & ( (!\u0|nios2_processor|D_iw\(0) & (!\u0|nios2_processor|D_iw\(5) & !\u0|nios2_processor|Equal0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(5),
	datad => \u0|nios2_processor|ALT_INV_Equal0~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(2),
	combout => \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LABCELL_X9_Y5_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[22]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[22]~feeder_combout\);

-- Location: MLABCELL_X15_Y3_N57
\u0|mm_interconnect_0|cmd_mux_001|src_data[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(42) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(4) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result\(6)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(4) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	datab => \u0|nios2_processor|ALT_INV_F_pc\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: MLABCELL_X21_Y7_N18
\u0|nios2_processor|E_src2[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[7]~feeder_combout\ = \u0|nios2_processor|D_iw\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(13),
	combout => \u0|nios2_processor|E_src2[7]~feeder_combout\);

-- Location: LABCELL_X9_Y5_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[23]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[23]~feeder_combout\);

-- Location: MLABCELL_X21_Y7_N36
\u0|nios2_processor|E_src2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[8]~feeder_combout\ = ( \u0|nios2_processor|D_iw\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(14),
	combout => \u0|nios2_processor|E_src2[8]~feeder_combout\);

-- Location: MLABCELL_X15_Y6_N42
\u0|nios2_processor|D_ctrl_hi_imm16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_hi_imm16~0_combout\ = ( \u0|nios2_processor|D_iw\(5) & ( \u0|nios2_processor|D_iw\(4) & ( (\u0|nios2_processor|D_iw\(2) & (!\u0|nios2_processor|D_iw\(1) & !\u0|nios2_processor|D_iw\(0))) ) ) ) # ( \u0|nios2_processor|D_iw\(5) & 
-- ( !\u0|nios2_processor|D_iw\(4) & ( (\u0|nios2_processor|D_iw\(3) & (\u0|nios2_processor|D_iw\(2) & (!\u0|nios2_processor|D_iw\(1) & !\u0|nios2_processor|D_iw\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|D_ctrl_hi_imm16~0_combout\);

-- Location: FF_X15_Y6_N43
\u0|nios2_processor|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_hi_imm16~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_hi_imm16~q\);

-- Location: LABCELL_X17_Y7_N33
\u0|nios2_processor|Equal101~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal101~5_combout\ = (!\u0|nios2_processor|D_iw\(12) & (!\u0|nios2_processor|D_iw\(13) & \u0|nios2_processor|Equal2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(12),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(13),
	datad => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	combout => \u0|nios2_processor|Equal101~5_combout\);

-- Location: LABCELL_X17_Y7_N24
\u0|nios2_processor|Equal101~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal101~4_combout\ = ( !\u0|nios2_processor|D_iw\(14) & ( (!\u0|nios2_processor|D_iw\(15) & \u0|nios2_processor|Equal101~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datac => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(14),
	combout => \u0|nios2_processor|Equal101~4_combout\);

-- Location: LABCELL_X18_Y7_N45
\u0|nios2_processor|Equal101~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal101~6_combout\ = ( \u0|nios2_processor|Equal101~4_combout\ & ( \u0|nios2_processor|Equal101~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_Equal101~5_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Equal101~4_combout\,
	combout => \u0|nios2_processor|Equal101~6_combout\);

-- Location: LABCELL_X17_Y7_N27
\u0|nios2_processor|Equal101~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal101~7_combout\ = ( \u0|nios2_processor|Equal101~5_combout\ & ( (\u0|nios2_processor|Equal101~2_combout\ & (!\u0|nios2_processor|D_iw\(15) & \u0|nios2_processor|D_iw\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_processor|ALT_INV_Equal101~5_combout\,
	combout => \u0|nios2_processor|Equal101~7_combout\);

-- Location: LABCELL_X16_Y7_N48
\u0|nios2_processor|D_ctrl_retaddr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_retaddr~1_combout\ = ( \u0|nios2_processor|D_iw\(13) & ( (\u0|nios2_processor|D_iw\(14) & (!\u0|nios2_processor|D_iw\(16) $ (!\u0|nios2_processor|D_iw\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001111000000000000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(16),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(13),
	combout => \u0|nios2_processor|D_ctrl_retaddr~1_combout\);

-- Location: LABCELL_X16_Y7_N24
\u0|nios2_processor|D_ctrl_retaddr~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_retaddr~2_combout\ = ( \u0|nios2_processor|D_iw\(14) & ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( (!\u0|nios2_processor|D_ctrl_break~0_combout\ & ((!\u0|nios2_processor|Equal2~0_combout\) # 
-- ((!\u0|nios2_processor|D_ctrl_retaddr~1_combout\) # (\u0|nios2_processor|D_iw\(12))))) ) ) ) # ( !\u0|nios2_processor|D_iw\(14) & ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( (!\u0|nios2_processor|Equal2~0_combout\) # 
-- ((!\u0|nios2_processor|D_ctrl_retaddr~1_combout\) # (\u0|nios2_processor|D_iw\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111111110010001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_ctrl_break~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_retaddr~1_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(12),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \u0|nios2_processor|D_ctrl_retaddr~2_combout\);

-- Location: MLABCELL_X15_Y7_N24
\u0|nios2_processor|Equal2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~13_combout\ = ( \u0|nios2_processor|D_iw\(0) & ( !\u0|nios2_processor|D_iw\(5) & ( (!\u0|nios2_processor|D_iw\(4) & (!\u0|nios2_processor|D_iw\(3) & (!\u0|nios2_processor|D_iw\(2) & !\u0|nios2_processor|D_iw\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(0),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(5),
	combout => \u0|nios2_processor|Equal2~13_combout\);

-- Location: LABCELL_X17_Y7_N51
\u0|nios2_processor|D_ctrl_force_src2_zero~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_force_src2_zero~0_combout\ = ( \u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & ( (!\u0|nios2_processor|D_iw\(15) & (!\u0|nios2_processor|D_iw\(16) & (\u0|nios2_processor|D_iw\(13)))) # (\u0|nios2_processor|D_iw\(15) & 
-- ((!\u0|nios2_processor|D_iw\(13) & (!\u0|nios2_processor|D_iw\(16))) # (\u0|nios2_processor|D_iw\(13) & ((!\u0|nios2_processor|D_iw\(14)))))) ) ) # ( !\u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & ( (\u0|nios2_processor|D_iw\(16) & 
-- (\u0|nios2_processor|D_iw\(15) & (\u0|nios2_processor|D_iw\(13) & !\u0|nios2_processor|D_iw\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000101011001010000010101100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(16),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(13),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	combout => \u0|nios2_processor|D_ctrl_force_src2_zero~0_combout\);

-- Location: LABCELL_X17_Y7_N18
\u0|nios2_processor|D_ctrl_force_src2_zero~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_force_src2_zero~1_combout\ = ( \u0|nios2_processor|D_ctrl_force_src2_zero~0_combout\ & ( (!\u0|nios2_processor|Equal2~13_combout\ & ((!\u0|nios2_processor|Equal2~0_combout\) # (\u0|nios2_processor|D_iw\(12)))) ) ) # ( 
-- !\u0|nios2_processor|D_ctrl_force_src2_zero~0_combout\ & ( !\u0|nios2_processor|Equal2~13_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010000010101010101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal2~13_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(12),
	datad => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_force_src2_zero~0_combout\,
	combout => \u0|nios2_processor|D_ctrl_force_src2_zero~1_combout\);

-- Location: LABCELL_X18_Y7_N36
\u0|nios2_processor|D_ctrl_force_src2_zero~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_force_src2_zero~2_combout\ = ( \u0|nios2_processor|D_ctrl_force_src2_zero~1_combout\ & ( ((!\u0|nios2_processor|D_ctrl_retaddr~2_combout\) # (\u0|nios2_processor|Equal101~7_combout\)) # (\u0|nios2_processor|Equal101~6_combout\) 
-- ) ) # ( !\u0|nios2_processor|D_ctrl_force_src2_zero~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_Equal101~6_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal101~7_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_ctrl_retaddr~2_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_force_src2_zero~1_combout\,
	combout => \u0|nios2_processor|D_ctrl_force_src2_zero~2_combout\);

-- Location: FF_X18_Y7_N37
\u0|nios2_processor|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_force_src2_zero~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_force_src2_zero~q\);

-- Location: LABCELL_X19_Y5_N12
\u0|nios2_processor|R_src2_lo~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_lo~0_combout\ = ( \u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( \u0|nios2_processor|R_ctrl_force_src2_zero~q\ ) ) # ( !\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( \u0|nios2_processor|R_ctrl_force_src2_zero~q\ ) ) # ( 
-- \u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( !\u0|nios2_processor|R_ctrl_force_src2_zero~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_force_src2_zero~q\,
	combout => \u0|nios2_processor|R_src2_lo~0_combout\);

-- Location: FF_X16_Y5_N50
\u0|nios2_processor|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_valid~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_valid~q\);

-- Location: LABCELL_X19_Y7_N21
\u0|nios2_processor|R_ctrl_br_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_ctrl_br_nxt~0_combout\ = ( \u0|nios2_processor|D_iw\(2) & ( (\u0|nios2_processor|D_iw\(1) & !\u0|nios2_processor|D_iw\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(0),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(2),
	combout => \u0|nios2_processor|R_ctrl_br_nxt~0_combout\);

-- Location: FF_X16_Y5_N11
\u0|nios2_processor|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[11]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(11));

-- Location: LABCELL_X16_Y5_N18
\u0|nios2_processor|R_src2_use_imm~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_use_imm~0_combout\ = ( \u0|nios2_processor|D_ctrl_b_is_dst~0_combout\ & ( (!\u0|nios2_processor|R_valid~q\ & (((!\u0|nios2_processor|D_ctrl_shift_logical~0_combout\) # (\u0|nios2_processor|D_iw\(11))))) # 
-- (\u0|nios2_processor|R_valid~q\ & (!\u0|nios2_processor|R_ctrl_br_nxt~0_combout\ & ((!\u0|nios2_processor|D_ctrl_shift_logical~0_combout\) # (\u0|nios2_processor|D_iw\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000001110111000000000000000001110000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_valid~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_br_nxt~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_shift_logical~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(11),
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	combout => \u0|nios2_processor|R_src2_use_imm~0_combout\);

-- Location: LABCELL_X16_Y7_N6
\u0|nios2_processor|R_src2_use_imm~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_use_imm~1_combout\ = ( !\u0|nios2_processor|R_src2_use_imm~0_combout\ & ( \u0|nios2_processor|D_iw\(1) ) ) # ( \u0|nios2_processor|R_src2_use_imm~0_combout\ & ( !\u0|nios2_processor|D_iw\(1) & ( (\u0|nios2_processor|D_iw\(2) & 
-- \u0|nios2_processor|D_iw\(0)) ) ) ) # ( !\u0|nios2_processor|R_src2_use_imm~0_combout\ & ( !\u0|nios2_processor|D_iw\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000100010001000111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datae => \u0|nios2_processor|ALT_INV_R_src2_use_imm~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(1),
	combout => \u0|nios2_processor|R_src2_use_imm~1_combout\);

-- Location: FF_X16_Y7_N8
\u0|nios2_processor|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_use_imm~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_src2_use_imm~q\);

-- Location: FF_X21_Y7_N37
\u0|nios2_processor|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[8]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(8));

-- Location: LABCELL_X27_Y5_N15
\u0|nios2_processor|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~5_sumout\ = SUM(( \u0|nios2_processor|F_pc\(5) ) + ( GND ) + ( \u0|nios2_processor|Add0~38\ ))
-- \u0|nios2_processor|Add0~6\ = CARRY(( \u0|nios2_processor|F_pc\(5) ) + ( GND ) + ( \u0|nios2_processor|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(5),
	cin => \u0|nios2_processor|Add0~38\,
	sumout => \u0|nios2_processor|Add0~5_sumout\,
	cout => \u0|nios2_processor|Add0~6\);

-- Location: LABCELL_X27_Y5_N18
\u0|nios2_processor|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~9_sumout\ = SUM(( \u0|nios2_processor|F_pc\(6) ) + ( GND ) + ( \u0|nios2_processor|Add0~6\ ))
-- \u0|nios2_processor|Add0~10\ = CARRY(( \u0|nios2_processor|F_pc\(6) ) + ( GND ) + ( \u0|nios2_processor|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_F_pc\(6),
	cin => \u0|nios2_processor|Add0~6\,
	sumout => \u0|nios2_processor|Add0~9_sumout\,
	cout => \u0|nios2_processor|Add0~10\);

-- Location: LABCELL_X27_Y6_N51
\u0|nios2_processor|F_pc_no_crst_nxt[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[6]~4_combout\ = ( \u0|nios2_processor|Add0~9_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\) # (\u0|nios2_processor|Add2~9_sumout\))) ) ) # ( 
-- !\u0|nios2_processor|Add0~9_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & \u0|nios2_processor|Add2~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add2~9_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_Add0~9_sumout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[6]~4_combout\);

-- Location: FF_X27_Y6_N53
\u0|nios2_processor|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[6]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(6));

-- Location: MLABCELL_X15_Y3_N21
\u0|mm_interconnect_0|cmd_mux_001|src_data[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(44) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(6) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result[8]~DUPLICATE_q\) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(6) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_W_alu_result[8]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_F_pc\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: MLABCELL_X21_Y4_N51
\u0|nios2_processor|E_src2[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[9]~feeder_combout\ = ( \u0|nios2_processor|D_iw\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(15),
	combout => \u0|nios2_processor|E_src2[9]~feeder_combout\);

-- Location: LABCELL_X9_Y5_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[24]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[24]~feeder_combout\);

-- Location: MLABCELL_X15_Y3_N0
\u0|mm_interconnect_0|cmd_mux|src_data[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(45) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|nios2_processor|W_alu_result\(9))) # (\u0|nios2_processor|F_pc\(7)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|nios2_processor|W_alu_result\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(7),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(9),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(45));

-- Location: FF_X15_Y3_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(7));

-- Location: MLABCELL_X8_Y3_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~29_sumout\ = SUM(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(7) ) 
-- + ( GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~26\ ))
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~30\ = CARRY(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(7) ) + ( 
-- GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(7),
	cin => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~26\,
	sumout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~29_sumout\,
	cout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~30\);

-- Location: FF_X8_Y3_N16
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~29_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(31),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(7));

-- Location: MLABCELL_X8_Y3_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~33_sumout\ = SUM(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(8) ) 
-- + ( GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~30\ ))
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~34\ = CARRY(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(8) ) + ( 
-- GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(8),
	cin => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~30\,
	sumout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~33_sumout\,
	cout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~34\);

-- Location: FF_X9_Y4_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: FF_X9_Y4_N4
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LABCELL_X10_Y2_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(24)) # 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~q\ & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000111110101111101000110000001100001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(24),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_resetlatch~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X10_Y2_N52
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~q\);

-- Location: MLABCELL_X3_Y2_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~38_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|Mux37~0_combout\)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(34)))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetlatch~q\ & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(34)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_Mux37~0_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(34),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_resetlatch~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~38_combout\);

-- Location: MLABCELL_X3_Y2_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\ = ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ( ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3) & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\);

-- Location: FF_X3_Y2_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~38_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(33));

-- Location: FF_X7_Y2_N4
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(31),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(31));

-- Location: LABCELL_X7_Y3_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[31]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[31]~feeder_combout\);

-- Location: MLABCELL_X21_Y7_N33
\u0|nios2_processor|E_src2[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[10]~feeder_combout\ = \u0|nios2_processor|D_iw\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(16),
	combout => \u0|nios2_processor|E_src2[10]~feeder_combout\);

-- Location: LABCELL_X27_Y5_N24
\u0|nios2_processor|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~17_sumout\ = SUM(( \u0|nios2_processor|F_pc\(8) ) + ( GND ) + ( \u0|nios2_processor|Add0~14\ ))
-- \u0|nios2_processor|Add0~18\ = CARRY(( \u0|nios2_processor|F_pc\(8) ) + ( GND ) + ( \u0|nios2_processor|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_F_pc\(8),
	cin => \u0|nios2_processor|Add0~14\,
	sumout => \u0|nios2_processor|Add0~17_sumout\,
	cout => \u0|nios2_processor|Add0~18\);

-- Location: LABCELL_X27_Y5_N27
\u0|nios2_processor|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~21_sumout\ = SUM(( \u0|nios2_processor|F_pc\(9) ) + ( GND ) + ( \u0|nios2_processor|Add0~18\ ))
-- \u0|nios2_processor|Add0~22\ = CARRY(( \u0|nios2_processor|F_pc\(9) ) + ( GND ) + ( \u0|nios2_processor|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(9),
	cin => \u0|nios2_processor|Add0~18\,
	sumout => \u0|nios2_processor|Add0~21_sumout\,
	cout => \u0|nios2_processor|Add0~22\);

-- Location: LABCELL_X9_Y5_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[30]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[30]~feeder_combout\);

-- Location: LABCELL_X10_Y3_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ = ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LABCELL_X4_Y2_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101010101011111111111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: FF_X10_Y3_N29
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X10_Y3_N11
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\);

-- Location: MLABCELL_X8_Y3_N48
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_rd_d1~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\);

-- Location: FF_X9_Y2_N10
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~12_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[9]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y4_N54
\u0|nios2_processor|d_writedata[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[9]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	combout => \u0|nios2_processor|d_writedata[9]~feeder_combout\);

-- Location: FF_X8_Y4_N56
\u0|nios2_processor|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[9]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(9));

-- Location: MLABCELL_X8_Y4_N42
\u0|mm_interconnect_0|cmd_mux|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout\ = (\u0|nios2_processor|d_writedata\(9) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(9),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout\);

-- Location: FF_X8_Y4_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(9));

-- Location: MLABCELL_X8_Y4_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[9]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[9]~22_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(9) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[9]~DUPLICATE_q\) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(9) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[9]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[9]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(9),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[9]~22_combout\);

-- Location: LABCELL_X24_Y7_N36
\u0|nios2_processor|E_mem_byte_en[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_mem_byte_en[3]~2_combout\ = ( \u0|nios2_processor|D_iw\(4) ) # ( !\u0|nios2_processor|D_iw\(4) & ( (\u0|nios2_processor|Add2~49_sumout\ & ((\u0|nios2_processor|D_iw\(3)) # (\u0|nios2_processor|Add2~53_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add2~53_sumout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|ALT_INV_Add2~49_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|E_mem_byte_en[3]~2_combout\);

-- Location: FF_X24_Y7_N37
\u0|nios2_processor|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_mem_byte_en[3]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_byteenable\(3));

-- Location: MLABCELL_X15_Y3_N15
\u0|mm_interconnect_0|cmd_mux_001|src_data[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(35) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\u0|nios2_processor|d_byteenable\(3)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_byteenable\(3),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: FF_X16_Y4_N25
\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y7_N21
\u0|nios2_processor|D_ctrl_alu_force_xor~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\ = ( !\u0|nios2_processor|D_iw\(12) & ( (!\u0|nios2_processor|D_iw\(13) & (!\u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & \u0|nios2_processor|Equal2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(13),
	datac => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(12),
	combout => \u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\);

-- Location: LABCELL_X19_Y7_N30
\u0|nios2_processor|Equal2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~7_combout\ = ( \u0|nios2_processor|D_iw\(3) & ( !\u0|nios2_processor|D_iw\(4) & ( (!\u0|nios2_processor|D_iw\(0) & (!\u0|nios2_processor|D_iw\(5) & (!\u0|nios2_processor|D_iw\(2) & !\u0|nios2_processor|D_iw\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(5),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(3),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|Equal2~7_combout\);

-- Location: MLABCELL_X15_Y7_N27
\u0|nios2_processor|Equal2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~6_combout\ = ( \u0|nios2_processor|D_iw\(5) & ( !\u0|nios2_processor|D_iw\(0) & ( (!\u0|nios2_processor|D_iw\(4) & (!\u0|nios2_processor|D_iw\(3) & (!\u0|nios2_processor|D_iw\(1) & !\u0|nios2_processor|D_iw\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(0),
	combout => \u0|nios2_processor|Equal2~6_combout\);

-- Location: LABCELL_X19_Y7_N45
\u0|nios2_processor|Equal2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~11_combout\ = ( \u0|nios2_processor|D_iw\(4) & ( !\u0|nios2_processor|D_iw\(3) & ( (!\u0|nios2_processor|D_iw\(0) & (\u0|nios2_processor|D_iw\(5) & (!\u0|nios2_processor|D_iw\(1) & !\u0|nios2_processor|D_iw\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(5),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(4),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(3),
	combout => \u0|nios2_processor|Equal2~11_combout\);

-- Location: LABCELL_X19_Y7_N51
\u0|nios2_processor|Equal2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~5_combout\ = ( \u0|nios2_processor|D_iw\(3) & ( !\u0|nios2_processor|D_iw\(2) & ( (\u0|nios2_processor|D_iw\(4) & (!\u0|nios2_processor|D_iw\(5) & (!\u0|nios2_processor|D_iw\(1) & !\u0|nios2_processor|D_iw\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(5),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(3),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(2),
	combout => \u0|nios2_processor|Equal2~5_combout\);

-- Location: LABCELL_X19_Y7_N42
\u0|nios2_processor|Equal2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~9_combout\ = ( \u0|nios2_processor|D_iw\(3) & ( !\u0|nios2_processor|D_iw\(4) & ( (!\u0|nios2_processor|D_iw\(0) & (\u0|nios2_processor|D_iw\(5) & (!\u0|nios2_processor|D_iw\(2) & !\u0|nios2_processor|D_iw\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(5),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(3),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|Equal2~9_combout\);

-- Location: LABCELL_X19_Y7_N0
\u0|nios2_processor|D_ctrl_br_cmp~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_br_cmp~0_combout\ = ( !\u0|nios2_processor|Equal2~9_combout\ & ( (!\u0|nios2_processor|Equal2~6_combout\ & (!\u0|nios2_processor|Equal2~11_combout\ & (!\u0|nios2_processor|Equal2~5_combout\ & 
-- !\u0|nios2_processor|R_ctrl_br_nxt~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal2~6_combout\,
	datab => \u0|nios2_processor|ALT_INV_Equal2~11_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal2~5_combout\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_br_nxt~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Equal2~9_combout\,
	combout => \u0|nios2_processor|D_ctrl_br_cmp~0_combout\);

-- Location: LABCELL_X19_Y7_N33
\u0|nios2_processor|Equal2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~10_combout\ = ( \u0|nios2_processor|D_iw\(4) & ( !\u0|nios2_processor|D_iw\(3) & ( (!\u0|nios2_processor|D_iw\(0) & (!\u0|nios2_processor|D_iw\(5) & (!\u0|nios2_processor|D_iw\(1) & !\u0|nios2_processor|D_iw\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(5),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(4),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(3),
	combout => \u0|nios2_processor|Equal2~10_combout\);

-- Location: LABCELL_X19_Y7_N9
\u0|nios2_processor|D_ctrl_br_cmp~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_br_cmp~1_combout\ = ( \u0|nios2_processor|Equal2~10_combout\ ) # ( !\u0|nios2_processor|Equal2~10_combout\ & ( ((!\u0|nios2_processor|D_ctrl_br_cmp~0_combout\) # (\u0|nios2_processor|Equal2~7_combout\)) # 
-- (\u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111111111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal2~7_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_ctrl_br_cmp~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Equal2~10_combout\,
	combout => \u0|nios2_processor|D_ctrl_br_cmp~1_combout\);

-- Location: FF_X19_Y7_N11
\u0|nios2_processor|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_br_cmp~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_br_cmp~q\);

-- Location: LABCELL_X17_Y7_N15
\u0|nios2_processor|Equal101~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal101~0_combout\ = ( \u0|nios2_processor|D_iw\(12) & ( (\u0|nios2_processor|Equal2~0_combout\ & \u0|nios2_processor|D_iw\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(13),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(12),
	combout => \u0|nios2_processor|Equal101~0_combout\);

-- Location: LABCELL_X17_Y7_N57
\u0|nios2_processor|Equal101~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal101~1_combout\ = ( \u0|nios2_processor|D_iw\(16) & ( (!\u0|nios2_processor|D_iw\(14) & (!\u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & (\u0|nios2_processor|Equal101~0_combout\ & !\u0|nios2_processor|D_iw\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(14),
	datab => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_Equal101~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(16),
	combout => \u0|nios2_processor|Equal101~1_combout\);

-- Location: FF_X17_Y7_N58
\u0|nios2_processor|R_ctrl_rdctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|Equal101~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_rdctl_inst~q\);

-- Location: LABCELL_X23_Y7_N39
\u0|nios2_processor|E_alu_result~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result~1_combout\ = ( \u0|nios2_processor|R_ctrl_rdctl_inst~q\ ) # ( !\u0|nios2_processor|R_ctrl_rdctl_inst~q\ & ( \u0|nios2_processor|R_ctrl_br_cmp~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_br_cmp~q\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_rdctl_inst~q\,
	combout => \u0|nios2_processor|E_alu_result~1_combout\);

-- Location: FF_X24_Y6_N4
\u0|nios2_processor|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[4]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(4));

-- Location: FF_X22_Y6_N32
\u0|nios2_processor|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[5]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(5));

-- Location: LABCELL_X22_Y6_N21
\u0|mm_interconnect_0|router_001|Equal10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal10~2_combout\ = ( !\u0|nios2_processor|W_alu_result\(5) & ( !\u0|nios2_processor|W_alu_result\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(5),
	combout => \u0|mm_interconnect_0|router_001|Equal10~2_combout\);

-- Location: LABCELL_X22_Y6_N15
\u0|mm_interconnect_0|router_001|always1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|always1~5_combout\ = ( \u0|nios2_processor|W_alu_result\(4) & ( \u0|mm_interconnect_0|router_001|Equal10~2_combout\ & ( (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\ & 
-- (\u0|nios2_processor|d_read~q\ & (!\u0|nios2_processor|W_alu_result\(7) & \u0|mm_interconnect_0|router_001|Equal4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_d_read~q\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(4),
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~2_combout\,
	combout => \u0|mm_interconnect_0|router_001|always1~5_combout\);

-- Location: LABCELL_X18_Y5_N30
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\ ) # ( !\u0|mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\ & ( 
-- (\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(0) & ((!\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~5_combout\,
	combout => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X18_Y5_N32
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X18_Y5_N6
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~10_combout\ = ( \u0|mm_interconnect_0|router_001|always1~5_combout\ & ( \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- (!\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1) & \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0))) ) ) ) # ( \u0|mm_interconnect_0|router_001|always1~5_combout\ & ( 
-- !\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1) & 
-- (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ $ (!\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000100000000000000000000000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(0),
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_always1~5_combout\,
	dataf => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~10_combout\);

-- Location: LABCELL_X18_Y5_N33
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~10_combout\ & ( (!\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1)))) # (\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0))) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_demux_001|sink_ready~10_combout\ & ( (\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1) & ((!\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~10_combout\,
	combout => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X18_Y5_N35
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X18_Y5_N57
\u0|mm_interconnect_0|curbytein_s1_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbytein_s1_agent|m0_write~0_combout\ = ( !\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|router_001|always1~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_always1~5_combout\,
	dataf => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|curbytein_s1_agent|m0_write~0_combout\);

-- Location: LABCELL_X18_Y5_N54
\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~1_combout\ = ( \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1) & ( (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|mm_interconnect_0|curbytein_s1_agent|m0_write~0_combout\ & !\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0))) ) ) # ( !\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1) & ( 
-- (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|curbytein_s1_agent|m0_write~0_combout\ & (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & 
-- !\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010001000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|curbytein_s1_agent|ALT_INV_m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X18_Y5_N55
\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X18_Y5_N39
\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~0_combout\ = ( \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1) & ( (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- (!\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0) & \u0|mm_interconnect_0|curbytein_s1_agent|m0_write~0_combout\)) ) ) # ( !\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1) & ( 
-- (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|curbytein_s1_agent|m0_write~0_combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000001000000010000000000000000010000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|curbytein_s1_agent|ALT_INV_m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X18_Y5_N41
\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X18_Y5_N51
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\ = ( \u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0) & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( 
-- (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & (!\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|router_001|always1~5_combout\ & 
-- !\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1)))) ) ) ) # ( !\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(0) & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( 
-- (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & (!\u0|mm_interconnect_0|curbytein_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|router_001|always1~5_combout\ & 
-- !\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_always1~5_combout\,
	datad => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\);

-- Location: FF_X18_Y5_N49
\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X19_Y3_N31
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X21_Y6_N30
\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ = ( \u0|nios2_processor|d_read~q\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_processor|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\);

-- Location: FF_X21_Y4_N44
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LABCELL_X22_Y4_N45
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & 
-- !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~1_combout\);

-- Location: MLABCELL_X21_Y4_N42
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~2_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ ) # ( 
-- !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ & ( (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][52]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~2_combout\);

-- Location: LABCELL_X18_Y4_N12
\u0|nios2_processor|i_read_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|i_read_nxt~0_combout\ = ( \u0|nios2_processor|i_read~q\ & ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\ & ( !\u0|nios2_processor|W_valid~q\ ) ) ) # ( !\u0|nios2_processor|i_read~q\ & ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\ & ( (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & (!\u0|nios2_processor|W_valid~q\ & 
-- !\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) ) # ( \u0|nios2_processor|i_read~q\ & ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\ & ( !\u0|nios2_processor|W_valid~q\ ) ) ) # ( 
-- !\u0|nios2_processor|i_read~q\ & ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\ & ( (!\u0|nios2_processor|W_valid~q\ & ((!\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011100000111100001111000000100000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|nios2_processor|ALT_INV_W_valid~q\,
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datae => \u0|nios2_processor|ALT_INV_i_read~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	combout => \u0|nios2_processor|i_read_nxt~0_combout\);

-- Location: FF_X18_Y4_N13
\u0|nios2_processor|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|i_read_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|i_read~q\);

-- Location: LABCELL_X13_Y4_N21
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( 
-- ((!\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\ & !\u0|nios2_processor|i_read~q\)) # (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (!\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\ & !\u0|nios2_processor|i_read~q\) ) ) ) # ( 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111000000110000001101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~q\,
	datac => \u0|nios2_processor|ALT_INV_i_read~q\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0_combout\);

-- Location: MLABCELL_X21_Y4_N0
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( 
-- (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1)) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(0) & ( !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0_combout\))) # 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1)) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(0) & ( !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ & (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000111100111111101100000000000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~q\,
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|ALT_INV_local_read~0_combout\,
	datae => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\,
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X21_Y4_N2
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X21_Y4_N45
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(0)) # 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X18_Y4_N20
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LABCELL_X9_Y5_N48
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[19]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[19]~feeder_combout\);

-- Location: LABCELL_X24_Y7_N39
\u0|nios2_processor|E_mem_byte_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_mem_byte_en~0_combout\ = ( \u0|nios2_processor|D_iw\(4) ) # ( !\u0|nios2_processor|D_iw\(4) & ( (!\u0|nios2_processor|Add2~49_sumout\ & ((!\u0|nios2_processor|Add2~53_sumout\) # (\u0|nios2_processor|D_iw\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add2~53_sumout\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|ALT_INV_Add2~49_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|E_mem_byte_en~0_combout\);

-- Location: FF_X24_Y7_N40
\u0|nios2_processor|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_mem_byte_en~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_byteenable\(0));

-- Location: MLABCELL_X15_Y3_N36
\u0|mm_interconnect_0|cmd_mux|src_data[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(32) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\u0|nios2_processor|d_byteenable\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_byteenable\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(32));

-- Location: FF_X15_Y3_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(0));

-- Location: MLABCELL_X6_Y3_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[0]~0_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(0) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(0) & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_byteenable\(0),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LABCELL_X10_Y3_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(17) & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(17),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: FF_X10_Y3_N55
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd~0_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X8_Y3_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: FF_X8_Y2_N22
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(4),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(4));

-- Location: MLABCELL_X8_Y2_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(7),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X8_Y2_N52
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(7));

-- Location: LABCELL_X7_Y3_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[4]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(7),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[4]~feeder_combout\);

-- Location: LABCELL_X4_Y2_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[8]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(8),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X4_Y2_N56
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[8]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(8));

-- Location: FF_X8_Y3_N5
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~13_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(27),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y3_N57
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\ = (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(2),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[3]~DUPLICATE_q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\);

-- Location: LABCELL_X18_Y6_N33
\u0|mm_interconnect_0|router_001|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal6~0_combout\ = ( \u0|nios2_processor|W_alu_result\(6) & ( !\u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_W_alu_result[5]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	combout => \u0|mm_interconnect_0|router_001|Equal6~0_combout\);

-- Location: FF_X16_Y4_N28
\u0|nios2_processor|d_write~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|E_st_stall~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_write~DUPLICATE_q\);

-- Location: LABCELL_X12_Y4_N24
\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_agent|ALT_INV_cp_valid~combout\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LABCELL_X12_Y6_N24
\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (\u0|outsignal|always0~2_combout\ & (!\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0) $ (!\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(1))))) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|outsignal|always0~2_combout\ & 
-- (!\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0) & \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000001000100000000000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	datab => \u0|outsignal|ALT_INV_always0~2_combout\,
	datac => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X12_Y6_N25
\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X11_Y6_N27
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\ = (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LABCELL_X11_Y6_N54
\u0|mm_interconnect_0|router_001|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal7~0_combout\ = ( \u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & ( (!\u0|nios2_processor|W_alu_result\(7) & (\u0|mm_interconnect_0|router_001|Equal6~0_combout\ & \u0|mm_interconnect_0|router_001|Equal4~0_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|router_001|Equal7~0_combout\);

-- Location: LABCELL_X12_Y6_N0
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|write~0_combout\ = ( \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|router_001|Equal7~0_combout\ & ( 
-- (\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(1) & \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|router_001|Equal7~0_combout\ & ( (!\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(1) & 
-- (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\ & (!\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0) $ (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010010000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datae => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_Equal7~0_combout\,
	combout => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LABCELL_X12_Y6_N33
\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~0_combout\ = ( !\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|router_001|Equal7~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(1) & (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0) $ 
-- (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_Equal7~0_combout\,
	combout => \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LABCELL_X12_Y6_N57
\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~1_combout\ = ( \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	dataf => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X12_Y6_N59
\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X12_Y6_N58
\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y6_N48
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = (!\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1) & (((!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(0))) # (\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|write~0_combout\))) # (\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1) & 
-- (((\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010111111000011001011111100001100101111110000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datad => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X12_Y6_N50
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X12_Y6_N45
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|write~0_combout\))) ) ) # ( !\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(0) & ( 
-- \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X12_Y6_N47
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X11_Y6_N57
\u0|outsignal|always0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|outsignal|always0~2_combout\ = ( !\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|router_001|Equal6~0_combout\ & (!\u0|nios2_processor|W_alu_result\(7) & (\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|router_001|Equal4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	dataf => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|outsignal|always0~2_combout\);

-- Location: LABCELL_X12_Y6_N27
\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~1_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (\u0|outsignal|always0~2_combout\ & (\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(1) & !\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0)))) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|outsignal|always0~2_combout\ & 
-- !\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	datab => \u0|outsignal|ALT_INV_always0~2_combout\,
	datac => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X12_Y6_N29
\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X12_Y6_N39
\u0|outsignal|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|outsignal|always0~0_combout\ = ( !\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(0) & ( !\u0|mm_interconnect_0|outsignal_s1_translator|wait_latency_counter\(1) & ( (\u0|nios2_processor|d_write~DUPLICATE_q\ & 
-- (!\u0|nios2_processor|W_alu_result\(3) & (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\ & !\u0|nios2_processor|W_alu_result\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_write~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	datae => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|outsignal|always0~0_combout\);

-- Location: LABCELL_X11_Y6_N36
\u0|outsignal|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|outsignal|always0~1_combout\ = ( \u0|mm_interconnect_0|router_001|Equal4~0_combout\ & ( !\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|router_001|Equal6~0_combout\ & 
-- (\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & (\u0|outsignal|always0~0_combout\ & !\u0|nios2_processor|W_alu_result\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	datac => \u0|outsignal|ALT_INV_always0~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	dataf => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|outsignal|always0~1_combout\);

-- Location: FF_X18_Y6_N28
\u0|outsignal|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|outsignal|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|outsignal|data_out\(0));

-- Location: LABCELL_X36_Y6_N45
\camera2|ps~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~14_combout\ = ( \cam2Percent|percentFilled\(0) & ( \camera2|ps.downloading~q\ ) ) # ( !\cam2Percent|percentFilled\(0) & ( (\camera2|ps.downloading~q\ & (((\cam2Percent|percentFilled\(2)) # (\cam2Percent|percentFilled\(3))) # 
-- (\cam2Percent|percentFilled\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(1),
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datac => \camera2|ALT_INV_ps.downloading~q\,
	datad => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \camera2|ps~14_combout\);

-- Location: MLABCELL_X39_Y7_N33
\camera1|ps~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~14_combout\ = ( \resetInput|prev~q\ & ( \resetState~q\ ) ) # ( !\resetInput|prev~q\ & ( (\resetState~q\ & \KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_resetState~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \camera1|ps~14_combout\);

-- Location: MLABCELL_X39_Y7_N12
\camera1|ps~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~15_combout\ = ( \cam1Percent|percentFilled\(2) & ( \camera1|ps.downloading~q\ ) ) # ( !\cam1Percent|percentFilled\(2) & ( (\camera1|ps.downloading~q\ & (((\cam1Percent|percentFilled\(3)) # (\cam1Percent|percentFilled\(1))) # 
-- (\cam1Percent|percentFilled\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000011111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(0),
	datab => \cam1Percent|ALT_INV_percentFilled\(1),
	datac => \cam1Percent|ALT_INV_percentFilled\(3),
	datad => \camera1|ALT_INV_ps.downloading~q\,
	datae => \cam1Percent|ALT_INV_percentFilled\(2),
	combout => \camera1|ps~15_combout\);

-- Location: LABCELL_X40_Y7_N24
\camera1|ps~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~17_combout\ = ( \camera1|ps.reaches90~q\ & ( \cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(0) & (\cam1Percent|percentFilled\(3) & !\cam1Percent|percentFilled\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(0),
	datab => \cam1Percent|ALT_INV_percentFilled\(3),
	datac => \cam1Percent|ALT_INV_percentFilled\(2),
	datae => \camera1|ALT_INV_ps.reaches90~q\,
	dataf => \cam1Percent|ALT_INV_percentFilled\(1),
	combout => \camera1|ps~17_combout\);

-- Location: LABCELL_X36_Y6_N39
\camera1|ps~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~25_combout\ = ( \camera1|ps~17_combout\ & ( \camera1|ps~16_combout\ & ( (!\u0|outsignal|data_out\(0) & (\resetState~q\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\)))) ) ) ) # ( !\camera1|ps~17_combout\ & ( \camera1|ps~16_combout\ & ( 
-- (!\u0|outsignal|data_out\(0) & (\resetState~q\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\)))) ) ) ) # ( \camera1|ps~17_combout\ & ( !\camera1|ps~16_combout\ & ( (!\u0|outsignal|data_out\(0) & (\resetState~q\ & ((\resetInput|prev~q\) # 
-- (\KEY[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000111000000000000011100000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \u0|outsignal|ALT_INV_data_out\(0),
	datad => \ALT_INV_resetState~q\,
	datae => \camera1|ALT_INV_ps~17_combout\,
	dataf => \camera1|ALT_INV_ps~16_combout\,
	combout => \camera1|ps~25_combout\);

-- Location: FF_X36_Y6_N41
\camera1|ps.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|ps~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|ps.idle~q\);

-- Location: LABCELL_X36_Y6_N9
\camera1|ps~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~16_combout\ = ( \camera1|ps.idle~q\ & ( !\camera2|ps.reaches50~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.reaches50~q\,
	dataf => \camera1|ALT_INV_ps.idle~q\,
	combout => \camera1|ps~16_combout\);

-- Location: LABCELL_X36_Y6_N6
\camera1|ps~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~18_combout\ = ( !\camera1|ps~16_combout\ & ( !\camera1|ps~17_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \camera1|ALT_INV_ps~17_combout\,
	dataf => \camera1|ALT_INV_ps~16_combout\,
	combout => \camera1|ps~18_combout\);

-- Location: LABCELL_X36_Y6_N21
\camera1|ps~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~19_combout\ = ( \camera1|ps~15_combout\ & ( \camera1|ps~18_combout\ & ( (\resetState~q\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\))) ) ) ) # ( \camera1|ps~15_combout\ & ( !\camera1|ps~18_combout\ & ( (\resetState~q\ & ((\resetInput|prev~q\) 
-- # (\KEY[0]~input_o\))) ) ) ) # ( !\camera1|ps~15_combout\ & ( !\camera1|ps~18_combout\ & ( (\u0|outsignal|data_out\(0) & (\resetState~q\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000111011100000000000000000000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \u0|outsignal|ALT_INV_data_out\(0),
	datad => \ALT_INV_resetState~q\,
	datae => \camera1|ALT_INV_ps~15_combout\,
	dataf => \camera1|ALT_INV_ps~18_combout\,
	combout => \camera1|ps~19_combout\);

-- Location: FF_X36_Y6_N23
\camera1|ps.downloading\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|ps~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|ps.downloading~q\);

-- Location: LABCELL_X40_Y7_N6
\camera1|emptyBuffer\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|emptyBuffer~combout\ = (\camera1|ps.flushing~q\) # (\camera1|ps.downloading~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.downloading~q\,
	datab => \camera1|ALT_INV_ps.flushing~q\,
	combout => \camera1|emptyBuffer~combout\);

-- Location: LABCELL_X36_Y7_N0
\cam1Percent|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~37_sumout\ = SUM(( \cam1Percent|clkCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \cam1Percent|Add2~38\ = CARRY(( \cam1Percent|clkCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(0),
	cin => GND,
	sumout => \cam1Percent|Add2~37_sumout\,
	cout => \cam1Percent|Add2~38\);

-- Location: LABCELL_X36_Y7_N3
\cam1Percent|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~69_sumout\ = SUM(( \cam1Percent|clkCounter\(1) ) + ( GND ) + ( \cam1Percent|Add2~38\ ))
-- \cam1Percent|Add2~70\ = CARRY(( \cam1Percent|clkCounter\(1) ) + ( GND ) + ( \cam1Percent|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(1),
	cin => \cam1Percent|Add2~38\,
	sumout => \cam1Percent|Add2~69_sumout\,
	cout => \cam1Percent|Add2~70\);

-- Location: LABCELL_X40_Y7_N54
\camera1|ps~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~23_combout\ = ( \camera1|ps.flushing~q\ & ( !\cam1Percent|percentFilled\(0) & ( (!\cam1Percent|percentFilled\(2) & (!\cam1Percent|percentFilled\(3) & !\cam1Percent|percentFilled\(1))) ) ) ) # ( !\camera1|ps.flushing~q\ & ( 
-- !\cam1Percent|percentFilled\(0) & ( (!\cam1Percent|percentFilled\(2) & (!\cam1Percent|percentFilled\(3) & (\camera1|ps.downloading~q\ & !\cam1Percent|percentFilled\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(2),
	datab => \cam1Percent|ALT_INV_percentFilled\(3),
	datac => \camera1|ALT_INV_ps.downloading~q\,
	datad => \cam1Percent|ALT_INV_percentFilled\(1),
	datae => \camera1|ALT_INV_ps.flushing~q\,
	dataf => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \camera1|ps~23_combout\);

-- Location: LABCELL_X37_Y6_N51
\camera1|myStandby~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|myStandby~0_combout\ = ( \camera1|myStandby~q\ & ( !\camera2|ps.signalToDownload~q\ ) ) # ( !\camera1|myStandby~q\ & ( (!\camera2|ps.signalToDownload~q\ & ((!\camera1|ps.active~q\) # (\camera1|ps.standBy~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000101000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.active~q\,
	datac => \camera2|ALT_INV_ps.signalToDownload~q\,
	datad => \camera1|ALT_INV_ps.standBy~q\,
	dataf => \camera1|ALT_INV_myStandby~q\,
	combout => \camera1|myStandby~0_combout\);

-- Location: LABCELL_X37_Y6_N48
\camera1|myStandby~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|myStandby~1_combout\ = ( \resetInput|prev~q\ & ( (!\resetState~q\) # (\camera1|myStandby~0_combout\) ) ) # ( !\resetInput|prev~q\ & ( (!\KEY[0]~input_o\) # ((!\resetState~q\) # (\camera1|myStandby~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001111111111111100111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \camera1|ALT_INV_myStandby~0_combout\,
	datad => \ALT_INV_resetState~q\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \camera1|myStandby~1_combout\);

-- Location: FF_X37_Y6_N50
\camera1|myStandby\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|myStandby~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|myStandby~q\);

-- Location: LABCELL_X37_Y6_N45
\camera1|ps~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~22_combout\ = ( \camera1|myStandby~q\ & ( \camera1|ps.lowPower~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \camera1|ALT_INV_ps.lowPower~q\,
	dataf => \camera1|ALT_INV_myStandby~q\,
	combout => \camera1|ps~22_combout\);

-- Location: LABCELL_X37_Y6_N0
\camera1|ps~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~24_combout\ = ( \camera1|ps~22_combout\ & ( \resetInput|prev~q\ & ( (!\u0|outsignal|data_out[1]~DUPLICATE_q\) # (\resetState~q\) ) ) ) # ( !\camera1|ps~22_combout\ & ( \resetInput|prev~q\ & ( (!\resetState~q\ & 
-- (!\u0|outsignal|data_out[1]~DUPLICATE_q\)) # (\resetState~q\ & ((\camera1|ps~23_combout\))) ) ) ) # ( \camera1|ps~22_combout\ & ( !\resetInput|prev~q\ & ( (!\u0|outsignal|data_out[1]~DUPLICATE_q\) # ((\resetState~q\ & \KEY[0]~input_o\)) ) ) ) # ( 
-- !\camera1|ps~22_combout\ & ( !\resetInput|prev~q\ & ( (!\resetState~q\ & (!\u0|outsignal|data_out[1]~DUPLICATE_q\)) # (\resetState~q\ & ((!\KEY[0]~input_o\ & (!\u0|outsignal|data_out[1]~DUPLICATE_q\)) # (\KEY[0]~input_o\ & ((\camera1|ps~23_combout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010100011101010101010111110100011101000111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|outsignal|ALT_INV_data_out[1]~DUPLICATE_q\,
	datab => \camera1|ALT_INV_ps~23_combout\,
	datac => \ALT_INV_resetState~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \camera1|ALT_INV_ps~22_combout\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \camera1|ps~24_combout\);

-- Location: FF_X37_Y6_N2
\camera1|ps.lowPower\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|ps~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|ps.lowPower~q\);

-- Location: MLABCELL_X34_Y7_N51
\cam1Percent|clkCounter[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|clkCounter[10]~1_combout\ = ( \resetInput|prev~q\ & ( \camera1|ps.idle~q\ & ( !\resetState~q\ ) ) ) # ( !\resetInput|prev~q\ & ( \camera1|ps.idle~q\ & ( (!\KEY[0]~input_o\) # (!\resetState~q\) ) ) ) # ( \resetInput|prev~q\ & ( 
-- !\camera1|ps.idle~q\ & ( (!\resetState~q\) # ((!\camera1|ps.lowPower~q\ & !\camera1|ps.standBy~q\)) ) ) ) # ( !\resetInput|prev~q\ & ( !\camera1|ps.idle~q\ & ( (!\KEY[0]~input_o\) # ((!\resetState~q\) # ((!\camera1|ps.lowPower~q\ & 
-- !\camera1|ps.standBy~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111000111111111000100011111111111100001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.lowPower~q\,
	datab => \camera1|ALT_INV_ps.standBy~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \ALT_INV_resetState~q\,
	datae => \resetInput|ALT_INV_prev~q\,
	dataf => \camera1|ALT_INV_ps.idle~q\,
	combout => \cam1Percent|clkCounter[10]~1_combout\);

-- Location: FF_X36_Y7_N44
\cam1Percent|clkCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~69_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(1));

-- Location: LABCELL_X36_Y7_N6
\cam1Percent|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~73_sumout\ = SUM(( \cam1Percent|clkCounter\(2) ) + ( GND ) + ( \cam1Percent|Add2~70\ ))
-- \cam1Percent|Add2~74\ = CARRY(( \cam1Percent|clkCounter\(2) ) + ( GND ) + ( \cam1Percent|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(2),
	cin => \cam1Percent|Add2~70\,
	sumout => \cam1Percent|Add2~73_sumout\,
	cout => \cam1Percent|Add2~74\);

-- Location: FF_X37_Y7_N17
\cam1Percent|clkCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~73_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(2));

-- Location: LABCELL_X36_Y7_N9
\cam1Percent|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~65_sumout\ = SUM(( \cam1Percent|clkCounter\(3) ) + ( GND ) + ( \cam1Percent|Add2~74\ ))
-- \cam1Percent|Add2~66\ = CARRY(( \cam1Percent|clkCounter\(3) ) + ( GND ) + ( \cam1Percent|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_clkCounter\(3),
	cin => \cam1Percent|Add2~74\,
	sumout => \cam1Percent|Add2~65_sumout\,
	cout => \cam1Percent|Add2~66\);

-- Location: FF_X36_Y7_N56
\cam1Percent|clkCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~65_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(3));

-- Location: LABCELL_X36_Y7_N12
\cam1Percent|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~41_sumout\ = SUM(( \cam1Percent|clkCounter\(4) ) + ( GND ) + ( \cam1Percent|Add2~66\ ))
-- \cam1Percent|Add2~42\ = CARRY(( \cam1Percent|clkCounter\(4) ) + ( GND ) + ( \cam1Percent|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(4),
	cin => \cam1Percent|Add2~66\,
	sumout => \cam1Percent|Add2~41_sumout\,
	cout => \cam1Percent|Add2~42\);

-- Location: FF_X36_Y7_N41
\cam1Percent|clkCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~41_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(4));

-- Location: LABCELL_X36_Y7_N15
\cam1Percent|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~53_sumout\ = SUM(( \cam1Percent|clkCounter\(5) ) + ( GND ) + ( \cam1Percent|Add2~42\ ))
-- \cam1Percent|Add2~54\ = CARRY(( \cam1Percent|clkCounter\(5) ) + ( GND ) + ( \cam1Percent|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_clkCounter\(5),
	cin => \cam1Percent|Add2~42\,
	sumout => \cam1Percent|Add2~53_sumout\,
	cout => \cam1Percent|Add2~54\);

-- Location: FF_X36_Y7_N20
\cam1Percent|clkCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~53_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(5));

-- Location: LABCELL_X36_Y7_N18
\cam1Percent|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~57_sumout\ = SUM(( \cam1Percent|clkCounter\(6) ) + ( GND ) + ( \cam1Percent|Add2~54\ ))
-- \cam1Percent|Add2~58\ = CARRY(( \cam1Percent|clkCounter\(6) ) + ( GND ) + ( \cam1Percent|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam1Percent|ALT_INV_clkCounter\(6),
	cin => \cam1Percent|Add2~54\,
	sumout => \cam1Percent|Add2~57_sumout\,
	cout => \cam1Percent|Add2~58\);

-- Location: FF_X36_Y7_N26
\cam1Percent|clkCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~57_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(6));

-- Location: LABCELL_X36_Y7_N21
\cam1Percent|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~17_sumout\ = SUM(( \cam1Percent|clkCounter\(7) ) + ( GND ) + ( \cam1Percent|Add2~58\ ))
-- \cam1Percent|Add2~18\ = CARRY(( \cam1Percent|clkCounter\(7) ) + ( GND ) + ( \cam1Percent|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_clkCounter\(7),
	cin => \cam1Percent|Add2~58\,
	sumout => \cam1Percent|Add2~17_sumout\,
	cout => \cam1Percent|Add2~18\);

-- Location: FF_X36_Y7_N11
\cam1Percent|clkCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~17_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(7));

-- Location: LABCELL_X36_Y7_N24
\cam1Percent|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~5_sumout\ = SUM(( \cam1Percent|clkCounter\(8) ) + ( GND ) + ( \cam1Percent|Add2~18\ ))
-- \cam1Percent|Add2~6\ = CARRY(( \cam1Percent|clkCounter\(8) ) + ( GND ) + ( \cam1Percent|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(8),
	cin => \cam1Percent|Add2~18\,
	sumout => \cam1Percent|Add2~5_sumout\,
	cout => \cam1Percent|Add2~6\);

-- Location: FF_X36_Y7_N23
\cam1Percent|clkCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~5_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(8));

-- Location: LABCELL_X36_Y7_N27
\cam1Percent|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~9_sumout\ = SUM(( \cam1Percent|clkCounter\(9) ) + ( GND ) + ( \cam1Percent|Add2~6\ ))
-- \cam1Percent|Add2~10\ = CARRY(( \cam1Percent|clkCounter\(9) ) + ( GND ) + ( \cam1Percent|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_clkCounter\(9),
	cin => \cam1Percent|Add2~6\,
	sumout => \cam1Percent|Add2~9_sumout\,
	cout => \cam1Percent|Add2~10\);

-- Location: FF_X36_Y7_N35
\cam1Percent|clkCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~9_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(9));

-- Location: LABCELL_X36_Y7_N30
\cam1Percent|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~29_sumout\ = SUM(( \cam1Percent|clkCounter\(10) ) + ( GND ) + ( \cam1Percent|Add2~10\ ))
-- \cam1Percent|Add2~30\ = CARRY(( \cam1Percent|clkCounter\(10) ) + ( GND ) + ( \cam1Percent|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam1Percent|ALT_INV_clkCounter\(10),
	cin => \cam1Percent|Add2~10\,
	sumout => \cam1Percent|Add2~29_sumout\,
	cout => \cam1Percent|Add2~30\);

-- Location: FF_X36_Y7_N47
\cam1Percent|clkCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~29_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(10));

-- Location: LABCELL_X36_Y7_N33
\cam1Percent|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~49_sumout\ = SUM(( \cam1Percent|clkCounter\(11) ) + ( GND ) + ( \cam1Percent|Add2~30\ ))
-- \cam1Percent|Add2~50\ = CARRY(( \cam1Percent|clkCounter\(11) ) + ( GND ) + ( \cam1Percent|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(11),
	cin => \cam1Percent|Add2~30\,
	sumout => \cam1Percent|Add2~49_sumout\,
	cout => \cam1Percent|Add2~50\);

-- Location: FF_X37_Y7_N26
\cam1Percent|clkCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~49_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(11));

-- Location: LABCELL_X36_Y7_N36
\cam1Percent|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~21_sumout\ = SUM(( \cam1Percent|clkCounter\(12) ) + ( GND ) + ( \cam1Percent|Add2~50\ ))
-- \cam1Percent|Add2~22\ = CARRY(( \cam1Percent|clkCounter\(12) ) + ( GND ) + ( \cam1Percent|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(12),
	cin => \cam1Percent|Add2~50\,
	sumout => \cam1Percent|Add2~21_sumout\,
	cout => \cam1Percent|Add2~22\);

-- Location: FF_X36_Y7_N5
\cam1Percent|clkCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~21_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(12));

-- Location: LABCELL_X36_Y7_N39
\cam1Percent|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~13_sumout\ = SUM(( \cam1Percent|clkCounter\(13) ) + ( GND ) + ( \cam1Percent|Add2~22\ ))
-- \cam1Percent|Add2~14\ = CARRY(( \cam1Percent|clkCounter\(13) ) + ( GND ) + ( \cam1Percent|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(13),
	cin => \cam1Percent|Add2~22\,
	sumout => \cam1Percent|Add2~13_sumout\,
	cout => \cam1Percent|Add2~14\);

-- Location: FF_X36_Y7_N59
\cam1Percent|clkCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~13_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(13));

-- Location: LABCELL_X36_Y7_N42
\cam1Percent|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~45_sumout\ = SUM(( \cam1Percent|clkCounter\(14) ) + ( GND ) + ( \cam1Percent|Add2~14\ ))
-- \cam1Percent|Add2~46\ = CARRY(( \cam1Percent|clkCounter\(14) ) + ( GND ) + ( \cam1Percent|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam1Percent|ALT_INV_clkCounter\(14),
	cin => \cam1Percent|Add2~14\,
	sumout => \cam1Percent|Add2~45_sumout\,
	cout => \cam1Percent|Add2~46\);

-- Location: FF_X37_Y7_N59
\cam1Percent|clkCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~45_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(14));

-- Location: LABCELL_X36_Y7_N45
\cam1Percent|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~25_sumout\ = SUM(( \cam1Percent|clkCounter\(15) ) + ( GND ) + ( \cam1Percent|Add2~46\ ))
-- \cam1Percent|Add2~26\ = CARRY(( \cam1Percent|clkCounter\(15) ) + ( GND ) + ( \cam1Percent|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(15),
	cin => \cam1Percent|Add2~46\,
	sumout => \cam1Percent|Add2~25_sumout\,
	cout => \cam1Percent|Add2~26\);

-- Location: FF_X37_Y7_N20
\cam1Percent|clkCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~25_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(15));

-- Location: LABCELL_X37_Y7_N18
\cam1Percent|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Equal0~0_combout\ = ( \cam1Percent|clkCounter\(15) & ( \cam1Percent|clkCounter\(9) & ( (\cam1Percent|clkCounter\(8) & (\cam1Percent|clkCounter\(12) & (\cam1Percent|clkCounter\(7) & \cam1Percent|clkCounter\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_clkCounter\(8),
	datab => \cam1Percent|ALT_INV_clkCounter\(12),
	datac => \cam1Percent|ALT_INV_clkCounter\(7),
	datad => \cam1Percent|ALT_INV_clkCounter\(13),
	datae => \cam1Percent|ALT_INV_clkCounter\(15),
	dataf => \cam1Percent|ALT_INV_clkCounter\(9),
	combout => \cam1Percent|Equal0~0_combout\);

-- Location: LABCELL_X36_Y7_N48
\cam1Percent|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~1_sumout\ = SUM(( \cam1Percent|clkCounter\(16) ) + ( GND ) + ( \cam1Percent|Add2~26\ ))
-- \cam1Percent|Add2~2\ = CARRY(( \cam1Percent|clkCounter\(16) ) + ( GND ) + ( \cam1Percent|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(16),
	cin => \cam1Percent|Add2~26\,
	sumout => \cam1Percent|Add2~1_sumout\,
	cout => \cam1Percent|Add2~2\);

-- Location: FF_X37_Y7_N2
\cam1Percent|clkCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~1_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(16));

-- Location: LABCELL_X36_Y7_N51
\cam1Percent|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~61_sumout\ = SUM(( \cam1Percent|clkCounter\(17) ) + ( GND ) + ( \cam1Percent|Add2~2\ ))
-- \cam1Percent|Add2~62\ = CARRY(( \cam1Percent|clkCounter\(17) ) + ( GND ) + ( \cam1Percent|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_clkCounter\(17),
	cin => \cam1Percent|Add2~2\,
	sumout => \cam1Percent|Add2~61_sumout\,
	cout => \cam1Percent|Add2~62\);

-- Location: FF_X36_Y7_N8
\cam1Percent|clkCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~61_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(17));

-- Location: LABCELL_X37_Y7_N15
\cam1Percent|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Equal0~2_combout\ = ( \cam1Percent|clkCounter\(2) & ( \cam1Percent|clkCounter\(6) & ( (\cam1Percent|clkCounter\(5) & (\cam1Percent|clkCounter\(3) & (\cam1Percent|clkCounter\(1) & !\cam1Percent|clkCounter\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_clkCounter\(5),
	datab => \cam1Percent|ALT_INV_clkCounter\(3),
	datac => \cam1Percent|ALT_INV_clkCounter\(1),
	datad => \cam1Percent|ALT_INV_clkCounter\(17),
	datae => \cam1Percent|ALT_INV_clkCounter\(2),
	dataf => \cam1Percent|ALT_INV_clkCounter\(6),
	combout => \cam1Percent|Equal0~2_combout\);

-- Location: LABCELL_X37_Y7_N33
\cam1Percent|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Equal0~3_combout\ = ( \cam1Percent|Equal0~1_combout\ & ( (\cam1Percent|Equal0~0_combout\ & (\cam1Percent|Equal0~2_combout\ & \cam1Percent|clkCounter\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_Equal0~0_combout\,
	datac => \cam1Percent|ALT_INV_Equal0~2_combout\,
	datad => \cam1Percent|ALT_INV_clkCounter\(16),
	dataf => \cam1Percent|ALT_INV_Equal0~1_combout\,
	combout => \cam1Percent|Equal0~3_combout\);

-- Location: LABCELL_X37_Y7_N30
\cam1Percent|clkCounter[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|clkCounter[10]~0_combout\ = ( \KEY[0]~input_o\ & ( (!\resetState~q\) # (\cam1Percent|Equal0~3_combout\) ) ) # ( !\KEY[0]~input_o\ & ( (!\resetInput|prev~q\) # ((!\resetState~q\) # (\cam1Percent|Equal0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001111111111111100111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \cam1Percent|ALT_INV_Equal0~3_combout\,
	datad => \ALT_INV_resetState~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \cam1Percent|clkCounter[10]~0_combout\);

-- Location: FF_X37_Y7_N29
\cam1Percent|clkCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~37_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(0));

-- Location: LABCELL_X36_Y7_N54
\cam1Percent|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add2~33_sumout\ = SUM(( \cam1Percent|clkCounter\(18) ) + ( GND ) + ( \cam1Percent|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam1Percent|ALT_INV_clkCounter\(18),
	cin => \cam1Percent|Add2~62\,
	sumout => \cam1Percent|Add2~33_sumout\);

-- Location: FF_X36_Y7_N14
\cam1Percent|clkCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|Add2~33_sumout\,
	sclr => \cam1Percent|clkCounter[10]~0_combout\,
	sload => VCC,
	ena => \cam1Percent|clkCounter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|clkCounter\(18));

-- Location: LABCELL_X37_Y7_N24
\cam1Percent|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Equal0~1_combout\ = ( \cam1Percent|clkCounter\(11) & ( \cam1Percent|clkCounter\(10) & ( (\cam1Percent|clkCounter\(0) & (\cam1Percent|clkCounter\(14) & (\cam1Percent|clkCounter\(4) & !\cam1Percent|clkCounter\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_clkCounter\(0),
	datab => \cam1Percent|ALT_INV_clkCounter\(14),
	datac => \cam1Percent|ALT_INV_clkCounter\(4),
	datad => \cam1Percent|ALT_INV_clkCounter\(18),
	datae => \cam1Percent|ALT_INV_clkCounter\(11),
	dataf => \cam1Percent|ALT_INV_clkCounter\(10),
	combout => \cam1Percent|Equal0~1_combout\);

-- Location: LABCELL_X37_Y7_N39
\cam1Percent|percentFilled~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|percentFilled~2_combout\ = ( \cam1Percent|Equal0~0_combout\ & ( (\cam1Percent|Equal0~1_combout\ & (\camera1|WideOr0~0_combout\ & (\cam1Percent|Equal0~2_combout\ & \cam1Percent|clkCounter\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_Equal0~1_combout\,
	datab => \camera1|ALT_INV_WideOr0~0_combout\,
	datac => \cam1Percent|ALT_INV_Equal0~2_combout\,
	datad => \cam1Percent|ALT_INV_clkCounter\(16),
	dataf => \cam1Percent|ALT_INV_Equal0~0_combout\,
	combout => \cam1Percent|percentFilled~2_combout\);

-- Location: LABCELL_X37_Y7_N42
\cam1Percent|percentFilled~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|percentFilled~3_combout\ = ( \camera1|emptyBuffer~combout\ & ( \cam1Percent|Equal0~1_combout\ & ( (!\cam1Percent|clkCounter\(16) & (\cam1Percent|Equal0~2_combout\ & (\cam1Percent|Equal0~0_combout\ & \camera1|WideOr0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_clkCounter\(16),
	datab => \cam1Percent|ALT_INV_Equal0~2_combout\,
	datac => \cam1Percent|ALT_INV_Equal0~0_combout\,
	datad => \camera1|ALT_INV_WideOr0~0_combout\,
	datae => \camera1|ALT_INV_emptyBuffer~combout\,
	dataf => \cam1Percent|ALT_INV_Equal0~1_combout\,
	combout => \cam1Percent|percentFilled~3_combout\);

-- Location: LABCELL_X37_Y7_N51
\cam1Percent|percentFilled~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|percentFilled~4_combout\ = ( \cam1Percent|percentFilled\(1) & ( \cam1Percent|percentFilled\(0) & ( (\camera1|ps~14_combout\ & ((!\cam1Percent|percentFilled~2_combout\) # ((\camera1|emptyBuffer~combout\ & 
-- !\cam1Percent|percentFilled~3_combout\)))) ) ) ) # ( !\cam1Percent|percentFilled\(1) & ( \cam1Percent|percentFilled\(0) & ( (!\camera1|emptyBuffer~combout\ & (\cam1Percent|percentFilled~2_combout\ & (!\cam1Percent|percentFilled~3_combout\ & 
-- \camera1|ps~14_combout\))) ) ) ) # ( \cam1Percent|percentFilled\(1) & ( !\cam1Percent|percentFilled\(0) & ( (!\cam1Percent|percentFilled~3_combout\ & (\camera1|ps~14_combout\ & ((!\camera1|emptyBuffer~combout\) # 
-- (!\cam1Percent|percentFilled~2_combout\)))) ) ) ) # ( !\cam1Percent|percentFilled\(1) & ( !\cam1Percent|percentFilled\(0) & ( (\camera1|ps~14_combout\ & ((!\cam1Percent|percentFilled~2_combout\ & ((\cam1Percent|percentFilled~3_combout\))) # 
-- (\cam1Percent|percentFilled~2_combout\ & (\camera1|emptyBuffer~combout\ & !\cam1Percent|percentFilled~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011100000000001110000000000000001000000000000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_emptyBuffer~combout\,
	datab => \cam1Percent|ALT_INV_percentFilled~2_combout\,
	datac => \cam1Percent|ALT_INV_percentFilled~3_combout\,
	datad => \camera1|ALT_INV_ps~14_combout\,
	datae => \cam1Percent|ALT_INV_percentFilled\(1),
	dataf => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \cam1Percent|percentFilled~4_combout\);

-- Location: FF_X39_Y7_N20
\cam1Percent|percentFilled[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|percentFilled\(1));

-- Location: LABCELL_X40_Y7_N9
\cam1Percent|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add0~0_combout\ = ( \cam1Percent|percentFilled\(0) & ( !\cam1Percent|percentFilled\(2) $ ((((!\cam1Percent|percentFilled\(1)) # (\camera1|ps.flushing~q\)) # (\camera1|ps.downloading~q\))) ) ) # ( !\cam1Percent|percentFilled\(0) & ( 
-- !\cam1Percent|percentFilled\(2) $ ((((!\camera1|ps.downloading~q\ & !\camera1|ps.flushing~q\)) # (\cam1Percent|percentFilled\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000010001111011100001000111100001000111101110000100011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.downloading~q\,
	datab => \camera1|ALT_INV_ps.flushing~q\,
	datac => \cam1Percent|ALT_INV_percentFilled\(1),
	datad => \cam1Percent|ALT_INV_percentFilled\(2),
	dataf => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \cam1Percent|Add0~0_combout\);

-- Location: MLABCELL_X39_Y7_N24
\cam1Percent|percentFilled~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|percentFilled~6_combout\ = ( !\cam1Percent|percentFilled~3_combout\ & ( (\camera1|ps~14_combout\ & (((!\cam1Percent|percentFilled~2_combout\ & (\cam1Percent|percentFilled\(2))) # (\cam1Percent|percentFilled~2_combout\ & 
-- ((\cam1Percent|Add0~0_combout\)))))) ) ) # ( \cam1Percent|percentFilled~3_combout\ & ( (\camera1|ps~14_combout\ & (!\cam1Percent|percentFilled~2_combout\ & (!\cam1Percent|percentFilled\(2) $ (((\cam1Percent|percentFilled\(1)) # 
-- (\cam1Percent|percentFilled\(0))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000100010001001000010001000100000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(2),
	datab => \camera1|ALT_INV_ps~14_combout\,
	datac => \cam1Percent|ALT_INV_percentFilled\(0),
	datad => \cam1Percent|ALT_INV_percentFilled\(1),
	datae => \cam1Percent|ALT_INV_percentFilled~3_combout\,
	dataf => \cam1Percent|ALT_INV_percentFilled~2_combout\,
	datag => \cam1Percent|ALT_INV_Add0~0_combout\,
	combout => \cam1Percent|percentFilled~6_combout\);

-- Location: FF_X39_Y7_N5
\cam1Percent|percentFilled[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|percentFilled\(2));

-- Location: LABCELL_X40_Y7_N0
\camera1|ps~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~35_combout\ = ( !\camera1|ps.active~q\ & ( (!\cam1Percent|percentFilled\(2)) # (((!\cam1Percent|percentFilled\(0)) # (\cam1Percent|percentFilled\(3))) # (\cam1Percent|percentFilled\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111111111110111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(2),
	datab => \cam1Percent|ALT_INV_percentFilled\(1),
	datac => \cam1Percent|ALT_INV_percentFilled\(0),
	datad => \cam1Percent|ALT_INV_percentFilled\(3),
	dataf => \camera1|ALT_INV_ps.active~q\,
	combout => \camera1|ps~35_combout\);

-- Location: LABCELL_X37_Y6_N39
\camera1|ps~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~34_combout\ = ( \camera1|ps.standBy~q\ & ( !\camera1|myFilm~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \camera1|ALT_INV_myFilm~q\,
	datae => \camera1|ALT_INV_ps.standBy~q\,
	combout => \camera1|ps~34_combout\);

-- Location: LABCELL_X37_Y6_N24
\camera1|ps~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~36_combout\ = ( \u0|outsignal|data_out[1]~DUPLICATE_q\ & ( \resetInput|prev~q\ & ( (!\camera1|ps~35_combout\ & (!\camera1|ps~34_combout\ & \resetState~q\)) ) ) ) # ( !\u0|outsignal|data_out[1]~DUPLICATE_q\ & ( \resetInput|prev~q\ & ( 
-- (!\resetState~q\) # ((!\camera1|ps~35_combout\ & !\camera1|ps~34_combout\)) ) ) ) # ( \u0|outsignal|data_out[1]~DUPLICATE_q\ & ( !\resetInput|prev~q\ & ( (!\camera1|ps~35_combout\ & (!\camera1|ps~34_combout\ & (\resetState~q\ & \KEY[0]~input_o\))) ) ) ) # 
-- ( !\u0|outsignal|data_out[1]~DUPLICATE_q\ & ( !\resetInput|prev~q\ & ( (!\resetState~q\) # ((!\KEY[0]~input_o\) # ((!\camera1|ps~35_combout\ & !\camera1|ps~34_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111000000000000000100011111000111110000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps~35_combout\,
	datab => \camera1|ALT_INV_ps~34_combout\,
	datac => \ALT_INV_resetState~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \u0|outsignal|ALT_INV_data_out[1]~DUPLICATE_q\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \camera1|ps~36_combout\);

-- Location: FF_X37_Y6_N26
\camera1|ps.active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|ps~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|ps.active~q\);

-- Location: LABCELL_X37_Y6_N54
\camera1|myFilm~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|myFilm~0_combout\ = ( \camera1|myFilm~q\ & ( \resetInput|prev~q\ & ( (!\camera2|ps.reaches90~q\) # (!\resetState~q\) ) ) ) # ( !\camera1|myFilm~q\ & ( \resetInput|prev~q\ & ( (!\resetState~q\) # ((!\camera2|ps.reaches90~q\ & 
-- !\camera1|ps.active~q\)) ) ) ) # ( \camera1|myFilm~q\ & ( !\resetInput|prev~q\ & ( (!\camera2|ps.reaches90~q\) # ((!\resetState~q\) # (!\KEY[0]~input_o\)) ) ) ) # ( !\camera1|myFilm~q\ & ( !\resetInput|prev~q\ & ( (!\resetState~q\) # ((!\KEY[0]~input_o\) 
-- # ((!\camera2|ps.reaches90~q\ & !\camera1|ps.active~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101100111111111110111011101100111011001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.reaches90~q\,
	datab => \ALT_INV_resetState~q\,
	datac => \camera1|ALT_INV_ps.active~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \camera1|ALT_INV_myFilm~q\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \camera1|myFilm~0_combout\);

-- Location: FF_X37_Y6_N59
\camera1|myFilm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \camera1|myFilm~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|myFilm~q\);

-- Location: LABCELL_X37_Y6_N18
\camera1|ps~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~20_combout\ = ( \camera1|myStandby~q\ & ( (\camera1|myFilm~q\ & \camera1|ps.standBy~q\) ) ) # ( !\camera1|myStandby~q\ & ( ((\camera1|myFilm~q\ & \camera1|ps.standBy~q\)) # (\camera1|ps.lowPower~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \camera1|ALT_INV_myFilm~q\,
	datac => \camera1|ALT_INV_ps.standBy~q\,
	datad => \camera1|ALT_INV_ps.lowPower~q\,
	dataf => \camera1|ALT_INV_myStandby~q\,
	combout => \camera1|ps~20_combout\);

-- Location: LABCELL_X37_Y6_N21
\camera1|ps~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~21_combout\ = ( \KEY[0]~input_o\ & ( (\camera1|ps~20_combout\ & \resetState~q\) ) ) # ( !\KEY[0]~input_o\ & ( (\camera1|ps~20_combout\ & (\resetInput|prev~q\ & \resetState~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps~20_combout\,
	datac => \resetInput|ALT_INV_prev~q\,
	datad => \ALT_INV_resetState~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \camera1|ps~21_combout\);

-- Location: FF_X37_Y6_N23
\camera1|ps.standBy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|ps~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|ps.standBy~q\);

-- Location: MLABCELL_X34_Y7_N30
\camera1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|WideOr0~0_combout\ = ( !\camera1|ps.idle~q\ & ( (!\camera1|ps.standBy~q\ & !\camera1|ps.lowPower~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \camera1|ALT_INV_ps.standBy~q\,
	datac => \camera1|ALT_INV_ps.lowPower~q\,
	datae => \camera1|ALT_INV_ps.idle~q\,
	combout => \camera1|WideOr0~0_combout\);

-- Location: LABCELL_X37_Y7_N6
\cam1Percent|percentFilled~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|percentFilled~0_combout\ = ( \cam1Percent|clkCounter\(16) & ( \camera1|ps.downloading~q\ & ( (\cam1Percent|Equal0~1_combout\ & (\cam1Percent|Equal0~0_combout\ & \cam1Percent|Equal0~2_combout\)) ) ) ) # ( !\cam1Percent|clkCounter\(16) & ( 
-- \camera1|ps.downloading~q\ & ( (\cam1Percent|Equal0~1_combout\ & (\cam1Percent|Equal0~0_combout\ & \cam1Percent|Equal0~2_combout\)) ) ) ) # ( \cam1Percent|clkCounter\(16) & ( !\camera1|ps.downloading~q\ & ( (\cam1Percent|Equal0~1_combout\ & 
-- (\cam1Percent|Equal0~0_combout\ & \cam1Percent|Equal0~2_combout\)) ) ) ) # ( !\cam1Percent|clkCounter\(16) & ( !\camera1|ps.downloading~q\ & ( (\cam1Percent|Equal0~1_combout\ & (\camera1|ps.flushing~q\ & (\cam1Percent|Equal0~0_combout\ & 
-- \cam1Percent|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_Equal0~1_combout\,
	datab => \camera1|ALT_INV_ps.flushing~q\,
	datac => \cam1Percent|ALT_INV_Equal0~0_combout\,
	datad => \cam1Percent|ALT_INV_Equal0~2_combout\,
	datae => \cam1Percent|ALT_INV_clkCounter\(16),
	dataf => \camera1|ALT_INV_ps.downloading~q\,
	combout => \cam1Percent|percentFilled~0_combout\);

-- Location: MLABCELL_X39_Y7_N0
\cam1Percent|percentFilled~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|percentFilled~1_combout\ = ( \resetState~q\ & ( \resetInput|prev~q\ & ( !\cam1Percent|percentFilled\(0) $ (((!\camera1|WideOr0~0_combout\) # (!\cam1Percent|percentFilled~0_combout\))) ) ) ) # ( \resetState~q\ & ( !\resetInput|prev~q\ & ( 
-- (\KEY[0]~input_o\ & (!\cam1Percent|percentFilled\(0) $ (((!\camera1|WideOr0~0_combout\) # (!\cam1Percent|percentFilled~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000011000000000000000000011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_WideOr0~0_combout\,
	datab => \cam1Percent|ALT_INV_percentFilled\(0),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \cam1Percent|ALT_INV_percentFilled~0_combout\,
	datae => \ALT_INV_resetState~q\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \cam1Percent|percentFilled~1_combout\);

-- Location: FF_X39_Y7_N47
\cam1Percent|percentFilled[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|percentFilled\(0));

-- Location: MLABCELL_X39_Y7_N30
\camera1|ps~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~28_combout\ = ( \cam1Percent|percentFilled\(1) & ( \camera1|ps.flushing~q\ ) ) # ( !\cam1Percent|percentFilled\(1) & ( (\camera1|ps.flushing~q\ & (((\cam1Percent|percentFilled\(3)) # (\cam1Percent|percentFilled\(2))) # 
-- (\cam1Percent|percentFilled\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110011000100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(0),
	datab => \camera1|ALT_INV_ps.flushing~q\,
	datac => \cam1Percent|ALT_INV_percentFilled\(2),
	datad => \cam1Percent|ALT_INV_percentFilled\(3),
	dataf => \cam1Percent|ALT_INV_percentFilled\(1),
	combout => \camera1|ps~28_combout\);

-- Location: MLABCELL_X39_Y7_N42
\camera1|ps~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~29_combout\ = ( \KEY[0]~input_o\ & ( \resetInput|prev~q\ & ( (\resetState~q\ & (((\camera2|ps.reaches50~q\ & \camera1|ps.idle~q\)) # (\camera1|ps~28_combout\))) ) ) ) # ( !\KEY[0]~input_o\ & ( \resetInput|prev~q\ & ( (\resetState~q\ & 
-- (((\camera2|ps.reaches50~q\ & \camera1|ps.idle~q\)) # (\camera1|ps~28_combout\))) ) ) ) # ( \KEY[0]~input_o\ & ( !\resetInput|prev~q\ & ( (\resetState~q\ & (((\camera2|ps.reaches50~q\ & \camera1|ps.idle~q\)) # (\camera1|ps~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001010100010001000101010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_resetState~q\,
	datab => \camera1|ALT_INV_ps~28_combout\,
	datac => \camera2|ALT_INV_ps.reaches50~q\,
	datad => \camera1|ALT_INV_ps.idle~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \camera1|ps~29_combout\);

-- Location: FF_X39_Y7_N44
\camera1|ps.flushing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|ps~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|ps.flushing~q\);

-- Location: MLABCELL_X39_Y7_N18
\cam1Percent|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add0~1_combout\ = ( \cam1Percent|percentFilled\(1) & ( \cam1Percent|percentFilled\(0) & ( !\cam1Percent|percentFilled\(3) $ ((((!\cam1Percent|percentFilled\(2)) # (\camera1|ps.downloading~q\)) # (\camera1|ps.flushing~q\))) ) ) ) # ( 
-- !\cam1Percent|percentFilled\(1) & ( \cam1Percent|percentFilled\(0) & ( \cam1Percent|percentFilled\(3) ) ) ) # ( \cam1Percent|percentFilled\(1) & ( !\cam1Percent|percentFilled\(0) & ( \cam1Percent|percentFilled\(3) ) ) ) # ( !\cam1Percent|percentFilled\(1) 
-- & ( !\cam1Percent|percentFilled\(0) & ( !\cam1Percent|percentFilled\(3) $ ((((!\camera1|ps.flushing~q\ & !\camera1|ps.downloading~q\)) # (\cam1Percent|percentFilled\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110010110100101010101010101010101010101010101010101100101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(3),
	datab => \camera1|ALT_INV_ps.flushing~q\,
	datac => \cam1Percent|ALT_INV_percentFilled\(2),
	datad => \camera1|ALT_INV_ps.downloading~q\,
	datae => \cam1Percent|ALT_INV_percentFilled\(1),
	dataf => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \cam1Percent|Add0~1_combout\);

-- Location: MLABCELL_X39_Y7_N6
\cam1Percent|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|Add1~0_combout\ = ( !\cam1Percent|percentFilled\(0) & ( (!\cam1Percent|percentFilled\(2) & !\cam1Percent|percentFilled\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000010001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(2),
	datab => \cam1Percent|ALT_INV_percentFilled\(1),
	datae => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \cam1Percent|Add1~0_combout\);

-- Location: MLABCELL_X39_Y7_N36
\cam1Percent|percentFilled~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam1Percent|percentFilled~5_combout\ = ( !\cam1Percent|percentFilled~3_combout\ & ( \cam1Percent|percentFilled~2_combout\ & ( (\cam1Percent|Add0~1_combout\ & \camera1|ps~14_combout\) ) ) ) # ( \cam1Percent|percentFilled~3_combout\ & ( 
-- !\cam1Percent|percentFilled~2_combout\ & ( (\camera1|ps~14_combout\ & (!\cam1Percent|Add1~0_combout\ $ (!\cam1Percent|percentFilled\(3)))) ) ) ) # ( !\cam1Percent|percentFilled~3_combout\ & ( !\cam1Percent|percentFilled~2_combout\ & ( 
-- (\cam1Percent|percentFilled\(3) & \camera1|ps~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000011110000000000010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_Add0~1_combout\,
	datab => \cam1Percent|ALT_INV_Add1~0_combout\,
	datac => \cam1Percent|ALT_INV_percentFilled\(3),
	datad => \camera1|ALT_INV_ps~14_combout\,
	datae => \cam1Percent|ALT_INV_percentFilled~3_combout\,
	dataf => \cam1Percent|ALT_INV_percentFilled~2_combout\,
	combout => \cam1Percent|percentFilled~5_combout\);

-- Location: FF_X39_Y7_N23
\cam1Percent|percentFilled[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam1Percent|percentFilled\(3));

-- Location: LABCELL_X40_Y7_N36
\camera1|ps~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~26_combout\ = ( \cam1Percent|percentFilled\(3) & ( \cam1Percent|percentFilled\(0) & ( \camera1|ps.reaches50~q\ ) ) ) # ( !\cam1Percent|percentFilled\(3) & ( \cam1Percent|percentFilled\(0) & ( ((\cam1Percent|percentFilled\(2) & 
-- (!\cam1Percent|percentFilled\(1) & !\camera1|ps.active~q\))) # (\camera1|ps.reaches50~q\) ) ) ) # ( \cam1Percent|percentFilled\(3) & ( !\cam1Percent|percentFilled\(0) & ( (\camera1|ps.reaches50~q\ & ((\cam1Percent|percentFilled\(1)) # 
-- (\cam1Percent|percentFilled\(2)))) ) ) ) # ( !\cam1Percent|percentFilled\(3) & ( !\cam1Percent|percentFilled\(0) & ( \camera1|ps.reaches50~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000001110000011101001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(2),
	datab => \cam1Percent|ALT_INV_percentFilled\(1),
	datac => \camera1|ALT_INV_ps.reaches50~q\,
	datad => \camera1|ALT_INV_ps.active~q\,
	datae => \cam1Percent|ALT_INV_percentFilled\(3),
	dataf => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \camera1|ps~26_combout\);

-- Location: LABCELL_X37_Y6_N42
\camera1|ps~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~27_combout\ = ( \resetInput|prev~q\ & ( (\camera1|ps~26_combout\ & \resetState~q\) ) ) # ( !\resetInput|prev~q\ & ( (\camera1|ps~26_combout\ & (\KEY[0]~input_o\ & \resetState~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps~26_combout\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \ALT_INV_resetState~q\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \camera1|ps~27_combout\);

-- Location: FF_X37_Y6_N44
\camera1|ps.reaches50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|ps~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|ps.reaches50~q\);

-- Location: LABCELL_X40_Y7_N18
\camera1|ps~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~30_combout\ = ( \cam1Percent|percentFilled\(2) & ( \cam1Percent|percentFilled\(1) & ( \camera1|ps.signalToDownload~q\ ) ) ) # ( !\cam1Percent|percentFilled\(2) & ( \cam1Percent|percentFilled\(1) & ( \camera1|ps.signalToDownload~q\ ) ) ) # ( 
-- \cam1Percent|percentFilled\(2) & ( !\cam1Percent|percentFilled\(1) & ( \camera1|ps.signalToDownload~q\ ) ) ) # ( !\cam1Percent|percentFilled\(2) & ( !\cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(3) & 
-- (((\camera1|ps.signalToDownload~q\)))) # (\cam1Percent|percentFilled\(3) & (!\cam1Percent|percentFilled\(0) & ((\camera1|ps.signalToDownload~q\) # (\camera1|ps.reaches50~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011101110000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(0),
	datab => \cam1Percent|ALT_INV_percentFilled\(3),
	datac => \camera1|ALT_INV_ps.reaches50~q\,
	datad => \camera1|ALT_INV_ps.signalToDownload~q\,
	datae => \cam1Percent|ALT_INV_percentFilled\(2),
	dataf => \cam1Percent|ALT_INV_percentFilled\(1),
	combout => \camera1|ps~30_combout\);

-- Location: LABCELL_X35_Y6_N30
\camera1|ps~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~31_combout\ = ( \resetState~q\ & ( (\camera1|ps~30_combout\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \camera1|ALT_INV_ps~30_combout\,
	dataf => \ALT_INV_resetState~q\,
	combout => \camera1|ps~31_combout\);

-- Location: FF_X35_Y6_N32
\camera1|ps.signalToDownload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|ps~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|ps.signalToDownload~q\);

-- Location: LABCELL_X40_Y7_N48
\camera1|ps~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~32_combout\ = ( \cam1Percent|percentFilled\(2) & ( \cam1Percent|percentFilled\(1) & ( \camera1|ps.reaches90~q\ ) ) ) # ( !\cam1Percent|percentFilled\(2) & ( \cam1Percent|percentFilled\(1) & ( (\camera1|ps.reaches90~q\ & 
-- ((!\cam1Percent|percentFilled\(3)) # (\cam1Percent|percentFilled\(0)))) ) ) ) # ( \cam1Percent|percentFilled\(2) & ( !\cam1Percent|percentFilled\(1) & ( \camera1|ps.reaches90~q\ ) ) ) # ( !\cam1Percent|percentFilled\(2) & ( !\cam1Percent|percentFilled\(1) 
-- & ( ((\cam1Percent|percentFilled\(3) & (\cam1Percent|percentFilled\(0) & \camera1|ps.signalToDownload~q\))) # (\camera1|ps.reaches90~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010111010101010101010101000101010001010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.reaches90~q\,
	datab => \cam1Percent|ALT_INV_percentFilled\(3),
	datac => \cam1Percent|ALT_INV_percentFilled\(0),
	datad => \camera1|ALT_INV_ps.signalToDownload~q\,
	datae => \cam1Percent|ALT_INV_percentFilled\(2),
	dataf => \cam1Percent|ALT_INV_percentFilled\(1),
	combout => \camera1|ps~32_combout\);

-- Location: LABCELL_X35_Y6_N33
\camera1|ps~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|ps~33_combout\ = ( \resetState~q\ & ( (\camera1|ps~32_combout\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \camera1|ALT_INV_ps~32_combout\,
	dataf => \ALT_INV_resetState~q\,
	combout => \camera1|ps~33_combout\);

-- Location: FF_X35_Y6_N35
\camera1|ps.reaches90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera1|ps~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera1|ps.reaches90~q\);

-- Location: LABCELL_X35_Y6_N15
\camera2|myFilm~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|myFilm~0_combout\ = ( \camera2|ps.active~q\ & ( \camera1|ps.reaches90~q\ & ( (!\resetState~q\) # ((!\KEY[0]~input_o\ & !\resetInput|prev~q\)) ) ) ) # ( !\camera2|ps.active~q\ & ( \camera1|ps.reaches90~q\ & ( (!\resetState~q\) # 
-- ((!\KEY[0]~input_o\ & !\resetInput|prev~q\)) ) ) ) # ( \camera2|ps.active~q\ & ( !\camera1|ps.reaches90~q\ & ( ((!\resetState~q\) # ((!\KEY[0]~input_o\ & !\resetInput|prev~q\))) # (\camera2|myFilm~q\) ) ) ) # ( !\camera2|ps.active~q\ & ( 
-- !\camera1|ps.reaches90~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111000111111111111100010001111111110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \camera2|ALT_INV_myFilm~q\,
	datad => \ALT_INV_resetState~q\,
	datae => \camera2|ALT_INV_ps.active~q\,
	dataf => \camera1|ALT_INV_ps.reaches90~q\,
	combout => \camera2|myFilm~0_combout\);

-- Location: FF_X35_Y6_N17
\camera2|myFilm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|myFilm~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|myFilm~q\);

-- Location: LABCELL_X35_Y6_N48
\camera2|myStandby~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|myStandby~0_combout\ = ( !\camera1|ps.signalToDownload~q\ & ( ((!\camera2|ps.active~q\) # (\camera2|ps.standBy~q\)) # (\camera2|myStandby~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101011111111111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_myStandby~q\,
	datac => \camera2|ALT_INV_ps.standBy~q\,
	datad => \camera2|ALT_INV_ps.active~q\,
	dataf => \camera1|ALT_INV_ps.signalToDownload~q\,
	combout => \camera2|myStandby~0_combout\);

-- Location: LABCELL_X35_Y6_N3
\camera2|myStandby~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|myStandby~1_combout\ = ( \camera2|myStandby~0_combout\ ) # ( !\camera2|myStandby~0_combout\ & ( (!\resetState~q\) # ((!\KEY[0]~input_o\ & !\resetInput|prev~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111100011111000111110001111100011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \ALT_INV_resetState~q\,
	dataf => \camera2|ALT_INV_myStandby~0_combout\,
	combout => \camera2|myStandby~1_combout\);

-- Location: FF_X35_Y6_N5
\camera2|myStandby\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|myStandby~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|myStandby~q\);

-- Location: LABCELL_X35_Y6_N51
\camera2|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|Selector0~0_combout\ = ( \camera2|ps.lowPower~q\ & ( \camera2|myStandby~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_myStandby~q\,
	dataf => \camera2|ALT_INV_ps.lowPower~q\,
	combout => \camera2|Selector0~0_combout\);

-- Location: LABCELL_X40_Y6_N42
\camera2|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|Equal5~0_combout\ = ( !\cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(1) & (!\cam2Percent|percentFilled\(3) & !\cam2Percent|percentFilled\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(1),
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datac => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \camera2|Equal5~0_combout\);

-- Location: MLABCELL_X34_Y6_N9
\camera2|ps~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~25_combout\ = (\camera2|ps.idle~q\ & \camera1|ps.reaches50~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.idle~q\,
	datac => \camera1|ALT_INV_ps.reaches50~q\,
	combout => \camera2|ps~25_combout\);

-- Location: MLABCELL_X34_Y6_N51
\camera2|ps~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~26_combout\ = ( \KEY[0]~input_o\ & ( \camera2|ps~25_combout\ & ( \resetState~q\ ) ) ) # ( !\KEY[0]~input_o\ & ( \camera2|ps~25_combout\ & ( (\resetInput|prev~q\ & \resetState~q\) ) ) ) # ( \KEY[0]~input_o\ & ( !\camera2|ps~25_combout\ & ( 
-- (\resetState~q\ & (\camera2|ps.flushing~q\ & !\camera2|Equal5~0_combout\)) ) ) ) # ( !\KEY[0]~input_o\ & ( !\camera2|ps~25_combout\ & ( (\resetInput|prev~q\ & (\resetState~q\ & (\camera2|ps.flushing~q\ & !\camera2|Equal5~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000110000000000010001000100010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \resetInput|ALT_INV_prev~q\,
	datab => \ALT_INV_resetState~q\,
	datac => \camera2|ALT_INV_ps.flushing~q\,
	datad => \camera2|ALT_INV_Equal5~0_combout\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \camera2|ALT_INV_ps~25_combout\,
	combout => \camera2|ps~26_combout\);

-- Location: FF_X34_Y6_N8
\camera2|ps.flushing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \camera2|ps~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|ps.flushing~q\);

-- Location: MLABCELL_X39_Y6_N57
\camera2|emptyBuffer\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|emptyBuffer~combout\ = ( \camera2|ps.flushing~q\ ) # ( !\camera2|ps.flushing~q\ & ( \camera2|ps.downloading~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.downloading~q\,
	dataf => \camera2|ALT_INV_ps.flushing~q\,
	combout => \camera2|emptyBuffer~combout\);

-- Location: LABCELL_X35_Y6_N18
\camera2|ps~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~21_combout\ = ( \camera2|Equal5~0_combout\ & ( \resetInput|prev~q\ & ( ((!\resetState~q\) # (\camera2|emptyBuffer~combout\)) # (\camera2|Selector0~0_combout\) ) ) ) # ( !\camera2|Equal5~0_combout\ & ( \resetInput|prev~q\ & ( (!\resetState~q\) 
-- # (\camera2|Selector0~0_combout\) ) ) ) # ( \camera2|Equal5~0_combout\ & ( !\resetInput|prev~q\ & ( ((!\resetState~q\) # ((!\KEY[0]~input_o\) # (\camera2|emptyBuffer~combout\))) # (\camera2|Selector0~0_combout\) ) ) ) # ( !\camera2|Equal5~0_combout\ & ( 
-- !\resetInput|prev~q\ & ( ((!\resetState~q\) # (!\KEY[0]~input_o\)) # (\camera2|Selector0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111011101111111111101111111011101110111011101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_Selector0~0_combout\,
	datab => \ALT_INV_resetState~q\,
	datac => \camera2|ALT_INV_emptyBuffer~combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \camera2|ALT_INV_Equal5~0_combout\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \camera2|ps~21_combout\);

-- Location: FF_X35_Y6_N20
\camera2|ps.lowPower\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|ps~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|ps.lowPower~q\);

-- Location: LABCELL_X35_Y6_N27
\camera2|ps~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~19_combout\ = ( \camera2|ps.lowPower~q\ & ( (!\camera2|myStandby~q\) # ((\camera2|ps.standBy~q\ & \camera2|myFilm~q\)) ) ) # ( !\camera2|ps.lowPower~q\ & ( (\camera2|ps.standBy~q\ & \camera2|myFilm~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.standBy~q\,
	datac => \camera2|ALT_INV_myFilm~q\,
	datad => \camera2|ALT_INV_myStandby~q\,
	dataf => \camera2|ALT_INV_ps.lowPower~q\,
	combout => \camera2|ps~19_combout\);

-- Location: LABCELL_X35_Y6_N0
\camera2|ps~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~20_combout\ = ( \resetState~q\ & ( (\camera2|ps~19_combout\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \camera2|ALT_INV_ps~19_combout\,
	dataf => \ALT_INV_resetState~q\,
	combout => \camera2|ps~20_combout\);

-- Location: FF_X35_Y6_N2
\camera2|ps.standBy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|ps~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|ps.standBy~q\);

-- Location: LABCELL_X36_Y6_N42
\camera2|ps~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~31_combout\ = ( \cam2Percent|percentFilled\(0) & ( (!\camera2|ps.active~q\ & (((!\cam2Percent|percentFilled\(2)) # (\cam2Percent|percentFilled\(3))) # (\cam2Percent|percentFilled\(1)))) ) ) # ( !\cam2Percent|percentFilled\(0) & ( 
-- !\camera2|ps.active~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110111000000001111011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(1),
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datac => \cam2Percent|ALT_INV_percentFilled\(2),
	datad => \camera2|ALT_INV_ps.active~q\,
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \camera2|ps~31_combout\);

-- Location: LABCELL_X35_Y6_N12
\camera2|ps~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~32_combout\ = ( \camera2|ps.standBy~q\ & ( \camera2|ps~31_combout\ & ( (!\resetState~q\) # ((!\KEY[0]~input_o\ & !\resetInput|prev~q\)) ) ) ) # ( !\camera2|ps.standBy~q\ & ( \camera2|ps~31_combout\ & ( (!\resetState~q\) # ((!\KEY[0]~input_o\ & 
-- !\resetInput|prev~q\)) ) ) ) # ( \camera2|ps.standBy~q\ & ( !\camera2|ps~31_combout\ & ( (!\resetState~q\) # (((!\KEY[0]~input_o\ & !\resetInput|prev~q\)) # (\camera2|myFilm~q\)) ) ) ) # ( !\camera2|ps.standBy~q\ & ( !\camera2|ps~31_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110001111111111111000111110001111100011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \ALT_INV_resetState~q\,
	datad => \camera2|ALT_INV_myFilm~q\,
	datae => \camera2|ALT_INV_ps.standBy~q\,
	dataf => \camera2|ALT_INV_ps~31_combout\,
	combout => \camera2|ps~32_combout\);

-- Location: FF_X35_Y6_N14
\camera2|ps.active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|ps~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|ps.active~q\);

-- Location: LABCELL_X36_Y6_N30
\camera2|ps~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~23_combout\ = ( \cam2Percent|percentFilled\(2) & ( \cam2Percent|percentFilled\(0) & ( ((!\cam2Percent|percentFilled\(1) & (!\cam2Percent|percentFilled\(3) & !\camera2|ps.active~q\))) # (\camera2|ps.reaches50~q\) ) ) ) # ( 
-- !\cam2Percent|percentFilled\(2) & ( \cam2Percent|percentFilled\(0) & ( \camera2|ps.reaches50~q\ ) ) ) # ( \cam2Percent|percentFilled\(2) & ( !\cam2Percent|percentFilled\(0) & ( \camera2|ps.reaches50~q\ ) ) ) # ( !\cam2Percent|percentFilled\(2) & ( 
-- !\cam2Percent|percentFilled\(0) & ( (\camera2|ps.reaches50~q\ & ((!\cam2Percent|percentFilled\(3)) # (\cam2Percent|percentFilled\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011110000111100001111000011111000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(1),
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datac => \camera2|ALT_INV_ps.reaches50~q\,
	datad => \camera2|ALT_INV_ps.active~q\,
	datae => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \camera2|ps~23_combout\);

-- Location: LABCELL_X37_Y6_N15
\camera2|ps~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~24_combout\ = ( \resetState~q\ & ( \resetInput|prev~q\ & ( \camera2|ps~23_combout\ ) ) ) # ( \resetState~q\ & ( !\resetInput|prev~q\ & ( (\camera2|ps~23_combout\ & \KEY[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps~23_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datae => \ALT_INV_resetState~q\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \camera2|ps~24_combout\);

-- Location: FF_X37_Y6_N17
\camera2|ps.reaches50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|ps~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|ps.reaches50~q\);

-- Location: LABCELL_X36_Y6_N15
\camera2|ps~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~27_combout\ = ( \cam2Percent|percentFilled\(2) & ( \cam2Percent|percentFilled\(1) & ( \camera2|ps.signalToDownload~q\ ) ) ) # ( !\cam2Percent|percentFilled\(2) & ( \cam2Percent|percentFilled\(1) & ( \camera2|ps.signalToDownload~q\ ) ) ) # ( 
-- \cam2Percent|percentFilled\(2) & ( !\cam2Percent|percentFilled\(1) & ( \camera2|ps.signalToDownload~q\ ) ) ) # ( !\cam2Percent|percentFilled\(2) & ( !\cam2Percent|percentFilled\(1) & ( (!\cam2Percent|percentFilled\(3) & (\camera2|ps.signalToDownload~q\)) 
-- # (\cam2Percent|percentFilled\(3) & (!\cam2Percent|percentFilled\(0) & ((\camera2|ps.reaches50~q\) # (\camera2|ps.signalToDownload~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001011100010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.signalToDownload~q\,
	datab => \cam2Percent|ALT_INV_percentFilled\(0),
	datac => \cam2Percent|ALT_INV_percentFilled\(3),
	datad => \camera2|ALT_INV_ps.reaches50~q\,
	datae => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(1),
	combout => \camera2|ps~27_combout\);

-- Location: LABCELL_X36_Y6_N57
\camera2|ps~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~28_combout\ = ( \resetState~q\ & ( (\camera2|ps~27_combout\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \camera2|ALT_INV_ps~27_combout\,
	dataf => \ALT_INV_resetState~q\,
	combout => \camera2|ps~28_combout\);

-- Location: FF_X36_Y6_N59
\camera2|ps.signalToDownload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|ps~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|ps.signalToDownload~q\);

-- Location: LABCELL_X36_Y6_N0
\camera2|ps~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~29_combout\ = ( \camera2|ps.reaches90~q\ & ( \cam2Percent|percentFilled\(1) & ( ((!\cam2Percent|percentFilled\(3)) # (\cam2Percent|percentFilled\(0))) # (\cam2Percent|percentFilled\(2)) ) ) ) # ( \camera2|ps.reaches90~q\ & ( 
-- !\cam2Percent|percentFilled\(1) ) ) # ( !\camera2|ps.reaches90~q\ & ( !\cam2Percent|percentFilled\(1) & ( (!\cam2Percent|percentFilled\(2) & (\cam2Percent|percentFilled\(3) & (\camera2|ps.signalToDownload~q\ & \cam2Percent|percentFilled\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010111111111111111100000000000000001101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(2),
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datac => \camera2|ALT_INV_ps.signalToDownload~q\,
	datad => \cam2Percent|ALT_INV_percentFilled\(0),
	datae => \camera2|ALT_INV_ps.reaches90~q\,
	dataf => \cam2Percent|ALT_INV_percentFilled\(1),
	combout => \camera2|ps~29_combout\);

-- Location: LABCELL_X36_Y6_N54
\camera2|ps~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~30_combout\ = (\resetState~q\ & (\camera2|ps~29_combout\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000000000001110000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \ALT_INV_resetState~q\,
	datad => \camera2|ALT_INV_ps~29_combout\,
	combout => \camera2|ps~30_combout\);

-- Location: FF_X36_Y6_N56
\camera2|ps.reaches90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|ps~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|ps.reaches90~q\);

-- Location: LABCELL_X36_Y6_N51
\camera2|ps~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~16_combout\ = ( \cam2Percent|percentFilled\(1) & ( (!\cam2Percent|percentFilled\(2) & (\cam2Percent|percentFilled\(3) & (!\cam2Percent|percentFilled\(0) & \camera2|ps.reaches90~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(2),
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datac => \cam2Percent|ALT_INV_percentFilled\(0),
	datad => \camera2|ALT_INV_ps.reaches90~q\,
	dataf => \cam2Percent|ALT_INV_percentFilled\(1),
	combout => \camera2|ps~16_combout\);

-- Location: LABCELL_X36_Y6_N36
\camera2|ps~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~22_combout\ = ( \camera2|ps~15_combout\ & ( \camera2|ps~16_combout\ & ( (\resetState~q\ & (!\u0|outsignal|data_out\(0) & ((\resetInput|prev~q\) # (\KEY[0]~input_o\)))) ) ) ) # ( !\camera2|ps~15_combout\ & ( \camera2|ps~16_combout\ & ( 
-- (\resetState~q\ & (!\u0|outsignal|data_out\(0) & ((\resetInput|prev~q\) # (\KEY[0]~input_o\)))) ) ) ) # ( \camera2|ps~15_combout\ & ( !\camera2|ps~16_combout\ & ( (\resetState~q\ & (!\u0|outsignal|data_out\(0) & ((\resetInput|prev~q\) # 
-- (\KEY[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001110000000000000111000000000000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \ALT_INV_resetState~q\,
	datad => \u0|outsignal|ALT_INV_data_out\(0),
	datae => \camera2|ALT_INV_ps~15_combout\,
	dataf => \camera2|ALT_INV_ps~16_combout\,
	combout => \camera2|ps~22_combout\);

-- Location: FF_X36_Y6_N38
\camera2|ps.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|ps~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|ps.idle~q\);

-- Location: LABCELL_X35_Y6_N42
\camera2|ps~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~15_combout\ = ( !\camera1|ps.reaches50~q\ & ( \camera2|ps.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \camera2|ALT_INV_ps.idle~q\,
	dataf => \camera1|ALT_INV_ps.reaches50~q\,
	combout => \camera2|ps~15_combout\);

-- Location: LABCELL_X36_Y6_N48
\camera2|ps~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~17_combout\ = ( !\camera2|ps~16_combout\ & ( !\camera2|ps~15_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \camera2|ALT_INV_ps~15_combout\,
	dataf => \camera2|ALT_INV_ps~16_combout\,
	combout => \camera2|ps~17_combout\);

-- Location: LABCELL_X36_Y6_N18
\camera2|ps~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|ps~18_combout\ = ( \camera2|ps~14_combout\ & ( \camera2|ps~17_combout\ & ( (\resetState~q\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\))) ) ) ) # ( \camera2|ps~14_combout\ & ( !\camera2|ps~17_combout\ & ( (\resetState~q\ & ((\resetInput|prev~q\) 
-- # (\KEY[0]~input_o\))) ) ) ) # ( !\camera2|ps~14_combout\ & ( !\camera2|ps~17_combout\ & ( (\resetState~q\ & (\u0|outsignal|data_out\(0) & ((\resetInput|prev~q\) # (\KEY[0]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000001110000011100000000000000000000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \ALT_INV_resetState~q\,
	datad => \u0|outsignal|ALT_INV_data_out\(0),
	datae => \camera2|ALT_INV_ps~14_combout\,
	dataf => \camera2|ALT_INV_ps~17_combout\,
	combout => \camera2|ps~18_combout\);

-- Location: FF_X36_Y6_N20
\camera2|ps.downloading\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \camera2|ps~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \camera2|ps.downloading~q\);

-- Location: LABCELL_X43_Y8_N51
\cam2Percent|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Equal0~2_combout\ = ( \cam2Percent|clkCounter\(8) & ( \cam2Percent|clkCounter\(4) & ( (\cam2Percent|clkCounter\(13) & (\cam2Percent|clkCounter\(6) & (\cam2Percent|clkCounter\(5) & \cam2Percent|clkCounter\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_clkCounter\(13),
	datab => \cam2Percent|ALT_INV_clkCounter\(6),
	datac => \cam2Percent|ALT_INV_clkCounter\(5),
	datad => \cam2Percent|ALT_INV_clkCounter\(7),
	datae => \cam2Percent|ALT_INV_clkCounter\(8),
	dataf => \cam2Percent|ALT_INV_clkCounter\(4),
	combout => \cam2Percent|Equal0~2_combout\);

-- Location: LABCELL_X43_Y8_N24
\cam2Percent|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Equal0~0_combout\ = ( \cam2Percent|clkCounter\(15) & ( \cam2Percent|clkCounter\(10) & ( (\cam2Percent|clkCounter\(11) & (\cam2Percent|clkCounter\(12) & (\cam2Percent|clkCounter\(9) & \cam2Percent|clkCounter\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_clkCounter\(11),
	datab => \cam2Percent|ALT_INV_clkCounter\(12),
	datac => \cam2Percent|ALT_INV_clkCounter\(9),
	datad => \cam2Percent|ALT_INV_clkCounter\(14),
	datae => \cam2Percent|ALT_INV_clkCounter\(15),
	dataf => \cam2Percent|ALT_INV_clkCounter\(10),
	combout => \cam2Percent|Equal0~0_combout\);

-- Location: MLABCELL_X39_Y6_N12
\cam2Percent|percentFilled~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|percentFilled~0_combout\ = ( \cam2Percent|Equal0~2_combout\ & ( \cam2Percent|Equal0~0_combout\ & ( (\cam2Percent|Equal0~1_combout\ & (((\camera2|ps.flushing~q\) # (\cam2Percent|clkCounter\(16))) # (\camera2|ps.downloading~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.downloading~q\,
	datab => \cam2Percent|ALT_INV_clkCounter\(16),
	datac => \cam2Percent|ALT_INV_Equal0~1_combout\,
	datad => \camera2|ALT_INV_ps.flushing~q\,
	datae => \cam2Percent|ALT_INV_Equal0~2_combout\,
	dataf => \cam2Percent|ALT_INV_Equal0~0_combout\,
	combout => \cam2Percent|percentFilled~0_combout\);

-- Location: LABCELL_X35_Y6_N9
\camera2|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|WideOr0~0_combout\ = ( !\camera2|ps.lowPower~q\ & ( (!\camera2|ps.standBy~q\ & !\camera2|ps.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.standBy~q\,
	datac => \camera2|ALT_INV_ps.idle~q\,
	dataf => \camera2|ALT_INV_ps.lowPower~q\,
	combout => \camera2|WideOr0~0_combout\);

-- Location: MLABCELL_X39_Y6_N48
\cam2Percent|percentFilled~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|percentFilled~1_combout\ = ( \cam2Percent|percentFilled\(0) & ( \camera2|WideOr0~0_combout\ & ( (!\cam2Percent|percentFilled~0_combout\ & (\resetState~q\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\)))) ) ) ) # ( 
-- !\cam2Percent|percentFilled\(0) & ( \camera2|WideOr0~0_combout\ & ( (\cam2Percent|percentFilled~0_combout\ & (\resetState~q\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\)))) ) ) ) # ( \cam2Percent|percentFilled\(0) & ( !\camera2|WideOr0~0_combout\ & ( 
-- (\resetState~q\ & ((\resetInput|prev~q\) # (\KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000111100000001000000110000010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \cam2Percent|ALT_INV_percentFilled~0_combout\,
	datac => \ALT_INV_resetState~q\,
	datad => \resetInput|ALT_INV_prev~q\,
	datae => \cam2Percent|ALT_INV_percentFilled\(0),
	dataf => \camera2|ALT_INV_WideOr0~0_combout\,
	combout => \cam2Percent|percentFilled~1_combout\);

-- Location: FF_X36_Y6_N14
\cam2Percent|percentFilled[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|percentFilled\(0));

-- Location: MLABCELL_X39_Y6_N18
\cam2Percent|percentFilled~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|percentFilled~3_combout\ = ( \cam2Percent|Equal0~2_combout\ & ( \camera2|WideOr0~0_combout\ & ( (\cam2Percent|Equal0~0_combout\ & (\camera2|emptyBuffer~combout\ & (\cam2Percent|Equal0~1_combout\ & !\cam2Percent|clkCounter\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_Equal0~0_combout\,
	datab => \camera2|ALT_INV_emptyBuffer~combout\,
	datac => \cam2Percent|ALT_INV_Equal0~1_combout\,
	datad => \cam2Percent|ALT_INV_clkCounter\(16),
	datae => \cam2Percent|ALT_INV_Equal0~2_combout\,
	dataf => \camera2|ALT_INV_WideOr0~0_combout\,
	combout => \cam2Percent|percentFilled~3_combout\);

-- Location: MLABCELL_X39_Y6_N0
\cam2Percent|percentFilled~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|percentFilled~4_combout\ = ( \camera2|emptyBuffer~combout\ & ( \cam2Percent|percentFilled\(1) & ( (\camera1|ps~14_combout\ & ((!\cam2Percent|percentFilled\(0) & (!\cam2Percent|percentFilled~3_combout\ & 
-- !\cam2Percent|percentFilled~2_combout\)) # (\cam2Percent|percentFilled\(0) & ((!\cam2Percent|percentFilled~3_combout\) # (!\cam2Percent|percentFilled~2_combout\))))) ) ) ) # ( !\camera2|emptyBuffer~combout\ & ( \cam2Percent|percentFilled\(1) & ( 
-- (\camera1|ps~14_combout\ & ((!\cam2Percent|percentFilled\(0) & (!\cam2Percent|percentFilled~3_combout\)) # (\cam2Percent|percentFilled\(0) & ((!\cam2Percent|percentFilled~2_combout\))))) ) ) ) # ( \camera2|emptyBuffer~combout\ & ( 
-- !\cam2Percent|percentFilled\(1) & ( (!\cam2Percent|percentFilled\(0) & (\camera1|ps~14_combout\ & (!\cam2Percent|percentFilled~3_combout\ $ (!\cam2Percent|percentFilled~2_combout\)))) ) ) ) # ( !\camera2|emptyBuffer~combout\ & ( 
-- !\cam2Percent|percentFilled\(1) & ( (\camera1|ps~14_combout\ & ((!\cam2Percent|percentFilled\(0) & (\cam2Percent|percentFilled~3_combout\ & !\cam2Percent|percentFilled~2_combout\)) # (\cam2Percent|percentFilled\(0) & 
-- (!\cam2Percent|percentFilled~3_combout\ & \cam2Percent|percentFilled~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100100000000000010100000000000110110000000000011010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(0),
	datab => \cam2Percent|ALT_INV_percentFilled~3_combout\,
	datac => \cam2Percent|ALT_INV_percentFilled~2_combout\,
	datad => \camera1|ALT_INV_ps~14_combout\,
	datae => \camera2|ALT_INV_emptyBuffer~combout\,
	dataf => \cam2Percent|ALT_INV_percentFilled\(1),
	combout => \cam2Percent|percentFilled~4_combout\);

-- Location: LABCELL_X40_Y6_N24
\cam2Percent|percentFilled[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|percentFilled[1]~feeder_combout\ = ( \cam2Percent|percentFilled~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cam2Percent|ALT_INV_percentFilled~4_combout\,
	combout => \cam2Percent|percentFilled[1]~feeder_combout\);

-- Location: FF_X40_Y6_N26
\cam2Percent|percentFilled[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \cam2Percent|percentFilled[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|percentFilled\(1));

-- Location: MLABCELL_X39_Y6_N30
\cam2Percent|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add0~1_combout\ = ( \cam2Percent|percentFilled\(0) & ( \camera2|ps.flushing~q\ & ( \cam2Percent|percentFilled\(3) ) ) ) # ( !\cam2Percent|percentFilled\(0) & ( \camera2|ps.flushing~q\ & ( !\cam2Percent|percentFilled\(3) $ 
-- (((\cam2Percent|percentFilled\(2)) # (\cam2Percent|percentFilled\(1)))) ) ) ) # ( \cam2Percent|percentFilled\(0) & ( !\camera2|ps.flushing~q\ & ( !\cam2Percent|percentFilled\(3) $ (((!\cam2Percent|percentFilled\(1)) # ((!\cam2Percent|percentFilled\(2)) # 
-- (\camera2|ps.downloading~q\)))) ) ) ) # ( !\cam2Percent|percentFilled\(0) & ( !\camera2|ps.flushing~q\ & ( !\cam2Percent|percentFilled\(3) $ ((((!\camera2|ps.downloading~q\) # (\cam2Percent|percentFilled\(2))) # (\cam2Percent|percentFilled\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101100101010101010101010110010110011001010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(3),
	datab => \cam2Percent|ALT_INV_percentFilled\(1),
	datac => \camera2|ALT_INV_ps.downloading~q\,
	datad => \cam2Percent|ALT_INV_percentFilled\(2),
	datae => \cam2Percent|ALT_INV_percentFilled\(0),
	dataf => \camera2|ALT_INV_ps.flushing~q\,
	combout => \cam2Percent|Add0~1_combout\);

-- Location: MLABCELL_X39_Y6_N39
\camera2|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|Equal1~0_combout\ = ( !\cam2Percent|percentFilled\(1) & ( (!\cam2Percent|percentFilled\(0) & !\cam2Percent|percentFilled\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(0),
	datad => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(1),
	combout => \camera2|Equal1~0_combout\);

-- Location: MLABCELL_X39_Y6_N42
\cam2Percent|percentFilled~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|percentFilled~5_combout\ = ( \camera1|ps~14_combout\ & ( \camera2|Equal1~0_combout\ & ( (!\cam2Percent|percentFilled~2_combout\ & ((!\cam2Percent|percentFilled\(3) $ (!\cam2Percent|percentFilled~3_combout\)))) # 
-- (\cam2Percent|percentFilled~2_combout\ & (\cam2Percent|Add0~1_combout\ & ((!\cam2Percent|percentFilled~3_combout\)))) ) ) ) # ( \camera1|ps~14_combout\ & ( !\camera2|Equal1~0_combout\ & ( (!\cam2Percent|percentFilled~2_combout\ & 
-- (((\cam2Percent|percentFilled\(3))))) # (\cam2Percent|percentFilled~2_combout\ & (\cam2Percent|Add0~1_combout\ & ((!\cam2Percent|percentFilled~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110000101000000000000000000001101110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled~2_combout\,
	datab => \cam2Percent|ALT_INV_Add0~1_combout\,
	datac => \cam2Percent|ALT_INV_percentFilled\(3),
	datad => \cam2Percent|ALT_INV_percentFilled~3_combout\,
	datae => \camera1|ALT_INV_ps~14_combout\,
	dataf => \camera2|ALT_INV_Equal1~0_combout\,
	combout => \cam2Percent|percentFilled~5_combout\);

-- Location: FF_X39_Y6_N23
\cam2Percent|percentFilled[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|percentFilled\(3));

-- Location: FF_X39_Y6_N50
\buf2|memory_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(12));

-- Location: MLABCELL_X39_Y6_N24
\buf2|memory~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf2|memory~2_combout\ = ( !\camera2|ps.flushing~q\ & ( (\resetState~q\ & !\camera2|ps.downloading~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_resetState~q\,
	datad => \camera2|ALT_INV_ps.downloading~q\,
	dataf => \camera2|ALT_INV_ps.flushing~q\,
	combout => \buf2|memory~2_combout\);

-- Location: M10K_X38_Y6_N0
\buf2|memory_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Buffer:buf2|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 10,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 10,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \buf2|memory~2_combout\,
	portbre => VCC,
	clk0 => \cmdiv|divided_clock~q\,
	portadatain => \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \buf2|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X39_Y6_N52
\buf2|memory_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(6));

-- Location: FF_X40_Y6_N8
\buf2|memory_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(5));

-- Location: FF_X39_Y6_N34
\buf2|memory_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(8));

-- Location: FF_X40_Y6_N5
\buf2|memory_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(7));

-- Location: LABCELL_X40_Y6_N3
\buf2|memory~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf2|memory~1_combout\ = ( \buf2|memory_rtl_0_bypass\(7) & ( (\buf2|memory_rtl_0_bypass\(8) & (!\buf2|memory_rtl_0_bypass\(6) $ (\buf2|memory_rtl_0_bypass\(5)))) ) ) # ( !\buf2|memory_rtl_0_bypass\(7) & ( (!\buf2|memory_rtl_0_bypass\(8) & 
-- (!\buf2|memory_rtl_0_bypass\(6) $ (\buf2|memory_rtl_0_bypass\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000000010010000100110010000100100000000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf2|ALT_INV_memory_rtl_0_bypass\(6),
	datab => \buf2|ALT_INV_memory_rtl_0_bypass\(5),
	datac => \buf2|ALT_INV_memory_rtl_0_bypass\(8),
	datae => \buf2|ALT_INV_memory_rtl_0_bypass\(7),
	combout => \buf2|memory~1_combout\);

-- Location: FF_X40_Y6_N2
\buf2|memory_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(4));

-- Location: FF_X40_Y6_N34
\buf2|memory_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(1));

-- Location: FF_X39_Y6_N46
\buf2|memory_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(2));

-- Location: FF_X39_Y6_N25
\buf2|memory_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf2|memory~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(0));

-- Location: FF_X40_Y6_N32
\buf2|memory_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(3));

-- Location: LABCELL_X40_Y6_N30
\buf2|memory~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf2|memory~0_combout\ = ( \buf2|memory_rtl_0_bypass\(3) & ( (\buf2|memory_rtl_0_bypass\(4) & (\buf2|memory_rtl_0_bypass\(0) & (!\buf2|memory_rtl_0_bypass\(1) $ (\buf2|memory_rtl_0_bypass\(2))))) ) ) # ( !\buf2|memory_rtl_0_bypass\(3) & ( 
-- (!\buf2|memory_rtl_0_bypass\(4) & (\buf2|memory_rtl_0_bypass\(0) & (!\buf2|memory_rtl_0_bypass\(1) $ (\buf2|memory_rtl_0_bypass\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000010000000000100000100000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf2|ALT_INV_memory_rtl_0_bypass\(4),
	datab => \buf2|ALT_INV_memory_rtl_0_bypass\(1),
	datac => \buf2|ALT_INV_memory_rtl_0_bypass\(2),
	datad => \buf2|ALT_INV_memory_rtl_0_bypass\(0),
	datae => \buf2|ALT_INV_memory_rtl_0_bypass\(3),
	combout => \buf2|memory~0_combout\);

-- Location: LABCELL_X33_Y6_N33
\buf2|outputValue~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf2|outputValue~0_combout\ = ( \buf2|memory~1_combout\ & ( \buf2|memory~0_combout\ & ( (\buf2|memory_rtl_0_bypass\(12) & (\resetState~q\ & \camera2|emptyBuffer~combout\)) ) ) ) # ( !\buf2|memory~1_combout\ & ( \buf2|memory~0_combout\ & ( (\resetState~q\ 
-- & (\camera2|emptyBuffer~combout\ & \buf2|memory_rtl_0|auto_generated|ram_block1a3\)) ) ) ) # ( \buf2|memory~1_combout\ & ( !\buf2|memory~0_combout\ & ( (\resetState~q\ & (\camera2|emptyBuffer~combout\ & \buf2|memory_rtl_0|auto_generated|ram_block1a3\)) ) 
-- ) ) # ( !\buf2|memory~1_combout\ & ( !\buf2|memory~0_combout\ & ( (\resetState~q\ & (\camera2|emptyBuffer~combout\ & \buf2|memory_rtl_0|auto_generated|ram_block1a3\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000110000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf2|ALT_INV_memory_rtl_0_bypass\(12),
	datab => \ALT_INV_resetState~q\,
	datac => \camera2|ALT_INV_emptyBuffer~combout\,
	datad => \buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	datae => \buf2|ALT_INV_memory~1_combout\,
	dataf => \buf2|ALT_INV_memory~0_combout\,
	combout => \buf2|outputValue~0_combout\);

-- Location: FF_X33_Y6_N34
\buf2|outputValue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf2|outputValue~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|outputValue\(3));

-- Location: IOIBUF_X72_Y0_N1
\RECIEVE~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RECIEVE,
	o => \RECIEVE~input_o\);

-- Location: LABCELL_X42_Y7_N48
\inputCounter|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Equal0~2_combout\ = ( \inputCounter|counter\(2) & ( (\inputCounter|counter\(0) & \inputCounter|counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inputCounter|ALT_INV_counter\(0),
	datad => \inputCounter|ALT_INV_counter\(1),
	dataf => \inputCounter|ALT_INV_counter\(2),
	combout => \inputCounter|Equal0~2_combout\);

-- Location: LABCELL_X43_Y7_N39
\inputCounter|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Add0~1_sumout\ = SUM(( \inputCounter|counter\(3) ) + ( GND ) + ( \inputCounter|Add0~30\ ))
-- \inputCounter|Add0~2\ = CARRY(( \inputCounter|counter\(3) ) + ( GND ) + ( \inputCounter|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(3),
	cin => \inputCounter|Add0~30\,
	sumout => \inputCounter|Add0~1_sumout\,
	cout => \inputCounter|Add0~2\);

-- Location: LABCELL_X43_Y7_N42
\inputCounter|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Add0~9_sumout\ = SUM(( \inputCounter|counter\(4) ) + ( GND ) + ( \inputCounter|Add0~2\ ))
-- \inputCounter|Add0~10\ = CARRY(( \inputCounter|counter\(4) ) + ( GND ) + ( \inputCounter|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inputCounter|ALT_INV_counter\(4),
	cin => \inputCounter|Add0~2\,
	sumout => \inputCounter|Add0~9_sumout\,
	cout => \inputCounter|Add0~10\);

-- Location: LABCELL_X43_Y7_N12
\start|enable~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \start|enable~0_combout\ = ( \KEY[0]~input_o\ & ( \start|ps~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \start|ALT_INV_ps~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \start|enable~0_combout\);

-- Location: LABCELL_X43_Y7_N45
\inputCounter|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Add0~17_sumout\ = SUM(( \inputCounter|counter\(5) ) + ( GND ) + ( \inputCounter|Add0~10\ ))
-- \inputCounter|Add0~18\ = CARRY(( \inputCounter|counter\(5) ) + ( GND ) + ( \inputCounter|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(5),
	cin => \inputCounter|Add0~10\,
	sumout => \inputCounter|Add0~17_sumout\,
	cout => \inputCounter|Add0~18\);

-- Location: FF_X43_Y7_N44
\inputCounter|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inputCounter|Add0~17_sumout\,
	sclr => \start|ALT_INV_enable~0_combout\,
	sload => VCC,
	ena => \inputCounter|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inputCounter|counter\(5));

-- Location: LABCELL_X43_Y7_N48
\inputCounter|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Add0~13_sumout\ = SUM(( \inputCounter|counter\(6) ) + ( GND ) + ( \inputCounter|Add0~18\ ))
-- \inputCounter|Add0~14\ = CARRY(( \inputCounter|counter\(6) ) + ( GND ) + ( \inputCounter|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inputCounter|ALT_INV_counter\(6),
	cin => \inputCounter|Add0~18\,
	sumout => \inputCounter|Add0~13_sumout\,
	cout => \inputCounter|Add0~14\);

-- Location: FF_X43_Y7_N32
\inputCounter|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inputCounter|Add0~13_sumout\,
	sclr => \start|ALT_INV_enable~0_combout\,
	sload => VCC,
	ena => \inputCounter|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inputCounter|counter\(6));

-- Location: LABCELL_X43_Y7_N51
\inputCounter|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Add0~5_sumout\ = SUM(( \inputCounter|counter\(7) ) + ( GND ) + ( \inputCounter|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inputCounter|ALT_INV_counter\(7),
	cin => \inputCounter|Add0~14\,
	sumout => \inputCounter|Add0~5_sumout\);

-- Location: FF_X43_Y7_N8
\inputCounter|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inputCounter|Add0~5_sumout\,
	sclr => \start|ALT_INV_enable~0_combout\,
	sload => VCC,
	ena => \inputCounter|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inputCounter|counter\(7));

-- Location: LABCELL_X43_Y7_N27
\inputCounter|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Equal0~1_combout\ = ( \inputCounter|counter\(5) & ( (\inputCounter|counter\(4) & (\inputCounter|counter\(7) & (\inputCounter|counter\(6) & \inputCounter|counter\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(4),
	datab => \inputCounter|ALT_INV_counter\(7),
	datac => \inputCounter|ALT_INV_counter\(6),
	datad => \inputCounter|ALT_INV_counter\(3),
	dataf => \inputCounter|ALT_INV_counter\(5),
	combout => \inputCounter|Equal0~1_combout\);

-- Location: LABCELL_X42_Y7_N27
\inputCounter|counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|counter[1]~0_combout\ = ( \inputCounter|Equal0~1_combout\ & ( \KEY[0]~input_o\ & ( (!\inputCounter|counter\(0)) # ((!\inputCounter|counter\(1)) # ((!\start|ps~q\) # (!\inputCounter|counter\(2)))) ) ) ) # ( !\inputCounter|Equal0~1_combout\ & 
-- ( \KEY[0]~input_o\ ) ) # ( \inputCounter|Equal0~1_combout\ & ( !\KEY[0]~input_o\ ) ) # ( !\inputCounter|Equal0~1_combout\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(0),
	datab => \inputCounter|ALT_INV_counter\(1),
	datac => \start|ALT_INV_ps~q\,
	datad => \inputCounter|ALT_INV_counter\(2),
	datae => \inputCounter|ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \inputCounter|counter[1]~0_combout\);

-- Location: FF_X43_Y7_N41
\inputCounter|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inputCounter|Add0~9_sumout\,
	sclr => \start|ALT_INV_enable~0_combout\,
	sload => VCC,
	ena => \inputCounter|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inputCounter|counter\(4));

-- Location: LABCELL_X43_Y7_N54
\inputCounter|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Equal2~2_combout\ = ( \inputCounter|counter\(4) & ( \inputCounter|counter\(7) & ( (!\inputCounter|counter\(0) & (!\inputCounter|counter\(1) & (!\inputCounter|counter\(3) & !\inputCounter|counter\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(0),
	datab => \inputCounter|ALT_INV_counter\(1),
	datac => \inputCounter|ALT_INV_counter\(3),
	datad => \inputCounter|ALT_INV_counter\(2),
	datae => \inputCounter|ALT_INV_counter\(4),
	dataf => \inputCounter|ALT_INV_counter\(7),
	combout => \inputCounter|Equal2~2_combout\);

-- Location: LABCELL_X43_Y7_N9
\inputCounter|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Equal2~0_combout\ = (!\inputCounter|counter\(5) & !\inputCounter|counter\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(5),
	datab => \inputCounter|ALT_INV_counter\(6),
	combout => \inputCounter|Equal2~0_combout\);

-- Location: MLABCELL_X34_Y6_N12
\start|prevBit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \start|prevBit~0_combout\ = ( \inputCounter|Equal2~2_combout\ & ( (!\KEY[0]~input_o\) # ((\RECIEVE~input_o\) # (\inputCounter|Equal2~0_combout\)) ) ) # ( !\inputCounter|Equal2~2_combout\ & ( (!\KEY[0]~input_o\) # (\RECIEVE~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011111111110011001111111111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \inputCounter|ALT_INV_Equal2~0_combout\,
	datad => \ALT_INV_RECIEVE~input_o\,
	dataf => \inputCounter|ALT_INV_Equal2~2_combout\,
	combout => \start|prevBit~0_combout\);

-- Location: FF_X34_Y6_N14
\start|prevBit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \start|prevBit~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \start|prevBit~q\);

-- Location: MLABCELL_X34_Y6_N24
\start|ps~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \start|ps~0_combout\ = ( \KEY[0]~input_o\ & ( \RECIEVE~input_o\ & ( (\start|ps~q\ & ((!\inputCounter|Equal2~2_combout\) # (!\inputCounter|Equal2~0_combout\))) ) ) ) # ( \KEY[0]~input_o\ & ( !\RECIEVE~input_o\ & ( (!\start|ps~q\ & (\start|prevBit~q\ & 
-- ((!\inputCounter|Equal2~2_combout\) # (!\inputCounter|Equal2~0_combout\)))) # (\start|ps~q\ & ((!\inputCounter|Equal2~2_combout\) # ((!\inputCounter|Equal2~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101001111110000000000000000000101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \start|ALT_INV_ps~q\,
	datab => \inputCounter|ALT_INV_Equal2~2_combout\,
	datac => \inputCounter|ALT_INV_Equal2~0_combout\,
	datad => \start|ALT_INV_prevBit~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \ALT_INV_RECIEVE~input_o\,
	combout => \start|ps~0_combout\);

-- Location: FF_X37_Y6_N38
\start|ps\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \start|ps~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \start|ps~q\);

-- Location: LABCELL_X43_Y7_N30
\inputCounter|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Add0~21_sumout\ = SUM(( \inputCounter|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \inputCounter|Add0~22\ = CARRY(( \inputCounter|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inputCounter|ALT_INV_counter\(0),
	cin => GND,
	sumout => \inputCounter|Add0~21_sumout\,
	cout => \inputCounter|Add0~22\);

-- Location: LABCELL_X42_Y7_N51
\inputCounter|counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|counter~1_combout\ = ( \inputCounter|Add0~21_sumout\ ) # ( !\inputCounter|Add0~21_sumout\ & ( (!\start|ps~q\) # ((!\KEY[0]~input_o\) # ((\inputCounter|Equal0~2_combout\ & \inputCounter|Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111101111111001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_Equal0~2_combout\,
	datab => \start|ALT_INV_ps~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \inputCounter|ALT_INV_Equal0~1_combout\,
	dataf => \inputCounter|ALT_INV_Add0~21_sumout\,
	combout => \inputCounter|counter~1_combout\);

-- Location: FF_X42_Y7_N53
\inputCounter|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \inputCounter|counter~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inputCounter|counter\(0));

-- Location: LABCELL_X43_Y7_N33
\inputCounter|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Add0~25_sumout\ = SUM(( \inputCounter|counter\(1) ) + ( GND ) + ( \inputCounter|Add0~22\ ))
-- \inputCounter|Add0~26\ = CARRY(( \inputCounter|counter\(1) ) + ( GND ) + ( \inputCounter|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inputCounter|ALT_INV_counter\(1),
	cin => \inputCounter|Add0~22\,
	sumout => \inputCounter|Add0~25_sumout\,
	cout => \inputCounter|Add0~26\);

-- Location: FF_X43_Y7_N38
\inputCounter|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inputCounter|Add0~25_sumout\,
	sclr => \start|ALT_INV_enable~0_combout\,
	sload => VCC,
	ena => \inputCounter|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inputCounter|counter\(1));

-- Location: LABCELL_X43_Y7_N36
\inputCounter|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Add0~29_sumout\ = SUM(( \inputCounter|counter\(2) ) + ( GND ) + ( \inputCounter|Add0~26\ ))
-- \inputCounter|Add0~30\ = CARRY(( \inputCounter|counter\(2) ) + ( GND ) + ( \inputCounter|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inputCounter|ALT_INV_counter\(2),
	cin => \inputCounter|Add0~26\,
	sumout => \inputCounter|Add0~29_sumout\,
	cout => \inputCounter|Add0~30\);

-- Location: FF_X43_Y7_N35
\inputCounter|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inputCounter|Add0~29_sumout\,
	sclr => \start|ALT_INV_enable~0_combout\,
	sload => VCC,
	ena => \inputCounter|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inputCounter|counter\(2));

-- Location: FF_X43_Y7_N2
\inputCounter|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inputCounter|Add0~1_sumout\,
	sclr => \start|ALT_INV_enable~0_combout\,
	sload => VCC,
	ena => \inputCounter|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inputCounter|counter\(3));

-- Location: LABCELL_X43_Y7_N15
\inputCounter|sampleBit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|sampleBit~0_combout\ = ( \inputCounter|counter\(6) & ( \inputCounter|counter\(7) ) ) # ( !\inputCounter|counter\(6) & ( (\inputCounter|counter\(7) & ((\inputCounter|counter\(4)) # (\inputCounter|counter\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(5),
	datac => \inputCounter|ALT_INV_counter\(7),
	datad => \inputCounter|ALT_INV_counter\(4),
	dataf => \inputCounter|ALT_INV_counter\(6),
	combout => \inputCounter|sampleBit~0_combout\);

-- Location: LABCELL_X43_Y7_N3
\inBuffer|d0|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inBuffer|d0|q~0_combout\ = ( \inputCounter|counter\(1) & ( \KEY[0]~input_o\ & ( (!\inputCounter|counter\(3) & (!\inputCounter|sampleBit~0_combout\ & (\inputCounter|counter\(2) & \inputCounter|counter\(0)))) ) ) ) # ( \inputCounter|counter\(1) & ( 
-- !\KEY[0]~input_o\ ) ) # ( !\inputCounter|counter\(1) & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(3),
	datab => \inputCounter|ALT_INV_sampleBit~0_combout\,
	datac => \inputCounter|ALT_INV_counter\(2),
	datad => \inputCounter|ALT_INV_counter\(0),
	datae => \inputCounter|ALT_INV_counter\(1),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \inBuffer|d0|q~0_combout\);

-- Location: FF_X34_Y6_N29
\inBuffer|d0|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \RECIEVE~input_o\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inBuffer|d0|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inBuffer|d0|q~q\);

-- Location: FF_X34_Y6_N44
\inBuffer|d1|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inBuffer|d0|q~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inBuffer|d0|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inBuffer|d1|q~q\);

-- Location: MLABCELL_X34_Y6_N45
\inBuffer|d2|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inBuffer|d2|q~feeder_combout\ = ( \inBuffer|d1|q~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inBuffer|d1|ALT_INV_q~q\,
	combout => \inBuffer|d2|q~feeder_combout\);

-- Location: FF_X34_Y6_N47
\inBuffer|d2|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \inBuffer|d2|q~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \inBuffer|d0|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inBuffer|d2|q~q\);

-- Location: FF_X34_Y6_N50
\inBuffer|d3|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inBuffer|d2|q~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inBuffer|d0|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inBuffer|d3|q~q\);

-- Location: LABCELL_X33_Y6_N39
\inBuffer|d4|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inBuffer|d4|q~feeder_combout\ = ( \inBuffer|d3|q~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inBuffer|d3|ALT_INV_q~q\,
	combout => \inBuffer|d4|q~feeder_combout\);

-- Location: FF_X33_Y6_N40
\inBuffer|d4|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \inBuffer|d4|q~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \inBuffer|d0|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inBuffer|d4|q~q\);

-- Location: MLABCELL_X34_Y6_N36
\Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = ( !\camera2|ps.reaches50~q\ & ( (!\camera2|ps.idle~q\ & (!\camera2|ps.lowPower~q\ & (\camera2|ps.downloading~q\ & !\camera2|ps.flushing~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.idle~q\,
	datab => \camera2|ALT_INV_ps.lowPower~q\,
	datac => \camera2|ALT_INV_ps.downloading~q\,
	datad => \camera2|ALT_INV_ps.flushing~q\,
	datae => \camera2|ALT_INV_ps.reaches50~q\,
	combout => \Equal3~0_combout\);

-- Location: LABCELL_X24_Y6_N42
\u0|empty|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|empty|Equal0~0_combout\ = ( !\u0|nios2_processor|W_alu_result\(3) & ( !\u0|nios2_processor|W_alu_result\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	combout => \u0|empty|Equal0~0_combout\);

-- Location: FF_X39_Y7_N14
\buf1|memory_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(6));

-- Location: FF_X39_Y7_N38
\buf1|memory_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \cam1Percent|percentFilled~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(8));

-- Location: FF_X39_Y7_N50
\buf1|memory_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(7));

-- Location: FF_X39_Y7_N17
\buf1|memory_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(5));

-- Location: MLABCELL_X39_Y7_N48
\buf1|memory~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf1|memory~1_combout\ = ( \buf1|memory_rtl_0_bypass\(5) & ( (\buf1|memory_rtl_0_bypass\(6) & (!\buf1|memory_rtl_0_bypass\(8) $ (\buf1|memory_rtl_0_bypass\(7)))) ) ) # ( !\buf1|memory_rtl_0_bypass\(5) & ( (!\buf1|memory_rtl_0_bypass\(6) & 
-- (!\buf1|memory_rtl_0_bypass\(8) $ (\buf1|memory_rtl_0_bypass\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \buf1|ALT_INV_memory_rtl_0_bypass\(6),
	datac => \buf1|ALT_INV_memory_rtl_0_bypass\(8),
	datad => \buf1|ALT_INV_memory_rtl_0_bypass\(7),
	dataf => \buf1|ALT_INV_memory_rtl_0_bypass\(5),
	combout => \buf1|memory~1_combout\);

-- Location: FF_X39_Y7_N40
\buf1|memory_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(12));

-- Location: LABCELL_X37_Y7_N36
\buf1|memory~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf1|memory~2_combout\ = ( !\camera1|ps.flushing~q\ & ( (!\camera1|ps.downloading~q\ & \resetState~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \camera1|ALT_INV_ps.downloading~q\,
	datad => \ALT_INV_resetState~q\,
	dataf => \camera1|ALT_INV_ps.flushing~q\,
	combout => \buf1|memory~2_combout\);

-- Location: FF_X37_Y7_N37
\buf1|memory_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf1|memory~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(0));

-- Location: MLABCELL_X39_Y7_N57
\buf1|memory_rtl_0_bypass[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf1|memory_rtl_0_bypass[1]~feeder_combout\ = \cam1Percent|percentFilled\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \buf1|memory_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X39_Y7_N59
\buf1|memory_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf1|memory_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(1));

-- Location: FF_X39_Y7_N7
\buf1|memory_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(4));

-- Location: FF_X39_Y7_N56
\buf1|memory_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(3));

-- Location: FF_X39_Y7_N58
\buf1|memory_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(2));

-- Location: MLABCELL_X39_Y7_N54
\buf1|memory~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf1|memory~0_combout\ = ( \buf1|memory_rtl_0_bypass\(2) & ( (\buf1|memory_rtl_0_bypass\(0) & (\buf1|memory_rtl_0_bypass\(1) & (!\buf1|memory_rtl_0_bypass\(4) $ (\buf1|memory_rtl_0_bypass\(3))))) ) ) # ( !\buf1|memory_rtl_0_bypass\(2) & ( 
-- (\buf1|memory_rtl_0_bypass\(0) & (!\buf1|memory_rtl_0_bypass\(1) & (!\buf1|memory_rtl_0_bypass\(4) $ (\buf1|memory_rtl_0_bypass\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000100010000000000010000010000000000010001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf1|ALT_INV_memory_rtl_0_bypass\(0),
	datab => \buf1|ALT_INV_memory_rtl_0_bypass\(1),
	datac => \buf1|ALT_INV_memory_rtl_0_bypass\(4),
	datad => \buf1|ALT_INV_memory_rtl_0_bypass\(3),
	dataf => \buf1|ALT_INV_memory_rtl_0_bypass\(2),
	combout => \buf1|memory~0_combout\);

-- Location: M10K_X38_Y7_N0
\buf1|memory_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Buffer:buf1|altsyncram:memory_rtl_0|altsyncram_ivm1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 10,
	port_a_logical_ram_width => 4,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 10,
	port_b_logical_ram_width => 4,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \buf1|memory~2_combout\,
	portbre => VCC,
	clk0 => \cmdiv|divided_clock~q\,
	portadatain => \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \buf1|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y6_N3
\buf1|outputValue~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf1|outputValue~0_combout\ = ( \buf1|memory_rtl_0|auto_generated|ram_block1a3\ & ( \camera1|emptyBuffer~combout\ & ( (\resetState~q\ & ((!\buf1|memory~1_combout\) # ((!\buf1|memory~0_combout\) # (\buf1|memory_rtl_0_bypass\(12))))) ) ) ) # ( 
-- !\buf1|memory_rtl_0|auto_generated|ram_block1a3\ & ( \camera1|emptyBuffer~combout\ & ( (\buf1|memory~1_combout\ & (\buf1|memory_rtl_0_bypass\(12) & (\resetState~q\ & \buf1|memory~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000111100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf1|ALT_INV_memory~1_combout\,
	datab => \buf1|ALT_INV_memory_rtl_0_bypass\(12),
	datac => \ALT_INV_resetState~q\,
	datad => \buf1|ALT_INV_memory~0_combout\,
	datae => \buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \camera1|ALT_INV_emptyBuffer~combout\,
	combout => \buf1|outputValue~0_combout\);

-- Location: FF_X33_Y6_N4
\buf1|outputValue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf1|outputValue~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|outputValue\(3));

-- Location: MLABCELL_X34_Y7_N57
\Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = ( \camera1|ps.downloading~q\ & ( !\camera1|ps.flushing~q\ & ( (!\camera1|ps.lowPower~q\ & (!\camera1|ps.idle~q\ & !\camera1|ps.reaches50~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.lowPower~q\,
	datab => \camera1|ALT_INV_ps.idle~q\,
	datac => \camera1|ALT_INV_ps.reaches50~q\,
	datae => \camera1|ALT_INV_ps.downloading~q\,
	dataf => \camera1|ALT_INV_ps.flushing~q\,
	combout => \Equal1~0_combout\);

-- Location: LABCELL_X30_Y6_N6
\u0|curbytein|read_mux_out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbytein|read_mux_out[3]~0_combout\ = ( \buf1|outputValue\(3) & ( \Equal1~0_combout\ & ( \u0|empty|Equal0~0_combout\ ) ) ) # ( \buf1|outputValue\(3) & ( !\Equal1~0_combout\ & ( (\u0|empty|Equal0~0_combout\ & ((!\Equal3~0_combout\ & 
-- ((\inBuffer|d4|q~q\))) # (\Equal3~0_combout\ & (\buf2|outputValue\(3))))) ) ) ) # ( !\buf1|outputValue\(3) & ( !\Equal1~0_combout\ & ( (\u0|empty|Equal0~0_combout\ & ((!\Equal3~0_combout\ & ((\inBuffer|d4|q~q\))) # (\Equal3~0_combout\ & 
-- (\buf2|outputValue\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf2|ALT_INV_outputValue\(3),
	datab => \inBuffer|d4|ALT_INV_q~q\,
	datac => \ALT_INV_Equal3~0_combout\,
	datad => \u0|empty|ALT_INV_Equal0~0_combout\,
	datae => \buf1|ALT_INV_outputValue\(3),
	dataf => \ALT_INV_Equal1~0_combout\,
	combout => \u0|curbytein|read_mux_out[3]~0_combout\);

-- Location: FF_X30_Y6_N8
\u0|curbytein|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbytein|read_mux_out[3]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbytein|readdata\(3));

-- Location: LABCELL_X30_Y6_N39
\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[3]~feeder_combout\ = ( \u0|curbytein|readdata\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|curbytein|ALT_INV_readdata\(3),
	combout => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: FF_X30_Y6_N40
\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(3));

-- Location: LABCELL_X18_Y4_N3
\u0|mm_interconnect_0|rsp_demux|src1_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][71]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][71]~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\);

-- Location: LABCELL_X22_Y6_N9
\u0|mm_interconnect_0|router_001|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|always1~0_combout\ = ( \u0|nios2_processor|W_alu_result\(5) & ( \u0|nios2_processor|W_alu_result\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(4),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(5),
	combout => \u0|mm_interconnect_0|router_001|always1~0_combout\);

-- Location: LABCELL_X22_Y6_N12
\u0|mm_interconnect_0|router_001|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|always1~1_combout\ = ( \u0|nios2_processor|W_alu_result\(6) & ( \u0|mm_interconnect_0|router_001|always1~0_combout\ & ( (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\ & 
-- (\u0|nios2_processor|d_read~q\ & (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & !\u0|nios2_processor|W_alu_result\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_d_read~q\,
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_always1~0_combout\,
	combout => \u0|mm_interconnect_0|router_001|always1~1_combout\);

-- Location: MLABCELL_X21_Y3_N18
\u0|mm_interconnect_0|switches_s1_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|switches_s1_agent|m0_write~0_combout\ = ( \u0|mm_interconnect_0|router_001|always1~1_combout\ & ( !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_always1~1_combout\,
	dataf => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|switches_s1_agent|m0_write~0_combout\);

-- Location: MLABCELL_X21_Y3_N45
\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~1_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( (\u0|mm_interconnect_0|switches_s1_agent|m0_write~0_combout\ & 
-- (!\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0) & ((!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\) # (\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000101000000000100010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|switches_s1_agent|ALT_INV_m0_write~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X21_Y3_N47
\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0));

-- Location: MLABCELL_X21_Y3_N42
\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~0_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( (\u0|mm_interconnect_0|switches_s1_agent|m0_write~0_combout\ & 
-- ((!\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0) & ((\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1)))) # (\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0) & 
-- (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & !\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001010100000000000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|switches_s1_agent|ALT_INV_m0_write~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X21_Y3_N44
\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1));

-- Location: MLABCELL_X21_Y3_N54
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~7_combout\ = ( \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0) & ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|router_001|always1~1_combout\ 
-- & (!\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1) & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\)) ) ) ) # ( \u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0) & ( 
-- !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|router_001|always1~1_combout\ & (!\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1) & 
-- (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0) & ( 
-- !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|router_001|always1~1_combout\ & (!\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1) & 
-- (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000001000000000000000000000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_always1~1_combout\,
	datab => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~7_combout\);

-- Location: MLABCELL_X21_Y3_N24
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) ) ) # ( 
-- !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ ) ) ) # ( 
-- \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0) & ( !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0)) # 
-- (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0) & ( !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111100111111001100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~0_combout\,
	datac => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X21_Y3_N25
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X21_Y3_N51
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ( 
-- !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0) ) ) ) # ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( !\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( !\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~7_combout\ & 
-- \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~7_combout\,
	datac => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datae => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X21_Y3_N53
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X21_Y3_N39
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ = ( \u0|mm_interconnect_0|router_001|always1~1_combout\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & (!\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0) & 
-- \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\))) ) ) ) # ( \u0|mm_interconnect_0|router_001|always1~1_combout\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & (!\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|switches_s1_translator|wait_latency_counter\(0) & 
-- \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_always1~1_combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\);

-- Location: MLABCELL_X21_Y3_N30
\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0]~feeder_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~0_combout\,
	combout => \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0]~feeder_combout\);

-- Location: FF_X21_Y3_N31
\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X15_Y4_N5
\u0|nios2_processor|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(3));

-- Location: LABCELL_X11_Y6_N3
\u0|mm_interconnect_0|router_001|Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal6~1_combout\ = ( !\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|router_001|Equal6~0_combout\ & (!\u0|nios2_processor|W_alu_result\(7) & 
-- \u0|mm_interconnect_0|router_001|Equal4~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|router_001|Equal6~1_combout\);

-- Location: LABCELL_X11_Y6_N42
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~1_combout\ = ( \u0|mm_interconnect_0|router_001|Equal6~1_combout\ & ( \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(0) & ( 
-- (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\ & (!\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(1) & ((!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\) # 
-- (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1))))) ) ) ) # ( \u0|mm_interconnect_0|router_001|Equal6~1_combout\ & ( !\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(0) & ( 
-- (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\ & (!\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000100010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datab => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~1_combout\,
	dataf => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~1_combout\);

-- Location: LABCELL_X11_Y6_N48
\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0_combout\ = ( !\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( 
-- (\u0|mm_interconnect_0|router_001|Equal6~1_combout\ & (!\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ $ 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~1_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(1),
	datae => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LABCELL_X11_Y6_N18
\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~1_combout\ = ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	dataf => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X11_Y6_N19
\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X11_Y6_N21
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~1_combout\ & ( (!\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(0)) ) ) # ( !\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~1_combout\ & ( (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~1_combout\,
	combout => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X11_Y6_N23
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X11_Y6_N0
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(0) & 
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1)) ) ) # ( !\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( ((\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~1_combout\ & 
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(0))) # (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~1_combout\,
	datac => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X11_Y6_N2
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X11_Y6_N24
\u0|curbyteout|always0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|always0~2_combout\ = ( !\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & (!\u0|nios2_processor|W_alu_result\(7) & (\u0|mm_interconnect_0|router_001|Equal6~0_combout\ & 
-- !\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\,
	datad => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	combout => \u0|curbyteout|always0~2_combout\);

-- Location: LABCELL_X18_Y5_N3
\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~1_combout\ = ( !\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(0) & ( \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ & ( 
-- (\u0|curbyteout|always0~2_combout\ & ((!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\) # (\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001011000010110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|curbyteout|ALT_INV_always0~2_combout\,
	datae => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	combout => \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X18_Y5_N4
\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X18_Y5_N18
\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~0_combout\ = ( \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(1) & ( (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(0) & \u0|curbyteout|always0~2_combout\)) ) ) # ( !\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(1) & ( 
-- (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & 
-- \u0|curbyteout|always0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000100010000000000000000010000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	datab => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|curbyteout|ALT_INV_always0~2_combout\,
	datae => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X18_Y5_N19
\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X12_Y6_N36
\u0|curbyteout|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|always0~0_combout\ = ( !\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(1) & ( !\u0|mm_interconnect_0|curbyteout_s1_translator|wait_latency_counter\(0) & ( (\u0|nios2_processor|d_write~DUPLICATE_q\ & 
-- (!\u0|nios2_processor|W_alu_result\(3) & (!\u0|nios2_processor|W_alu_result\(2) & !\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_write~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	datae => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|curbyteout|always0~0_combout\);

-- Location: LABCELL_X11_Y6_N6
\u0|curbyteout|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|always0~1_combout\ = ( !\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|router_001|Equal6~0_combout\ & ( (\u0|curbyteout|always0~0_combout\ & (!\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & 
-- (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & !\u0|nios2_processor|W_alu_result\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|curbyteout|ALT_INV_always0~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datae => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_Equal6~0_combout\,
	combout => \u0|curbyteout|always0~1_combout\);

-- Location: FF_X15_Y4_N13
\u0|curbyteout|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|curbyteout|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbyteout|data_out\(3));

-- Location: LABCELL_X17_Y5_N51
\u0|curbyteout|readdata[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|readdata\(3) = ( \u0|curbyteout|data_out\(3) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|curbyteout|ALT_INV_data_out\(3),
	combout => \u0|curbyteout|readdata\(3));

-- Location: FF_X17_Y5_N52
\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbyteout|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(3));

-- Location: FF_X15_Y4_N4
\u0|nios2_processor|d_writedata[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata[3]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y3_N0
\u0|mm_interconnect_0|cmd_mux|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata[3]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\);

-- Location: FF_X11_Y3_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(3));

-- Location: LABCELL_X11_Y3_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~0_combout\ = 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(3),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X11_Y3_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LABCELL_X11_Y3_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~0_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~q\ & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ & ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(0)))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~q\ & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0) & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(0) & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~0_combout\);

-- Location: FF_X11_Y3_N40
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~0_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(3));

-- Location: FF_X17_Y5_N55
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LABCELL_X17_Y5_N33
\u0|leds|data_out[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[3]~feeder_combout\ = ( \u0|nios2_processor|d_writedata[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_d_writedata[3]~DUPLICATE_q\,
	combout => \u0|leds|data_out[3]~feeder_combout\);

-- Location: LABCELL_X22_Y6_N51
\u0|mm_interconnect_0|router_001|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal10~0_combout\ = ( \u0|nios2_processor|W_alu_result\(7) & ( (!\u0|nios2_processor|W_alu_result\(6) & !\u0|nios2_processor|W_alu_result\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(5),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	combout => \u0|mm_interconnect_0|router_001|Equal10~0_combout\);

-- Location: LABCELL_X13_Y6_N3
\u0|mm_interconnect_0|router_001|Equal10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal10~1_combout\ = ( \u0|mm_interconnect_0|router_001|Equal10~0_combout\ & ( (!\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & \u0|mm_interconnect_0|router_001|Equal4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	combout => \u0|mm_interconnect_0|router_001|Equal10~1_combout\);

-- Location: LABCELL_X19_Y6_N12
\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2_combout\ = ( !\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & ( \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & ( 
-- \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1_combout\ ) ) ) # ( \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & ( !\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & ( 
-- \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~1_combout\,
	datae => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X19_Y6_N13
\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X13_Y6_N6
\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1_combout\ = ( \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (\u0|mm_interconnect_0|router_001|Equal10~1_combout\ & (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|router_001|Equal10~1_combout\ & 
-- (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|router_001|Equal10~1_combout\ & 
-- (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\)) ) ) ) # ( !\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & ( 
-- !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|router_001|Equal10~1_combout\ & (!\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & 
-- (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000101000000000000000100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~1_combout\,
	datab => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	datae => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LABCELL_X19_Y6_N33
\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3_combout\ = ( !\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & ( \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~1_combout\,
	combout => \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X19_Y6_N35
\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X12_Y6_N12
\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\ = ( !\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & 
-- \u0|mm_interconnect_0|router_001|Equal10~1_combout\))) ) ) ) # ( !\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & 
-- \u0|mm_interconnect_0|router_001|Equal10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datac => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~1_combout\,
	datae => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X21_Y6_N9
\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ & ( \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X21_Y6_N10
\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X21_Y6_N5
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X13_Y6_N48
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0_combout\ = ( \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|router_001|Equal10~1_combout\ & 
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\))) ) ) ) # ( !\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|router_001|Equal10~1_combout\ & 
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\))) ) ) ) # ( \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|router_001|Equal10~1_combout\ & 
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\))) ) ) ) # ( !\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & (\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|router_001|Equal10~1_combout\ & 
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000010000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~1_combout\,
	datad => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datae => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0_combout\);

-- Location: MLABCELL_X21_Y6_N6
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0_combout\ & ( (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0)) ) ) # ( !\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0_combout\ & ( (\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((!\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X21_Y6_N8
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X21_Y6_N3
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0_combout\ & ( (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1)))) # (\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0))) ) ) # ( 
-- !\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|write~0_combout\ & ( (\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1) & ((!\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000001010111110100000101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X21_Y6_N4
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y6_N18
\u0|leds|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|always0~0_combout\ = ( !\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(1) & ( !\u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter\(0) & ( (!\u0|nios2_processor|W_alu_result\(2) & (!\u0|nios2_processor|W_alu_result\(3) & 
-- (\u0|nios2_processor|d_write~DUPLICATE_q\ & !\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datac => \u0|nios2_processor|ALT_INV_d_write~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	datae => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|leds|always0~0_combout\);

-- Location: LABCELL_X13_Y6_N12
\u0|leds|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|always0~1_combout\ = ( \u0|mm_interconnect_0|router_001|Equal10~0_combout\ & ( (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & (\u0|leds|always0~0_combout\ & (!\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|router_001|Equal4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datab => \u0|leds|ALT_INV_always0~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	combout => \u0|leds|always0~1_combout\);

-- Location: FF_X17_Y5_N35
\u0|leds|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|data_out[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|leds|data_out\(3));

-- Location: LABCELL_X17_Y5_N48
\u0|leds|readdata[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(3) = ( \u0|leds|data_out\(3) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|leds|ALT_INV_data_out\(3),
	combout => \u0|leds|readdata\(3));

-- Location: FF_X17_Y5_N50
\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(3));

-- Location: FF_X17_Y5_N59
\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(3));

-- Location: LABCELL_X17_Y5_N57
\u0|mm_interconnect_0|rsp_mux_001|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\ = ( \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(3) & ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(3) & ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) # 
-- (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(3))))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(3) & ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(3) & ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(3)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(3) & ( !\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(3)))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(3) & ( 
-- !\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100011110000101000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(3),
	datae => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(3),
	dataf => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\);

-- Location: MLABCELL_X15_Y3_N39
\u0|mm_interconnect_0|cmd_mux_001|src_data[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(32) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\u0|nios2_processor|d_byteenable\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_byteenable\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(32));

-- Location: MLABCELL_X8_Y4_N48
\u0|mm_interconnect_0|cmd_mux_001|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = ( \u0|nios2_processor|d_writedata\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: MLABCELL_X34_Y6_N3
\u0|curbytein|read_mux_out[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbytein|read_mux_out[4]~1_combout\ = ( \inBuffer|d3|q~q\ & ( (!\Equal3~0_combout\ & (!\u0|nios2_processor|W_alu_result\(3) & (!\Equal1~0_combout\ & !\u0|nios2_processor|W_alu_result\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datac => \ALT_INV_Equal1~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	dataf => \inBuffer|d3|ALT_INV_q~q\,
	combout => \u0|curbytein|read_mux_out[4]~1_combout\);

-- Location: FF_X34_Y6_N4
\u0|curbytein|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbytein|read_mux_out[4]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbytein|readdata\(4));

-- Location: FF_X28_Y6_N38
\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|curbytein|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(4));

-- Location: MLABCELL_X6_Y3_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[4]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[4]~feeder_combout\);

-- Location: FF_X6_Y3_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[4]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(4));

-- Location: LABCELL_X4_Y4_N54
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[4]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(4),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: FF_X4_Y4_N55
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LABCELL_X10_Y4_N15
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: FF_X7_Y5_N14
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LABCELL_X13_Y6_N36
\u0|jtag_uart|av_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|av_waitrequest~0_combout\ = ( !\u0|jtag_uart|av_waitrequest~q\ & ( (\u0|mm_interconnect_0|router_001|Equal10~0_combout\ & (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & \u0|mm_interconnect_0|router_001|Equal11~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~0_combout\,
	dataf => \u0|jtag_uart|ALT_INV_av_waitrequest~q\,
	combout => \u0|jtag_uart|av_waitrequest~0_combout\);

-- Location: LABCELL_X13_Y6_N15
\u0|jtag_uart|av_waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|av_waitrequest~1_combout\ = (\u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\ & \u0|jtag_uart|av_waitrequest~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_agent|ALT_INV_cp_valid~combout\,
	datad => \u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	combout => \u0|jtag_uart|av_waitrequest~1_combout\);

-- Location: FF_X13_Y6_N16
\u0|jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|av_waitrequest~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|av_waitrequest~q\);

-- Location: LABCELL_X13_Y6_N21
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ = ( \u0|mm_interconnect_0|router_001|Equal4~0_combout\ & ( \u0|jtag_uart|av_waitrequest~q\ & ( (\u0|mm_interconnect_0|router_001|Equal10~0_combout\ & 
-- (\u0|mm_interconnect_0|router_001|Equal11~0_combout\ & !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	datab => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	dataf => \u0|jtag_uart|ALT_INV_av_waitrequest~q\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\);

-- Location: LABCELL_X13_Y6_N27
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = ( \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\ & ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~1_combout\,
	dataf => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X13_Y6_N29
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X13_Y6_N42
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( 
-- ((\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ & \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\)) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ & \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\)) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)))) # 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ & (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011000000111010101100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~1_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X13_Y6_N44
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: FF_X13_Y6_N28
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y6_N3
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|jtag_uart|av_waitrequest~q\ & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|jtag_uart|av_waitrequest~q\ & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ & \u0|mm_interconnect_0|router_001|Equal11~1_combout\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( !\u0|jtag_uart|av_waitrequest~q\ & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000001001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~1_combout\,
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|jtag_uart|ALT_INV_av_waitrequest~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X7_Y6_N4
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X21_Y6_N18
\u0|jtag_uart|fifo_rd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|fifo_rd~0_combout\ = ( !\u0|nios2_processor|W_alu_result\(2) & ( (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\ & \u0|nios2_processor|d_read~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_d_read~q\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	combout => \u0|jtag_uart|fifo_rd~0_combout\);

-- Location: LABCELL_X13_Y6_N54
\u0|jtag_uart|fifo_rd~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|fifo_rd~2_combout\ = ( \u0|mm_interconnect_0|router_001|Equal11~0_combout\ & ( !\u0|jtag_uart|av_waitrequest~q\ & ( (\u0|mm_interconnect_0|router_001|Equal10~0_combout\ & 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (\u0|jtag_uart|fifo_rd~0_combout\ & \u0|mm_interconnect_0|router_001|Equal4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|jtag_uart|ALT_INV_fifo_rd~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~0_combout\,
	dataf => \u0|jtag_uart|ALT_INV_av_waitrequest~q\,
	combout => \u0|jtag_uart|fifo_rd~2_combout\);

-- Location: MLABCELL_X8_Y5_N0
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X8_Y5_N57
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = ( \u0|jtag_uart|fifo_rd~0_combout\ & ( !\u0|jtag_uart|wr_rfifo~combout\ $ (((!\u0|jtag_uart|av_waitrequest~0_combout\) # 
-- (!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))) ) ) # ( !\u0|jtag_uart|fifo_rd~0_combout\ & ( \u0|jtag_uart|wr_rfifo~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	datac => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \u0|jtag_uart|ALT_INV_fifo_rd~0_combout\,
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: FF_X8_Y5_N2
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: MLABCELL_X8_Y5_N3
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: MLABCELL_X8_Y5_N6
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X8_Y5_N7
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: MLABCELL_X8_Y5_N9
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X8_Y5_N11
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: MLABCELL_X8_Y5_N12
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X8_Y5_N14
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: MLABCELL_X8_Y5_N15
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\);

-- Location: FF_X8_Y5_N17
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: MLABCELL_X8_Y5_N27
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = ( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & ( 
-- (!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- !\u0|jtag_uart|wr_rfifo~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datac => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: LABCELL_X7_Y5_N9
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ & ( 
-- (!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\,
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\);

-- Location: LABCELL_X7_Y5_N27
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ & ( 
-- ((!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\)) # 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((!\u0|jtag_uart|fifo_rd~2_combout\)))) # (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) ) ) # 
-- ( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ & ( ((\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) # 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111111111011101111111111101110111111100110111011111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datac => \u0|jtag_uart|ALT_INV_fifo_rd~2_combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\,
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: FF_X7_Y5_N28
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: MLABCELL_X8_Y5_N21
\u0|jtag_uart|fifo_rd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|fifo_rd~1_combout\ = ( \u0|jtag_uart|fifo_rd~0_combout\ & ( (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u0|jtag_uart|av_waitrequest~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datad => \u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	dataf => \u0|jtag_uart|ALT_INV_fifo_rd~0_combout\,
	combout => \u0|jtag_uart|fifo_rd~1_combout\);

-- Location: MLABCELL_X3_Y4_N6
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: LABCELL_X2_Y2_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100100010001000100010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\,
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: FF_X2_Y2_N56
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_q\);

-- Location: LABCELL_X1_Y4_N48
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000111110101111111100010000000000001111101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datag => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: FF_X1_Y4_N50
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: LABCELL_X1_Y4_N57
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X2_Y4_N53
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: FF_X1_Y4_N10
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: LABCELL_X1_Y4_N3
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(3),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[4]~feeder_combout\);

-- Location: FF_X1_Y4_N4
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: LABCELL_X1_Y4_N0
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(4),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[5]~feeder_combout\);

-- Location: FF_X1_Y4_N1
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: FF_X1_Y4_N7
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: FF_X1_Y4_N46
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: FF_X1_Y4_N44
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LABCELL_X1_Y4_N30
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011001110111011101100111011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: FF_X1_Y4_N32
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LABCELL_X1_Y4_N36
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\);

-- Location: FF_X1_Y4_N37
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: FF_X1_Y4_N17
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LABCELL_X2_Y4_N18
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X3_Y4_N7
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: LABCELL_X4_Y4_N30
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X4_Y4_N31
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X4_Y4_N33
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X4_Y4_N34
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X4_Y4_N36
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X4_Y4_N37
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X4_Y4_N39
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X4_Y4_N40
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X4_Y4_N42
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X4_Y4_N43
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X4_Y4_N45
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\);

-- Location: FF_X4_Y4_N46
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X4_Y4_N0
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X4_Y4_N1
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LABCELL_X4_Y4_N3
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X4_Y4_N4
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LABCELL_X4_Y4_N6
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X4_Y4_N7
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LABCELL_X4_Y4_N9
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X4_Y4_N10
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LABCELL_X4_Y4_N12
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X4_Y4_N13
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LABCELL_X4_Y4_N15
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\);

-- Location: FF_X4_Y4_N16
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: MLABCELL_X6_Y5_N0
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X6_Y5_N6
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: MLABCELL_X6_Y5_N9
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X6_Y5_N11
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: MLABCELL_X6_Y5_N12
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X6_Y5_N13
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: MLABCELL_X6_Y5_N15
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\);

-- Location: FF_X6_Y5_N16
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LABCELL_X7_Y5_N18
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = ( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & ( 
-- (!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LABCELL_X7_Y5_N21
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ & ( 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & (!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \u0|jtag_uart|r_val~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datad => \u0|jtag_uart|ALT_INV_r_val~0_combout\,
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\,
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LABCELL_X4_Y5_N54
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & ( (\u0|jtag_uart|fifo_wr~q\) # (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) ) ) ) # ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & ( (\u0|jtag_uart|fifo_wr~q\) # 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) ) ) ) # ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ ) ) # ( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & ( (\u0|jtag_uart|fifo_wr~q\) # (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datad => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datae => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\,
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X4_Y5_N55
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LABCELL_X4_Y5_N39
\u0|jtag_uart|r_val~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|r_val~0_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ & ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\,
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|r_val~0_combout\);

-- Location: FF_X4_Y5_N29
\u0|jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|r_val~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|r_val~q\);

-- Location: MLABCELL_X3_Y4_N36
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read_req~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: FF_X3_Y4_N37
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: MLABCELL_X3_Y4_N42
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: MLABCELL_X3_Y4_N9
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read~0_combout\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~feeder_combout\);

-- Location: FF_X3_Y4_N10
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: FF_X4_Y5_N26
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: FF_X4_Y5_N19
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: LABCELL_X2_Y4_N57
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100100011001000110000000100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: FF_X4_Y5_N46
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LABCELL_X2_Y4_N0
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: FF_X7_Y5_N53
\u0|jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|t_dav~q\);

-- Location: MLABCELL_X3_Y4_N51
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|ALT_INV_t_dav~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X3_Y4_N53
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LABCELL_X2_Y4_N3
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LABCELL_X2_Y4_N24
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011001110110011101100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: MLABCELL_X3_Y4_N21
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~0_combout\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~feeder_combout\);

-- Location: FF_X3_Y4_N23
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: FF_X4_Y5_N22
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: LABCELL_X4_Y5_N27
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart|ALT_INV_r_val~q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: MLABCELL_X6_Y5_N30
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X6_Y5_N31
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X6_Y5_N33
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X6_Y5_N34
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X6_Y5_N36
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X6_Y5_N37
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X6_Y5_N39
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X6_Y5_N40
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X6_Y5_N42
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X6_Y5_N43
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X6_Y5_N45
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\);

-- Location: FF_X6_Y5_N46
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X4_Y5_N0
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X4_Y5_N1
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LABCELL_X4_Y5_N3
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X4_Y5_N4
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LABCELL_X4_Y5_N6
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X4_Y5_N7
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LABCELL_X4_Y5_N9
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X4_Y5_N10
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LABCELL_X4_Y5_N12
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X4_Y5_N13
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LABCELL_X4_Y5_N15
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\);

-- Location: FF_X4_Y5_N16
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: FF_X8_Y4_N53
\u0|nios2_processor|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(5));

-- Location: FF_X9_Y6_N49
\u0|nios2_processor|d_writedata[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[6]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata[6]~DUPLICATE_q\);

-- Location: FF_X13_Y3_N11
\u0|nios2_processor|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(7));

-- Location: M10K_X5_Y5_N0
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_w:the_switchesqsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \u0|jtag_uart|r_val~0_combout\,
	ena2 => \u0|jtag_uart|fifo_wr~q\,
	clr0 => \u0|rst_controller|r_sync_rst~q\,
	portadatain => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X2_Y4_N36
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[5]~5_combout\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(5),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(2),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X2_Y4_N38
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LABCELL_X2_Y4_N39
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[5]~5_combout\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(1),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(4),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X1_Y4_N34
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LABCELL_X2_Y4_N15
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011100000001010101001100000101010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[5]~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(0),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(3),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X1_Y4_N58
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: LABCELL_X2_Y4_N12
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111000101000001010011010100000101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[5]~5_combout\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(2),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: FF_X2_Y4_N13
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: LABCELL_X2_Y4_N48
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011111111000010000000100000101010111111110010101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid~q\,
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~2_combout\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~1_combout\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(1),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X2_Y4_N50
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LABCELL_X1_Y4_N54
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LABCELL_X2_Y4_N6
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(0),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~0_combout\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: FF_X2_Y4_N55
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LABCELL_X4_Y5_N42
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001110000011110000111100001110000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read_req~q\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\,
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read2~q\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_read1~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: FF_X4_Y5_N44
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: LABCELL_X4_Y5_N21
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101000001010000011110000111100001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_r_val~q\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LABCELL_X4_Y5_N33
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ & ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( !\u0|jtag_uart|fifo_wr~q\ ) ) ) # ( !\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ & ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( \u0|jtag_uart|fifo_wr~q\ ) ) ) # ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ & ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( \u0|jtag_uart|fifo_wr~q\ ) ) ) # ( !\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ & ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( \u0|jtag_uart|fifo_wr~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\,
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X6_Y5_N1
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: MLABCELL_X6_Y5_N3
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ = SUM(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X6_Y5_N4
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: FF_X6_Y5_N7
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LABCELL_X7_Y5_N3
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( (\u0|jtag_uart|fifo_wr~q\ & 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LABCELL_X7_Y5_N54
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\u0|jtag_uart|r_val~0_combout\ ) ) # ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\u0|jtag_uart|r_val~0_combout\ & ( 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datae => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \u0|jtag_uart|ALT_INV_r_val~0_combout\,
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X7_Y5_N55
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LABCELL_X16_Y7_N0
\u0|jtag_uart|fifo_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|fifo_wr~0_combout\ = ( !\u0|nios2_processor|W_alu_result\(2) & ( (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & (\u0|jtag_uart|av_waitrequest~0_combout\ & 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	combout => \u0|jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X16_Y7_N2
\u0|jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|fifo_wr~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|fifo_wr~q\);

-- Location: LABCELL_X2_Y4_N45
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(7),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X2_Y4_N47
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: LABCELL_X2_Y4_N42
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[5]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[5]~5_combout\);

-- Location: LABCELL_X2_Y4_N27
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(6),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: FF_X1_Y4_N56
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LABCELL_X1_Y4_N21
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[5]~5_combout\,
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(5),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X2_Y4_N26
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LABCELL_X2_Y4_N33
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010011000001010101110000000101010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[5]~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(7),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(4),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X1_Y4_N14
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LABCELL_X2_Y4_N30
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100110101000001011100010100000101111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[5]~5_combout\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(6),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(3),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: FF_X2_Y4_N32
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: MLABCELL_X3_Y4_N15
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(5),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: LABCELL_X2_Y4_N21
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(8),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\);

-- Location: FF_X3_Y4_N16
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: MLABCELL_X3_Y4_N54
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(6),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X3_Y4_N55
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: MLABCELL_X3_Y4_N27
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(7),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X3_Y4_N28
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: MLABCELL_X3_Y4_N24
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(8),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X3_Y4_N25
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: MLABCELL_X3_Y4_N30
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X3_Y4_N31
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: MLABCELL_X3_Y4_N33
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X3_Y4_N34
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: FF_X3_Y4_N13
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: M10K_X5_Y4_N0
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "switchesqsys:u0|switchesqsys_jtag_uart:jtag_uart|switchesqsys_jtag_uart_scfifo_r:the_switchesqsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|jtag_uart|wr_rfifo~combout\,
	ena1 => \u0|jtag_uart|fifo_rd~1_combout\,
	portadatain => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: FF_X13_Y6_N11
\u0|jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|fifo_rd~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|read_0~q\);

-- Location: FF_X10_Y4_N17
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: FF_X17_Y4_N38
\u0|leds|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|leds|data_out\(5));

-- Location: LABCELL_X10_Y4_N48
\u0|leds|readdata[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(5) = ( \u0|empty|Equal0~0_combout\ & ( \u0|leds|data_out\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|leds|ALT_INV_data_out\(5),
	dataf => \u0|empty|ALT_INV_Equal0~0_combout\,
	combout => \u0|leds|readdata\(5));

-- Location: FF_X10_Y4_N49
\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(5));

-- Location: LABCELL_X10_Y4_N51
\u0|mm_interconnect_0|rsp_mux_001|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(5))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(5),
	datac => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(5),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\);

-- Location: MLABCELL_X15_Y4_N54
\u0|curbyteout|data_out[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|data_out[5]~feeder_combout\ = ( \u0|nios2_processor|d_writedata\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(5),
	combout => \u0|curbyteout|data_out[5]~feeder_combout\);

-- Location: FF_X15_Y4_N56
\u0|curbyteout|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbyteout|data_out[5]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|curbyteout|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbyteout|data_out\(5));

-- Location: MLABCELL_X15_Y4_N6
\u0|curbyteout|readdata[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|readdata\(5) = (\u0|empty|Equal0~0_combout\ & \u0|curbyteout|data_out\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|empty|ALT_INV_Equal0~0_combout\,
	datac => \u0|curbyteout|ALT_INV_data_out\(5),
	combout => \u0|curbyteout|readdata\(5));

-- Location: FF_X15_Y4_N7
\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbyteout|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(5));

-- Location: MLABCELL_X8_Y4_N0
\u0|mm_interconnect_0|cmd_mux|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\ = ( \u0|nios2_processor|d_writedata\(5) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(5),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\);

-- Location: FF_X8_Y4_N1
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(5));

-- Location: LABCELL_X11_Y3_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~0_combout\ = ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(5),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~0_combout\);

-- Location: FF_X11_Y3_N11
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(5));

-- Location: LABCELL_X11_Y3_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~1_combout\ = (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0) & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable\(5),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~1_combout\);

-- Location: FF_X11_Y3_N28
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~1_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(5));

-- Location: FF_X17_Y7_N47
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: FF_X15_Y4_N2
\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(5));

-- Location: MLABCELL_X15_Y4_N0
\u0|mm_interconnect_0|rsp_mux_001|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ = ( \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(5) & ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(5) & (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(5)) # 
-- (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\)))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(5) & ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(5) & ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(5)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(5) & ( !\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(5)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(5) & ( 
-- !\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(5)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(5),
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(5),
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(5),
	dataf => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\);

-- Location: MLABCELL_X34_Y6_N0
\u0|curbytein|read_mux_out[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbytein|read_mux_out[5]~2_combout\ = ( !\Equal1~0_combout\ & ( (!\Equal3~0_combout\ & (!\u0|nios2_processor|W_alu_result\(3) & (!\u0|nios2_processor|W_alu_result\(2) & \inBuffer|d2|q~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	datad => \inBuffer|d2|ALT_INV_q~q\,
	dataf => \ALT_INV_Equal1~0_combout\,
	combout => \u0|curbytein|read_mux_out[5]~2_combout\);

-- Location: FF_X34_Y6_N1
\u0|curbytein|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbytein|read_mux_out[5]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbytein|readdata\(5));

-- Location: FF_X16_Y6_N58
\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|curbytein|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(5));

-- Location: LABCELL_X16_Y6_N42
\u0|mm_interconnect_0|rsp_mux_001|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ = ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ & ( \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(5) & ( (((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(5) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\)) # (\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ & ( \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(5) ) ) # ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ & ( 
-- !\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(5) & ( ((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(5) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload~21_combout\) ) ) 
-- ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_payload~20_combout\ & ( !\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001100110011111111111111111111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~21_combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(5),
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datae => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~20_combout\,
	dataf => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(5),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\);

-- Location: LABCELL_X13_Y6_N24
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\ = ( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\);

-- Location: FF_X13_Y6_N25
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LABCELL_X13_Y5_N48
\u0|nios2_processor|av_ld_byte1_data_nxt[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[5]~6_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13) & ( ((\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(13))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13) & ( (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(13),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(13),
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[5]~6_combout\);

-- Location: LABCELL_X22_Y6_N3
\u0|mm_interconnect_0|router_001|always1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|always1~6_combout\ = ( !\u0|nios2_processor|W_alu_result\(4) & ( \u0|mm_interconnect_0|router_001|Equal10~2_combout\ & ( (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\ & 
-- (\u0|nios2_processor|d_read~q\ & (!\u0|nios2_processor|W_alu_result\(7) & \u0|mm_interconnect_0|router_001|Equal4~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_d_read~q\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(4),
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~2_combout\,
	combout => \u0|mm_interconnect_0|router_001|always1~6_combout\);

-- Location: LABCELL_X17_Y4_N30
\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[1]~0_combout\ & !\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X17_Y4_N32
\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X17_Y4_N0
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~11_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (\u0|mm_interconnect_0|router_001|always1~6_combout\ & (!\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) $ 
-- (\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0))))) ) ) ) # ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (\u0|mm_interconnect_0|router_001|always1~6_combout\ & (!\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1) & \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101000000000000000000000100000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_always1~6_combout\,
	datab => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(0),
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~11_combout\);

-- Location: LABCELL_X17_Y4_N45
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(0)) # 
-- (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\) ) ) # ( !\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) & ( ((!\u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(0))) # (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101011111010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~6_combout\,
	datac => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X17_Y4_N47
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X17_Y4_N12
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) & ( (!\u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(0)) ) ) # ( !\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) & ( (!\u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0) & 
-- (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~11_combout\ & \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100111111111100110000000000000011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~11_combout\,
	datad => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datae => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X17_Y4_N14
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X17_Y4_N18
\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[1]~0_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (\u0|mm_interconnect_0|router_001|always1~6_combout\ & (!\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0)) # 
-- (\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1))))) ) ) ) # ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (\u0|mm_interconnect_0|router_001|always1~6_combout\ & (!\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) & ((!\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0)) # 
-- (\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000000010000000000000000000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_always1~6_combout\,
	datab => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(0),
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LABCELL_X17_Y4_N33
\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~1_combout\ = ( \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0) & ( (\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- !\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1)) ) ) # ( !\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0) & ( (\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X17_Y4_N35
\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X17_Y4_N51
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) & (!\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0) & 
-- \u0|mm_interconnect_0|router_001|always1~6_combout\))) ) ) ) # ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|empty_s1_translator|wait_latency_counter\(0) & 
-- \u0|mm_interconnect_0|router_001|always1~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(1),
	datab => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_always1~6_combout\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\);

-- Location: FF_X17_Y4_N49
\u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X17_Y4_N26
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LABCELL_X17_Y4_N24
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[1][52]~q\ ) ) # ( !\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(1) 
-- & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X17_Y4_N27
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem~0_combout\ & ( (!\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(0)) # 
-- ((\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~q\) # (\u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0))) ) ) # ( !\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem~0_combout\ & ( 
-- (\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X17_Y4_N29
\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: FF_X18_Y5_N26
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LABCELL_X18_Y5_N24
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[1][52]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X18_Y5_N27
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~q\))) # (\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem~0_combout\)) ) ) # ( 
-- !\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X18_Y5_N28
\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LABCELL_X17_Y4_N57
\u0|nios2_processor|av_ld_getting_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~4_combout\ = ( \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~q\ & ( \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~q\ & ( 
-- (\u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~q\ & ( 
-- \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~q\ & ( \u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) ) ) ) # ( \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|mem[0][52]~q\ & ( 
-- !\u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|mem[0][52]~q\ & ( \u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|empty_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|curbytein_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	combout => \u0|nios2_processor|av_ld_getting_data~4_combout\);

-- Location: FF_X21_Y6_N41
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: MLABCELL_X21_Y6_N39
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][52]~q\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][52]~q\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( !\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1) ) ) ) # ( 
-- \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[1][52]~q\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X19_Y4_N6
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~q\ & ( ((\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0) & 
-- !\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0))) # (\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0_combout\) ) ) # ( !\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~q\ & ( 
-- (\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem~0_combout\ & ((!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem_used\(0)) # (\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100001011010011110100111100001011000010110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datae => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	combout => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X19_Y4_N8
\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LABCELL_X18_Y4_N9
\u0|nios2_processor|av_ld_getting_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~5_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\ & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & (!\u0|nios2_processor|av_ld_getting_data~4_combout\ & 
-- ((!\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~q\)))) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\ & ( 
-- (!\u0|nios2_processor|av_ld_getting_data~4_combout\ & ((!\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|mem[0][52]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|nios2_processor|ALT_INV_av_ld_getting_data~4_combout\,
	datad => \u0|mm_interconnect_0|leds_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	combout => \u0|nios2_processor|av_ld_getting_data~5_combout\);

-- Location: FF_X11_Y6_N35
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LABCELL_X11_Y6_N33
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem~0_combout\ = (!\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\)) # 
-- (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[1][52]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	combout => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X11_Y6_N30
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem~0_combout\ & ( ((!\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(0)) # 
-- (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~q\)) # (\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0)) ) ) # ( !\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem_used\(0) & \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X11_Y6_N31
\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: FF_X21_Y5_N41
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: FF_X21_Y5_N2
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y6_N0
\u0|mm_interconnect_0|router_001|always1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|always1~4_combout\ = ( !\u0|nios2_processor|W_alu_result\(6) & ( \u0|mm_interconnect_0|router_001|always1~0_combout\ & ( (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\ & 
-- (\u0|nios2_processor|d_read~q\ & (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & !\u0|nios2_processor|W_alu_result\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_d_read~q\,
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_always1~0_combout\,
	combout => \u0|mm_interconnect_0|router_001|always1~4_combout\);

-- Location: MLABCELL_X21_Y5_N33
\u0|mm_interconnect_0|instrobe_s1_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|instrobe_s1_agent|m0_write~0_combout\ = (\u0|mm_interconnect_0|router_001|always1~4_combout\ & !\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_always1~4_combout\,
	datad => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|instrobe_s1_agent|m0_write~0_combout\);

-- Location: MLABCELL_X21_Y5_N36
\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~1_combout\ = ( \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1) & ( (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|mm_interconnect_0|instrobe_s1_agent|m0_write~0_combout\ & !\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(0))) ) ) # ( !\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1) & ( 
-- (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & (\u0|mm_interconnect_0|instrobe_s1_agent|m0_write~0_combout\ & 
-- !\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \u0|mm_interconnect_0|instrobe_s1_agent|ALT_INV_m0_write~0_combout\,
	datad => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X21_Y5_N37
\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(0));

-- Location: MLABCELL_X21_Y5_N21
\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~0_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( (\u0|mm_interconnect_0|instrobe_s1_agent|m0_write~0_combout\ & 
-- ((!\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(0) & ((\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1)))) # (\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(0) & 
-- (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & !\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001010100000000000101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|instrobe_s1_agent|ALT_INV_m0_write~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X21_Y5_N22
\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1));

-- Location: FF_X21_Y5_N38
\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter[0]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y5_N9
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\ = ( \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|router_001|always1~4_combout\ & ( 
-- (!\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & (!\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1) & 
-- \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\))) ) ) ) # ( !\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter[0]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|router_001|always1~4_combout\ & ( 
-- (!\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & (!\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1) & 
-- \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datac => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datae => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter[0]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_always1~4_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\);

-- Location: FF_X21_Y5_N8
\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg\(0));

-- Location: MLABCELL_X21_Y5_N48
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~9_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( \u0|mm_interconnect_0|router_001|always1~4_combout\ & ( 
-- (!\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1) & (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ $ 
-- (\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(0))))) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( \u0|mm_interconnect_0|router_001|always1~4_combout\ & ( 
-- (!\u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(1) & (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & \u0|mm_interconnect_0|instrobe_s1_translator|wait_latency_counter\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000100000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datad => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_wait_latency_counter\(0),
	datae => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_always1~4_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~9_combout\);

-- Location: MLABCELL_X21_Y5_N3
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\ ) # ( !\u0|mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\ & ( 
-- (\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(0) & ((!\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000001101110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~4_combout\,
	combout => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X21_Y5_N4
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X21_Y5_N0
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~9_combout\))) ) ) # ( !\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(0) & ( 
-- \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~9_combout\,
	datad => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X21_Y5_N1
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X21_Y5_N39
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[1][52]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X21_Y5_N7
\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y5_N42
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~q\ & ( \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( 
-- \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0_combout\ ) ) ) # ( !\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~q\ & ( \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( 
-- \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0_combout\ ) ) ) # ( \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~q\ & ( !\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( 
-- (\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(0)) # (\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~q\ & ( 
-- !\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem~0_combout\ & !\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem_used\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datae => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X18_Y5_N43
\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LABCELL_X17_Y4_N42
\u0|nios2_processor|av_ld_getting_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~0_combout\ = ( \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~q\)) # (\u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|mem[0][52]~q\) ) ) # ( !\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( 
-- (\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|mem[0][52]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	datad => \u0|mm_interconnect_0|instrobe_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|nios2_processor|av_ld_getting_data~0_combout\);

-- Location: LABCELL_X22_Y6_N48
\u0|mm_interconnect_0|router_001|Equal4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal4~1_combout\ = ( !\u0|nios2_processor|W_alu_result\(7) & ( (!\u0|nios2_processor|W_alu_result\(6) & (\u0|nios2_processor|W_alu_result\(5) & (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & 
-- !\u0|nios2_processor|W_alu_result\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(5),
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(4),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	combout => \u0|mm_interconnect_0|router_001|Equal4~1_combout\);

-- Location: LABCELL_X12_Y4_N30
\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~0_combout\ = ( \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ & ( (\u0|load|always0~0_combout\ & 
-- ((!\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0) & ((\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1)))) # (\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0) & 
-- (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & !\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001001100000000000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \u0|load|ALT_INV_always0~0_combout\,
	datac => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	combout => \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X12_Y4_N32
\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X12_Y4_N18
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|write~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( !\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1) & ( 
-- (\u0|mm_interconnect_0|router_001|Equal4~1_combout\ & (\u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\ & (!\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0) $ 
-- (\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1))))) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( !\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1) & ( 
-- (\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|router_001|Equal4~1_combout\ & \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|write~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000100100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~1_combout\,
	datad => \u0|mm_interconnect_0|curbyteout_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datae => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|write~0_combout\);

-- Location: LABCELL_X12_Y4_N6
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1) & ( ((!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(0))) # 
-- (\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|write~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011101010101011101110100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datab => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X12_Y4_N8
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X12_Y4_N9
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|write~0_combout\))) ) ) # ( !\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(0) & ( 
-- \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datab => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X12_Y4_N11
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X12_Y4_N27
\u0|load|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|load|always0~0_combout\ = ( !\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|router_001|Equal4~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~1_combout\,
	dataf => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|load|always0~0_combout\);

-- Location: LABCELL_X12_Y4_N33
\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~1_combout\ = ( \u0|mm_interconnect_0|leds_s1_translator|wait_latency_counter[0]~0_combout\ & ( (\u0|load|always0~0_combout\ & (!\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0) 
-- & ((!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\) # (\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100011000000000010001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \u0|load|ALT_INV_always0~0_combout\,
	datac => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	combout => \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X12_Y4_N35
\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X12_Y4_N36
\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( !\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1) & ( 
-- (\u0|mm_interconnect_0|router_001|Equal4~1_combout\ & (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (!\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0) & !\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1)))) ) ) 
-- ) # ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( !\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1) & ( (\u0|mm_interconnect_0|router_001|Equal4~1_combout\ & 
-- (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0) & !\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~1_combout\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datac => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	dataf => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LABCELL_X12_Y4_N54
\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~1_combout\ = ( \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X12_Y4_N55
\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X12_Y4_N50
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LABCELL_X12_Y4_N48
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[1][52]~q\ ) ) # ( !\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X12_Y4_N51
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~q\))) # (\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem~0_combout\)) ) ) # ( 
-- !\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X12_Y4_N52
\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: FF_X18_Y6_N5
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LABCELL_X22_Y6_N57
\u0|mm_interconnect_0|router_001|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|always1~2_combout\ = ( \u0|nios2_processor|W_alu_result\(5) & ( (\u0|nios2_processor|W_alu_result\(6) & !\u0|nios2_processor|W_alu_result\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(4),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(5),
	combout => \u0|mm_interconnect_0|router_001|always1~2_combout\);

-- Location: LABCELL_X22_Y6_N18
\u0|mm_interconnect_0|router_001|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|always1~3_combout\ = ( !\u0|nios2_processor|W_alu_result\(7) & ( (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & (\u0|nios2_processor|d_read~q\ & 
-- (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~DUPLICATE_q\ & \u0|mm_interconnect_0|router_001|always1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_d_read~q\,
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_always1~2_combout\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	combout => \u0|mm_interconnect_0|router_001|always1~3_combout\);

-- Location: LABCELL_X18_Y6_N30
\u0|mm_interconnect_0|readytodownload_s1_agent|m0_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|readytodownload_s1_agent|m0_write~0_combout\ = ( !\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|router_001|always1~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_always1~3_combout\,
	dataf => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|readytodownload_s1_agent|m0_write~0_combout\);

-- Location: FF_X18_Y6_N37
\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X18_Y6_N39
\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~1_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|mm_interconnect_0|readytodownload_s1_agent|m0_write~0_combout\ & (\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(1) & !\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(0)))) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|readytodownload_s1_agent|m0_write~0_combout\ & 
-- !\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|readytodownload_s1_agent|ALT_INV_m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X18_Y6_N41
\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X18_Y6_N36
\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~0_combout\ = ( \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(0) & ( (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- (\u0|mm_interconnect_0|readytodownload_s1_agent|m0_write~0_combout\ & (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & !\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(1)))) ) ) # ( 
-- !\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(0) & ( (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & (\u0|mm_interconnect_0|readytodownload_s1_agent|m0_write~0_combout\ & 
-- \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|readytodownload_s1_agent|ALT_INV_m0_write~0_combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~0_combout\);

-- Location: FF_X18_Y6_N38
\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y6_N24
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( !\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- (!\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & (\u0|mm_interconnect_0|router_001|always1~3_combout\ & (!\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(0) $ 
-- (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_always1~3_combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	dataf => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\);

-- Location: FF_X18_Y6_N13
\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X18_Y6_N21
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(0)) # 
-- (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\) ) ) # ( !\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1) & ( ((!\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(0))) # (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011101010101011101110101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~3_combout\,
	datab => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X18_Y6_N23
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X18_Y6_N6
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~8_combout\ = ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- (!\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & (\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(0) & \u0|mm_interconnect_0|router_001|always1~3_combout\)) ) ) ) # ( 
-- \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( !\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1) & ( (!\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter[1]~DUPLICATE_q\ & 
-- (\u0|mm_interconnect_0|router_001|always1~3_combout\ & (!\u0|mm_interconnect_0|readytodownload_s1_translator|wait_latency_counter\(0) $ (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000100000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter[1]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_always1~3_combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	dataf => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~8_combout\);

-- Location: LABCELL_X18_Y6_N18
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~8_combout\ & ( (!\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1)))) # (\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0))) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_demux_001|sink_ready~8_combout\ & ( (\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1) & ((!\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000001100111111000000110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~8_combout\,
	combout => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X18_Y6_N20
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X18_Y6_N3
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[1][52]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X13_Y6_N0
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~q\))) # (\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem~0_combout\)) ) ) # ( 
-- !\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X13_Y6_N2
\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: FF_X13_Y6_N41
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LABCELL_X13_Y6_N39
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]~q\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) 
-- & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][52]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X13_Y6_N30
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ & ( 
-- ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~q\)) # 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X13_Y6_N32
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LABCELL_X13_Y6_N33
\u0|nios2_processor|av_ld_getting_data~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~1_combout\ = (!\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~q\ & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~q\))) # (\u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|mem[0][52]~q\ & 
-- (((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][52]~q\)) # 
-- (\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|readytodownload_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	datad => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|nios2_processor|av_ld_getting_data~1_combout\);

-- Location: LABCELL_X17_Y4_N6
\u0|nios2_processor|av_ld_getting_data~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~8_combout\ = ( !\u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & (!\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|nios2_processor|av_ld_getting_data~8_combout\);

-- Location: FF_X21_Y3_N14
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: MLABCELL_X21_Y3_N12
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[1][52]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: MLABCELL_X21_Y3_N15
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0_combout\ & ( ((!\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0)) # 
-- (\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~q\)) # (\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0)) ) ) # ( !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem_used\(0) & \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101011110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X21_Y3_N17
\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LABCELL_X12_Y6_N54
\u0|nios2_processor|av_ld_getting_data~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~9_combout\ = ( \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~q\ & ( ((!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & !\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)))) # (\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|mem[0][52]~q\ & ( (!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & 
-- (!\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & !\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000111111111000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|switches_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	combout => \u0|nios2_processor|av_ld_getting_data~9_combout\);

-- Location: LABCELL_X18_Y4_N51
\u0|nios2_processor|av_ld_getting_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~2_combout\ = ( \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\ & ( ((\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) 
-- & \u0|nios2_processor|av_ld_getting_data~9_combout\)) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\ & ( 
-- ((\u0|nios2_processor|av_ld_getting_data~9_combout\ & ((\u0|nios2_processor|av_ld_getting_data~8_combout\) # (\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0))))) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) ) ) ) # ( 
-- \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\ & ( (\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & \u0|nios2_processor|av_ld_getting_data~9_combout\) 
-- ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\ & ( (\u0|nios2_processor|av_ld_getting_data~9_combout\ & (((\u0|nios2_processor|av_ld_getting_data~8_combout\ & 
-- !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) # (\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110101000000000101010100001111011111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|nios2_processor|ALT_INV_av_ld_getting_data~8_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datad => \u0|nios2_processor|ALT_INV_av_ld_getting_data~9_combout\,
	datae => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	dataf => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	combout => \u0|nios2_processor|av_ld_getting_data~2_combout\);

-- Location: FF_X12_Y6_N8
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LABCELL_X12_Y6_N6
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (!\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[1][52]~q\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ( (\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[1][52]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	combout => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X12_Y6_N51
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~1_combout\ = ( \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- ((\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~q\))) # (\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & (\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem~0_combout\)) ) ) # ( 
-- !\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datad => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~1_combout\);

-- Location: FF_X12_Y6_N53
\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LABCELL_X12_Y6_N9
\u0|nios2_processor|av_ld_getting_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~3_combout\ = ( \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~q\ & ( (!\u0|nios2_processor|av_ld_getting_data~1_combout\ & (!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg\(0) & 
-- !\u0|nios2_processor|av_ld_getting_data~2_combout\)) ) ) # ( !\u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|mem[0][52]~q\ & ( (!\u0|nios2_processor|av_ld_getting_data~1_combout\ & !\u0|nios2_processor|av_ld_getting_data~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_getting_data~1_combout\,
	datac => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|nios2_processor|ALT_INV_av_ld_getting_data~2_combout\,
	dataf => \u0|mm_interconnect_0|outsignal_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	combout => \u0|nios2_processor|av_ld_getting_data~3_combout\);

-- Location: LABCELL_X16_Y4_N42
\u0|nios2_processor|av_ld_getting_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~6_combout\ = ( \u0|nios2_processor|av_ld_getting_data~3_combout\ & ( (\u0|nios2_processor|av_ld_getting_data~5_combout\ & (!\u0|nios2_processor|av_ld_getting_data~0_combout\ & 
-- ((!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|load_s1_agent_rsp_fifo|mem[0][52]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010000000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_getting_data~5_combout\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_getting_data~0_combout\,
	datac => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|load_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_getting_data~3_combout\,
	combout => \u0|nios2_processor|av_ld_getting_data~6_combout\);

-- Location: LABCELL_X9_Y6_N27
\u0|nios2_processor|av_ld_getting_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_getting_data~7_combout\ = ( \u0|nios2_processor|av_ld_getting_data~6_combout\ & ( \u0|nios2_processor|d_read~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|ALT_INV_d_read~q\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_getting_data~6_combout\,
	combout => \u0|nios2_processor|av_ld_getting_data~7_combout\);

-- Location: LABCELL_X9_Y6_N24
\u0|nios2_processor|av_ld_align_cycle_nxt[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_align_cycle_nxt[0]~1_combout\ = (!\u0|nios2_processor|av_ld_getting_data~7_combout\ & !\u0|nios2_processor|av_ld_align_cycle\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_av_ld_getting_data~7_combout\,
	datad => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(0),
	combout => \u0|nios2_processor|av_ld_align_cycle_nxt[0]~1_combout\);

-- Location: FF_X9_Y6_N25
\u0|nios2_processor|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_align_cycle_nxt[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_align_cycle\(0));

-- Location: LABCELL_X9_Y6_N21
\u0|nios2_processor|av_ld_align_cycle_nxt[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_align_cycle_nxt[1]~0_combout\ = ( !\u0|nios2_processor|av_ld_getting_data~7_combout\ & ( !\u0|nios2_processor|av_ld_align_cycle\(0) $ (!\u0|nios2_processor|av_ld_align_cycle\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(0),
	datad => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(1),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_getting_data~7_combout\,
	combout => \u0|nios2_processor|av_ld_align_cycle_nxt[1]~0_combout\);

-- Location: FF_X9_Y6_N23
\u0|nios2_processor|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_align_cycle_nxt[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_align_cycle\(1));

-- Location: LABCELL_X9_Y6_N42
\u0|nios2_processor|av_ld_aligning_data_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_aligning_data_nxt~0_combout\ = ( !\u0|nios2_processor|av_ld_aligning_data~q\ & ( (((\u0|nios2_processor|d_read~q\ & (!\u0|nios2_processor|D_iw\(4) & \u0|nios2_processor|av_ld_getting_data~6_combout\)))) ) ) # ( 
-- \u0|nios2_processor|av_ld_aligning_data~q\ & ( (!\u0|nios2_processor|av_ld_align_cycle\(1)) # (!\u0|nios2_processor|av_ld_align_cycle\(0) $ (((\u0|nios2_processor|D_iw\(3) & (!\u0|nios2_processor|D_iw\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000111010111110111000001111000000001110101111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(1),
	datab => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(0),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datae => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_getting_data~6_combout\,
	datag => \u0|nios2_processor|ALT_INV_d_read~q\,
	combout => \u0|nios2_processor|av_ld_aligning_data_nxt~0_combout\);

-- Location: FF_X9_Y6_N44
\u0|nios2_processor|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_aligning_data_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_aligning_data~q\);

-- Location: LABCELL_X7_Y5_N30
\u0|jtag_uart|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~5_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|Add1~6\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|Add1~5_sumout\,
	cout => \u0|jtag_uart|Add1~6\);

-- Location: LABCELL_X7_Y5_N33
\u0|jtag_uart|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~9_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( GND ) + ( \u0|jtag_uart|Add1~6\ ))
-- \u0|jtag_uart|Add1~10\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( GND ) + ( \u0|jtag_uart|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|Add1~6\,
	sumout => \u0|jtag_uart|Add1~9_sumout\,
	cout => \u0|jtag_uart|Add1~10\);

-- Location: LABCELL_X7_Y5_N36
\u0|jtag_uart|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~13_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart|Add1~10\ ))
-- \u0|jtag_uart|Add1~14\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|Add1~10\,
	sumout => \u0|jtag_uart|Add1~13_sumout\,
	cout => \u0|jtag_uart|Add1~14\);

-- Location: LABCELL_X7_Y5_N39
\u0|jtag_uart|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~1_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart|Add1~14\ ))
-- \u0|jtag_uart|Add1~2\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|Add1~14\,
	sumout => \u0|jtag_uart|Add1~1_sumout\,
	cout => \u0|jtag_uart|Add1~2\);

-- Location: LABCELL_X7_Y5_N42
\u0|jtag_uart|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~17_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart|Add1~2\ ))
-- \u0|jtag_uart|Add1~18\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|Add1~2\,
	sumout => \u0|jtag_uart|Add1~17_sumout\,
	cout => \u0|jtag_uart|Add1~18\);

-- Location: LABCELL_X7_Y5_N45
\u0|jtag_uart|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~21_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \u0|jtag_uart|Add1~18\ ))
-- \u0|jtag_uart|Add1~22\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \u0|jtag_uart|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|Add1~18\,
	sumout => \u0|jtag_uart|Add1~21_sumout\,
	cout => \u0|jtag_uart|Add1~22\);

-- Location: FF_X7_Y5_N46
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~21_sumout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LABCELL_X9_Y5_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[21]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[21]~feeder_combout\);

-- Location: LABCELL_X4_Y2_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(10),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: FF_X4_Y2_N20
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(10));

-- Location: LABCELL_X7_Y3_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[7]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(10),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[7]~feeder_combout\);

-- Location: LABCELL_X13_Y3_N15
\u0|nios2_processor|d_writedata[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[16]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \u0|nios2_processor|d_writedata[16]~feeder_combout\);

-- Location: MLABCELL_X34_Y6_N57
\u0|curbytein|read_mux_out[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbytein|read_mux_out[6]~3_combout\ = ( !\Equal1~0_combout\ & ( (!\Equal3~0_combout\ & (!\u0|nios2_processor|W_alu_result\(3) & (\inBuffer|d1|q~q\ & !\u0|nios2_processor|W_alu_result\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datac => \inBuffer|d1|ALT_INV_q~q\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	dataf => \ALT_INV_Equal1~0_combout\,
	combout => \u0|curbytein|read_mux_out[6]~3_combout\);

-- Location: FF_X34_Y6_N59
\u0|curbytein|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbytein|read_mux_out[6]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbytein|readdata\(6));

-- Location: FF_X34_Y6_N35
\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|curbytein|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(6));

-- Location: LABCELL_X11_Y3_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[6]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[6]~feeder_combout\);

-- Location: LABCELL_X7_Y3_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[20]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(23),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[20]~feeder_combout\);

-- Location: FF_X9_Y2_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~11_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[18]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y3_N54
\u0|nios2_processor|d_writedata[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[18]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|nios2_processor|d_writedata[18]~feeder_combout\);

-- Location: FF_X15_Y6_N32
\u0|nios2_processor|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_ld~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_ld~q\);

-- Location: LABCELL_X16_Y3_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata[3]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: LABCELL_X13_Y4_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(4),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: MLABCELL_X8_Y4_N51
\u0|mm_interconnect_0|cmd_mux_001|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_processor|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \u0|nios2_processor|ALT_INV_d_writedata\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: LABCELL_X9_Y6_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(6),
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: LABCELL_X13_Y3_N9
\u0|mm_interconnect_0|cmd_mux_001|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_processor|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \u0|nios2_processor|ALT_INV_d_writedata\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: M10K_X14_Y2_N0
\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "switchesqsys_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X15_Y4_N50
\u0|curbyteout|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|curbyteout|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbyteout|data_out\(7));

-- Location: MLABCELL_X15_Y4_N36
\u0|curbyteout|readdata[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|readdata\(7) = ( \u0|curbyteout|data_out\(7) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|curbyteout|ALT_INV_data_out\(7),
	combout => \u0|curbyteout|readdata\(7));

-- Location: FF_X15_Y4_N38
\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbyteout|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(7));

-- Location: LABCELL_X17_Y4_N39
\u0|leds|data_out[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|data_out[7]~feeder_combout\ = ( \u0|nios2_processor|d_writedata\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(7),
	combout => \u0|leds|data_out[7]~feeder_combout\);

-- Location: FF_X17_Y4_N40
\u0|leds|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|data_out[7]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|leds|data_out\(7));

-- Location: LABCELL_X18_Y4_N6
\u0|leds|readdata[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(7) = ( \u0|leds|data_out\(7) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|leds|ALT_INV_data_out\(7),
	combout => \u0|leds|readdata\(7));

-- Location: FF_X18_Y4_N7
\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(7));

-- Location: FF_X15_Y4_N20
\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(7));

-- Location: LABCELL_X11_Y3_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[7]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[7]~feeder_combout\);

-- Location: FF_X11_Y3_N23
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[7]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(7));

-- Location: FF_X11_Y3_N58
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: MLABCELL_X15_Y4_N18
\u0|mm_interconnect_0|rsp_mux_001|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~27_combout\ = ( \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(7) & ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(7) & ( 
-- (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(7))))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(7) & ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(7) & ( 
-- (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ((!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(7)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(7) & ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(7) & ( (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(7)))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(7) & ( 
-- !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(7) & ( (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(7),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(7),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~27_combout\);

-- Location: LABCELL_X10_Y4_N39
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: FF_X10_Y4_N40
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: LABCELL_X10_Y4_N36
\u0|mm_interconnect_0|rsp_mux_001|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ = ( \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(7) & ( ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7))) # (\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)) ) ) # ( !\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(7) & ( 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(7),
	dataf => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(7),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~28_combout\);

-- Location: MLABCELL_X34_Y6_N54
\u0|curbytein|read_mux_out[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbytein|read_mux_out[7]~5_combout\ = ( !\Equal1~0_combout\ & ( (!\Equal3~0_combout\ & (!\u0|nios2_processor|W_alu_result\(3) & (\inBuffer|d0|q~q\ & !\u0|nios2_processor|W_alu_result\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datac => \inBuffer|d0|ALT_INV_q~q\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	dataf => \ALT_INV_Equal1~0_combout\,
	combout => \u0|curbytein|read_mux_out[7]~5_combout\);

-- Location: FF_X34_Y6_N56
\u0|curbytein|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbytein|read_mux_out[7]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbytein|readdata\(7));

-- Location: FF_X12_Y6_N31
\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|curbytein|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(7));

-- Location: MLABCELL_X15_Y6_N12
\u0|mm_interconnect_0|rsp_mux_001|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ = ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ & ( \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(7) ) ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ 
-- & ( \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(7) & ( ((!\u0|mm_interconnect_0|rsp_mux_001|src_payload~27_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(7)))) # (\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ & ( 
-- !\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(7) ) ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_payload~28_combout\ & ( !\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(7) & ( 
-- (!\u0|mm_interconnect_0|rsp_mux_001|src_payload~27_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010001111111111111111111111111000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datab => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(7),
	datac => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~27_combout\,
	datae => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~28_combout\,
	dataf => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(7),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\);

-- Location: LABCELL_X9_Y5_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[15]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[15]~feeder_combout\);

-- Location: MLABCELL_X8_Y3_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~14_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(12) 
-- & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\) # 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]~DUPLICATE_q\ & 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) $ (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(4))))) ) ) 
-- # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(12) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\ 
-- & (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]~DUPLICATE_q\ & 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) $ (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000000000010010000000011111001111100001111100111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(2),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(4),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_rd_d1~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[3]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(12),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~14_combout\);

-- Location: MLABCELL_X3_Y2_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~55_combout\ = 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~55_combout\);

-- Location: FF_X3_Y2_N7
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~55_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.010~q\);

-- Location: LABCELL_X7_Y2_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[10]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(10),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[10]~feeder_combout\);

-- Location: FF_X7_Y2_N25
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[10]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(10));

-- Location: MLABCELL_X8_Y2_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~50_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(10) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(10))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(12))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(10) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(10)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(10),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(12),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(10),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~50_combout\);

-- Location: LABCELL_X1_Y4_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\ = (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ 
-- & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) # ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001111000011100000111100001110000011110000111000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\);

-- Location: LABCELL_X1_Y4_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\ = 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)) # 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001010000000100000101000000010000010100000001000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\);

-- Location: FF_X8_Y2_N35
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~50_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(11));

-- Location: FF_X8_Y2_N19
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(11),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(11));

-- Location: FF_X7_Y2_N58
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(11),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(11));

-- Location: MLABCELL_X8_Y4_N12
\u0|nios2_processor|d_writedata[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[13]~feeder_combout\ = \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \u0|nios2_processor|d_writedata[13]~feeder_combout\);

-- Location: LABCELL_X9_Y5_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[8]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[8]~feeder_combout\);

-- Location: FF_X9_Y5_N46
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[8]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(8));

-- Location: FF_X10_Y5_N19
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: FF_X4_Y5_N52
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|av_readdata[8]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LABCELL_X10_Y5_N18
\u0|nios2_processor|av_ld_byte1_data_nxt[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[0]~2_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(8) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & ( 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(8) 
-- & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(8) & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8) & ( \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(8),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(8),
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[0]~2_combout\);

-- Location: FF_X7_Y5_N31
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~5_sumout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LABCELL_X9_Y5_N57
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[16]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[16]~feeder_combout\);

-- Location: LABCELL_X7_Y3_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[19]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(22),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[19]~feeder_combout\);

-- Location: LABCELL_X7_Y3_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\ = 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\);

-- Location: FF_X7_Y3_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[19]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(19));

-- Location: LABCELL_X12_Y3_N0
\u0|nios2_processor|d_writedata[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[19]~feeder_combout\ = \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	combout => \u0|nios2_processor|d_writedata[19]~feeder_combout\);

-- Location: LABCELL_X17_Y5_N27
\u0|jtag_uart|ien_AE~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|ien_AE~feeder_combout\ = ( \u0|nios2_processor|d_writedata\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(1),
	combout => \u0|jtag_uart|ien_AE~feeder_combout\);

-- Location: MLABCELL_X8_Y6_N3
\u0|jtag_uart|ien_AE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|ien_AE~0_combout\ = ( !\u0|jtag_uart|av_waitrequest~q\ & ( \u0|nios2_processor|d_write~DUPLICATE_q\ & ( (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\ & (\u0|nios2_processor|W_alu_result\(2) & 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|router_001|Equal11~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~1_combout\,
	datae => \u0|jtag_uart|ALT_INV_av_waitrequest~q\,
	dataf => \u0|nios2_processor|ALT_INV_d_write~DUPLICATE_q\,
	combout => \u0|jtag_uart|ien_AE~0_combout\);

-- Location: FF_X17_Y5_N28
\u0|jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|ien_AE~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|ien_AE~q\);

-- Location: LABCELL_X7_Y5_N0
\u0|jtag_uart|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|LessThan0~0_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) ) # ( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & ( 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & ((\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	combout => \u0|jtag_uart|LessThan0~0_combout\);

-- Location: LABCELL_X7_Y5_N6
\u0|jtag_uart|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|LessThan0~1_combout\ = ( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & ( 
-- (!\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\u0|jtag_uart|LessThan0~0_combout\ & 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datac => \u0|jtag_uart|ALT_INV_LessThan0~0_combout\,
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	combout => \u0|jtag_uart|LessThan0~1_combout\);

-- Location: FF_X7_Y5_N7
\u0|jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|LessThan0~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|fifo_AE~q\);

-- Location: MLABCELL_X15_Y5_N45
\u0|jtag_uart|av_readdata[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|av_readdata\(9) = ( \u0|jtag_uart|fifo_AE~q\ & ( \u0|jtag_uart|ien_AE~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_ien_AE~q\,
	datae => \u0|jtag_uart|ALT_INV_fifo_AE~q\,
	combout => \u0|jtag_uart|av_readdata\(9));

-- Location: FF_X15_Y5_N46
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|av_readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LABCELL_X13_Y5_N51
\u0|nios2_processor|av_ld_byte1_data_nxt[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[1]~3_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(9))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(9),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[1]~3_combout\);

-- Location: LABCELL_X13_Y3_N21
\u0|mm_interconnect_0|cmd_mux_001|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\u0|nios2_processor|d_writedata\(16) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(16),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: LABCELL_X24_Y7_N18
\u0|nios2_processor|E_mem_byte_en[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_mem_byte_en[2]~1_combout\ = ( \u0|nios2_processor|D_iw\(4) ) # ( !\u0|nios2_processor|D_iw\(4) & ( (\u0|nios2_processor|Add2~49_sumout\ & ((!\u0|nios2_processor|Add2~53_sumout\) # (\u0|nios2_processor|D_iw\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001011101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add2~53_sumout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|ALT_INV_Add2~49_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|E_mem_byte_en[2]~1_combout\);

-- Location: FF_X24_Y7_N19
\u0|nios2_processor|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_mem_byte_en[2]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_byteenable\(2));

-- Location: MLABCELL_X15_Y3_N9
\u0|mm_interconnect_0|cmd_mux_001|src_data[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(34) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\u0|nios2_processor|d_byteenable\(2)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_byteenable\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: LABCELL_X12_Y3_N48
\u0|nios2_processor|d_writedata[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[17]~feeder_combout\ = \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	combout => \u0|nios2_processor|d_writedata[17]~feeder_combout\);

-- Location: MLABCELL_X6_Y4_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[10]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[10]~feeder_combout\);

-- Location: FF_X6_Y4_N13
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[10]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(10));

-- Location: LABCELL_X7_Y7_N12
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(10),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: FF_X7_Y7_N13
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LABCELL_X9_Y4_N27
\u0|nios2_processor|d_writedata[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[10]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|nios2_processor|d_writedata[10]~feeder_combout\);

-- Location: FF_X9_Y4_N28
\u0|nios2_processor|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[10]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(10));

-- Location: MLABCELL_X3_Y4_N0
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: FF_X3_Y4_N58
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|wdata[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: FF_X1_Y5_N47
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: FF_X1_Y5_N19
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: LABCELL_X1_Y5_N18
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|always2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write1~q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write2~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LABCELL_X2_Y5_N36
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[2]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: FF_X1_Y5_N31
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X1_Y5_N38
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: FF_X1_Y5_N40
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: LABCELL_X1_Y5_N39
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|always2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101001010101010101011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate2~q\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate1~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|always2~1_combout\);

-- Location: LABCELL_X1_Y5_N42
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011100000011000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\,
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	datae => \u0|jtag_uart|ALT_INV_t_dav~q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: FF_X1_Y5_N44
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LABCELL_X1_Y5_N27
\u0|jtag_uart|ac~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|ac~0_combout\ = ( \u0|jtag_uart|ac~q\ & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ ) ) # ( !\u0|jtag_uart|ac~q\ & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ ) ) # ( \u0|jtag_uart|ac~q\ 
-- & ( !\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & ( (!\u0|nios2_processor|d_writedata\(10)) # ((!\u0|jtag_uart|ien_AE~0_combout\) # (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\)) ) ) ) # ( 
-- !\u0|jtag_uart|ac~q\ & ( !\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111110111111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(10),
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\,
	datac => \u0|jtag_uart|ALT_INV_ien_AE~0_combout\,
	datae => \u0|jtag_uart|ALT_INV_ac~q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	combout => \u0|jtag_uart|ac~0_combout\);

-- Location: FF_X1_Y5_N28
\u0|jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|ac~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|ac~q\);

-- Location: FF_X10_Y7_N26
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|ac~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LABCELL_X10_Y7_N24
\u0|nios2_processor|av_ld_byte1_data_nxt[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[2]~4_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & ( \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) # (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(10)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & ( \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(10) ) ) ) # ( 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & ( !\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(10),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(10),
	dataf => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[2]~4_combout\);

-- Location: LABCELL_X12_Y3_N57
\u0|mm_interconnect_0|cmd_mux_001|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = (\u0|nios2_processor|d_writedata\(18) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(18),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: FF_X12_Y3_N1
\u0|nios2_processor|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[19]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(19));

-- Location: LABCELL_X13_Y3_N36
\u0|mm_interconnect_0|cmd_mux_001|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = ( \u0|nios2_processor|d_writedata\(19) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(19),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: LABCELL_X13_Y3_N24
\u0|nios2_processor|d_writedata[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[20]~feeder_combout\ = \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|nios2_processor|d_writedata[20]~feeder_combout\);

-- Location: MLABCELL_X15_Y6_N6
\u0|nios2_processor|D_ctrl_b_is_dst~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_b_is_dst~1_combout\ = ( \u0|nios2_processor|D_iw\(2) & ( (\u0|nios2_processor|D_iw\(1) & \u0|nios2_processor|D_iw\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(0),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(2),
	combout => \u0|nios2_processor|D_ctrl_b_is_dst~1_combout\);

-- Location: FF_X15_Y6_N8
\u0|nios2_processor|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_b_is_dst~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_ld_signed~q\);

-- Location: MLABCELL_X15_Y6_N9
\u0|nios2_processor|av_fill_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_fill_bit~0_combout\ = ( \u0|nios2_processor|av_ld_byte1_data\(7) & ( (\u0|nios2_processor|R_ctrl_ld_signed~q\ & (((\u0|nios2_processor|D_iw\(3) & !\u0|nios2_processor|D_iw\(4))) # (\u0|nios2_processor|av_ld_byte0_data\(7)))) ) ) # ( 
-- !\u0|nios2_processor|av_ld_byte1_data\(7) & ( (\u0|nios2_processor|R_ctrl_ld_signed~q\ & (\u0|nios2_processor|av_ld_byte0_data\(7) & ((!\u0|nios2_processor|D_iw\(3)) # (\u0|nios2_processor|D_iw\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000011000000100000001100010011000000110001001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld_signed~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte0_data\(7),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(4),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte1_data\(7),
	combout => \u0|nios2_processor|av_fill_bit~0_combout\);

-- Location: LABCELL_X23_Y5_N42
\u0|nios2_processor|E_logic_result[0]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[0]~23_combout\ = ( \u0|nios2_processor|E_src2\(0) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|E_src1\(0)) # (!\u0|nios2_processor|R_logic_op\(0)))) ) ) # ( !\u0|nios2_processor|E_src2\(0) & ( 
-- (!\u0|nios2_processor|E_src1\(0) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|R_logic_op\(1))) # (\u0|nios2_processor|E_src1\(0) & ((\u0|nios2_processor|R_logic_op\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010101101000000101010100000101111110100000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_src1\(0),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(0),
	combout => \u0|nios2_processor|E_logic_result[0]~23_combout\);

-- Location: FF_X23_Y6_N25
\u0|nios2_processor|E_shift_rot_result[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[0]~15_combout\,
	asdata => \u0|nios2_processor|E_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[0]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y7_N48
\u0|nios2_processor|E_alu_result[0]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[0]~13_combout\ = ( \u0|nios2_processor|R_ctrl_shift_rot~q\ & ( \u0|nios2_processor|E_shift_rot_result[0]~DUPLICATE_q\ ) ) # ( !\u0|nios2_processor|R_ctrl_shift_rot~q\ & ( 
-- \u0|nios2_processor|E_shift_rot_result[0]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_ctrl_logic~q\ & (\u0|nios2_processor|Add2~53_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\ & ((\u0|nios2_processor|E_logic_result[0]~23_combout\))) ) ) ) # ( 
-- !\u0|nios2_processor|R_ctrl_shift_rot~q\ & ( !\u0|nios2_processor|E_shift_rot_result[0]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_ctrl_logic~q\ & (\u0|nios2_processor|Add2~53_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|E_logic_result[0]~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000000001010101001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add2~53_sumout\,
	datab => \u0|nios2_processor|ALT_INV_E_logic_result[0]~23_combout\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result[0]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_alu_result[0]~13_combout\);

-- Location: FF_X24_Y7_N49
\u0|nios2_processor|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[0]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(0));

-- Location: LABCELL_X9_Y6_N33
\u0|nios2_processor|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|LessThan0~0_combout\ = ( \u0|nios2_processor|W_alu_result\(0) & ( (!\u0|nios2_processor|W_alu_result\(1) & (!\u0|nios2_processor|av_ld_align_cycle\(0) & !\u0|nios2_processor|av_ld_align_cycle\(1))) # 
-- (\u0|nios2_processor|W_alu_result\(1) & ((!\u0|nios2_processor|av_ld_align_cycle\(0)) # (!\u0|nios2_processor|av_ld_align_cycle\(1)))) ) ) # ( !\u0|nios2_processor|W_alu_result\(0) & ( (\u0|nios2_processor|W_alu_result\(1) & 
-- !\u0|nios2_processor|av_ld_align_cycle\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011110101010100001111010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(1),
	datac => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(0),
	datad => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(1),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(0),
	combout => \u0|nios2_processor|LessThan0~0_combout\);

-- Location: LABCELL_X9_Y5_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[27]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[27]~feeder_combout\);

-- Location: FF_X9_Y5_N26
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[27]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(27));

-- Location: FF_X12_Y5_N47
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LABCELL_X12_Y5_N39
\u0|mm_interconnect_0|rsp_mux_001|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(27) & ( ((\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(27))) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(27) & ( 
-- (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(27),
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(27),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\);

-- Location: LABCELL_X9_Y6_N57
\u0|nios2_processor|av_ld_rshift8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_rshift8~0_combout\ = ( \u0|nios2_processor|av_ld_align_cycle\(1) & ( (\u0|nios2_processor|W_alu_result\(0) & (\u0|nios2_processor|av_ld_aligning_data~q\ & (!\u0|nios2_processor|av_ld_align_cycle\(0) & 
-- \u0|nios2_processor|W_alu_result\(1)))) ) ) # ( !\u0|nios2_processor|av_ld_align_cycle\(1) & ( (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|W_alu_result\(0) & !\u0|nios2_processor|av_ld_align_cycle\(0))) # 
-- (\u0|nios2_processor|W_alu_result\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110011000000000001000000010000001100110000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(0),
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(0),
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(1),
	datae => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(1),
	combout => \u0|nios2_processor|av_ld_rshift8~0_combout\);

-- Location: FF_X12_Y5_N40
\u0|nios2_processor|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data\(3));

-- Location: LABCELL_X12_Y3_N9
\u0|nios2_processor|d_writedata[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[21]~feeder_combout\ = \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \u0|nios2_processor|d_writedata[21]~feeder_combout\);

-- Location: FF_X23_Y6_N38
\u0|nios2_processor|E_shift_rot_result[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[11]~5_combout\,
	asdata => \u0|nios2_processor|E_src1\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[11]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y6_N3
\u0|nios2_processor|E_shift_rot_result_nxt[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[14]~12_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result\(13))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(15))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(13),
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(15),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[14]~12_combout\);

-- Location: FF_X24_Y6_N19
\u0|nios2_processor|W_alu_result[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[13]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result[13]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y6_N48
\u0|nios2_processor|W_rf_wr_data[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[13]~12_combout\ = ( \u0|nios2_processor|E_alu_result~1_combout\ & ( \u0|nios2_processor|av_ld_byte1_data\(5) & ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ ) ) ) # ( !\u0|nios2_processor|E_alu_result~1_combout\ & ( 
-- \u0|nios2_processor|av_ld_byte1_data\(5) & ( (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) # (\u0|nios2_processor|W_alu_result[13]~DUPLICATE_q\) ) ) ) # ( !\u0|nios2_processor|E_alu_result~1_combout\ & ( !\u0|nios2_processor|av_ld_byte1_data\(5) & ( 
-- (\u0|nios2_processor|W_alu_result[13]~DUPLICATE_q\ & !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000111111001111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_W_alu_result[13]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datae => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte1_data\(5),
	combout => \u0|nios2_processor|W_rf_wr_data[13]~12_combout\);

-- Location: MLABCELL_X15_Y3_N33
\u0|mm_interconnect_0|cmd_mux_001|src_data[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(33) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\u0|nios2_processor|d_byteenable\(1)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_byteenable\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(33));

-- Location: MLABCELL_X8_Y4_N57
\u0|mm_interconnect_0|cmd_mux_001|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|ALT_INV_d_writedata\(9),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: LABCELL_X13_Y4_N57
\u0|mm_interconnect_0|cmd_mux_001|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(10),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: LABCELL_X13_Y4_N33
\u0|mm_interconnect_0|cmd_mux_001|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = ( \u0|nios2_processor|d_writedata\(11) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: LABCELL_X10_Y3_N39
\u0|nios2_processor|d_writedata[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[12]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|nios2_processor|d_writedata[12]~feeder_combout\);

-- Location: LABCELL_X13_Y3_N27
\u0|nios2_processor|d_writedata[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[22]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|nios2_processor|d_writedata[22]~feeder_combout\);

-- Location: FF_X11_Y5_N49
\u0|nios2_processor|av_ld_byte2_data[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[2]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data[2]~DUPLICATE_q\);

-- Location: FF_X13_Y5_N19
\u0|nios2_processor|av_ld_byte2_data[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[5]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data[5]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y5_N9
\u0|nios2_processor|R_src2_hi[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[5]~12_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(21) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\) # 
-- ((\u0|nios2_processor|D_iw\(21))))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw[11]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(21) & ( 
-- (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw[11]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111110111011000011111011101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(21),
	combout => \u0|nios2_processor|R_src2_hi[5]~12_combout\);

-- Location: MLABCELL_X15_Y7_N39
\u0|nios2_processor|Equal2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~4_combout\ = ( !\u0|nios2_processor|D_iw\(5) & ( \u0|nios2_processor|D_iw\(4) & ( (\u0|nios2_processor|D_iw\(2) & (!\u0|nios2_processor|D_iw\(1) & (\u0|nios2_processor|D_iw\(3) & !\u0|nios2_processor|D_iw\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|Equal2~4_combout\);

-- Location: MLABCELL_X15_Y7_N33
\u0|nios2_processor|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~2_combout\ = ( !\u0|nios2_processor|D_iw\(5) & ( \u0|nios2_processor|D_iw\(3) & ( (\u0|nios2_processor|D_iw\(2) & (!\u0|nios2_processor|D_iw\(4) & (!\u0|nios2_processor|D_iw\(1) & !\u0|nios2_processor|D_iw\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(3),
	combout => \u0|nios2_processor|Equal2~2_combout\);

-- Location: LABCELL_X19_Y7_N3
\u0|nios2_processor|D_ctrl_unsigned_lo_imm16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~0_combout\ = ( \u0|nios2_processor|D_ctrl_shift_logical~0_combout\ & ( (!\u0|nios2_processor|Equal2~11_combout\ & (!\u0|nios2_processor|Equal2~9_combout\ & \u0|nios2_processor|D_iw[11]~DUPLICATE_q\)) ) ) # ( 
-- !\u0|nios2_processor|D_ctrl_shift_logical~0_combout\ & ( (!\u0|nios2_processor|Equal2~11_combout\ & !\u0|nios2_processor|Equal2~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_Equal2~11_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal2~9_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_shift_logical~0_combout\,
	combout => \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LABCELL_X19_Y7_N48
\u0|nios2_processor|Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~3_combout\ = ( \u0|nios2_processor|D_iw\(2) & ( !\u0|nios2_processor|D_iw\(3) & ( (\u0|nios2_processor|D_iw\(4) & (!\u0|nios2_processor|D_iw\(5) & (!\u0|nios2_processor|D_iw\(0) & !\u0|nios2_processor|D_iw\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(5),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(3),
	combout => \u0|nios2_processor|Equal2~3_combout\);

-- Location: MLABCELL_X15_Y7_N12
\u0|nios2_processor|D_ctrl_unsigned_lo_imm16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~combout\ = ( \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~0_combout\ & ( \u0|nios2_processor|Equal2~3_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_unsigned_lo_imm16~0_combout\ & ( 
-- \u0|nios2_processor|Equal2~3_combout\ ) ) # ( \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~0_combout\ & ( !\u0|nios2_processor|Equal2~3_combout\ & ( (\u0|nios2_processor|Equal2~2_combout\) # (\u0|nios2_processor|Equal2~4_combout\) ) ) ) # ( 
-- !\u0|nios2_processor|D_ctrl_unsigned_lo_imm16~0_combout\ & ( !\u0|nios2_processor|Equal2~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111001111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_Equal2~4_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal2~2_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_unsigned_lo_imm16~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Equal2~3_combout\,
	combout => \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~combout\);

-- Location: FF_X15_Y7_N13
\u0|nios2_processor|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_unsigned_lo_imm16~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LABCELL_X19_Y5_N57
\u0|nios2_processor|R_src2_hi~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi~1_combout\ = ( \u0|nios2_processor|R_ctrl_force_src2_zero~q\ ) # ( !\u0|nios2_processor|R_ctrl_force_src2_zero~q\ & ( \u0|nios2_processor|R_ctrl_unsigned_lo_imm16~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_unsigned_lo_imm16~q\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_force_src2_zero~q\,
	combout => \u0|nios2_processor|R_src2_hi~1_combout\);

-- Location: FF_X19_Y5_N10
\u0|nios2_processor|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[5]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(21));

-- Location: LABCELL_X13_Y3_N30
\u0|nios2_processor|d_writedata[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[23]~feeder_combout\ = \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	combout => \u0|nios2_processor|d_writedata[23]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[25]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[25]~feeder_combout\);

-- Location: LABCELL_X13_Y4_N9
\u0|nios2_processor|d_writedata[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[14]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|nios2_processor|d_writedata[14]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[26]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[26]~feeder_combout\);

-- Location: MLABCELL_X6_Y6_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[17]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(17),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[17]~feeder_combout\);

-- Location: FF_X6_Y6_N4
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[17]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(17));

-- Location: MLABCELL_X6_Y2_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~26_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(19) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(17)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(17)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(19) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(17)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(17),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(17),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(19),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~26_combout\);

-- Location: MLABCELL_X3_Y2_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\ = ( 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\) # 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\)))) ) ) # ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4) & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100000001000100010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\);

-- Location: FF_X6_Y2_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~26_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(18));

-- Location: FF_X8_Y3_N52
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(18),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(18));

-- Location: LABCELL_X7_Y3_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[15]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(18),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[15]~feeder_combout\);

-- Location: FF_X7_Y3_N22
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[15]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(15));

-- Location: LABCELL_X13_Y4_N3
\u0|nios2_processor|d_writedata[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[15]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	combout => \u0|nios2_processor|d_writedata[15]~feeder_combout\);

-- Location: MLABCELL_X6_Y4_N57
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[17]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[17]~feeder_combout\);

-- Location: LABCELL_X13_Y3_N54
\u0|mm_interconnect_0|cmd_mux|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout\ = (\u0|nios2_processor|d_writedata\(20) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(20),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout\);

-- Location: FF_X13_Y3_N55
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(20));

-- Location: LABCELL_X7_Y1_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[20]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[20]~25_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(20) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(20) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(20) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(20) & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) 
-- ) ) # ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(20) & ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(20) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(20),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(20),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[20]~25_combout\);

-- Location: LABCELL_X7_Y3_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[21]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(24)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(24),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[21]~feeder_combout\);

-- Location: FF_X7_Y3_N28
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[21]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(21));

-- Location: LABCELL_X12_Y3_N39
\u0|mm_interconnect_0|cmd_mux|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout\ = ( \u0|nios2_processor|d_writedata\(21) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(21),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout\);

-- Location: FF_X12_Y3_N41
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(21));

-- Location: LABCELL_X12_Y3_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[21]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[21]~26_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(21) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(21)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(21) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(21)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(21),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(21),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[21]~26_combout\);

-- Location: LABCELL_X13_Y3_N0
\u0|mm_interconnect_0|cmd_mux|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\ = (\u0|nios2_processor|d_writedata\(22) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(22),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\);

-- Location: FF_X13_Y3_N1
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(22));

-- Location: MLABCELL_X6_Y3_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[22]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[22]~4_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(22) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(22) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(22) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(22) & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) 
-- ) ) # ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(22) & ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(22) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(22),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(22),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[22]~4_combout\);

-- Location: LABCELL_X7_Y3_N57
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[23]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(26),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[23]~feeder_combout\);

-- Location: FF_X7_Y3_N58
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[23]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(23));

-- Location: LABCELL_X12_Y3_N33
\u0|mm_interconnect_0|cmd_mux|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\ = ( \u0|nios2_processor|d_writedata\(23) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\);

-- Location: FF_X12_Y3_N34
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(23));

-- Location: LABCELL_X7_Y1_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[23]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[23]~5_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(23) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(23)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(23) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(23)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(23),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(23),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[23]~5_combout\);

-- Location: MLABCELL_X15_Y3_N6
\u0|mm_interconnect_0|cmd_mux|src_data[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(34) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\u0|nios2_processor|d_byteenable\(2) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_byteenable\(2),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(34));

-- Location: FF_X15_Y3_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(2));

-- Location: MLABCELL_X6_Y3_N57
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[2]~1_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(2) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(2) & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_byteenable\(2),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M10K_X5_Y3_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "0AC143CC641B8BB164D42788A0E0052303B1D865164EC3E4AD30C5322C4D01CA2244AA09C12200BC2C4163942D3542F3E0E63709601C4E228512D4D41A83729C26178480D093268122C08629476038F5058322A4601C4511A4D0054891607F03836324CE030BD3F85E060750748F3288809C9E2D0112FC762F8883F8A71D4341",
	mem_init1 => "A41C23C523A4F10F0DC17CBC14C5D2ECBD150DA3C888338C52D03D218E5144A72B80B27C6901CD8310311B8141985E12422050162D819270EC1246820818368FA08CE918CF223C1012C990E81F1F02D0DCA93DCBD2AC0D2282A38C6415CF31B0340EC201E0C60C8090482D2342905C3A2A8452AC333A0141BCEC1BC201147704CD41A8201B0F93644E178122440D06CE11B0810A88A2D47E0FC1E23C3D2C0BD060740287D088461242115CD30E81E27C7336020264442E8A32F86D238070986503CF624CB6020FB040D8038A53B4D214412210E4398311EC4A030590FC1414C303584B37CB00E0871FCEE28C07058ED008722BC98114B41FCB8240EE310740A8",
	mem_init0 => "4E044B00B8E60F09A1BCA3144772144E290E51F0C80FC642F4CB04458010443E4E315C48060B81E4D6128230CC23268BF1201E1205A37012348ED2AC522188136C6B268E43A01C3CCA41947B0240D0109C374A50AC74240A20B0F43A84D3A48B138F73F44D144340ACBA1FC3E2BCA32CC0B2A0013685325CD73F44624831250542A0CF1AC4E22403134030F8133907F1E84334C473D06422CFB330512C0AD3C432384E7158E32E8B42E4070045F164223D0110AC2D154421487C0340F250C5248621F805004E9334253B09904CF3120E33703507C710504125C14184033DC9E28CD00C086134620746322C853402A3642810C5B29809184C43F4D12A895264F9",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "switchesqsys_nios2_processor_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X6_Y4_N58
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[17]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(17));

-- Location: FF_X13_Y5_N43
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: MLABCELL_X15_Y5_N57
\u0|nios2_processor|F_iw[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[17]~19_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(17) & ( (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(17))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\u0|nios2_processor|intr_req~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(17) 
-- & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(17))) # (\u0|nios2_processor|intr_req~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(17),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(17),
	combout => \u0|nios2_processor|F_iw[17]~19_combout\);

-- Location: LABCELL_X4_Y2_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(21),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: FF_X4_Y2_N23
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21));

-- Location: LABCELL_X7_Y3_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(18)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(19)) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111110011001111111100000000111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(18),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(19),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_break_on_reset~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X7_Y3_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~q\);

-- Location: LABCELL_X7_Y3_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(20)) # 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21))) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~q\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(20)) # 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21))))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~q\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|break_on_reset~q\ & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111011110010001100000011110011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(20),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(21),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_jtag_break~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_break_on_reset~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~0_combout\);

-- Location: FF_X7_Y3_N1
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~q\);

-- Location: LABCELL_X11_Y3_N45
\u0|nios2_processor|wait_for_one_post_bret_inst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|wait_for_one_post_bret_inst~0_combout\ = ( \u0|nios2_processor|F_valid~0_combout\ & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~q\ & 
-- \u0|nios2_processor|hbreak_enabled~q\) ) ) # ( !\u0|nios2_processor|F_valid~0_combout\ & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_single_step_mode~q\ & 
-- ((\u0|nios2_processor|wait_for_one_post_bret_inst~q\) # (\u0|nios2_processor|hbreak_enabled~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	datac => \u0|nios2_processor|ALT_INV_hbreak_enabled~q\,
	datad => \u0|nios2_processor|ALT_INV_wait_for_one_post_bret_inst~q\,
	dataf => \u0|nios2_processor|ALT_INV_F_valid~0_combout\,
	combout => \u0|nios2_processor|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X11_Y3_N46
\u0|nios2_processor|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|wait_for_one_post_bret_inst~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|wait_for_one_post_bret_inst~q\);

-- Location: LABCELL_X11_Y5_N0
\u0|nios2_processor|hbreak_pending_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|hbreak_pending_nxt~0_combout\ = ( !\u0|nios2_processor|hbreak_pending~q\ & ( \u0|nios2_processor|hbreak_enabled~q\ & ( \u0|nios2_processor|hbreak_req~0_combout\ ) ) ) # ( \u0|nios2_processor|hbreak_pending~q\ & ( 
-- !\u0|nios2_processor|hbreak_enabled~q\ ) ) # ( !\u0|nios2_processor|hbreak_pending~q\ & ( !\u0|nios2_processor|hbreak_enabled~q\ & ( \u0|nios2_processor|hbreak_req~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_hbreak_req~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_hbreak_pending~q\,
	dataf => \u0|nios2_processor|ALT_INV_hbreak_enabled~q\,
	combout => \u0|nios2_processor|hbreak_pending_nxt~0_combout\);

-- Location: FF_X11_Y5_N1
\u0|nios2_processor|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|hbreak_pending_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|hbreak_pending~q\);

-- Location: LABCELL_X10_Y2_N15
\u0|nios2_processor|hbreak_req~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|hbreak_req~0_combout\ = ( \u0|nios2_processor|W_valid~q\ & ( (!\u0|nios2_processor|hbreak_enabled~q\ & ((\u0|nios2_processor|hbreak_pending~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~q\))) ) ) # ( !\u0|nios2_processor|W_valid~q\ & ( (!\u0|nios2_processor|wait_for_one_post_bret_inst~q\ & 
-- (!\u0|nios2_processor|hbreak_enabled~q\ & ((\u0|nios2_processor|hbreak_pending~q\) # (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|jtag_break~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011000000010000001100000001010000111100000101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_jtag_break~q\,
	datab => \u0|nios2_processor|ALT_INV_wait_for_one_post_bret_inst~q\,
	datac => \u0|nios2_processor|ALT_INV_hbreak_enabled~q\,
	datad => \u0|nios2_processor|ALT_INV_hbreak_pending~q\,
	dataf => \u0|nios2_processor|ALT_INV_W_valid~q\,
	combout => \u0|nios2_processor|hbreak_req~0_combout\);

-- Location: FF_X15_Y5_N58
\u0|nios2_processor|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[17]~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(17));

-- Location: LABCELL_X9_Y5_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[18]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[18]~feeder_combout\);

-- Location: FF_X9_Y5_N52
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[18]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(18));

-- Location: FF_X10_Y5_N4
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: LABCELL_X11_Y5_N6
\u0|nios2_processor|F_iw[18]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[18]~20_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(18) & ( \u0|nios2_processor|intr_req~combout\ & ( \u0|nios2_processor|hbreak_req~0_combout\ ) ) ) # ( 
-- !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(18) & ( \u0|nios2_processor|intr_req~combout\ & ( \u0|nios2_processor|hbreak_req~0_combout\ ) ) ) # ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(18) & ( !\u0|nios2_processor|intr_req~combout\ 
-- & ( (((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(18) & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\)) # 
-- (\u0|nios2_processor|hbreak_req~0_combout\) ) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(18) & ( !\u0|nios2_processor|intr_req~combout\ & ( ((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(18) & 
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\u0|nios2_processor|hbreak_req~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010111110111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_hbreak_req~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(18),
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datae => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(18),
	dataf => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	combout => \u0|nios2_processor|F_iw[18]~20_combout\);

-- Location: FF_X11_Y5_N7
\u0|nios2_processor|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[18]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(18));

-- Location: LABCELL_X9_Y5_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[29]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[29]~feeder_combout\);

-- Location: MLABCELL_X15_Y7_N3
\u0|mm_interconnect_0|cmd_mux|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(24),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\);

-- Location: FF_X15_Y7_N4
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(24));

-- Location: LABCELL_X7_Y3_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[24]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(27),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[24]~feeder_combout\);

-- Location: FF_X7_Y3_N34
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[24]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(24));

-- Location: LABCELL_X10_Y3_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[24]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[24]~6_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(24) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(24)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(24) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(24),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(24),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[24]~6_combout\);

-- Location: LABCELL_X9_Y3_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[25]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(28),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[25]~feeder_combout\);

-- Location: FF_X9_Y3_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[25]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(25));

-- Location: MLABCELL_X8_Y4_N30
\u0|mm_interconnect_0|cmd_mux|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout\ = (\u0|nios2_processor|d_writedata\(25) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(25),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout\);

-- Location: FF_X8_Y4_N32
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(25));

-- Location: MLABCELL_X8_Y4_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[25]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[25]~7_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(25) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(25)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(25) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(25)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(25),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(25),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[25]~7_combout\);

-- Location: LABCELL_X10_Y3_N3
\u0|mm_interconnect_0|cmd_mux_001|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = ( \u0|nios2_processor|d_writedata\(26) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(26),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: M10K_X26_Y6_N0
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "switchesqsys_nios2_processor_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_a_module:switchesqsys_nios2_processor_register_bank_a|altsyncram:the_altsyncram|altsyncram_d5o1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_processor|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|nios2_processor|W_rf_wren~combout\,
	portadatain => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X21_Y6_N0
\u0|nios2_processor|E_src1[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src1[0]~0_combout\ = ( \u0|nios2_processor|R_src1~1_combout\ ) # ( !\u0|nios2_processor|R_src1~1_combout\ & ( \u0|nios2_processor|R_src1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	combout => \u0|nios2_processor|E_src1[0]~0_combout\);

-- Location: FF_X23_Y5_N2
\u0|nios2_processor|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(31));

-- Location: M10K_X14_Y6_N0
\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => "00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF00DEADBEEF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "switchesqsys_nios2_processor_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_register_bank_b_module:switchesqsys_nios2_processor_register_bank_b|altsyncram:the_altsyncram|altsyncram_e5o1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_processor|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|nios2_processor|W_rf_wren~combout\,
	portadatain => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X19_Y5_N54
\u0|nios2_processor|R_src2_hi[15]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[15]~10_combout\ = ( \u0|nios2_processor|D_iw\(21) & ( (!\u0|nios2_processor|R_src2_hi~1_combout\ & (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(31)) # 
-- (\u0|nios2_processor|R_ctrl_hi_imm16~q\)) # (\u0|nios2_processor|R_src2_use_imm~q\))) ) ) # ( !\u0|nios2_processor|D_iw\(21) & ( (!\u0|nios2_processor|R_src2_use_imm~q\ & (!\u0|nios2_processor|R_src2_hi~1_combout\ & 
-- (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000001001100110011000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_R_src2_hi~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(21),
	combout => \u0|nios2_processor|R_src2_hi[15]~10_combout\);

-- Location: FF_X19_Y5_N55
\u0|nios2_processor|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[15]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(31));

-- Location: LABCELL_X23_Y5_N0
\u0|nios2_processor|E_logic_result[31]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[31]~24_combout\ = ( \u0|nios2_processor|E_src2\(31) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(31)))) ) ) # ( !\u0|nios2_processor|E_src2\(31) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(31))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110011110000000011001100110011001111000011001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(31),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(31),
	combout => \u0|nios2_processor|E_logic_result[31]~24_combout\);

-- Location: LABCELL_X19_Y7_N39
\u0|nios2_processor|Equal2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~14_combout\ = ( \u0|nios2_processor|D_iw\(4) & ( !\u0|nios2_processor|D_iw\(3) & ( (!\u0|nios2_processor|D_iw\(0) & (!\u0|nios2_processor|D_iw\(5) & (\u0|nios2_processor|D_iw\(1) & \u0|nios2_processor|D_iw\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(5),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(4),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(3),
	combout => \u0|nios2_processor|Equal2~14_combout\);

-- Location: LABCELL_X19_Y7_N36
\u0|nios2_processor|Equal2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~8_combout\ = ( \u0|nios2_processor|D_iw\(3) & ( !\u0|nios2_processor|D_iw\(4) & ( (!\u0|nios2_processor|D_iw\(0) & (!\u0|nios2_processor|D_iw\(5) & (\u0|nios2_processor|D_iw\(2) & \u0|nios2_processor|D_iw\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(5),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(3),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|Equal2~8_combout\);

-- Location: LABCELL_X19_Y7_N18
\u0|nios2_processor|E_invert_arith_src_msb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_invert_arith_src_msb~0_combout\ = ( !\u0|nios2_processor|Equal2~7_combout\ & ( (!\u0|nios2_processor|Equal2~10_combout\ & (!\u0|nios2_processor|Equal2~14_combout\ & !\u0|nios2_processor|Equal2~8_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal2~10_combout\,
	datab => \u0|nios2_processor|ALT_INV_Equal2~14_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal2~8_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Equal2~7_combout\,
	combout => \u0|nios2_processor|E_invert_arith_src_msb~0_combout\);

-- Location: MLABCELL_X21_Y7_N42
\u0|nios2_processor|E_invert_arith_src_msb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_invert_arith_src_msb~1_combout\ = ( \u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\ & ( \u0|nios2_processor|D_iw\(14) & ( (\u0|nios2_processor|R_valid~DUPLICATE_q\ & ((!\u0|nios2_processor|E_invert_arith_src_msb~0_combout\) # 
-- ((!\u0|nios2_processor|D_iw\(16) & !\u0|nios2_processor|D_iw\(15))))) ) ) ) # ( !\u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\ & ( \u0|nios2_processor|D_iw\(14) & ( (\u0|nios2_processor|R_valid~DUPLICATE_q\ & 
-- !\u0|nios2_processor|E_invert_arith_src_msb~0_combout\) ) ) ) # ( \u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\ & ( !\u0|nios2_processor|D_iw\(14) & ( (\u0|nios2_processor|R_valid~DUPLICATE_q\ & 
-- ((!\u0|nios2_processor|E_invert_arith_src_msb~0_combout\) # ((!\u0|nios2_processor|D_iw\(16) & \u0|nios2_processor|D_iw\(15))))) ) ) ) # ( !\u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\ & ( !\u0|nios2_processor|D_iw\(14) & ( 
-- (\u0|nios2_processor|R_valid~DUPLICATE_q\ & !\u0|nios2_processor|E_invert_arith_src_msb~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000101010001000100010001000101010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_valid~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_E_invert_arith_src_msb~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(16),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(14),
	combout => \u0|nios2_processor|E_invert_arith_src_msb~1_combout\);

-- Location: FF_X21_Y7_N44
\u0|nios2_processor|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_invert_arith_src_msb~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_invert_arith_src_msb~q\);

-- Location: FF_X23_Y5_N10
\u0|nios2_processor|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(30));

-- Location: M10K_X14_Y3_N0
\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "switchesqsys_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y3_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[20]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[20]~feeder_combout\);

-- Location: FF_X11_Y3_N4
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[20]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(20));

-- Location: FF_X10_Y5_N55
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LABCELL_X16_Y5_N33
\u0|nios2_processor|F_iw[20]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[20]~25_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(20) & ( (!\u0|nios2_processor|D_iw[11]~0_combout\) # (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(20))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(20) & ( 
-- (!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011101010111010101110101011111111111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(20),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(20),
	combout => \u0|nios2_processor|F_iw[20]~25_combout\);

-- Location: FF_X16_Y5_N34
\u0|nios2_processor|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[20]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(20));

-- Location: LABCELL_X19_Y5_N6
\u0|nios2_processor|R_src2_hi[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[14]~11_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(30) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\) # 
-- ((\u0|nios2_processor|D_iw\(21))))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(20))))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(30) & ( 
-- (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(20))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111110110000101111111011000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(20),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	combout => \u0|nios2_processor|R_src2_hi[14]~11_combout\);

-- Location: FF_X19_Y5_N7
\u0|nios2_processor|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[14]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(30));

-- Location: LABCELL_X19_Y5_N3
\u0|nios2_processor|R_src2_hi[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[13]~5_combout\ = ( \u0|nios2_processor|D_iw\(19) & ( ((!\u0|nios2_processor|R_src2_use_imm~q\ & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))) # 
-- (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_processor|D_iw\(19) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))) # (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(19),
	combout => \u0|nios2_processor|R_src2_hi[13]~5_combout\);

-- Location: FF_X19_Y5_N4
\u0|nios2_processor|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[13]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(29));

-- Location: FF_X25_Y5_N44
\u0|nios2_processor|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(29));

-- Location: FF_X25_Y5_N53
\u0|nios2_processor|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(28));

-- Location: FF_X25_Y5_N59
\u0|nios2_processor|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(27));

-- Location: FF_X25_Y5_N8
\u0|nios2_processor|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(26));

-- Location: LABCELL_X19_Y5_N24
\u0|nios2_processor|R_src2_hi[10]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[10]~8_combout\ = ( \u0|nios2_processor|D_iw\(16) & ( ((!\u0|nios2_processor|R_src2_use_imm~q\ & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))) # 
-- (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_processor|D_iw\(16) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))) # (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(16),
	combout => \u0|nios2_processor|R_src2_hi[10]~8_combout\);

-- Location: FF_X19_Y5_N25
\u0|nios2_processor|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[10]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(26));

-- Location: FF_X25_Y5_N23
\u0|nios2_processor|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(25));

-- Location: LABCELL_X19_Y5_N39
\u0|nios2_processor|R_src2_hi[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[9]~0_combout\ = ( \u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( \u0|nios2_processor|D_iw\(21) & ( \u0|nios2_processor|D_iw\(15) ) ) ) # ( !\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( \u0|nios2_processor|D_iw\(21) & ( 
-- (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(25)) # (\u0|nios2_processor|R_src2_use_imm~q\) ) ) ) # ( \u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( !\u0|nios2_processor|D_iw\(21) & ( 
-- \u0|nios2_processor|D_iw\(15) ) ) ) # ( !\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( !\u0|nios2_processor|D_iw\(21) & ( (!\u0|nios2_processor|R_src2_use_imm~q\ & 
-- \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000011110000111101110111011101110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datae => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(21),
	combout => \u0|nios2_processor|R_src2_hi[9]~0_combout\);

-- Location: FF_X19_Y5_N40
\u0|nios2_processor|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[9]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(25));

-- Location: LABCELL_X19_Y5_N18
\u0|nios2_processor|R_src2_hi[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[8]~2_combout\ = ( \u0|nios2_processor|D_iw\(14) & ( ((!\u0|nios2_processor|R_src2_use_imm~q\ & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))) # 
-- (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_processor|D_iw\(14) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))) # (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(14),
	combout => \u0|nios2_processor|R_src2_hi[8]~2_combout\);

-- Location: FF_X19_Y5_N19
\u0|nios2_processor|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[8]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(24));

-- Location: LABCELL_X19_Y5_N21
\u0|nios2_processor|R_src2_hi[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[7]~3_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(23) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\) # 
-- ((\u0|nios2_processor|D_iw\(21))))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(13))))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(23) & ( 
-- (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111110111011000011111011101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(13),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	combout => \u0|nios2_processor|R_src2_hi[7]~3_combout\);

-- Location: FF_X19_Y5_N22
\u0|nios2_processor|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[7]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(23));

-- Location: LABCELL_X19_Y5_N0
\u0|nios2_processor|R_src2_hi[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[6]~4_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(22) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\) # 
-- ((\u0|nios2_processor|D_iw\(21))))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(12))))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(22) & ( 
-- (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111110111011000011111011101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(12),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	combout => \u0|nios2_processor|R_src2_hi[6]~4_combout\);

-- Location: FF_X19_Y5_N1
\u0|nios2_processor|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[6]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(22));

-- Location: FF_X23_Y5_N38
\u0|nios2_processor|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(22));

-- Location: LABCELL_X19_Y5_N48
\u0|nios2_processor|R_src2_hi[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[4]~13_combout\ = ( \u0|nios2_processor|D_iw\(10) & ( ((!\u0|nios2_processor|R_src2_use_imm~q\ & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # 
-- (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_processor|D_iw\(10) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))) # (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000011111101111110001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(20),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(10),
	combout => \u0|nios2_processor|R_src2_hi[4]~13_combout\);

-- Location: FF_X19_Y5_N49
\u0|nios2_processor|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[4]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(20));

-- Location: LABCELL_X19_Y5_N27
\u0|nios2_processor|R_src2_hi[3]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[3]~9_combout\ = ( \u0|nios2_processor|D_iw\(9) & ( ((!\u0|nios2_processor|R_src2_use_imm~q\ & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # 
-- (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_processor|D_iw\(9) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(19)))) # (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(19),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(9),
	combout => \u0|nios2_processor|R_src2_hi[3]~9_combout\);

-- Location: FF_X19_Y5_N28
\u0|nios2_processor|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[3]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(19));

-- Location: LABCELL_X13_Y4_N27
\u0|mm_interconnect_0|cmd_mux_001|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(13),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: LABCELL_X13_Y4_N6
\u0|mm_interconnect_0|cmd_mux_001|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = ( \u0|nios2_processor|d_writedata\(14) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: LABCELL_X13_Y4_N12
\u0|mm_interconnect_0|cmd_mux_001|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(15),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: M10K_X14_Y4_N0
\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "switchesqsys_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y5_N39
\u0|nios2_processor|F_iw[8]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[8]~17_combout\ = ( !\u0|nios2_processor|intr_req~combout\ & ( \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(8))) # (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(8)) ) ) ) # ( !\u0|nios2_processor|intr_req~combout\ & ( !\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ 
-- & ( (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000000000011111000111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datab => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(8),
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(8),
	datae => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	combout => \u0|nios2_processor|F_iw[8]~17_combout\);

-- Location: FF_X11_Y5_N40
\u0|nios2_processor|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[8]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(8));

-- Location: LABCELL_X19_Y5_N51
\u0|nios2_processor|R_src2_hi[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[2]~14_combout\ = ( \u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( \u0|nios2_processor|D_iw\(8) ) ) # ( !\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( (!\u0|nios2_processor|R_src2_use_imm~q\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))) # (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(8),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(18),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_processor|R_src2_hi[2]~14_combout\);

-- Location: FF_X19_Y5_N52
\u0|nios2_processor|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[2]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(18));

-- Location: MLABCELL_X15_Y5_N36
\u0|nios2_processor|F_iw[7]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[7]~24_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(7) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(7))) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\))) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(7) & ( 
-- (!\u0|nios2_processor|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(7),
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(7),
	combout => \u0|nios2_processor|F_iw[7]~24_combout\);

-- Location: FF_X15_Y5_N37
\u0|nios2_processor|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[7]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(7));

-- Location: LABCELL_X19_Y5_N42
\u0|nios2_processor|R_src2_hi[1]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[1]~15_combout\ = ( \u0|nios2_processor|D_iw\(7) & ( ((!\u0|nios2_processor|R_src2_use_imm~q\ & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # 
-- (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\) ) ) # ( !\u0|nios2_processor|D_iw\(7) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))) # (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(17),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(7),
	combout => \u0|nios2_processor|R_src2_hi[1]~15_combout\);

-- Location: FF_X19_Y5_N43
\u0|nios2_processor|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[1]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(17));

-- Location: MLABCELL_X21_Y4_N33
\u0|nios2_processor|E_src2[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[15]~feeder_combout\ = ( \u0|nios2_processor|D_iw\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(21),
	combout => \u0|nios2_processor|E_src2[15]~feeder_combout\);

-- Location: FF_X21_Y4_N34
\u0|nios2_processor|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[15]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(15));

-- Location: LABCELL_X17_Y6_N45
\u0|nios2_processor|E_src2[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[14]~feeder_combout\ = \u0|nios2_processor|D_iw\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(20),
	combout => \u0|nios2_processor|E_src2[14]~feeder_combout\);

-- Location: FF_X17_Y6_N46
\u0|nios2_processor|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[14]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(14));

-- Location: LABCELL_X27_Y5_N30
\u0|nios2_processor|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~25_sumout\ = SUM(( !\u0|nios2_processor|F_pc\(10) ) + ( GND ) + ( \u0|nios2_processor|Add0~22\ ))
-- \u0|nios2_processor|Add0~26\ = CARRY(( !\u0|nios2_processor|F_pc\(10) ) + ( GND ) + ( \u0|nios2_processor|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_F_pc\(10),
	cin => \u0|nios2_processor|Add0~22\,
	sumout => \u0|nios2_processor|Add0~25_sumout\,
	cout => \u0|nios2_processor|Add0~26\);

-- Location: LABCELL_X27_Y5_N33
\u0|nios2_processor|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~29_sumout\ = SUM(( \u0|nios2_processor|F_pc\(11) ) + ( GND ) + ( \u0|nios2_processor|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_F_pc\(11),
	cin => \u0|nios2_processor|Add0~26\,
	sumout => \u0|nios2_processor|Add0~29_sumout\);

-- Location: LABCELL_X19_Y6_N54
\u0|nios2_processor|R_src1[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[13]~9_combout\ = ( \u0|nios2_processor|R_src1~0_combout\ & ( \u0|nios2_processor|Add0~29_sumout\ ) ) # ( !\u0|nios2_processor|R_src1~0_combout\ & ( \u0|nios2_processor|Add0~29_sumout\ & ( (!\u0|nios2_processor|R_src1~1_combout\ 
-- & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|D_iw\(17)))) ) ) ) # ( !\u0|nios2_processor|R_src1~0_combout\ & ( 
-- !\u0|nios2_processor|Add0~29_sumout\ & ( (!\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(13))) # (\u0|nios2_processor|R_src1~1_combout\ & 
-- ((\u0|nios2_processor|D_iw\(17)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000000000001000111010001111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	datab => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(17),
	datae => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add0~29_sumout\,
	combout => \u0|nios2_processor|R_src1[13]~9_combout\);

-- Location: FF_X19_Y6_N55
\u0|nios2_processor|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[13]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(13));

-- Location: MLABCELL_X21_Y6_N24
\u0|nios2_processor|R_src1[12]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[12]~8_combout\ = ( \u0|nios2_processor|R_src1~0_combout\ & ( \u0|nios2_processor|Add0~25_sumout\ ) ) # ( !\u0|nios2_processor|R_src1~0_combout\ & ( (!\u0|nios2_processor|R_src1~1_combout\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(12)))) # (\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|D_iw\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100110011001100000101111101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(16),
	datab => \u0|nios2_processor|ALT_INV_Add0~25_sumout\,
	datac => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	datae => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	combout => \u0|nios2_processor|R_src1[12]~8_combout\);

-- Location: FF_X21_Y6_N26
\u0|nios2_processor|E_src1[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[12]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1[12]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y6_N24
\u0|nios2_processor|E_src2[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[12]~feeder_combout\ = \u0|nios2_processor|D_iw\(18)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(18),
	combout => \u0|nios2_processor|E_src2[12]~feeder_combout\);

-- Location: FF_X17_Y6_N25
\u0|nios2_processor|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[12]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(12));

-- Location: LABCELL_X17_Y6_N27
\u0|nios2_processor|E_src2[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[11]~feeder_combout\ = \u0|nios2_processor|D_iw\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(17),
	combout => \u0|nios2_processor|E_src2[11]~feeder_combout\);

-- Location: FF_X17_Y6_N28
\u0|nios2_processor|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[11]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(11));

-- Location: MLABCELL_X21_Y7_N9
\u0|nios2_processor|E_src2[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[6]~feeder_combout\ = ( \u0|nios2_processor|D_iw\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(12),
	combout => \u0|nios2_processor|E_src2[6]~feeder_combout\);

-- Location: FF_X21_Y7_N10
\u0|nios2_processor|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[6]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(6));

-- Location: MLABCELL_X21_Y4_N9
\u0|nios2_processor|E_src2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[3]~feeder_combout\ = ( \u0|nios2_processor|D_iw\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(9),
	combout => \u0|nios2_processor|E_src2[3]~feeder_combout\);

-- Location: FF_X21_Y4_N11
\u0|nios2_processor|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[3]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(3));

-- Location: MLABCELL_X21_Y6_N54
\u0|nios2_processor|R_src1[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[3]~13_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(3) & ( (!\u0|nios2_processor|R_src1~0_combout\ & ((!\u0|nios2_processor|R_src1~1_combout\) # 
-- ((\u0|nios2_processor|D_iw\(7))))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~45_sumout\)))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(3) & ( 
-- (!\u0|nios2_processor|R_src1~0_combout\ & (\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|D_iw\(7))))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~45_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add0~45_sumout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(7),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	combout => \u0|nios2_processor|R_src1[3]~13_combout\);

-- Location: FF_X21_Y6_N55
\u0|nios2_processor|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[3]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(3));

-- Location: LABCELL_X17_Y6_N3
\u0|nios2_processor|E_src2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[2]~feeder_combout\ = \u0|nios2_processor|D_iw\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(8),
	combout => \u0|nios2_processor|E_src2[2]~feeder_combout\);

-- Location: FF_X17_Y6_N4
\u0|nios2_processor|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[2]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(2));

-- Location: MLABCELL_X21_Y6_N42
\u0|nios2_processor|R_src1[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[2]~12_combout\ = ( \u0|nios2_processor|R_src1~0_combout\ & ( \u0|nios2_processor|Add0~41_sumout\ ) ) # ( !\u0|nios2_processor|R_src1~0_combout\ & ( \u0|nios2_processor|Add0~41_sumout\ & ( (!\u0|nios2_processor|R_src1~1_combout\ 
-- & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|D_iw\(6)))) ) ) ) # ( !\u0|nios2_processor|R_src1~0_combout\ & ( 
-- !\u0|nios2_processor|Add0~41_sumout\ & ( (!\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(2))) # (\u0|nios2_processor|R_src1~1_combout\ & 
-- ((\u0|nios2_processor|D_iw\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000000001010011010100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(6),
	datac => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datae => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add0~41_sumout\,
	combout => \u0|nios2_processor|R_src1[2]~12_combout\);

-- Location: FF_X21_Y6_N43
\u0|nios2_processor|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[2]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(2));

-- Location: MLABCELL_X21_Y4_N12
\u0|nios2_processor|E_src2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[1]~feeder_combout\ = \u0|nios2_processor|D_iw\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(7),
	combout => \u0|nios2_processor|E_src2[1]~feeder_combout\);

-- Location: FF_X21_Y4_N13
\u0|nios2_processor|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[1]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(1));

-- Location: MLABCELL_X25_Y6_N0
\u0|nios2_processor|Add2~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~62_cout\ = CARRY(( \u0|nios2_processor|E_alu_sub~q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	cin => GND,
	cout => \u0|nios2_processor|Add2~62_cout\);

-- Location: MLABCELL_X25_Y6_N3
\u0|nios2_processor|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~53_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(0)) ) + ( \u0|nios2_processor|E_src1\(0) ) + ( \u0|nios2_processor|Add2~62_cout\ ))
-- \u0|nios2_processor|Add2~54\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(0)) ) + ( \u0|nios2_processor|E_src1\(0) ) + ( \u0|nios2_processor|Add2~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datad => \u0|nios2_processor|ALT_INV_E_src2\(0),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(0),
	cin => \u0|nios2_processor|Add2~62_cout\,
	sumout => \u0|nios2_processor|Add2~53_sumout\,
	cout => \u0|nios2_processor|Add2~54\);

-- Location: MLABCELL_X25_Y6_N6
\u0|nios2_processor|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~49_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(1)) ) + ( \u0|nios2_processor|E_src1\(1) ) + ( \u0|nios2_processor|Add2~54\ ))
-- \u0|nios2_processor|Add2~50\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(1)) ) + ( \u0|nios2_processor|E_src1\(1) ) + ( \u0|nios2_processor|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(1),
	datad => \u0|nios2_processor|ALT_INV_E_src2\(1),
	cin => \u0|nios2_processor|Add2~54\,
	sumout => \u0|nios2_processor|Add2~49_sumout\,
	cout => \u0|nios2_processor|Add2~50\);

-- Location: MLABCELL_X25_Y6_N9
\u0|nios2_processor|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~41_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(2)) ) + ( \u0|nios2_processor|E_src1\(2) ) + ( \u0|nios2_processor|Add2~50\ ))
-- \u0|nios2_processor|Add2~42\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(2)) ) + ( \u0|nios2_processor|E_src1\(2) ) + ( \u0|nios2_processor|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(2),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(2),
	cin => \u0|nios2_processor|Add2~50\,
	sumout => \u0|nios2_processor|Add2~41_sumout\,
	cout => \u0|nios2_processor|Add2~42\);

-- Location: MLABCELL_X25_Y6_N12
\u0|nios2_processor|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~45_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(3)) ) + ( \u0|nios2_processor|E_src1\(3) ) + ( \u0|nios2_processor|Add2~42\ ))
-- \u0|nios2_processor|Add2~46\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(3)) ) + ( \u0|nios2_processor|E_src1\(3) ) + ( \u0|nios2_processor|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(3),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(3),
	cin => \u0|nios2_processor|Add2~42\,
	sumout => \u0|nios2_processor|Add2~45_sumout\,
	cout => \u0|nios2_processor|Add2~46\);

-- Location: MLABCELL_X25_Y6_N15
\u0|nios2_processor|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~1_sumout\ = SUM(( \u0|nios2_processor|E_src1\(4) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(4)) ) + ( \u0|nios2_processor|Add2~46\ ))
-- \u0|nios2_processor|Add2~2\ = CARRY(( \u0|nios2_processor|E_src1\(4) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(4)) ) + ( \u0|nios2_processor|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(4),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(4),
	cin => \u0|nios2_processor|Add2~46\,
	sumout => \u0|nios2_processor|Add2~1_sumout\,
	cout => \u0|nios2_processor|Add2~2\);

-- Location: MLABCELL_X25_Y6_N18
\u0|nios2_processor|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~33_sumout\ = SUM(( \u0|nios2_processor|E_src1\(5) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(5)) ) + ( \u0|nios2_processor|Add2~2\ ))
-- \u0|nios2_processor|Add2~34\ = CARRY(( \u0|nios2_processor|E_src1\(5) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(5)) ) + ( \u0|nios2_processor|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(5),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(5),
	cin => \u0|nios2_processor|Add2~2\,
	sumout => \u0|nios2_processor|Add2~33_sumout\,
	cout => \u0|nios2_processor|Add2~34\);

-- Location: MLABCELL_X25_Y6_N21
\u0|nios2_processor|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~37_sumout\ = SUM(( \u0|nios2_processor|E_src1\(6) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(6)) ) + ( \u0|nios2_processor|Add2~34\ ))
-- \u0|nios2_processor|Add2~38\ = CARRY(( \u0|nios2_processor|E_src1\(6) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(6)) ) + ( \u0|nios2_processor|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(6),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(6),
	cin => \u0|nios2_processor|Add2~34\,
	sumout => \u0|nios2_processor|Add2~37_sumout\,
	cout => \u0|nios2_processor|Add2~38\);

-- Location: MLABCELL_X25_Y6_N24
\u0|nios2_processor|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~5_sumout\ = SUM(( \u0|nios2_processor|E_src1\(7) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(7)) ) + ( \u0|nios2_processor|Add2~38\ ))
-- \u0|nios2_processor|Add2~6\ = CARRY(( \u0|nios2_processor|E_src1\(7) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(7)) ) + ( \u0|nios2_processor|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(7),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(7),
	cin => \u0|nios2_processor|Add2~38\,
	sumout => \u0|nios2_processor|Add2~5_sumout\,
	cout => \u0|nios2_processor|Add2~6\);

-- Location: MLABCELL_X25_Y6_N27
\u0|nios2_processor|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~9_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(8)) ) + ( \u0|nios2_processor|E_src1\(8) ) + ( \u0|nios2_processor|Add2~6\ ))
-- \u0|nios2_processor|Add2~10\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(8)) ) + ( \u0|nios2_processor|E_src1\(8) ) + ( \u0|nios2_processor|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(8),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(8),
	cin => \u0|nios2_processor|Add2~6\,
	sumout => \u0|nios2_processor|Add2~9_sumout\,
	cout => \u0|nios2_processor|Add2~10\);

-- Location: MLABCELL_X25_Y6_N30
\u0|nios2_processor|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~13_sumout\ = SUM(( \u0|nios2_processor|E_src1\(9) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(9)) ) + ( \u0|nios2_processor|Add2~10\ ))
-- \u0|nios2_processor|Add2~14\ = CARRY(( \u0|nios2_processor|E_src1\(9) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(9)) ) + ( \u0|nios2_processor|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(9),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(9),
	cin => \u0|nios2_processor|Add2~10\,
	sumout => \u0|nios2_processor|Add2~13_sumout\,
	cout => \u0|nios2_processor|Add2~14\);

-- Location: MLABCELL_X25_Y6_N33
\u0|nios2_processor|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~17_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(10)) ) + ( \u0|nios2_processor|E_src1\(10) ) + ( \u0|nios2_processor|Add2~14\ ))
-- \u0|nios2_processor|Add2~18\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(10)) ) + ( \u0|nios2_processor|E_src1\(10) ) + ( \u0|nios2_processor|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(10),
	datad => \u0|nios2_processor|ALT_INV_E_src2\(10),
	cin => \u0|nios2_processor|Add2~14\,
	sumout => \u0|nios2_processor|Add2~17_sumout\,
	cout => \u0|nios2_processor|Add2~18\);

-- Location: MLABCELL_X25_Y6_N36
\u0|nios2_processor|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~21_sumout\ = SUM(( \u0|nios2_processor|E_src1\(11) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(11)) ) + ( \u0|nios2_processor|Add2~18\ ))
-- \u0|nios2_processor|Add2~22\ = CARRY(( \u0|nios2_processor|E_src1\(11) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(11)) ) + ( \u0|nios2_processor|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datad => \u0|nios2_processor|ALT_INV_E_src1\(11),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(11),
	cin => \u0|nios2_processor|Add2~18\,
	sumout => \u0|nios2_processor|Add2~21_sumout\,
	cout => \u0|nios2_processor|Add2~22\);

-- Location: MLABCELL_X25_Y6_N39
\u0|nios2_processor|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~25_sumout\ = SUM(( \u0|nios2_processor|E_src1[12]~DUPLICATE_q\ ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(12)) ) + ( \u0|nios2_processor|Add2~22\ ))
-- \u0|nios2_processor|Add2~26\ = CARRY(( \u0|nios2_processor|E_src1[12]~DUPLICATE_q\ ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(12)) ) + ( \u0|nios2_processor|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1[12]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(12),
	cin => \u0|nios2_processor|Add2~22\,
	sumout => \u0|nios2_processor|Add2~25_sumout\,
	cout => \u0|nios2_processor|Add2~26\);

-- Location: MLABCELL_X25_Y6_N42
\u0|nios2_processor|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~29_sumout\ = SUM(( \u0|nios2_processor|E_src1\(13) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(13)) ) + ( \u0|nios2_processor|Add2~26\ ))
-- \u0|nios2_processor|Add2~30\ = CARRY(( \u0|nios2_processor|E_src1\(13) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(13)) ) + ( \u0|nios2_processor|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(13),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(13),
	cin => \u0|nios2_processor|Add2~26\,
	sumout => \u0|nios2_processor|Add2~29_sumout\,
	cout => \u0|nios2_processor|Add2~30\);

-- Location: MLABCELL_X25_Y6_N45
\u0|nios2_processor|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~73_sumout\ = SUM(( \u0|nios2_processor|E_src1\(14) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(14)) ) + ( \u0|nios2_processor|Add2~30\ ))
-- \u0|nios2_processor|Add2~74\ = CARRY(( \u0|nios2_processor|E_src1\(14) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(14)) ) + ( \u0|nios2_processor|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(14),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(14),
	cin => \u0|nios2_processor|Add2~30\,
	sumout => \u0|nios2_processor|Add2~73_sumout\,
	cout => \u0|nios2_processor|Add2~74\);

-- Location: MLABCELL_X25_Y6_N48
\u0|nios2_processor|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~109_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(15)) ) + ( \u0|nios2_processor|E_src1\(15) ) + ( \u0|nios2_processor|Add2~74\ ))
-- \u0|nios2_processor|Add2~110\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(15)) ) + ( \u0|nios2_processor|E_src1\(15) ) + ( \u0|nios2_processor|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(15),
	datad => \u0|nios2_processor|ALT_INV_E_src2\(15),
	cin => \u0|nios2_processor|Add2~74\,
	sumout => \u0|nios2_processor|Add2~109_sumout\,
	cout => \u0|nios2_processor|Add2~110\);

-- Location: MLABCELL_X25_Y6_N51
\u0|nios2_processor|Add2~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~133_sumout\ = SUM(( \u0|nios2_processor|E_src1\(16) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(16)) ) + ( \u0|nios2_processor|Add2~110\ ))
-- \u0|nios2_processor|Add2~134\ = CARRY(( \u0|nios2_processor|E_src1\(16) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(16)) ) + ( \u0|nios2_processor|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(16),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(16),
	cin => \u0|nios2_processor|Add2~110\,
	sumout => \u0|nios2_processor|Add2~133_sumout\,
	cout => \u0|nios2_processor|Add2~134\);

-- Location: MLABCELL_X25_Y6_N54
\u0|nios2_processor|Add2~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~129_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(17)) ) + ( \u0|nios2_processor|E_src1\(17) ) + ( \u0|nios2_processor|Add2~134\ ))
-- \u0|nios2_processor|Add2~130\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(17)) ) + ( \u0|nios2_processor|E_src1\(17) ) + ( \u0|nios2_processor|Add2~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(17),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(17),
	cin => \u0|nios2_processor|Add2~134\,
	sumout => \u0|nios2_processor|Add2~129_sumout\,
	cout => \u0|nios2_processor|Add2~130\);

-- Location: MLABCELL_X25_Y6_N57
\u0|nios2_processor|Add2~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~125_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(18)) ) + ( \u0|nios2_processor|E_src1\(18) ) + ( \u0|nios2_processor|Add2~130\ ))
-- \u0|nios2_processor|Add2~126\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(18)) ) + ( \u0|nios2_processor|E_src1\(18) ) + ( \u0|nios2_processor|Add2~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(18),
	datad => \u0|nios2_processor|ALT_INV_E_src2\(18),
	cin => \u0|nios2_processor|Add2~130\,
	sumout => \u0|nios2_processor|Add2~125_sumout\,
	cout => \u0|nios2_processor|Add2~126\);

-- Location: MLABCELL_X25_Y5_N0
\u0|nios2_processor|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~113_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(19)) ) + ( \u0|nios2_processor|E_src1\(19) ) + ( \u0|nios2_processor|Add2~126\ ))
-- \u0|nios2_processor|Add2~114\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(19)) ) + ( \u0|nios2_processor|E_src1\(19) ) + ( \u0|nios2_processor|Add2~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(19),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(19),
	cin => \u0|nios2_processor|Add2~126\,
	sumout => \u0|nios2_processor|Add2~113_sumout\,
	cout => \u0|nios2_processor|Add2~114\);

-- Location: MLABCELL_X25_Y5_N3
\u0|nios2_processor|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~121_sumout\ = SUM(( \u0|nios2_processor|E_src1\(20) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(20)) ) + ( \u0|nios2_processor|Add2~114\ ))
-- \u0|nios2_processor|Add2~122\ = CARRY(( \u0|nios2_processor|E_src1\(20) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(20)) ) + ( \u0|nios2_processor|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datad => \u0|nios2_processor|ALT_INV_E_src1\(20),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(20),
	cin => \u0|nios2_processor|Add2~114\,
	sumout => \u0|nios2_processor|Add2~121_sumout\,
	cout => \u0|nios2_processor|Add2~122\);

-- Location: MLABCELL_X25_Y5_N6
\u0|nios2_processor|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~117_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(21)) ) + ( \u0|nios2_processor|E_src1\(21) ) + ( \u0|nios2_processor|Add2~122\ ))
-- \u0|nios2_processor|Add2~118\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(21)) ) + ( \u0|nios2_processor|E_src1\(21) ) + ( \u0|nios2_processor|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datab => \u0|nios2_processor|ALT_INV_E_src2\(21),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(21),
	cin => \u0|nios2_processor|Add2~122\,
	sumout => \u0|nios2_processor|Add2~117_sumout\,
	cout => \u0|nios2_processor|Add2~118\);

-- Location: MLABCELL_X25_Y5_N9
\u0|nios2_processor|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~93_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(22)) ) + ( \u0|nios2_processor|E_src1\(22) ) + ( \u0|nios2_processor|Add2~118\ ))
-- \u0|nios2_processor|Add2~94\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(22)) ) + ( \u0|nios2_processor|E_src1\(22) ) + ( \u0|nios2_processor|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datad => \u0|nios2_processor|ALT_INV_E_src2\(22),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(22),
	cin => \u0|nios2_processor|Add2~118\,
	sumout => \u0|nios2_processor|Add2~93_sumout\,
	cout => \u0|nios2_processor|Add2~94\);

-- Location: MLABCELL_X25_Y5_N12
\u0|nios2_processor|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~89_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(23)) ) + ( \u0|nios2_processor|E_src1\(23) ) + ( \u0|nios2_processor|Add2~94\ ))
-- \u0|nios2_processor|Add2~90\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(23)) ) + ( \u0|nios2_processor|E_src1\(23) ) + ( \u0|nios2_processor|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(23),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(23),
	cin => \u0|nios2_processor|Add2~94\,
	sumout => \u0|nios2_processor|Add2~89_sumout\,
	cout => \u0|nios2_processor|Add2~90\);

-- Location: MLABCELL_X25_Y5_N15
\u0|nios2_processor|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~85_sumout\ = SUM(( \u0|nios2_processor|E_src1\(24) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(24)) ) + ( \u0|nios2_processor|Add2~90\ ))
-- \u0|nios2_processor|Add2~86\ = CARRY(( \u0|nios2_processor|E_src1\(24) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(24)) ) + ( \u0|nios2_processor|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(24),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(24),
	cin => \u0|nios2_processor|Add2~90\,
	sumout => \u0|nios2_processor|Add2~85_sumout\,
	cout => \u0|nios2_processor|Add2~86\);

-- Location: MLABCELL_X25_Y5_N18
\u0|nios2_processor|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~81_sumout\ = SUM(( \u0|nios2_processor|E_src1\(25) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(25)) ) + ( \u0|nios2_processor|Add2~86\ ))
-- \u0|nios2_processor|Add2~82\ = CARRY(( \u0|nios2_processor|E_src1\(25) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(25)) ) + ( \u0|nios2_processor|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(25),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(25),
	cin => \u0|nios2_processor|Add2~86\,
	sumout => \u0|nios2_processor|Add2~81_sumout\,
	cout => \u0|nios2_processor|Add2~82\);

-- Location: MLABCELL_X25_Y5_N21
\u0|nios2_processor|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~105_sumout\ = SUM(( \u0|nios2_processor|E_src1\(26) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(26)) ) + ( \u0|nios2_processor|Add2~82\ ))
-- \u0|nios2_processor|Add2~106\ = CARRY(( \u0|nios2_processor|E_src1\(26) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(26)) ) + ( \u0|nios2_processor|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(26),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(26),
	cin => \u0|nios2_processor|Add2~82\,
	sumout => \u0|nios2_processor|Add2~105_sumout\,
	cout => \u0|nios2_processor|Add2~106\);

-- Location: MLABCELL_X25_Y5_N24
\u0|nios2_processor|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~101_sumout\ = SUM(( \u0|nios2_processor|E_src1\(27) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(27)) ) + ( \u0|nios2_processor|Add2~106\ ))
-- \u0|nios2_processor|Add2~102\ = CARRY(( \u0|nios2_processor|E_src1\(27) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(27)) ) + ( \u0|nios2_processor|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011001100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datab => \u0|nios2_processor|ALT_INV_E_src2\(27),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(27),
	cin => \u0|nios2_processor|Add2~106\,
	sumout => \u0|nios2_processor|Add2~101_sumout\,
	cout => \u0|nios2_processor|Add2~102\);

-- Location: MLABCELL_X25_Y5_N27
\u0|nios2_processor|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~97_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(28)) ) + ( \u0|nios2_processor|E_src1\(28) ) + ( \u0|nios2_processor|Add2~102\ ))
-- \u0|nios2_processor|Add2~98\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(28)) ) + ( \u0|nios2_processor|E_src1\(28) ) + ( \u0|nios2_processor|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_src2\(28),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(28),
	cin => \u0|nios2_processor|Add2~102\,
	sumout => \u0|nios2_processor|Add2~97_sumout\,
	cout => \u0|nios2_processor|Add2~98\);

-- Location: MLABCELL_X25_Y5_N30
\u0|nios2_processor|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~77_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(29)) ) + ( \u0|nios2_processor|E_src1\(29) ) + ( \u0|nios2_processor|Add2~98\ ))
-- \u0|nios2_processor|Add2~78\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(29)) ) + ( \u0|nios2_processor|E_src1\(29) ) + ( \u0|nios2_processor|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datab => \u0|nios2_processor|ALT_INV_E_src2\(29),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(29),
	cin => \u0|nios2_processor|Add2~98\,
	sumout => \u0|nios2_processor|Add2~77_sumout\,
	cout => \u0|nios2_processor|Add2~78\);

-- Location: MLABCELL_X25_Y5_N33
\u0|nios2_processor|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~69_sumout\ = SUM(( \u0|nios2_processor|E_src1\(30) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(30)) ) + ( \u0|nios2_processor|Add2~78\ ))
-- \u0|nios2_processor|Add2~70\ = CARRY(( \u0|nios2_processor|E_src1\(30) ) + ( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_src2\(30)) ) + ( \u0|nios2_processor|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datad => \u0|nios2_processor|ALT_INV_E_src1\(30),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(30),
	cin => \u0|nios2_processor|Add2~78\,
	sumout => \u0|nios2_processor|Add2~69_sumout\,
	cout => \u0|nios2_processor|Add2~70\);

-- Location: MLABCELL_X25_Y5_N36
\u0|nios2_processor|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~65_sumout\ = SUM(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_invert_arith_src_msb~q\ $ (\u0|nios2_processor|E_src2\(31))) ) + ( !\u0|nios2_processor|E_invert_arith_src_msb~q\ $ (!\u0|nios2_processor|E_src1\(31)) 
-- ) + ( \u0|nios2_processor|Add2~70\ ))
-- \u0|nios2_processor|Add2~66\ = CARRY(( !\u0|nios2_processor|E_alu_sub~q\ $ (!\u0|nios2_processor|E_invert_arith_src_msb~q\ $ (\u0|nios2_processor|E_src2\(31))) ) + ( !\u0|nios2_processor|E_invert_arith_src_msb~q\ $ (!\u0|nios2_processor|E_src1\(31)) ) + ( 
-- \u0|nios2_processor|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	datac => \u0|nios2_processor|ALT_INV_E_invert_arith_src_msb~q\,
	datad => \u0|nios2_processor|ALT_INV_E_src2\(31),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(31),
	cin => \u0|nios2_processor|Add2~70\,
	sumout => \u0|nios2_processor|Add2~65_sumout\,
	cout => \u0|nios2_processor|Add2~66\);

-- Location: LABCELL_X22_Y5_N54
\u0|nios2_processor|E_alu_result[31]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[31]~26_combout\ = ( \u0|nios2_processor|R_ctrl_shift_rot~q\ & ( \u0|nios2_processor|Add2~65_sumout\ & ( \u0|nios2_processor|E_shift_rot_result\(31) ) ) ) # ( !\u0|nios2_processor|R_ctrl_shift_rot~q\ & ( 
-- \u0|nios2_processor|Add2~65_sumout\ & ( (!\u0|nios2_processor|R_ctrl_logic~q\) # (\u0|nios2_processor|E_logic_result[31]~24_combout\) ) ) ) # ( \u0|nios2_processor|R_ctrl_shift_rot~q\ & ( !\u0|nios2_processor|Add2~65_sumout\ & ( 
-- \u0|nios2_processor|E_shift_rot_result\(31) ) ) ) # ( !\u0|nios2_processor|R_ctrl_shift_rot~q\ & ( !\u0|nios2_processor|Add2~65_sumout\ & ( (\u0|nios2_processor|R_ctrl_logic~q\ & \u0|nios2_processor|E_logic_result[31]~24_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001110101111101011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(31),
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[31]~24_combout\,
	datae => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~65_sumout\,
	combout => \u0|nios2_processor|E_alu_result[31]~26_combout\);

-- Location: FF_X22_Y5_N56
\u0|nios2_processor|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[31]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(31));

-- Location: LABCELL_X11_Y3_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[31]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[31]~feeder_combout\);

-- Location: FF_X11_Y3_N31
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[31]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(31));

-- Location: FF_X13_Y6_N19
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LABCELL_X13_Y5_N36
\u0|mm_interconnect_0|rsp_mux_001|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~15_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(31) & ( ((\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(31))) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(31) & ( 
-- (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(31),
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(31),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~15_combout\);

-- Location: FF_X13_Y5_N38
\u0|nios2_processor|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~15_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data\(7));

-- Location: LABCELL_X22_Y5_N12
\u0|nios2_processor|W_rf_wr_data[31]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[31]~24_combout\ = ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( \u0|nios2_processor|av_ld_byte3_data\(7) ) ) # ( !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( (!\u0|nios2_processor|E_alu_result~1_combout\ & 
-- \u0|nios2_processor|W_alu_result\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(31),
	datad => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(7),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	combout => \u0|nios2_processor|W_rf_wr_data[31]~24_combout\);

-- Location: LABCELL_X10_Y3_N21
\u0|nios2_processor|E_st_data[27]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_st_data[27]~3_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(11) & ( (!\u0|nios2_processor|D_iw\(4) & 
-- (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (\u0|nios2_processor|D_iw\(3)))) # (\u0|nios2_processor|D_iw\(4) & 
-- (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(11) & ( 
-- (!\u0|nios2_processor|D_iw\(4) & (!\u0|nios2_processor|D_iw\(3) & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(3)))) # (\u0|nios2_processor|D_iw\(4) & 
-- (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	combout => \u0|nios2_processor|E_st_data[27]~3_combout\);

-- Location: FF_X10_Y3_N23
\u0|nios2_processor|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_st_data[27]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(27));

-- Location: LABCELL_X10_Y3_N57
\u0|mm_interconnect_0|cmd_mux_001|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_processor|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \u0|nios2_processor|ALT_INV_d_writedata\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: LABCELL_X10_Y3_N30
\u0|nios2_processor|E_st_data[28]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_st_data[28]~4_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(4) & ( (!\u0|nios2_processor|D_iw\(4) & ((!\u0|nios2_processor|D_iw\(3)) # 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))) # (\u0|nios2_processor|D_iw\(4) & (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))) 
-- ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(4) & ( (!\u0|nios2_processor|D_iw\(4) & (\u0|nios2_processor|D_iw\(3) & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))) # (\u0|nios2_processor|D_iw\(4) & (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|nios2_processor|E_st_data[28]~4_combout\);

-- Location: FF_X10_Y3_N32
\u0|nios2_processor|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_st_data[28]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(28));

-- Location: LABCELL_X10_Y3_N9
\u0|mm_interconnect_0|cmd_mux_001|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = (\u0|nios2_processor|d_writedata\(28) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(28),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: MLABCELL_X8_Y4_N21
\u0|nios2_processor|E_st_data[29]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_st_data[29]~5_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(13) & ( (!\u0|nios2_processor|D_iw\(4) & (((\u0|nios2_processor|D_iw\(3))) # 
-- (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))) # (\u0|nios2_processor|D_iw\(4) & (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))) ) ) 
-- # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(13) & ( (!\u0|nios2_processor|D_iw\(4) & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(5) & 
-- (!\u0|nios2_processor|D_iw\(3)))) # (\u0|nios2_processor|D_iw\(4) & (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010011000111111101000000011100110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	datae => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	combout => \u0|nios2_processor|E_st_data[29]~5_combout\);

-- Location: FF_X8_Y4_N23
\u0|nios2_processor|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_st_data[29]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(29));

-- Location: MLABCELL_X8_Y4_N9
\u0|mm_interconnect_0|cmd_mux_001|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(29),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: LABCELL_X9_Y6_N12
\u0|nios2_processor|E_st_data[30]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_st_data[30]~6_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(6) & ( (!\u0|nios2_processor|D_iw\(4) & (((!\u0|nios2_processor|D_iw\(3)) # 
-- (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))) # (\u0|nios2_processor|D_iw\(4) & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(30))) ) ) # 
-- ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(6) & ( (!\u0|nios2_processor|D_iw\(4) & (((\u0|nios2_processor|D_iw\(3) & 
-- \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))) # (\u0|nios2_processor|D_iw\(4) & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|nios2_processor|E_st_data[30]~6_combout\);

-- Location: FF_X9_Y6_N14
\u0|nios2_processor|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_st_data[30]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(30));

-- Location: LABCELL_X9_Y6_N9
\u0|mm_interconnect_0|cmd_mux_001|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\u0|nios2_processor|d_writedata\(30) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(30),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: LABCELL_X13_Y3_N48
\u0|nios2_processor|E_st_data[31]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_st_data[31]~7_combout\ = ( \u0|nios2_processor|D_iw\(3) & ( (!\u0|nios2_processor|D_iw\(4) & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))) # (\u0|nios2_processor|D_iw\(4) 
-- & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(31))) ) ) # ( !\u0|nios2_processor|D_iw\(3) & ( (!\u0|nios2_processor|D_iw\(4) & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))) # (\u0|nios2_processor|D_iw\(4) & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(31))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	datab => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(3),
	combout => \u0|nios2_processor|E_st_data[31]~7_combout\);

-- Location: FF_X13_Y3_N49
\u0|nios2_processor|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_st_data[31]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(31));

-- Location: LABCELL_X13_Y3_N51
\u0|mm_interconnect_0|cmd_mux_001|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_processor|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datad => \u0|nios2_processor|ALT_INV_d_writedata\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: M10K_X14_Y5_N0
\u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "switchesqsys_onchip_memory.hex",
	init_file_layout => "port_a",
	logical_ram_name => "switchesqsys:u0|switchesqsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_9lj1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_memory|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_memory|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y5_N57
\u0|mm_interconnect_0|rsp_mux_001|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(30) & ( ((\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(30))) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(30) & ( 
-- (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(30)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(30),
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(30),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout\);

-- Location: FF_X13_Y5_N58
\u0|nios2_processor|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~14_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data\(6));

-- Location: LABCELL_X23_Y5_N48
\u0|nios2_processor|E_logic_result[30]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[30]~25_combout\ = ( \u0|nios2_processor|E_src2\(30) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(30)))) ) ) # ( !\u0|nios2_processor|E_src2\(30) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(30))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(30)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001110000011100000111000001100110110001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_processor|ALT_INV_E_src1\(30),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(30),
	combout => \u0|nios2_processor|E_logic_result[30]~25_combout\);

-- Location: FF_X24_Y5_N19
\u0|nios2_processor|E_shift_rot_result[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[30]~19_combout\,
	asdata => \u0|nios2_processor|E_src1\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[30]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y6_N24
\u0|nios2_processor|E_alu_result[30]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[30]~27_combout\ = ( \u0|nios2_processor|Add2~69_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # ((\u0|nios2_processor|E_logic_result[30]~25_combout\)))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result[30]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_processor|Add2~69_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|E_logic_result[30]~25_combout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result[30]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[30]~25_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result[30]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~69_sumout\,
	combout => \u0|nios2_processor|E_alu_result[30]~27_combout\);

-- Location: FF_X22_Y6_N26
\u0|nios2_processor|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[30]~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(30));

-- Location: LABCELL_X22_Y6_N6
\u0|nios2_processor|W_rf_wr_data[30]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[30]~25_combout\ = ( \u0|nios2_processor|W_alu_result\(30) & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ((!\u0|nios2_processor|E_alu_result~1_combout\))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & 
-- (\u0|nios2_processor|av_ld_byte3_data\(6))) ) ) # ( !\u0|nios2_processor|W_alu_result\(30) & ( (\u0|nios2_processor|av_ld_byte3_data\(6) & \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111110000001100111111000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(6),
	datac => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(30),
	combout => \u0|nios2_processor|W_rf_wr_data[30]~25_combout\);

-- Location: LABCELL_X10_Y3_N18
\u0|nios2_processor|E_st_data[26]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_st_data[26]~2_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(10) & ( (!\u0|nios2_processor|D_iw\(4) & 
-- (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(2))) # (\u0|nios2_processor|D_iw\(3)))) # (\u0|nios2_processor|D_iw\(4) & 
-- (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(10) & ( 
-- (!\u0|nios2_processor|D_iw\(4) & (!\u0|nios2_processor|D_iw\(3) & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))) # (\u0|nios2_processor|D_iw\(4) & 
-- (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	combout => \u0|nios2_processor|E_st_data[26]~2_combout\);

-- Location: FF_X10_Y3_N19
\u0|nios2_processor|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_st_data[26]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(26));

-- Location: LABCELL_X9_Y3_N18
\u0|mm_interconnect_0|cmd_mux|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(26),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout\);

-- Location: FF_X9_Y3_N20
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(26));

-- Location: LABCELL_X9_Y3_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[26]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[26]~8_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(26) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(26)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(26) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(26) & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(26),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(26),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[26]~8_combout\);

-- Location: LABCELL_X9_Y3_N3
\u0|mm_interconnect_0|cmd_mux|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(27),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout\);

-- Location: FF_X9_Y3_N4
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(27));

-- Location: LABCELL_X4_Y3_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[27]~27_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(27) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(27)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(27) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(27)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(27),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(27),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LABCELL_X10_Y3_N6
\u0|mm_interconnect_0|cmd_mux|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(28),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout\);

-- Location: FF_X10_Y3_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(28));

-- Location: LABCELL_X10_Y3_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[28]~28_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(28) ) 
-- ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(28),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(28),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: MLABCELL_X8_Y4_N6
\u0|mm_interconnect_0|cmd_mux|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout\ = (\u0|nios2_processor|d_writedata\(29) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(29),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout\);

-- Location: FF_X8_Y4_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(29));

-- Location: MLABCELL_X8_Y4_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[29]~29_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(29) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(29)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(29) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(29)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(29),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(29),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: FF_X8_Y3_N26
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(33),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(33));

-- Location: LABCELL_X9_Y3_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[30]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(33) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(33),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[30]~feeder_combout\);

-- Location: FF_X9_Y3_N46
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[30]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(30));

-- Location: LABCELL_X9_Y6_N6
\u0|mm_interconnect_0|cmd_mux|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout\ = (\u0|nios2_processor|d_writedata\(30) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(30),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout\);

-- Location: FF_X9_Y6_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(30));

-- Location: LABCELL_X9_Y6_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[30]~30_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(30) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(30)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(30) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(30) & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(30),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(30),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LABCELL_X13_Y3_N39
\u0|mm_interconnect_0|cmd_mux|src_payload~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout\ = (\u0|nios2_processor|d_writedata\(31) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(31),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout\);

-- Location: FF_X13_Y3_N41
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(31));

-- Location: LABCELL_X13_Y3_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[31]~31_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(31) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(31)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(31) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(31) & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(31),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(31),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: MLABCELL_X15_Y3_N12
\u0|mm_interconnect_0|cmd_mux|src_data[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(35) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( (\u0|nios2_processor|d_byteenable\(3) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_byteenable\(3),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(35));

-- Location: FF_X15_Y3_N13
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(3));

-- Location: LABCELL_X12_Y3_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[3]~2_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_byteenable\(3),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M10K_X5_Y3_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => "35838274522003F288113ECBD2C063158C2050180D803094582B81A3F454318A12243E0B86605812054AF288A43C4951084F2D0D422CE607C572649B134890F4E4350DE138442C8C70144D324EA2B049038671AC5F1703E1182A158C33B8FC150EA2E037050D6158A32CCD239C422F85A24CC62008A33CEB3449B2C017038241",
	mem_init1 => "D864104943743721495124800301321458260422BCD10EC4406C4F3C85F0DC8B3E8341A08D1989332071388820C8493FC83088281CC6B1CC6534C371F8A4214E01C458134653ECDB3688E1A43630C950102322887304C600CCF0A8B1320EA0989E2C8CC0604D038291FCA5380E62C45E2BC841ECC325045000EC218DE1885F034840E0CF120BA190642D01D21860008493E4C80A8ED1C0B839C5024CC705CBD2C8700D88302C791B8DC04814190E50509A0A4341FC8E0044C39C651E88403C7A3882D224E5330193C852020AF1D0E61D0C22FC141A897074941784C3A05C1245C0000E0B8D70D057038060CCC034463258331286D20C28278803D8702E0DA098",
	mem_init0 => "252C87F2A46A0A87416C55254003DCE22A8061E4EA314E6194A8174C90FCE20A8332F8DB2B8D9118CE254C92605D3C4EF238EF0783B078CF01447080063989D158422780D0F8B71E0D42F8C9264BE0C83211463230C70FCB727C5C020611FC7F2B4F404098250A213CB416C24220393D49D3ACEC3A87538CE5100691705A044F715C41344CD388B5308280FC510B02001C8101448388FC3849B074E63F8580BC99318E63F89A058C92684F3206B17404344ED114D503C221985D3A894114A32ECE70EC4B09042370D1110F40A8291F44A1040A13064260100A86E11CB51E8D3144D81A014218DF2C4AD070AE2F08E3443002CDE318AA2D8930C8142ACE52207A",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "switchesqsys_nios2_processor_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "switchesqsys:u0|switchesqsys_nios2_processor:nios2_processor|switchesqsys_nios2_processor_nios2_oci:the_switchesqsys_nios2_processor_nios2_oci|switchesqsys_nios2_processor_nios2_ocimem:the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram_module:switchesqsys_nios2_processor_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0cg1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: FF_X9_Y5_N7
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[29]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(29));

-- Location: LABCELL_X17_Y5_N45
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(29) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(29),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\);

-- Location: FF_X17_Y5_N47
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LABCELL_X13_Y5_N54
\u0|mm_interconnect_0|rsp_mux_001|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(29) & ( ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(29))) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(29) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(29),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(29),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout\);

-- Location: FF_X13_Y5_N56
\u0|nios2_processor|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~13_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data\(5));

-- Location: FF_X24_Y5_N34
\u0|nios2_processor|E_shift_rot_result[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[29]~21_combout\,
	asdata => \u0|nios2_processor|E_src1\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[29]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y5_N42
\u0|nios2_processor|E_logic_result[29]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[29]~16_combout\ = ( \u0|nios2_processor|E_src2\(29) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(29)))) ) ) # ( !\u0|nios2_processor|E_src2\(29) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(29))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001010101100010000101010101010101011001100101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(29),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(29),
	combout => \u0|nios2_processor|E_logic_result[29]~16_combout\);

-- Location: LABCELL_X22_Y5_N30
\u0|nios2_processor|E_alu_result[29]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[29]~20_combout\ = ( \u0|nios2_processor|E_logic_result[29]~16_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|Add2~77_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result[29]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_processor|E_logic_result[29]~16_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|Add2~77_sumout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result[29]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_Add2~77_sumout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result[29]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[29]~16_combout\,
	combout => \u0|nios2_processor|E_alu_result[29]~20_combout\);

-- Location: FF_X22_Y5_N32
\u0|nios2_processor|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[29]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(29));

-- Location: LABCELL_X22_Y5_N36
\u0|nios2_processor|W_rf_wr_data[29]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[29]~18_combout\ = ( \u0|nios2_processor|E_alu_result~1_combout\ & ( \u0|nios2_processor|W_alu_result\(29) & ( (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|av_ld_byte3_data\(5)) ) ) ) # ( 
-- !\u0|nios2_processor|E_alu_result~1_combout\ & ( \u0|nios2_processor|W_alu_result\(29) & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) # (\u0|nios2_processor|av_ld_byte3_data\(5)) ) ) ) # ( \u0|nios2_processor|E_alu_result~1_combout\ & ( 
-- !\u0|nios2_processor|W_alu_result\(29) & ( (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|av_ld_byte3_data\(5)) ) ) ) # ( !\u0|nios2_processor|E_alu_result~1_combout\ & ( !\u0|nios2_processor|W_alu_result\(29) & ( 
-- (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|av_ld_byte3_data\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(5),
	datae => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(29),
	combout => \u0|nios2_processor|W_rf_wr_data[29]~18_combout\);

-- Location: LABCELL_X19_Y5_N30
\u0|nios2_processor|R_src2_hi[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[12]~6_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(28) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\) # 
-- ((\u0|nios2_processor|D_iw\(21))))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(18))))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(28) & ( 
-- (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111110110000101111111011000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(18),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	combout => \u0|nios2_processor|R_src2_hi[12]~6_combout\);

-- Location: FF_X19_Y5_N31
\u0|nios2_processor|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[12]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(28));

-- Location: MLABCELL_X25_Y5_N51
\u0|nios2_processor|E_logic_result[28]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[28]~17_combout\ = (!\u0|nios2_processor|E_src2\(28) & ((!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(28))) # (\u0|nios2_processor|R_logic_op\(1) & 
-- ((\u0|nios2_processor|E_src1\(28)))))) # (\u0|nios2_processor|E_src2\(28) & (!\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(28))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010101010110100001010101011010000101010101101000010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src2\(28),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(28),
	combout => \u0|nios2_processor|E_logic_result[28]~17_combout\);

-- Location: LABCELL_X22_Y5_N33
\u0|nios2_processor|E_alu_result[28]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[28]~21_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(28) & ( ((!\u0|nios2_processor|R_ctrl_logic~q\ & ((\u0|nios2_processor|Add2~97_sumout\))) # (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|E_logic_result[28]~17_combout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(28) & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|Add2~97_sumout\))) # (\u0|nios2_processor|R_ctrl_logic~q\ & (\u0|nios2_processor|E_logic_result[28]~17_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[28]~17_combout\,
	datad => \u0|nios2_processor|ALT_INV_Add2~97_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(28),
	combout => \u0|nios2_processor|E_alu_result[28]~21_combout\);

-- Location: FF_X22_Y5_N35
\u0|nios2_processor|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[28]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(28));

-- Location: LABCELL_X9_Y5_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[28]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[28]~feeder_combout\);

-- Location: FF_X9_Y5_N28
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[28]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(28));

-- Location: FF_X15_Y5_N44
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LABCELL_X12_Y5_N36
\u0|mm_interconnect_0|rsp_mux_001|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(28) & ( ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(28))) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(28) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(28),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(28),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout\);

-- Location: FF_X12_Y5_N37
\u0|nios2_processor|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~12_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data\(4));

-- Location: LABCELL_X22_Y5_N6
\u0|nios2_processor|W_rf_wr_data[28]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[28]~19_combout\ = ( \u0|nios2_processor|E_alu_result~1_combout\ & ( \u0|nios2_processor|av_ld_byte3_data\(4) & ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ ) ) ) # ( !\u0|nios2_processor|E_alu_result~1_combout\ & ( 
-- \u0|nios2_processor|av_ld_byte3_data\(4) & ( (\u0|nios2_processor|W_alu_result\(28)) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) ) # ( !\u0|nios2_processor|E_alu_result~1_combout\ & ( !\u0|nios2_processor|av_ld_byte3_data\(4) & ( 
-- (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|W_alu_result\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000111111001111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(28),
	datae => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(4),
	combout => \u0|nios2_processor|W_rf_wr_data[28]~19_combout\);

-- Location: LABCELL_X19_Y5_N33
\u0|nios2_processor|R_src2_hi[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[11]~7_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(27) & ( (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ((!\u0|nios2_processor|R_src2_use_imm~q\) # 
-- ((\u0|nios2_processor|D_iw\(21))))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(17))))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(27) & ( 
-- (!\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21)))) # (\u0|nios2_processor|R_ctrl_hi_imm16~q\ & (((\u0|nios2_processor|D_iw\(17))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111000100010000111110111011000011111011101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(17),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	combout => \u0|nios2_processor|R_src2_hi[11]~7_combout\);

-- Location: FF_X19_Y5_N34
\u0|nios2_processor|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[11]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(27));

-- Location: MLABCELL_X25_Y5_N57
\u0|nios2_processor|E_logic_result[27]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[27]~18_combout\ = (!\u0|nios2_processor|E_src2\(27) & ((!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(27))) # (\u0|nios2_processor|R_logic_op\(1) & 
-- ((\u0|nios2_processor|E_src1\(27)))))) # (\u0|nios2_processor|E_src2\(27) & (!\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(27))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010101010110100001010101011010000101010101101000010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src2\(27),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(27),
	combout => \u0|nios2_processor|E_logic_result[27]~18_combout\);

-- Location: LABCELL_X22_Y5_N0
\u0|nios2_processor|E_alu_result[27]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[27]~22_combout\ = ( \u0|nios2_processor|E_logic_result[27]~18_combout\ & ( \u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\) # (\u0|nios2_processor|E_shift_rot_result\(27)) ) ) ) # ( 
-- !\u0|nios2_processor|E_logic_result[27]~18_combout\ & ( \u0|nios2_processor|R_ctrl_logic~q\ & ( (\u0|nios2_processor|R_ctrl_shift_rot~q\ & \u0|nios2_processor|E_shift_rot_result\(27)) ) ) ) # ( \u0|nios2_processor|E_logic_result[27]~18_combout\ & ( 
-- !\u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((\u0|nios2_processor|Add2~101_sumout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|E_shift_rot_result\(27))) ) ) ) # ( 
-- !\u0|nios2_processor|E_logic_result[27]~18_combout\ & ( !\u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((\u0|nios2_processor|Add2~101_sumout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & 
-- (\u0|nios2_processor|E_shift_rot_result\(27))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(27),
	datad => \u0|nios2_processor|ALT_INV_Add2~101_sumout\,
	datae => \u0|nios2_processor|ALT_INV_E_logic_result[27]~18_combout\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	combout => \u0|nios2_processor|E_alu_result[27]~22_combout\);

-- Location: FF_X22_Y5_N1
\u0|nios2_processor|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[27]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(27));

-- Location: FF_X12_Y5_N41
\u0|nios2_processor|av_ld_byte3_data[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~8_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data[3]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y5_N3
\u0|nios2_processor|W_rf_wr_data[27]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[27]~20_combout\ = ( \u0|nios2_processor|av_ld_byte3_data[3]~DUPLICATE_q\ & ( ((!\u0|nios2_processor|E_alu_result~1_combout\ & \u0|nios2_processor|W_alu_result\(27))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_processor|av_ld_byte3_data[3]~DUPLICATE_q\ & ( (!\u0|nios2_processor|E_alu_result~1_combout\ & (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|W_alu_result\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(27),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte3_data[3]~DUPLICATE_q\,
	combout => \u0|nios2_processor|W_rf_wr_data[27]~20_combout\);

-- Location: FF_X13_Y4_N5
\u0|nios2_processor|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[15]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(15));

-- Location: LABCELL_X13_Y4_N15
\u0|mm_interconnect_0|cmd_mux|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout\ = (\u0|nios2_processor|d_writedata\(15) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(15),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout\);

-- Location: FF_X13_Y4_N17
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(15));

-- Location: LABCELL_X10_Y3_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[15]~15_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(15) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(15)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(15) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(15) & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(15),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(15),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[15]~15_combout\);

-- Location: FF_X6_Y3_N47
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[26]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(26));

-- Location: FF_X6_Y3_N16
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: LABCELL_X12_Y5_N21
\u0|mm_interconnect_0|rsp_mux_001|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(26) & ( ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(26))) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(26) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(26),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(26),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout\);

-- Location: FF_X12_Y5_N22
\u0|nios2_processor|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~11_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data\(2));

-- Location: FF_X24_Y5_N49
\u0|nios2_processor|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[26]~28_combout\,
	asdata => \u0|nios2_processor|E_src1\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(26));

-- Location: LABCELL_X23_Y5_N21
\u0|nios2_processor|E_logic_result[26]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[26]~19_combout\ = (!\u0|nios2_processor|E_src1\(26) & ((!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src2\(26))) # (\u0|nios2_processor|R_logic_op\(1) & 
-- ((\u0|nios2_processor|E_src2\(26)))))) # (\u0|nios2_processor|E_src1\(26) & (!\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src2\(26))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001100110110100000110011011010000011001101101000001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_processor|ALT_INV_E_src1\(26),
	datad => \u0|nios2_processor|ALT_INV_E_src2\(26),
	combout => \u0|nios2_processor|E_logic_result[26]~19_combout\);

-- Location: LABCELL_X19_Y6_N3
\u0|nios2_processor|E_alu_result[26]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[26]~23_combout\ = ( \u0|nios2_processor|Add2~105_sumout\ & ( \u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((\u0|nios2_processor|E_logic_result[26]~19_combout\))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|E_shift_rot_result\(26))) ) ) ) # ( !\u0|nios2_processor|Add2~105_sumout\ & ( \u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_processor|E_logic_result[26]~19_combout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|E_shift_rot_result\(26))) ) ) ) # ( \u0|nios2_processor|Add2~105_sumout\ & ( !\u0|nios2_processor|R_ctrl_logic~q\ & ( 
-- (!\u0|nios2_processor|R_ctrl_shift_rot~q\) # (\u0|nios2_processor|E_shift_rot_result\(26)) ) ) ) # ( !\u0|nios2_processor|Add2~105_sumout\ & ( !\u0|nios2_processor|R_ctrl_logic~q\ & ( (\u0|nios2_processor|E_shift_rot_result\(26) & 
-- \u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(26),
	datab => \u0|nios2_processor|ALT_INV_E_logic_result[26]~19_combout\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datae => \u0|nios2_processor|ALT_INV_Add2~105_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	combout => \u0|nios2_processor|E_alu_result[26]~23_combout\);

-- Location: FF_X19_Y6_N5
\u0|nios2_processor|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[26]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(26));

-- Location: LABCELL_X12_Y5_N33
\u0|nios2_processor|W_rf_wr_data[26]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[26]~21_combout\ = ( \u0|nios2_processor|av_ld_byte3_data\(2) & ( \u0|nios2_processor|W_alu_result\(26) & ( (!\u0|nios2_processor|E_alu_result~1_combout\) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|nios2_processor|av_ld_byte3_data\(2) & ( \u0|nios2_processor|W_alu_result\(26) & ( (!\u0|nios2_processor|E_alu_result~1_combout\ & !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) ) # ( \u0|nios2_processor|av_ld_byte3_data\(2) & ( 
-- !\u0|nios2_processor|W_alu_result\(26) & ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111110100000101000001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datae => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(2),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(26),
	combout => \u0|nios2_processor|W_rf_wr_data[26]~21_combout\);

-- Location: FF_X13_Y4_N11
\u0|nios2_processor|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[14]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(14));

-- Location: LABCELL_X13_Y4_N42
\u0|mm_interconnect_0|cmd_mux|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout\ = ( \u0|nios2_processor|d_writedata\(14) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(14),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout\);

-- Location: FF_X13_Y4_N43
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(14));

-- Location: LABCELL_X7_Y3_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[14]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(17)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(17),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[14]~feeder_combout\);

-- Location: FF_X7_Y3_N13
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[14]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(14));

-- Location: LABCELL_X7_Y2_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[14]~16_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(14) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(14)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(14) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(14),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(14),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[14]~16_combout\);

-- Location: FF_X6_Y3_N52
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[25]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(25));

-- Location: FF_X15_Y5_N25
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[25]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y5_N39
\u0|mm_interconnect_0|rsp_mux_001|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[25]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(25))) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[25]~DUPLICATE_q\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(25),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[25]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\);

-- Location: FF_X13_Y5_N41
\u0|nios2_processor|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data\(1));

-- Location: LABCELL_X23_Y5_N15
\u0|nios2_processor|E_logic_result[25]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[25]~12_combout\ = ( \u0|nios2_processor|E_src1\(25) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src2\(25)))) ) ) # ( !\u0|nios2_processor|E_src1\(25) & ( 
-- (!\u0|nios2_processor|E_src2\(25) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|R_logic_op\(1))) # (\u0|nios2_processor|E_src2\(25) & ((\u0|nios2_processor|R_logic_op\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001110000011000111100001111010000011100000110001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_processor|ALT_INV_E_src2\(25),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datae => \u0|nios2_processor|ALT_INV_E_src1\(25),
	combout => \u0|nios2_processor|E_logic_result[25]~12_combout\);

-- Location: LABCELL_X22_Y5_N42
\u0|nios2_processor|E_alu_result[25]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[25]~16_combout\ = ( \u0|nios2_processor|Add2~81_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # ((\u0|nios2_processor|E_logic_result[25]~12_combout\)))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(25))))) ) ) # ( !\u0|nios2_processor|Add2~81_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|E_logic_result[25]~12_combout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(25),
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[25]~12_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~81_sumout\,
	combout => \u0|nios2_processor|E_alu_result[25]~16_combout\);

-- Location: FF_X22_Y5_N43
\u0|nios2_processor|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[25]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(25));

-- Location: LABCELL_X22_Y5_N18
\u0|nios2_processor|W_rf_wr_data[25]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[25]~14_combout\ = ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( \u0|nios2_processor|av_ld_byte3_data\(1) ) ) # ( !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( (!\u0|nios2_processor|E_alu_result~1_combout\ & 
-- \u0|nios2_processor|W_alu_result\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(1),
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(25),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	combout => \u0|nios2_processor|W_rf_wr_data[25]~14_combout\);

-- Location: FF_X25_Y5_N47
\u0|nios2_processor|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(24));

-- Location: MLABCELL_X25_Y5_N45
\u0|nios2_processor|E_logic_result[24]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[24]~13_combout\ = ( \u0|nios2_processor|E_src2\(24) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(24)))) ) ) # ( !\u0|nios2_processor|E_src2\(24) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(24))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001010101100010000101010101010101011001100101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(24),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(24),
	combout => \u0|nios2_processor|E_logic_result[24]~13_combout\);

-- Location: LABCELL_X22_Y5_N45
\u0|nios2_processor|E_alu_result[24]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[24]~17_combout\ = ( \u0|nios2_processor|E_logic_result[24]~13_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|Add2~85_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(24))))) ) ) # ( !\u0|nios2_processor|E_logic_result[24]~13_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|Add2~85_sumout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(24),
	datad => \u0|nios2_processor|ALT_INV_Add2~85_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[24]~13_combout\,
	combout => \u0|nios2_processor|E_alu_result[24]~17_combout\);

-- Location: FF_X22_Y5_N46
\u0|nios2_processor|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[24]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(24));

-- Location: LABCELL_X12_Y5_N18
\u0|mm_interconnect_0|rsp_mux_001|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(24) & ( ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(24))) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(24) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(24),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(24),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\);

-- Location: FF_X12_Y5_N20
\u0|nios2_processor|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~9_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data\(0));

-- Location: LABCELL_X12_Y5_N0
\u0|nios2_processor|W_rf_wr_data[24]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[24]~15_combout\ = ( \u0|nios2_processor|av_ld_byte3_data\(0) & ( ((!\u0|nios2_processor|E_alu_result~1_combout\ & \u0|nios2_processor|W_alu_result\(24))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_processor|av_ld_byte3_data\(0) & ( (!\u0|nios2_processor|E_alu_result~1_combout\ & (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|W_alu_result\(24))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(24),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(0),
	combout => \u0|nios2_processor|W_rf_wr_data[24]~15_combout\);

-- Location: FF_X23_Y5_N20
\u0|nios2_processor|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(23));

-- Location: LABCELL_X23_Y5_N18
\u0|nios2_processor|E_logic_result[23]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[23]~14_combout\ = ( \u0|nios2_processor|E_src2\(23) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(23)))) ) ) # ( !\u0|nios2_processor|E_src2\(23) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(23))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000110011100010000011001100110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(23),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(23),
	combout => \u0|nios2_processor|E_logic_result[23]~14_combout\);

-- Location: LABCELL_X23_Y7_N24
\u0|nios2_processor|E_alu_result[23]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[23]~18_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(23) & ( \u0|nios2_processor|Add2~89_sumout\ & ( ((!\u0|nios2_processor|R_ctrl_logic~q\) # (\u0|nios2_processor|E_logic_result[23]~14_combout\)) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(23) & ( \u0|nios2_processor|Add2~89_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # 
-- (\u0|nios2_processor|E_logic_result[23]~14_combout\))) ) ) ) # ( \u0|nios2_processor|E_shift_rot_result\(23) & ( !\u0|nios2_processor|Add2~89_sumout\ & ( ((\u0|nios2_processor|R_ctrl_logic~q\ & \u0|nios2_processor|E_logic_result[23]~14_combout\)) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(23) & ( !\u0|nios2_processor|Add2~89_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- \u0|nios2_processor|E_logic_result[23]~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110011111111000000110011001111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[23]~14_combout\,
	datae => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(23),
	dataf => \u0|nios2_processor|ALT_INV_Add2~89_sumout\,
	combout => \u0|nios2_processor|E_alu_result[23]~18_combout\);

-- Location: FF_X23_Y7_N25
\u0|nios2_processor|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[23]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(23));

-- Location: LABCELL_X10_Y5_N24
\u0|nios2_processor|av_ld_byte2_data_nxt[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[7]~1_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(23) & ( \u0|nios2_processor|av_ld_aligning_data~q\ & ( \u0|nios2_processor|av_ld_byte3_data\(7) ) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(23) & ( \u0|nios2_processor|av_ld_aligning_data~q\ & ( \u0|nios2_processor|av_ld_byte3_data\(7) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(23) & ( !\u0|nios2_processor|av_ld_aligning_data~q\ & ( \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(7),
	datae => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(23),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[7]~1_combout\);

-- Location: MLABCELL_X15_Y6_N54
\u0|nios2_processor|av_ld_byte2_data_nxt[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[7]~0_combout\ = ( \u0|nios2_processor|av_ld_aligning_data~q\ & ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(23) & ( (!\u0|nios2_processor|LessThan0~0_combout\ & 
-- ((\u0|nios2_processor|av_fill_bit~0_combout\))) # (\u0|nios2_processor|LessThan0~0_combout\ & (\u0|nios2_processor|av_ld_byte2_data_nxt[7]~1_combout\)) ) ) ) # ( !\u0|nios2_processor|av_ld_aligning_data~q\ & ( 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(23) & ( (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) # (\u0|nios2_processor|av_ld_byte2_data_nxt[7]~1_combout\) ) ) ) # ( \u0|nios2_processor|av_ld_aligning_data~q\ & ( 
-- !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(23) & ( (!\u0|nios2_processor|LessThan0~0_combout\ & ((\u0|nios2_processor|av_fill_bit~0_combout\))) # (\u0|nios2_processor|LessThan0~0_combout\ & 
-- (\u0|nios2_processor|av_ld_byte2_data_nxt[7]~1_combout\)) ) ) ) # ( !\u0|nios2_processor|av_ld_aligning_data~q\ & ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(23) & ( \u0|nios2_processor|av_ld_byte2_data_nxt[7]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000100011101110101011111010111110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[7]~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datad => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(23),
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[7]~0_combout\);

-- Location: FF_X15_Y6_N56
\u0|nios2_processor|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[7]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data\(7));

-- Location: MLABCELL_X15_Y6_N27
\u0|nios2_processor|W_rf_wr_data[23]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[23]~16_combout\ = ( \u0|nios2_processor|E_alu_result~1_combout\ & ( (\u0|nios2_processor|R_ctrl_ld~q\ & \u0|nios2_processor|av_ld_byte2_data\(7)) ) ) # ( !\u0|nios2_processor|E_alu_result~1_combout\ & ( 
-- (!\u0|nios2_processor|R_ctrl_ld~q\ & (\u0|nios2_processor|W_alu_result\(23))) # (\u0|nios2_processor|R_ctrl_ld~q\ & ((\u0|nios2_processor|av_ld_byte2_data\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(23),
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_ld~q\,
	datad => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(7),
	dataf => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	combout => \u0|nios2_processor|W_rf_wr_data[23]~16_combout\);

-- Location: FF_X13_Y3_N32
\u0|nios2_processor|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[23]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(23));

-- Location: LABCELL_X13_Y3_N33
\u0|mm_interconnect_0|cmd_mux_001|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = ( \u0|nios2_processor|d_writedata\(23) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: FF_X15_Y5_N28
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y5_N48
\u0|jtag_uart|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~25_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) + ( VCC ) + ( \u0|jtag_uart|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	cin => \u0|jtag_uart|Add1~22\,
	sumout => \u0|jtag_uart|Add1~25_sumout\);

-- Location: FF_X7_Y5_N49
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~25_sumout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LABCELL_X13_Y5_N45
\u0|nios2_processor|av_ld_byte2_data_nxt[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[6]~8_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & ( ((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\)) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22) & ( 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~DUPLICATE_q\ & \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[22]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(22),
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[6]~8_combout\);

-- Location: LABCELL_X13_Y5_N12
\u0|nios2_processor|av_ld_byte2_data_nxt[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[6]~9_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(22) & 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # (\u0|nios2_processor|av_ld_byte2_data_nxt[6]~8_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|nios2_processor|av_fill_bit~0_combout\))))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(22) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # 
-- (\u0|nios2_processor|av_ld_byte2_data_nxt[6]~8_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|nios2_processor|av_ld_byte3_data\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111001100110000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(22),
	datab => \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[6]~8_combout\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(6),
	datad => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[6]~9_combout\);

-- Location: FF_X13_Y5_N13
\u0|nios2_processor|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[6]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data\(6));

-- Location: LABCELL_X23_Y5_N36
\u0|nios2_processor|E_logic_result[22]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[22]~15_combout\ = ( \u0|nios2_processor|E_src2\(22) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(22)))) ) ) # ( !\u0|nios2_processor|E_src2\(22) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(22))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(22)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000110011100010000011001100110011011001100011001101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(22),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(22),
	combout => \u0|nios2_processor|E_logic_result[22]~15_combout\);

-- Location: LABCELL_X22_Y5_N24
\u0|nios2_processor|E_alu_result[22]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[22]~19_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(22) & ( \u0|nios2_processor|Add2~93_sumout\ & ( (!\u0|nios2_processor|R_ctrl_logic~q\) # ((\u0|nios2_processor|E_logic_result[22]~15_combout\) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\)) ) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(22) & ( \u0|nios2_processor|Add2~93_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # 
-- (\u0|nios2_processor|E_logic_result[22]~15_combout\))) ) ) ) # ( \u0|nios2_processor|E_shift_rot_result\(22) & ( !\u0|nios2_processor|Add2~93_sumout\ & ( ((\u0|nios2_processor|R_ctrl_logic~q\ & \u0|nios2_processor|E_logic_result[22]~15_combout\)) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(22) & ( !\u0|nios2_processor|Add2~93_sumout\ & ( (\u0|nios2_processor|R_ctrl_logic~q\ & (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & 
-- \u0|nios2_processor|E_logic_result[22]~15_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100001101110011011110001100100011001011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[22]~15_combout\,
	datae => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(22),
	dataf => \u0|nios2_processor|ALT_INV_Add2~93_sumout\,
	combout => \u0|nios2_processor|E_alu_result[22]~19_combout\);

-- Location: FF_X22_Y5_N26
\u0|nios2_processor|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[22]~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(22));

-- Location: LABCELL_X22_Y5_N21
\u0|nios2_processor|W_rf_wr_data[22]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[22]~17_combout\ = ( \u0|nios2_processor|W_alu_result\(22) & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ((!\u0|nios2_processor|E_alu_result~1_combout\))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & 
-- (\u0|nios2_processor|av_ld_byte2_data\(6))) ) ) # ( !\u0|nios2_processor|W_alu_result\(22) & ( (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|av_ld_byte2_data\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111000000111100111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(6),
	datad => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(22),
	combout => \u0|nios2_processor|W_rf_wr_data[22]~17_combout\);

-- Location: FF_X25_Y5_N50
\u0|nios2_processor|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(21));

-- Location: MLABCELL_X25_Y5_N48
\u0|nios2_processor|E_logic_result[21]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[21]~27_combout\ = ( \u0|nios2_processor|R_logic_op\(0) & ( (!\u0|nios2_processor|R_logic_op\(1) & (\u0|nios2_processor|E_src2\(21) & \u0|nios2_processor|E_src1\(21))) # (\u0|nios2_processor|R_logic_op\(1) & 
-- (!\u0|nios2_processor|E_src2\(21) $ (!\u0|nios2_processor|E_src1\(21)))) ) ) # ( !\u0|nios2_processor|R_logic_op\(0) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((\u0|nios2_processor|E_src1\(21)) # (\u0|nios2_processor|E_src2\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101010101101001010101010100000101010110100000010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_processor|ALT_INV_E_src2\(21),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(21),
	dataf => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_processor|E_logic_result[21]~27_combout\);

-- Location: LABCELL_X24_Y7_N30
\u0|nios2_processor|E_alu_result[21]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[21]~28_combout\ = ( \u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|E_logic_result[21]~27_combout\)) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(21)))) ) ) # ( !\u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|Add2~117_sumout\)) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_processor|ALT_INV_E_logic_result[21]~27_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add2~117_sumout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(21),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	combout => \u0|nios2_processor|E_alu_result[21]~28_combout\);

-- Location: FF_X24_Y7_N32
\u0|nios2_processor|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[21]~28_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(21));

-- Location: LABCELL_X24_Y7_N42
\u0|nios2_processor|W_rf_wr_data[21]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[21]~26_combout\ = ( \u0|nios2_processor|W_alu_result\(21) & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (!\u0|nios2_processor|E_alu_result~1_combout\)) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & 
-- ((\u0|nios2_processor|av_ld_byte2_data[5]~DUPLICATE_q\))) ) ) # ( !\u0|nios2_processor|W_alu_result\(21) & ( (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|av_ld_byte2_data[5]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110001011100010111000101110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data[5]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(21),
	combout => \u0|nios2_processor|W_rf_wr_data[21]~26_combout\);

-- Location: FF_X25_Y5_N56
\u0|nios2_processor|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(20));

-- Location: MLABCELL_X25_Y5_N54
\u0|nios2_processor|E_logic_result[20]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[20]~28_combout\ = ( \u0|nios2_processor|E_src2\(20) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(20)))) ) ) # ( !\u0|nios2_processor|E_src2\(20) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(20))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001010101100010000101010101010101011001100101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(20),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(20),
	combout => \u0|nios2_processor|E_logic_result[20]~28_combout\);

-- Location: LABCELL_X24_Y7_N15
\u0|nios2_processor|E_alu_result[20]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[20]~29_combout\ = ( \u0|nios2_processor|R_ctrl_shift_rot~q\ & ( \u0|nios2_processor|E_logic_result[20]~28_combout\ & ( \u0|nios2_processor|E_shift_rot_result\(20) ) ) ) # ( !\u0|nios2_processor|R_ctrl_shift_rot~q\ & ( 
-- \u0|nios2_processor|E_logic_result[20]~28_combout\ & ( (\u0|nios2_processor|Add2~121_sumout\) # (\u0|nios2_processor|R_ctrl_logic~q\) ) ) ) # ( \u0|nios2_processor|R_ctrl_shift_rot~q\ & ( !\u0|nios2_processor|E_logic_result[20]~28_combout\ & ( 
-- \u0|nios2_processor|E_shift_rot_result\(20) ) ) ) # ( !\u0|nios2_processor|R_ctrl_shift_rot~q\ & ( !\u0|nios2_processor|E_logic_result[20]~28_combout\ & ( (!\u0|nios2_processor|R_ctrl_logic~q\ & \u0|nios2_processor|Add2~121_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000001111111100111111001111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datac => \u0|nios2_processor|ALT_INV_Add2~121_sumout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(20),
	datae => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[20]~28_combout\,
	combout => \u0|nios2_processor|E_alu_result[20]~29_combout\);

-- Location: FF_X24_Y7_N17
\u0|nios2_processor|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[20]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(20));

-- Location: FF_X7_Y5_N43
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~17_sumout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LABCELL_X10_Y5_N54
\u0|nios2_processor|av_ld_byte2_data_nxt[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[4]~6_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(20) & ( ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\)) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(20) 
-- & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011011100000101000001010011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(20),
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(20),
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[4]~6_combout\);

-- Location: LABCELL_X10_Y5_N12
\u0|nios2_processor|av_ld_byte2_data_nxt[4]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[4]~17_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(20)))) # (\u0|nios2_processor|av_ld_byte2_data_nxt[4]~6_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(20)))) # 
-- (\u0|nios2_processor|av_ld_byte2_data_nxt[4]~6_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte3_data\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[4]~6_combout\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(4),
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(20),
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[4]~17_combout\);

-- Location: FF_X10_Y5_N13
\u0|nios2_processor|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[4]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data\(4));

-- Location: LABCELL_X24_Y7_N3
\u0|nios2_processor|W_rf_wr_data[20]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[20]~27_combout\ = ( \u0|nios2_processor|E_alu_result~1_combout\ & ( (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|av_ld_byte2_data\(4)) ) ) # ( !\u0|nios2_processor|E_alu_result~1_combout\ & ( 
-- (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (\u0|nios2_processor|W_alu_result\(20))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ((\u0|nios2_processor|av_ld_byte2_data\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(20),
	datad => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(4),
	dataf => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	combout => \u0|nios2_processor|W_rf_wr_data[20]~27_combout\);

-- Location: FF_X25_Y5_N32
\u0|nios2_processor|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(19));

-- Location: LABCELL_X23_Y5_N39
\u0|nios2_processor|E_logic_result[19]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[19]~22_combout\ = (!\u0|nios2_processor|E_src1\(19) & ((!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src2\(19))) # (\u0|nios2_processor|R_logic_op\(1) & 
-- ((\u0|nios2_processor|E_src2\(19)))))) # (\u0|nios2_processor|E_src1\(19) & (!\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src2\(19))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001100110110100000110011011010000011001101101000001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_processor|ALT_INV_E_src1\(19),
	datad => \u0|nios2_processor|ALT_INV_E_src2\(19),
	combout => \u0|nios2_processor|E_logic_result[19]~22_combout\);

-- Location: LABCELL_X24_Y6_N21
\u0|nios2_processor|E_alu_result[19]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[19]~25_combout\ = ( \u0|nios2_processor|Add2~113_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # ((\u0|nios2_processor|E_logic_result[19]~22_combout\)))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(19))))) ) ) # ( !\u0|nios2_processor|Add2~113_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|E_logic_result[19]~22_combout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(19))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(19),
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[19]~22_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~113_sumout\,
	combout => \u0|nios2_processor|E_alu_result[19]~25_combout\);

-- Location: FF_X19_Y6_N50
\u0|nios2_processor|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|E_alu_result[19]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(19));

-- Location: FF_X12_Y5_N49
\u0|nios2_processor|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[3]~33_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data\(3));

-- Location: LABCELL_X19_Y6_N48
\u0|nios2_processor|W_rf_wr_data[19]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[19]~23_combout\ = ( \u0|nios2_processor|W_alu_result\(19) & ( \u0|nios2_processor|av_ld_byte2_data\(3) & ( (!\u0|nios2_processor|E_alu_result~1_combout\) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|nios2_processor|W_alu_result\(19) & ( \u0|nios2_processor|av_ld_byte2_data\(3) & ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ ) ) ) # ( \u0|nios2_processor|W_alu_result\(19) & ( !\u0|nios2_processor|av_ld_byte2_data\(3) & ( 
-- (!\u0|nios2_processor|E_alu_result~1_combout\ & !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(19),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(3),
	combout => \u0|nios2_processor|W_rf_wr_data[19]~23_combout\);

-- Location: MLABCELL_X25_Y7_N0
\u0|nios2_processor|E_src1[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src1[18]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(18),
	combout => \u0|nios2_processor|E_src1[18]~feeder_combout\);

-- Location: FF_X25_Y7_N1
\u0|nios2_processor|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src1[18]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(18));

-- Location: FF_X24_Y5_N40
\u0|nios2_processor|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[18]~20_combout\,
	asdata => \u0|nios2_processor|E_src1\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(18));

-- Location: MLABCELL_X25_Y7_N45
\u0|nios2_processor|E_logic_result[18]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[18]~29_combout\ = ( \u0|nios2_processor|E_src1\(18) & ( \u0|nios2_processor|R_logic_op\(1) & ( (!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src2\(18)) ) ) ) # ( !\u0|nios2_processor|E_src1\(18) & ( 
-- \u0|nios2_processor|R_logic_op\(1) & ( \u0|nios2_processor|E_src2\(18) ) ) ) # ( \u0|nios2_processor|E_src1\(18) & ( !\u0|nios2_processor|R_logic_op\(1) & ( (\u0|nios2_processor|R_logic_op\(0) & \u0|nios2_processor|E_src2\(18)) ) ) ) # ( 
-- !\u0|nios2_processor|E_src1\(18) & ( !\u0|nios2_processor|R_logic_op\(1) & ( (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src2\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000001010000010100001111000011111111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src2\(18),
	datae => \u0|nios2_processor|ALT_INV_E_src1\(18),
	dataf => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_processor|E_logic_result[18]~29_combout\);

-- Location: LABCELL_X24_Y7_N9
\u0|nios2_processor|E_alu_result[18]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[18]~30_combout\ = ( \u0|nios2_processor|E_logic_result[18]~29_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|Add2~125_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(18))))) ) ) # ( !\u0|nios2_processor|E_logic_result[18]~29_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|Add2~125_sumout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(18))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(18),
	datad => \u0|nios2_processor|ALT_INV_Add2~125_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[18]~29_combout\,
	combout => \u0|nios2_processor|E_alu_result[18]~30_combout\);

-- Location: FF_X24_Y7_N10
\u0|nios2_processor|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[18]~30_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(18));

-- Location: MLABCELL_X15_Y6_N0
\u0|nios2_processor|W_rf_wr_data[18]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[18]~28_combout\ = ( \u0|nios2_processor|W_alu_result\(18) & ( (!\u0|nios2_processor|R_ctrl_ld~q\ & (!\u0|nios2_processor|E_alu_result~1_combout\)) # (\u0|nios2_processor|R_ctrl_ld~q\ & 
-- ((\u0|nios2_processor|av_ld_byte2_data[2]~DUPLICATE_q\))) ) ) # ( !\u0|nios2_processor|W_alu_result\(18) & ( (\u0|nios2_processor|R_ctrl_ld~q\ & \u0|nios2_processor|av_ld_byte2_data[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001110001000101110111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~q\,
	datad => \u0|nios2_processor|ALT_INV_av_ld_byte2_data[2]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(18),
	combout => \u0|nios2_processor|W_rf_wr_data[18]~28_combout\);

-- Location: FF_X25_Y6_N11
\u0|nios2_processor|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(17));

-- Location: FF_X24_Y5_N1
\u0|nios2_processor|E_shift_rot_result[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[17]~18_combout\,
	asdata => \u0|nios2_processor|E_src1\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[17]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y7_N48
\u0|nios2_processor|E_logic_result[17]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[17]~30_combout\ = ( \u0|nios2_processor|E_src2\(17) & ( \u0|nios2_processor|E_src1\(17) & ( !\u0|nios2_processor|R_logic_op\(1) $ (!\u0|nios2_processor|R_logic_op\(0)) ) ) ) # ( !\u0|nios2_processor|E_src2\(17) & ( 
-- \u0|nios2_processor|E_src1\(17) & ( \u0|nios2_processor|R_logic_op\(1) ) ) ) # ( \u0|nios2_processor|E_src2\(17) & ( !\u0|nios2_processor|E_src1\(17) & ( \u0|nios2_processor|R_logic_op\(1) ) ) ) # ( !\u0|nios2_processor|E_src2\(17) & ( 
-- !\u0|nios2_processor|E_src1\(17) & ( (!\u0|nios2_processor|R_logic_op\(1) & !\u0|nios2_processor|R_logic_op\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010101010101010101010101010101010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datae => \u0|nios2_processor|ALT_INV_E_src2\(17),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(17),
	combout => \u0|nios2_processor|E_logic_result[17]~30_combout\);

-- Location: LABCELL_X24_Y7_N6
\u0|nios2_processor|E_alu_result[17]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[17]~31_combout\ = ( \u0|nios2_processor|Add2~129_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # ((\u0|nios2_processor|E_logic_result[17]~30_combout\)))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result[17]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_processor|Add2~129_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|E_logic_result[17]~30_combout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result[17]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result[17]~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[17]~30_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~129_sumout\,
	combout => \u0|nios2_processor|E_alu_result[17]~31_combout\);

-- Location: FF_X24_Y7_N8
\u0|nios2_processor|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[17]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(17));

-- Location: FF_X13_Y5_N25
\u0|nios2_processor|av_ld_byte2_data[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[1]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data[1]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y7_N6
\u0|nios2_processor|W_rf_wr_data[17]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[17]~29_combout\ = ( \u0|nios2_processor|av_ld_byte2_data[1]~DUPLICATE_q\ & ( ((\u0|nios2_processor|W_alu_result\(17) & !\u0|nios2_processor|E_alu_result~1_combout\)) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_processor|av_ld_byte2_data[1]~DUPLICATE_q\ & ( (\u0|nios2_processor|W_alu_result\(17) & (!\u0|nios2_processor|E_alu_result~1_combout\ & !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011110100111101000000010000000100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(17),
	datab => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datae => \u0|nios2_processor|ALT_INV_av_ld_byte2_data[1]~DUPLICATE_q\,
	combout => \u0|nios2_processor|W_rf_wr_data[17]~29_combout\);

-- Location: FF_X13_Y3_N29
\u0|nios2_processor|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[22]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(22));

-- Location: LABCELL_X13_Y3_N3
\u0|mm_interconnect_0|cmd_mux_001|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (\u0|nios2_processor|d_writedata\(22) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(22),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: LABCELL_X16_Y5_N24
\u0|nios2_processor|F_iw[21]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[21]~26_combout\ = ( \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( (!\u0|nios2_processor|D_iw[11]~0_combout\) # (((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(21) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\)) # (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(21))) ) ) # ( !\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( 
-- (!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(21) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011101010111111111110101011101010111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	datab => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(21),
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(21),
	datae => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	combout => \u0|nios2_processor|F_iw[21]~26_combout\);

-- Location: FF_X16_Y5_N25
\u0|nios2_processor|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[21]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(21));

-- Location: LABCELL_X19_Y5_N45
\u0|nios2_processor|R_src2_hi[0]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src2_hi[0]~16_combout\ = ( \u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( \u0|nios2_processor|D_iw\(6) ) ) # ( !\u0|nios2_processor|R_ctrl_hi_imm16~q\ & ( (!\u0|nios2_processor|R_src2_use_imm~q\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(16)))) # (\u0|nios2_processor|R_src2_use_imm~q\ & (\u0|nios2_processor|D_iw\(21))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(21),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(6),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_hi_imm16~q\,
	combout => \u0|nios2_processor|R_src2_hi[0]~16_combout\);

-- Location: FF_X19_Y5_N46
\u0|nios2_processor|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src2_hi[0]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_hi~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(16));

-- Location: MLABCELL_X25_Y7_N30
\u0|nios2_processor|E_logic_result[16]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[16]~31_combout\ = ( \u0|nios2_processor|R_logic_op\(0) & ( \u0|nios2_processor|E_src2\(16) & ( !\u0|nios2_processor|E_src1\(16) $ (!\u0|nios2_processor|R_logic_op\(1)) ) ) ) # ( !\u0|nios2_processor|R_logic_op\(0) & ( 
-- \u0|nios2_processor|E_src2\(16) & ( \u0|nios2_processor|R_logic_op\(1) ) ) ) # ( \u0|nios2_processor|R_logic_op\(0) & ( !\u0|nios2_processor|E_src2\(16) & ( (\u0|nios2_processor|E_src1\(16) & \u0|nios2_processor|R_logic_op\(1)) ) ) ) # ( 
-- !\u0|nios2_processor|R_logic_op\(0) & ( !\u0|nios2_processor|E_src2\(16) & ( !\u0|nios2_processor|E_src1\(16) $ (\u0|nios2_processor|R_logic_op\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000000110000001100001111000011110011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_src1\(16),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datae => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(16),
	combout => \u0|nios2_processor|E_logic_result[16]~31_combout\);

-- Location: LABCELL_X23_Y7_N42
\u0|nios2_processor|E_alu_result[16]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[16]~32_combout\ = ( \u0|nios2_processor|E_logic_result[16]~31_combout\ & ( \u0|nios2_processor|E_shift_rot_result[16]~DUPLICATE_q\ & ( ((\u0|nios2_processor|R_ctrl_logic~q\) # (\u0|nios2_processor|R_ctrl_shift_rot~q\)) # 
-- (\u0|nios2_processor|Add2~133_sumout\) ) ) ) # ( !\u0|nios2_processor|E_logic_result[16]~31_combout\ & ( \u0|nios2_processor|E_shift_rot_result[16]~DUPLICATE_q\ & ( ((\u0|nios2_processor|Add2~133_sumout\ & !\u0|nios2_processor|R_ctrl_logic~q\)) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) ) # ( \u0|nios2_processor|E_logic_result[16]~31_combout\ & ( !\u0|nios2_processor|E_shift_rot_result[16]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((\u0|nios2_processor|R_ctrl_logic~q\) # 
-- (\u0|nios2_processor|Add2~133_sumout\))) ) ) ) # ( !\u0|nios2_processor|E_logic_result[16]~31_combout\ & ( !\u0|nios2_processor|E_shift_rot_result[16]~DUPLICATE_q\ & ( (\u0|nios2_processor|Add2~133_sumout\ & (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & 
-- !\u0|nios2_processor|R_ctrl_logic~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100110001110011011100110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add2~133_sumout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datae => \u0|nios2_processor|ALT_INV_E_logic_result[16]~31_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result[16]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_alu_result[16]~32_combout\);

-- Location: FF_X23_Y7_N43
\u0|nios2_processor|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[16]~32_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(16));

-- Location: FF_X10_Y5_N34
\u0|nios2_processor|av_ld_byte2_data[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[0]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data[0]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y7_N45
\u0|nios2_processor|W_rf_wr_data[16]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[16]~30_combout\ = ( \u0|nios2_processor|av_ld_byte2_data[0]~DUPLICATE_q\ & ( ((!\u0|nios2_processor|E_alu_result~1_combout\ & \u0|nios2_processor|W_alu_result\(16))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_processor|av_ld_byte2_data[0]~DUPLICATE_q\ & ( (!\u0|nios2_processor|E_alu_result~1_combout\ & (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|W_alu_result\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(16),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte2_data[0]~DUPLICATE_q\,
	combout => \u0|nios2_processor|W_rf_wr_data[16]~30_combout\);

-- Location: FF_X23_Y5_N34
\u0|nios2_processor|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(15));

-- Location: FF_X23_Y5_N35
\u0|nios2_processor|E_src1[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1[15]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y5_N51
\u0|nios2_processor|E_logic_result[15]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[15]~20_combout\ = ( \u0|nios2_processor|E_src1[15]~DUPLICATE_q\ & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src2\(15)))) ) ) # ( 
-- !\u0|nios2_processor|E_src1[15]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src2\(15))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src2\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001110000011100000111000001100110110001101100011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_processor|ALT_INV_E_src2\(15),
	dataf => \u0|nios2_processor|ALT_INV_E_src1[15]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_logic_result[15]~20_combout\);

-- Location: LABCELL_X19_Y6_N42
\u0|nios2_processor|E_alu_result[15]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[15]~24_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(15) & ( ((!\u0|nios2_processor|R_ctrl_logic~q\ & (\u0|nios2_processor|Add2~109_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|E_logic_result[15]~20_combout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(15) & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|Add2~109_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\ & ((\u0|nios2_processor|E_logic_result[15]~20_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100110111111101000000010011000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add2~109_sumout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[15]~20_combout\,
	datae => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(15),
	combout => \u0|nios2_processor|E_alu_result[15]~24_combout\);

-- Location: FF_X19_Y6_N44
\u0|nios2_processor|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[15]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(15));

-- Location: MLABCELL_X15_Y6_N48
\u0|nios2_processor|W_rf_wr_data[15]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[15]~22_combout\ = ( \u0|nios2_processor|W_alu_result\(15) & ( (!\u0|nios2_processor|R_ctrl_ld~q\ & (!\u0|nios2_processor|E_alu_result~1_combout\)) # (\u0|nios2_processor|R_ctrl_ld~q\ & 
-- ((\u0|nios2_processor|av_ld_byte1_data\(7)))) ) ) # ( !\u0|nios2_processor|W_alu_result\(15) & ( (\u0|nios2_processor|R_ctrl_ld~q\ & \u0|nios2_processor|av_ld_byte1_data\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110001011100010111000101110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte1_data\(7),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(15),
	combout => \u0|nios2_processor|W_rf_wr_data[15]~22_combout\);

-- Location: FF_X10_Y3_N41
\u0|nios2_processor|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[12]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(12));

-- Location: LABCELL_X10_Y3_N51
\u0|mm_interconnect_0|cmd_mux_001|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = (\u0|nios2_processor|d_writedata\(12) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(12),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: LABCELL_X16_Y7_N3
\u0|jtag_uart|woverflow~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|woverflow~0_combout\ = ( \u0|nios2_processor|W_alu_result\(2) & ( \u0|jtag_uart|woverflow~q\ ) ) # ( !\u0|nios2_processor|W_alu_result\(2) & ( (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & 
-- (((\u0|jtag_uart|woverflow~q\)))) # (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & ((!\u0|jtag_uart|av_waitrequest~0_combout\ & ((\u0|jtag_uart|woverflow~q\))) # (\u0|jtag_uart|av_waitrequest~0_combout\ & 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datad => \u0|jtag_uart|ALT_INV_woverflow~q\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	combout => \u0|jtag_uart|woverflow~0_combout\);

-- Location: FF_X16_Y7_N5
\u0|jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|woverflow~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|woverflow~q\);

-- Location: FF_X16_Y7_N44
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|woverflow~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LABCELL_X16_Y7_N42
\u0|nios2_processor|av_ld_byte1_data_nxt[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[6]~7_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14) & ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(14) & ( 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14) & ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(14) & ( \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ ) ) ) # ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14) & ( 
-- !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(14) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(14),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(14),
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[6]~7_combout\);

-- Location: LABCELL_X13_Y5_N30
\u0|nios2_processor|av_ld_byte1_data_nxt[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[6]~13_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(14) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) # (\u0|nios2_processor|av_ld_byte1_data_nxt[6]~7_combout\)))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(14) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) # 
-- (\u0|nios2_processor|av_ld_byte1_data_nxt[6]~7_combout\)))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte2_data\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001111000000111100111101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(14),
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(6),
	datad => \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[6]~7_combout\,
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[6]~13_combout\);

-- Location: LABCELL_X9_Y6_N18
\u0|nios2_processor|av_ld_byte0_data[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\ = ( \u0|nios2_processor|W_alu_result\(0) & ( (!\u0|nios2_processor|av_ld_aligning_data~q\) # ((!\u0|nios2_processor|av_ld_align_cycle\(1) & ((!\u0|nios2_processor|av_ld_align_cycle\(0)) # 
-- (\u0|nios2_processor|W_alu_result\(1)))) # (\u0|nios2_processor|av_ld_align_cycle\(1) & (!\u0|nios2_processor|av_ld_align_cycle\(0) & \u0|nios2_processor|W_alu_result\(1)))) ) ) # ( !\u0|nios2_processor|W_alu_result\(0) & ( 
-- (!\u0|nios2_processor|av_ld_aligning_data~q\) # ((!\u0|nios2_processor|av_ld_align_cycle\(1) & \u0|nios2_processor|W_alu_result\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001010111111110000101011111111100011101111111110001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(1),
	datab => \u0|nios2_processor|ALT_INV_av_ld_align_cycle\(0),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(1),
	datad => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(0),
	combout => \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\);

-- Location: LABCELL_X10_Y6_N36
\u0|nios2_processor|av_ld_byte1_data_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_en~0_combout\ = ( \u0|nios2_processor|D_iw\(4) ) # ( !\u0|nios2_processor|D_iw\(4) & ( (!\u0|nios2_processor|D_iw\(3)) # (\u0|nios2_processor|av_ld_byte0_data[7]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte0_data[7]~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X13_Y5_N31
\u0|nios2_processor|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte1_data_nxt[6]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte1_data\(6));

-- Location: LABCELL_X23_Y5_N27
\u0|nios2_processor|E_logic_result[14]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[14]~21_combout\ = ( \u0|nios2_processor|R_logic_op\(0) & ( (!\u0|nios2_processor|E_src2\(14) & (\u0|nios2_processor|E_src1\(14) & \u0|nios2_processor|R_logic_op\(1))) # (\u0|nios2_processor|E_src2\(14) & 
-- (!\u0|nios2_processor|E_src1\(14) $ (!\u0|nios2_processor|R_logic_op\(1)))) ) ) # ( !\u0|nios2_processor|R_logic_op\(0) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((\u0|nios2_processor|E_src1\(14)) # (\u0|nios2_processor|E_src2\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001011111101000000101111100000101010110100000010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_src2\(14),
	datac => \u0|nios2_processor|ALT_INV_E_src1\(14),
	datad => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	combout => \u0|nios2_processor|E_logic_result[14]~21_combout\);

-- Location: FF_X23_Y6_N4
\u0|nios2_processor|E_shift_rot_result[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[14]~12_combout\,
	asdata => \u0|nios2_processor|E_src1\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[14]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y5_N51
\u0|nios2_processor|E_alu_result[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[14]~15_combout\ = ( \u0|nios2_processor|E_shift_rot_result[14]~DUPLICATE_q\ & ( \u0|nios2_processor|R_ctrl_logic~q\ & ( (\u0|nios2_processor|E_logic_result[14]~21_combout\) # (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) ) 
-- # ( !\u0|nios2_processor|E_shift_rot_result[14]~DUPLICATE_q\ & ( \u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & \u0|nios2_processor|E_logic_result[14]~21_combout\) ) ) ) # ( 
-- \u0|nios2_processor|E_shift_rot_result[14]~DUPLICATE_q\ & ( !\u0|nios2_processor|R_ctrl_logic~q\ & ( (\u0|nios2_processor|Add2~73_sumout\) # (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) ) # ( !\u0|nios2_processor|E_shift_rot_result[14]~DUPLICATE_q\ & ( 
-- !\u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & \u0|nios2_processor|Add2~73_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_processor|ALT_INV_Add2~73_sumout\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[14]~21_combout\,
	datae => \u0|nios2_processor|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	combout => \u0|nios2_processor|E_alu_result[14]~15_combout\);

-- Location: FF_X22_Y5_N53
\u0|nios2_processor|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[14]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(14));

-- Location: LABCELL_X22_Y5_N15
\u0|nios2_processor|W_rf_wr_data[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[14]~13_combout\ = ( \u0|nios2_processor|W_alu_result\(14) & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (!\u0|nios2_processor|E_alu_result~1_combout\)) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & 
-- ((\u0|nios2_processor|av_ld_byte1_data\(6)))) ) ) # ( !\u0|nios2_processor|W_alu_result\(14) & ( (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|av_ld_byte1_data\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110001011100010111000101110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte1_data\(6),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(14),
	combout => \u0|nios2_processor|W_rf_wr_data[14]~13_combout\);

-- Location: FF_X23_Y5_N13
\u0|nios2_processor|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(14));

-- Location: FF_X23_Y6_N5
\u0|nios2_processor|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[14]~12_combout\,
	asdata => \u0|nios2_processor|E_src1\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(14));

-- Location: LABCELL_X23_Y6_N0
\u0|nios2_processor|E_shift_rot_result_nxt[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[13]~7_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_processor|E_shift_rot_result\(12)))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_processor|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(14),
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(12),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[13]~7_combout\);

-- Location: FF_X23_Y6_N2
\u0|nios2_processor|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[13]~7_combout\,
	asdata => \u0|nios2_processor|E_src1\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(13));

-- Location: LABCELL_X23_Y6_N42
\u0|nios2_processor|E_shift_rot_result_nxt[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[12]~6_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result[11]~DUPLICATE_q\)) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result[11]~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(13),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[12]~6_combout\);

-- Location: FF_X23_Y6_N43
\u0|nios2_processor|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[12]~6_combout\,
	asdata => \u0|nios2_processor|E_src1[12]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(12));

-- Location: FF_X21_Y6_N25
\u0|nios2_processor|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[12]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(12));

-- Location: LABCELL_X24_Y6_N30
\u0|nios2_processor|E_logic_result[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[12]~6_combout\ = ( \u0|nios2_processor|E_src1\(12) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src2\(12)))) ) ) # ( !\u0|nios2_processor|E_src1\(12) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src2\(12))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src2\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src2\(12),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(12),
	combout => \u0|nios2_processor|E_logic_result[12]~6_combout\);

-- Location: LABCELL_X24_Y6_N51
\u0|nios2_processor|E_alu_result[12]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[12]~7_combout\ = ( \u0|nios2_processor|E_logic_result[12]~6_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|Add2~25_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(12))))) ) ) # ( !\u0|nios2_processor|E_logic_result[12]~6_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|Add2~25_sumout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(12),
	datad => \u0|nios2_processor|ALT_INV_Add2~25_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[12]~6_combout\,
	combout => \u0|nios2_processor|E_alu_result[12]~7_combout\);

-- Location: FF_X24_Y6_N52
\u0|nios2_processor|W_alu_result[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[12]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result[12]~DUPLICATE_q\);

-- Location: FF_X10_Y5_N59
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: FF_X10_Y5_N44
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LABCELL_X10_Y5_N42
\u0|nios2_processor|av_ld_byte1_data_nxt[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[4]~5_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(12)) ) ) ) # ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(12)) ) ) ) 
-- # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(12),
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(12),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[4]~5_combout\);

-- Location: LABCELL_X10_Y5_N48
\u0|nios2_processor|av_ld_byte1_data_nxt[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[4]~21_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(12) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) # (\u0|nios2_processor|av_ld_byte1_data_nxt[4]~5_combout\)))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(12) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) # 
-- (\u0|nios2_processor|av_ld_byte1_data_nxt[4]~5_combout\)))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte2_data\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000111000000110100011111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(12),
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(4),
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[4]~5_combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[4]~21_combout\);

-- Location: FF_X10_Y5_N49
\u0|nios2_processor|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte1_data_nxt[4]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte1_data\(4));

-- Location: LABCELL_X17_Y6_N0
\u0|nios2_processor|W_rf_wr_data[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[12]~11_combout\ = ( \u0|nios2_processor|av_ld_byte1_data\(4) & ( ((!\u0|nios2_processor|E_alu_result~1_combout\ & \u0|nios2_processor|W_alu_result[12]~DUPLICATE_q\)) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_processor|av_ld_byte1_data\(4) & ( (!\u0|nios2_processor|E_alu_result~1_combout\ & (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|W_alu_result[12]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result[12]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte1_data\(4),
	combout => \u0|nios2_processor|W_rf_wr_data[12]~11_combout\);

-- Location: FF_X12_Y3_N11
\u0|nios2_processor|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[21]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(21));

-- Location: LABCELL_X12_Y3_N18
\u0|mm_interconnect_0|cmd_mux_001|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = ( \u0|nios2_processor|d_writedata\(21) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(21),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: FF_X7_Y5_N40
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~1_sumout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LABCELL_X12_Y5_N42
\u0|nios2_processor|av_ld_byte2_data_nxt[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[3]~2_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(19) & ( ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\)) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(19) 
-- & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011011100000101000001010011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(19),
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(19),
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[3]~2_combout\);

-- Location: LABCELL_X12_Y5_N48
\u0|nios2_processor|av_ld_byte2_data_nxt[3]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[3]~33_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(19))) # (\u0|nios2_processor|av_ld_byte2_data_nxt[3]~2_combout\)))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(19))) # 
-- (\u0|nios2_processor|av_ld_byte2_data_nxt[3]~2_combout\)))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte3_data\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001101000111000000110100011111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(3),
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(19),
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[3]~2_combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[3]~33_combout\);

-- Location: FF_X12_Y5_N50
\u0|nios2_processor|av_ld_byte2_data[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[3]~33_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data[3]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y5_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[11]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[11]~feeder_combout\);

-- Location: FF_X9_Y5_N5
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[11]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(11));

-- Location: FF_X12_Y5_N25
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LABCELL_X12_Y5_N24
\u0|nios2_processor|av_ld_byte1_data_nxt[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[3]~1_combout\ = ( \u0|nios2_processor|av_ld_aligning_data~q\ & ( \u0|nios2_processor|av_ld_byte2_data[3]~DUPLICATE_q\ ) ) # ( !\u0|nios2_processor|av_ld_aligning_data~q\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data[3]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(11),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[3]~1_combout\);

-- Location: LABCELL_X12_Y5_N12
\u0|nios2_processor|av_ld_byte1_data_nxt[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[3]~0_combout\ = ( \u0|nios2_processor|LessThan0~0_combout\ & ( \u0|nios2_processor|av_ld_byte1_data_nxt[3]~1_combout\ ) ) # ( !\u0|nios2_processor|LessThan0~0_combout\ & ( 
-- \u0|nios2_processor|av_ld_byte1_data_nxt[3]~1_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\) # (\u0|nios2_processor|av_fill_bit~0_combout\) ) ) ) # ( \u0|nios2_processor|LessThan0~0_combout\ & ( 
-- !\u0|nios2_processor|av_ld_byte1_data_nxt[3]~1_combout\ & ( (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(11) & (!\u0|nios2_processor|av_ld_aligning_data~q\ & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) ) ) ) # ( 
-- !\u0|nios2_processor|LessThan0~0_combout\ & ( !\u0|nios2_processor|av_ld_byte1_data_nxt[3]~1_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(11) & 
-- (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000000010011001100111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(11),
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datad => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[3]~1_combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[3]~0_combout\);

-- Location: FF_X12_Y5_N13
\u0|nios2_processor|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte1_data_nxt[3]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte1_data\(3));

-- Location: LABCELL_X22_Y4_N30
\u0|nios2_processor|W_rf_wr_data[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[11]~10_combout\ = ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( \u0|nios2_processor|av_ld_byte1_data\(3) ) ) # ( !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( (\u0|nios2_processor|W_alu_result\(11) & 
-- !\u0|nios2_processor|E_alu_result~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(11),
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte1_data\(3),
	datad => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	combout => \u0|nios2_processor|W_rf_wr_data[11]~10_combout\);

-- Location: FF_X13_Y3_N26
\u0|nios2_processor|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[20]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(20));

-- Location: LABCELL_X13_Y3_N57
\u0|mm_interconnect_0|cmd_mux_001|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = (\u0|nios2_processor|d_writedata\(20) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(20),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: FF_X7_Y5_N37
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~13_sumout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LABCELL_X10_Y5_N3
\u0|nios2_processor|av_ld_byte2_data_nxt[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[2]~5_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(18) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18)) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(18) & ( 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(18) & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(18),
	datae => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(18),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[2]~5_combout\);

-- Location: LABCELL_X11_Y5_N48
\u0|nios2_processor|av_ld_byte2_data_nxt[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[2]~21_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(18) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) # (\u0|nios2_processor|av_ld_byte2_data_nxt[2]~5_combout\)))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(18) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) # 
-- (\u0|nios2_processor|av_ld_byte2_data_nxt[2]~5_combout\)))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte3_data\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001111000000111100111101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(18),
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(2),
	datad => \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[2]~5_combout\,
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[2]~21_combout\);

-- Location: FF_X11_Y5_N50
\u0|nios2_processor|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[2]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data\(2));

-- Location: LABCELL_X12_Y5_N6
\u0|nios2_processor|av_ld_byte1_data_nxt[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[2]~25_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & 
-- ((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(10))))) # (\u0|nios2_processor|av_ld_byte1_data_nxt[2]~4_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|nios2_processor|av_fill_bit~0_combout\))))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(10))))) # 
-- (\u0|nios2_processor|av_ld_byte1_data_nxt[2]~4_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|nios2_processor|av_ld_byte2_data\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111001100110000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[2]~4_combout\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(2),
	datad => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(10),
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[2]~25_combout\);

-- Location: FF_X12_Y5_N7
\u0|nios2_processor|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte1_data_nxt[2]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte1_data\(2));

-- Location: LABCELL_X13_Y4_N45
\u0|nios2_processor|W_rf_wr_data[10]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[10]~9_combout\ = ( \u0|nios2_processor|E_alu_result~1_combout\ & ( (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & \u0|nios2_processor|av_ld_byte1_data\(2)) ) ) # ( !\u0|nios2_processor|E_alu_result~1_combout\ & ( 
-- (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ((\u0|nios2_processor|W_alu_result\(10)))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (\u0|nios2_processor|av_ld_byte1_data\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_byte1_data\(2),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(10),
	dataf => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	combout => \u0|nios2_processor|W_rf_wr_data[10]~9_combout\);

-- Location: FF_X12_Y3_N50
\u0|nios2_processor|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[17]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(17));

-- Location: LABCELL_X12_Y3_N51
\u0|mm_interconnect_0|cmd_mux_001|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = (\u0|nios2_processor|d_writedata\(17) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(17),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: FF_X7_Y5_N34
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~9_sumout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LABCELL_X13_Y5_N42
\u0|nios2_processor|av_ld_byte2_data_nxt[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[1]~4_combout\ = (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17)))) # (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & (((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17))) # (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(17),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(17),
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[1]~4_combout\);

-- Location: FF_X13_Y5_N40
\u0|nios2_processor|av_ld_byte3_data[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~10_combout\,
	asdata => \u0|nios2_processor|av_fill_bit~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_aligning_data~q\,
	ena => \u0|nios2_processor|ALT_INV_av_ld_rshift8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte3_data[1]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y5_N24
\u0|nios2_processor|av_ld_byte2_data_nxt[1]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[1]~25_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(17) & 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # (\u0|nios2_processor|av_ld_byte2_data_nxt[1]~4_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|nios2_processor|av_fill_bit~0_combout\))))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(17) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # 
-- (\u0|nios2_processor|av_ld_byte2_data_nxt[1]~4_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|nios2_processor|av_ld_byte3_data[1]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111001100110000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(17),
	datab => \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[1]~4_combout\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data[1]~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[1]~25_combout\);

-- Location: FF_X13_Y5_N26
\u0|nios2_processor|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[1]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data\(1));

-- Location: LABCELL_X13_Y5_N6
\u0|nios2_processor|av_ld_byte1_data_nxt[1]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[1]~29_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(9) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # (\u0|nios2_processor|av_ld_byte1_data_nxt[1]~3_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(9) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # 
-- (\u0|nios2_processor|av_ld_byte1_data_nxt[1]~3_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte2_data\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[1]~3_combout\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(1),
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(9),
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[1]~29_combout\);

-- Location: FF_X13_Y5_N7
\u0|nios2_processor|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte1_data_nxt[1]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte1_data\(1));

-- Location: LABCELL_X16_Y6_N9
\u0|nios2_processor|W_rf_wr_data[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[9]~8_combout\ = ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( \u0|nios2_processor|av_ld_byte1_data\(1) ) ) # ( !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( (!\u0|nios2_processor|E_alu_result~1_combout\ & 
-- \u0|nios2_processor|W_alu_result\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte1_data\(1),
	datab => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(9),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	combout => \u0|nios2_processor|W_rf_wr_data[9]~8_combout\);

-- Location: FF_X12_Y3_N2
\u0|nios2_processor|d_writedata[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[19]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata[19]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y3_N30
\u0|mm_interconnect_0|cmd_mux|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|nios2_processor|d_writedata[19]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_processor|ALT_INV_d_writedata[19]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout\);

-- Location: FF_X12_Y3_N32
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(19));

-- Location: LABCELL_X12_Y3_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[19]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[19]~21_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(19) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(19)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(19) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(19)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(19),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(19),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[19]~21_combout\);

-- Location: FF_X9_Y5_N58
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[16]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(16));

-- Location: FF_X12_Y5_N58
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LABCELL_X12_Y5_N57
\u0|nios2_processor|av_ld_byte2_data_nxt[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[0]~3_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(16) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(16) & ( 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(16) & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(16),
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datae => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(16),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[0]~3_combout\);

-- Location: LABCELL_X10_Y5_N33
\u0|nios2_processor|av_ld_byte2_data_nxt[0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[0]~29_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(16) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # (\u0|nios2_processor|av_ld_byte2_data_nxt[0]~3_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(16) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # 
-- (\u0|nios2_processor|av_ld_byte2_data_nxt[0]~3_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte3_data\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[0]~3_combout\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(0),
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(16),
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[0]~29_combout\);

-- Location: FF_X10_Y5_N35
\u0|nios2_processor|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[0]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data\(0));

-- Location: LABCELL_X10_Y5_N6
\u0|nios2_processor|av_ld_byte1_data_nxt[0]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[0]~33_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(8) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # (\u0|nios2_processor|av_ld_byte1_data_nxt[0]~2_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(8) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # 
-- (\u0|nios2_processor|av_ld_byte1_data_nxt[0]~2_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte2_data\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[0]~2_combout\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(0),
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(8),
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[0]~33_combout\);

-- Location: FF_X10_Y5_N7
\u0|nios2_processor|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte1_data_nxt[0]~33_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte1_data\(0));

-- Location: LABCELL_X24_Y7_N24
\u0|nios2_processor|W_rf_wr_data[8]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[8]~7_combout\ = ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( \u0|nios2_processor|av_ld_byte1_data\(0) ) ) # ( !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ( (!\u0|nios2_processor|E_alu_result~1_combout\ & 
-- \u0|nios2_processor|W_alu_result[8]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010101010101010100000000111100000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte1_data\(0),
	datac => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datad => \u0|nios2_processor|ALT_INV_W_alu_result[8]~DUPLICATE_q\,
	datae => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	combout => \u0|nios2_processor|W_rf_wr_data[8]~7_combout\);

-- Location: FF_X8_Y4_N13
\u0|nios2_processor|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[13]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(13));

-- Location: MLABCELL_X8_Y4_N36
\u0|mm_interconnect_0|cmd_mux|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout\ = ( \u0|nios2_processor|d_writedata\(13) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(13),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout\);

-- Location: FF_X8_Y4_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(13));

-- Location: FF_X7_Y2_N11
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(15),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(15));

-- Location: MLABCELL_X6_Y2_N57
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~44_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(17) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(15))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(15))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(17) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(15))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(15),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(15),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(17),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~44_combout\);

-- Location: FF_X6_Y2_N59
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~44_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(16));

-- Location: LABCELL_X4_Y2_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(16),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X4_Y2_N17
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(16));

-- Location: LABCELL_X7_Y3_N48
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[13]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(16)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(16),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[13]~feeder_combout\);

-- Location: FF_X7_Y3_N49
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[13]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(13));

-- Location: MLABCELL_X8_Y4_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[13]~9_combout\ = 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(13))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(13))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(13),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(13),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[13]~9_combout\);

-- Location: LABCELL_X9_Y2_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~8_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(14))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(14)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(14),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(11),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~8_combout\);

-- Location: FF_X9_Y2_N40
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~8_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(11));

-- Location: MLABCELL_X8_Y2_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~52_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(11) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(11))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(13))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(11) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(11))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(13),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(11),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(11),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~52_combout\);

-- Location: FF_X8_Y2_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~52_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(12));

-- Location: FF_X8_Y2_N11
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(12));

-- Location: FF_X9_Y2_N46
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(12),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(12));

-- Location: MLABCELL_X8_Y2_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~51_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(14) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(12))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(12))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(14) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(12))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(12),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(12),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(14),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~51_combout\);

-- Location: FF_X8_Y2_N5
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~51_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(13));

-- Location: FF_X8_Y2_N53
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(13),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(13));

-- Location: FF_X9_Y2_N49
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(13),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(13));

-- Location: MLABCELL_X8_Y2_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~49_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(13) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(13))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(15))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(13) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(13) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001101110111011000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(15),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(13),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~49_combout\);

-- Location: FF_X8_Y2_N38
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~49_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(14));

-- Location: MLABCELL_X8_Y2_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(14),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X8_Y2_N23
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(14));

-- Location: FF_X7_Y2_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(14),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(14));

-- Location: LABCELL_X7_Y2_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~47_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(14) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(14) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(15)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\)) ) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(14) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(14) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(15))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(14) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(14) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(15))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(14) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(14) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000100001011101001000000111010100101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(15),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(14),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(14),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~47_combout\);

-- Location: LABCELL_X7_Y2_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~48_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(16) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~47_combout\)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.010~q\)) # (\altera_internal_jtag~TDIUTAP\))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(16) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~47_combout\)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & (\altera_internal_jtag~TDIUTAP\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.010~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000000011111000100001101111111010000110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_DRsize.010~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~47_combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(16),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~48_combout\);

-- Location: FF_X7_Y2_N32
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(15));

-- Location: FF_X8_Y2_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(15),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(15));

-- Location: LABCELL_X10_Y3_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~6_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\ & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ 
-- & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~14_combout\)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(15) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~14_combout\ ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_rd_d1~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100110011001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~14_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(15),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(12),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_rd_d1~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~6_combout\);

-- Location: FF_X10_Y3_N43
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~6_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(12));

-- Location: LABCELL_X10_Y3_N48
\u0|mm_interconnect_0|cmd_mux|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(12),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout\);

-- Location: FF_X10_Y3_N50
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(12));

-- Location: LABCELL_X10_Y3_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[12]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[12]~10_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(12) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(12)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(12) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(12)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(12),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(12),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[12]~10_combout\);

-- Location: FF_X9_Y5_N55
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[15]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(15));

-- Location: FF_X16_Y5_N22
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LABCELL_X12_Y6_N42
\u0|jtag_uart|rvalid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|rvalid~0_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( (\u0|jtag_uart|rvalid~q\) # (\u0|jtag_uart|fifo_rd~2_combout\) ) ) # ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( (!\u0|jtag_uart|fifo_rd~2_combout\ & \u0|jtag_uart|rvalid~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|ALT_INV_fifo_rd~2_combout\,
	datad => \u0|jtag_uart|ALT_INV_rvalid~q\,
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|rvalid~0_combout\);

-- Location: FF_X12_Y6_N43
\u0|jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|rvalid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|rvalid~q\);

-- Location: FF_X15_Y6_N26
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|rvalid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: MLABCELL_X15_Y6_N24
\u0|nios2_processor|av_ld_byte1_data_nxt[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[7]~8_combout\ = ( \u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15))) # (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(15)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ( 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(15),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(15),
	dataf => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[7]~8_combout\);

-- Location: MLABCELL_X15_Y6_N18
\u0|nios2_processor|av_ld_byte1_data_nxt[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[7]~9_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(15) & 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # (\u0|nios2_processor|av_ld_byte1_data_nxt[7]~8_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|nios2_processor|av_fill_bit~0_combout\))))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(15) & ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)))) # 
-- (\u0|nios2_processor|av_ld_byte1_data_nxt[7]~8_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|nios2_processor|av_ld_byte2_data\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010100001111010101010000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[7]~8_combout\,
	datab => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(15),
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(7),
	datad => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[7]~9_combout\);

-- Location: FF_X15_Y6_N20
\u0|nios2_processor|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte1_data_nxt[7]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte1_data\(7));

-- Location: FF_X15_Y6_N14
\u0|nios2_processor|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~4_combout\,
	asdata => \u0|nios2_processor|av_ld_byte1_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte0_data\(7));

-- Location: MLABCELL_X15_Y6_N51
\u0|nios2_processor|W_rf_wr_data[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[7]~4_combout\ = ( \u0|nios2_processor|W_alu_result\(7) & ( (!\u0|nios2_processor|R_ctrl_ld~q\ & (!\u0|nios2_processor|E_alu_result~1_combout\)) # (\u0|nios2_processor|R_ctrl_ld~q\ & 
-- ((\u0|nios2_processor|av_ld_byte0_data\(7)))) ) ) # ( !\u0|nios2_processor|W_alu_result\(7) & ( (\u0|nios2_processor|R_ctrl_ld~q\ & \u0|nios2_processor|av_ld_byte0_data\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110001011100010111000101110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte0_data\(7),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	combout => \u0|nios2_processor|W_rf_wr_data[7]~4_combout\);

-- Location: FF_X12_Y3_N56
\u0|nios2_processor|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[18]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(18));

-- Location: LABCELL_X12_Y3_N42
\u0|mm_interconnect_0|cmd_mux|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|nios2_processor|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(18),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout\);

-- Location: FF_X12_Y3_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(18));

-- Location: LABCELL_X12_Y3_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[18]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[18]~20_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[18]~DUPLICATE_q\ ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[18]~DUPLICATE_q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(18),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[18]~20_combout\);

-- Location: FF_X7_Y3_N55
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[20]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(20));

-- Location: FF_X7_Y2_N23
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(20),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(20));

-- Location: MLABCELL_X6_Y2_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~24_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(22) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(20))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(20))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(22) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(20))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(20)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(20),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(20),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(22),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~24_combout\);

-- Location: FF_X6_Y2_N29
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~24_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(21));

-- Location: FF_X7_Y2_N26
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(19),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(19));

-- Location: MLABCELL_X6_Y2_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~25_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(19) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(19))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(21))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(19) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(19))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(21))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(21),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(19),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(19),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~25_combout\);

-- Location: FF_X6_Y2_N26
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~25_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(20));

-- Location: FF_X4_Y2_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(20));

-- Location: LABCELL_X7_Y3_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[17]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(20),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[17]~feeder_combout\);

-- Location: FF_X7_Y3_N16
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[17]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(17));

-- Location: LABCELL_X12_Y3_N24
\u0|mm_interconnect_0|cmd_mux|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(17),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout\);

-- Location: FF_X12_Y3_N25
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(17));

-- Location: LABCELL_X12_Y3_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[17]~19_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(17) ) 
-- ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(17),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(17),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[17]~19_combout\);

-- Location: FF_X11_Y3_N20
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[6]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(6));

-- Location: FF_X11_Y3_N17
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: FF_X11_Y6_N46
\u0|leds|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|leds|data_out\(6));

-- Location: LABCELL_X10_Y4_N33
\u0|leds|readdata[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(6) = ( \u0|leds|data_out\(6) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|leds|ALT_INV_data_out\(6),
	combout => \u0|leds|readdata\(6));

-- Location: FF_X10_Y4_N35
\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(6));

-- Location: FF_X15_Y4_N26
\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(6));

-- Location: FF_X16_Y4_N22
\u0|curbyteout|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata[6]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|curbyteout|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbyteout|data_out\(6));

-- Location: MLABCELL_X15_Y4_N9
\u0|curbyteout|readdata[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|readdata\(6) = ( \u0|curbyteout|data_out\(6) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|curbyteout|ALT_INV_data_out\(6),
	combout => \u0|curbyteout|readdata\(6));

-- Location: FF_X15_Y4_N11
\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbyteout|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(6));

-- Location: MLABCELL_X15_Y4_N24
\u0|mm_interconnect_0|rsp_mux_001|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout\ = ( \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(6) & ( \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(6) & ( 
-- (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(6)) # 
-- (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\)))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(6) & ( \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(6) & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(6)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(6) & ( !\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(6) & ( (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(6)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(6) & ( 
-- !\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(6) & ( (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(6)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010110010001100100011111010000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(6),
	datab => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(6),
	dataf => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(6),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout\);

-- Location: LABCELL_X10_Y4_N30
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: FF_X10_Y4_N32
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LABCELL_X10_Y4_N24
\u0|mm_interconnect_0|rsp_mux_001|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~23_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(6) & 
-- \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(6) & \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(6),
	datac => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(6),
	datad => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~23_combout\);

-- Location: LABCELL_X19_Y4_N36
\u0|mm_interconnect_0|rsp_mux_001|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ = ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~23_combout\ & ( \u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_mux_001|src_payload~23_combout\ & ( \u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & ( ((!\u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout\) # 
-- ((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(6) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # (\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(6)) ) ) ) # ( 
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~23_combout\ & ( !\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) ) ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_payload~23_combout\ & ( 
-- !\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|rsp_mux_001|src_payload~22_combout\) # ((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(6) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110011111111111111111111110101111101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(6),
	datab => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(6),
	datac => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~22_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datae => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~23_combout\,
	dataf => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\);

-- Location: FF_X19_Y4_N37
\u0|nios2_processor|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~3_combout\,
	asdata => \u0|nios2_processor|av_ld_byte1_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte0_data\(6));

-- Location: LABCELL_X19_Y6_N18
\u0|nios2_processor|W_rf_wr_data[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[6]~3_combout\ = ( \u0|nios2_processor|W_alu_result\(6) & ( \u0|nios2_processor|av_ld_byte0_data\(6) & ( (!\u0|nios2_processor|E_alu_result~1_combout\) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|nios2_processor|W_alu_result\(6) & ( \u0|nios2_processor|av_ld_byte0_data\(6) & ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ ) ) ) # ( \u0|nios2_processor|W_alu_result\(6) & ( !\u0|nios2_processor|av_ld_byte0_data\(6) & ( 
-- (!\u0|nios2_processor|E_alu_result~1_combout\ & !\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte0_data\(6),
	combout => \u0|nios2_processor|W_rf_wr_data[6]~3_combout\);

-- Location: FF_X13_Y3_N17
\u0|nios2_processor|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[16]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|D_iw\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(16));

-- Location: LABCELL_X13_Y3_N18
\u0|mm_interconnect_0|cmd_mux|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout\ = (\u0|nios2_processor|d_writedata\(16) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(16),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout\);

-- Location: FF_X13_Y3_N19
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(16));

-- Location: MLABCELL_X6_Y3_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[16]~13_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(16) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(16) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(16) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(16) & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) 
-- ) ) # ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(16) & ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(16) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(16),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(16),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[16]~13_combout\);

-- Location: FF_X7_Y3_N10
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[7]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(7));

-- Location: LABCELL_X13_Y3_N45
\u0|mm_interconnect_0|cmd_mux|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout\ = ( \u0|nios2_processor|d_writedata\(7) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(7),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout\);

-- Location: FF_X13_Y3_N47
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(7));

-- Location: LABCELL_X13_Y3_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[7]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[7]~24_combout\ = 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(7)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(7),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(7),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[7]~24_combout\);

-- Location: FF_X9_Y5_N16
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[21]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(21));

-- Location: FF_X12_Y5_N29
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LABCELL_X12_Y5_N27
\u0|nios2_processor|av_ld_byte2_data_nxt[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[5]~7_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(21))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(21),
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(21),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[5]~7_combout\);

-- Location: LABCELL_X13_Y5_N18
\u0|nios2_processor|av_ld_byte2_data_nxt[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte2_data_nxt[5]~13_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(21) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # (\u0|nios2_processor|av_ld_byte2_data_nxt[5]~7_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(21) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # 
-- (\u0|nios2_processor|av_ld_byte2_data_nxt[5]~7_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte3_data\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte2_data_nxt[5]~7_combout\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte3_data\(5),
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(21),
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte2_data_nxt[5]~13_combout\);

-- Location: FF_X13_Y5_N20
\u0|nios2_processor|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte2_data_nxt[5]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte2_data\(5));

-- Location: LABCELL_X13_Y5_N0
\u0|nios2_processor|av_ld_byte1_data_nxt[5]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_byte1_data_nxt[5]~17_combout\ = ( !\u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(13) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # (\u0|nios2_processor|av_ld_byte1_data_nxt[5]~6_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_fill_bit~0_combout\)))) ) ) # ( 
-- \u0|nios2_processor|LessThan0~0_combout\ & ( (!\u0|nios2_processor|av_ld_aligning_data~q\ & ((((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(13) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) # 
-- (\u0|nios2_processor|av_ld_byte1_data_nxt[5]~6_combout\))) # (\u0|nios2_processor|av_ld_aligning_data~q\ & (((\u0|nios2_processor|av_ld_byte2_data\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100011101000111010001110100011101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte1_data_nxt[5]~6_combout\,
	datab => \u0|nios2_processor|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_byte2_data\(5),
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(13),
	datae => \u0|nios2_processor|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datag => \u0|nios2_processor|ALT_INV_av_fill_bit~0_combout\,
	combout => \u0|nios2_processor|av_ld_byte1_data_nxt[5]~17_combout\);

-- Location: FF_X13_Y5_N1
\u0|nios2_processor|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_byte1_data_nxt[5]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte1_data\(5));

-- Location: FF_X16_Y6_N43
\u0|nios2_processor|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~2_combout\,
	asdata => \u0|nios2_processor|av_ld_byte1_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte0_data\(5));

-- Location: LABCELL_X18_Y7_N24
\u0|nios2_processor|W_ienable_reg_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_ienable_reg_nxt~0_combout\ = ( \u0|nios2_processor|D_iw\(6) & ( (\u0|nios2_processor|D_iw\(7) & !\u0|nios2_processor|D_iw\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(7),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(8),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(6),
	combout => \u0|nios2_processor|W_ienable_reg_nxt~0_combout\);

-- Location: LABCELL_X17_Y7_N36
\u0|nios2_processor|Equal101~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal101~8_combout\ = ( \u0|nios2_processor|Equal101~0_combout\ & ( (\u0|nios2_processor|D_iw\(16) & (!\u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & (\u0|nios2_processor|D_iw\(14) & !\u0|nios2_processor|D_iw\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(16),
	datab => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(14),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_processor|ALT_INV_Equal101~0_combout\,
	combout => \u0|nios2_processor|Equal101~8_combout\);

-- Location: FF_X17_Y7_N37
\u0|nios2_processor|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|Equal101~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_wrctl_inst~q\);

-- Location: LABCELL_X18_Y7_N27
\u0|nios2_processor|W_ienable_reg[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_ienable_reg[5]~0_combout\ = ( \u0|nios2_processor|R_ctrl_wrctl_inst~q\ & ( (!\u0|nios2_processor|E_valid~q\ & (((\u0|nios2_processor|W_ienable_reg\(5))))) # (\u0|nios2_processor|E_valid~q\ & 
-- ((!\u0|nios2_processor|W_ienable_reg_nxt~0_combout\ & ((\u0|nios2_processor|W_ienable_reg\(5)))) # (\u0|nios2_processor|W_ienable_reg_nxt~0_combout\ & (\u0|nios2_processor|E_src1\(5))))) ) ) # ( !\u0|nios2_processor|R_ctrl_wrctl_inst~q\ & ( 
-- \u0|nios2_processor|W_ienable_reg\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_valid~q\,
	datab => \u0|nios2_processor|ALT_INV_W_ienable_reg_nxt~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_src1\(5),
	datad => \u0|nios2_processor|ALT_INV_W_ienable_reg\(5),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_wrctl_inst~q\,
	combout => \u0|nios2_processor|W_ienable_reg[5]~0_combout\);

-- Location: FF_X18_Y7_N28
\u0|nios2_processor|W_ienable_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|W_ienable_reg[5]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_ienable_reg\(5));

-- Location: LABCELL_X18_Y7_N57
\u0|nios2_processor|E_control_rd_data[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_control_rd_data[5]~0_combout\ = ( \u0|nios2_processor|W_ipending_reg\(5) & ( \u0|nios2_processor|D_iw\(6) & ( (\u0|nios2_processor|D_iw\(7) & (!\u0|nios2_processor|D_iw\(8) & \u0|nios2_processor|W_ienable_reg\(5))) ) ) ) # ( 
-- !\u0|nios2_processor|W_ipending_reg\(5) & ( \u0|nios2_processor|D_iw\(6) & ( (\u0|nios2_processor|D_iw\(7) & (!\u0|nios2_processor|D_iw\(8) & \u0|nios2_processor|W_ienable_reg\(5))) ) ) ) # ( \u0|nios2_processor|W_ipending_reg\(5) & ( 
-- !\u0|nios2_processor|D_iw\(6) & ( (!\u0|nios2_processor|D_iw\(7) & \u0|nios2_processor|D_iw\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(7),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(8),
	datac => \u0|nios2_processor|ALT_INV_W_ienable_reg\(5),
	datae => \u0|nios2_processor|ALT_INV_W_ipending_reg\(5),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(6),
	combout => \u0|nios2_processor|E_control_rd_data[5]~0_combout\);

-- Location: FF_X18_Y7_N58
\u0|nios2_processor|W_control_rd_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_control_rd_data[5]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_control_rd_data\(5));

-- Location: LABCELL_X23_Y7_N12
\u0|nios2_processor|W_rf_wr_data[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[5]~2_combout\ = ( \u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\ & ( \u0|nios2_processor|W_control_rd_data\(5) & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ((!\u0|nios2_processor|R_ctrl_br_cmp~q\))) # 
-- (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (\u0|nios2_processor|av_ld_byte0_data\(5))) ) ) ) # ( !\u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\ & ( \u0|nios2_processor|W_control_rd_data\(5) & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & 
-- (((!\u0|nios2_processor|R_ctrl_br_cmp~q\ & \u0|nios2_processor|R_ctrl_rdctl_inst~q\)))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (\u0|nios2_processor|av_ld_byte0_data\(5))) ) ) ) # ( \u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\ & ( 
-- !\u0|nios2_processor|W_control_rd_data\(5) & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (((!\u0|nios2_processor|R_ctrl_br_cmp~q\ & !\u0|nios2_processor|R_ctrl_rdctl_inst~q\)))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & 
-- (\u0|nios2_processor|av_ld_byte0_data\(5))) ) ) ) # ( !\u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\ & ( !\u0|nios2_processor|W_control_rd_data\(5) & ( (\u0|nios2_processor|av_ld_byte0_data\(5) & \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101110001010000010100000101110001011100010111000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte0_data\(5),
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_br_cmp~q\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_rdctl_inst~q\,
	datae => \u0|nios2_processor|ALT_INV_W_alu_result[5]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_W_control_rd_data\(5),
	combout => \u0|nios2_processor|W_rf_wr_data[5]~2_combout\);

-- Location: FF_X10_Y3_N38
\u0|nios2_processor|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(4));

-- Location: FF_X13_Y4_N40
\u0|leds|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|leds|data_out\(4));

-- Location: LABCELL_X10_Y4_N9
\u0|leds|readdata[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(4) = ( \u0|empty|Equal0~0_combout\ & ( \u0|leds|data_out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds|ALT_INV_data_out\(4),
	dataf => \u0|empty|ALT_INV_Equal0~0_combout\,
	combout => \u0|leds|readdata\(4));

-- Location: FF_X10_Y4_N10
\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(4));

-- Location: FF_X15_Y4_N32
\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(4));

-- Location: FF_X15_Y4_N17
\u0|curbyteout|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|curbyteout|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbyteout|data_out\(4));

-- Location: MLABCELL_X15_Y4_N39
\u0|curbyteout|readdata[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|readdata\(4) = ( \u0|curbyteout|data_out\(4) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|curbyteout|ALT_INV_data_out\(4),
	combout => \u0|curbyteout|readdata\(4));

-- Location: FF_X15_Y4_N41
\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbyteout|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(4));

-- Location: MLABCELL_X15_Y4_N30
\u0|mm_interconnect_0|rsp_mux_001|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\ = ( \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(4) & ( \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(4) & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) # 
-- (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(4))))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(4) & ( \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(4) & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(4)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(4) & ( !\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(4) & ( (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(4)))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(4) & ( 
-- !\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(4) & ( (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) # (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110100000000011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(4),
	datad => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(4),
	dataf => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(4),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\);

-- Location: LABCELL_X10_Y4_N6
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: FF_X10_Y4_N8
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: LABCELL_X10_Y4_N54
\u0|mm_interconnect_0|rsp_mux_001|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\ = ( \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(4) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ( 
-- (\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) ) ) ) # ( !\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(4) & ( 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ ) ) ) # ( \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(4) 
-- & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4) & ( \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(4),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(4),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\);

-- Location: LABCELL_X16_Y6_N36
\u0|mm_interconnect_0|rsp_mux_001|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(4) & ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(4) & ( 
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ( (!\u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\) # (((\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(4))) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\)) ) ) ) # ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(4) & ( 
-- !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ( (!\u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\) # (((\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(4))) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\)) ) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(4) & ( 
-- !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ( (!\u0|mm_interconnect_0|rsp_mux_001|src_payload~18_combout\) # (((\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(4))) # (\u0|mm_interconnect_0|rsp_mux_001|src_payload~19_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111111111111100011111111111110001111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(4),
	datac => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~18_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~19_combout\,
	datae => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(4),
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: FF_X16_Y6_N38
\u0|nios2_processor|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	asdata => \u0|nios2_processor|av_ld_byte1_data\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte0_data\(4));

-- Location: LABCELL_X16_Y6_N3
\u0|nios2_processor|W_rf_wr_data[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[4]~1_combout\ = ( \u0|nios2_processor|av_ld_byte0_data\(4) & ( ((!\u0|nios2_processor|E_alu_result~1_combout\ & \u0|nios2_processor|W_alu_result\(4))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_processor|av_ld_byte0_data\(4) & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (!\u0|nios2_processor|E_alu_result~1_combout\ & \u0|nios2_processor|W_alu_result\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000010111010101110100001000000010000101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(4),
	datae => \u0|nios2_processor|ALT_INV_av_ld_byte0_data\(4),
	combout => \u0|nios2_processor|W_rf_wr_data[4]~1_combout\);

-- Location: LABCELL_X12_Y3_N6
\u0|nios2_processor|d_writedata[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[2]~feeder_combout\ = \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|nios2_processor|d_writedata[2]~feeder_combout\);

-- Location: FF_X12_Y3_N7
\u0|nios2_processor|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(2));

-- Location: LABCELL_X12_Y3_N15
\u0|mm_interconnect_0|cmd_mux_001|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\u0|nios2_processor|d_writedata\(2) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(2),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: LABCELL_X10_Y4_N0
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: FF_X10_Y4_N2
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LABCELL_X10_Y4_N3
\u0|mm_interconnect_0|rsp_mux_001|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(3) & 
-- \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(3) & \u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(3),
	datac => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\);

-- Location: LABCELL_X18_Y5_N12
\u0|mm_interconnect_0|rsp_mux_001|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(3) & ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(3) & ( 
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ ) ) # ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(3) & ( !\u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\) # 
-- ((\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(3)))) # (\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\) ) ) ) # ( 
-- !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(3) & ( !\u0|mm_interconnect_0|rsp_mux_001|src_payload~17_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux_001|src_payload~16_combout\) # 
-- ((\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110101011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datab => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~16_combout\,
	datae => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(3),
	dataf => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~17_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: FF_X18_Y5_N13
\u0|nios2_processor|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	asdata => \u0|nios2_processor|av_ld_byte1_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte0_data\(3));

-- Location: LABCELL_X19_Y6_N39
\u0|nios2_processor|W_rf_wr_data[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[3]~0_combout\ = ( \u0|nios2_processor|W_alu_result\(3) & ( \u0|nios2_processor|av_ld_byte0_data\(3) & ( (!\u0|nios2_processor|E_alu_result~1_combout\) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|nios2_processor|W_alu_result\(3) & ( \u0|nios2_processor|av_ld_byte0_data\(3) & ( \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ ) ) ) # ( \u0|nios2_processor|W_alu_result\(3) & ( !\u0|nios2_processor|av_ld_byte0_data\(3) & ( 
-- (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & !\u0|nios2_processor|E_alu_result~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000110011001100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte0_data\(3),
	combout => \u0|nios2_processor|W_rf_wr_data[3]~0_combout\);

-- Location: LABCELL_X9_Y6_N48
\u0|nios2_processor|d_writedata[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[6]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|nios2_processor|d_writedata[6]~feeder_combout\);

-- Location: FF_X9_Y6_N50
\u0|nios2_processor|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[6]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(6));

-- Location: LABCELL_X9_Y6_N30
\u0|mm_interconnect_0|cmd_mux|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout\ = (\u0|nios2_processor|d_writedata\(6) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(6),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout\);

-- Location: FF_X9_Y6_N31
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(6));

-- Location: LABCELL_X7_Y3_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[6]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(9),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[6]~feeder_combout\);

-- Location: FF_X7_Y3_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[6]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(6));

-- Location: LABCELL_X9_Y2_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[6]~23_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(6) ) 
-- ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(6) & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(6) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(6) 
-- & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(6),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(6),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[6]~23_combout\);

-- Location: LABCELL_X9_Y2_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~7_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(8))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\)))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(8))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\))) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(8))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\ & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\)))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(8) & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101000100010001000100011101110111010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(8),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[4]~DUPLICATE_q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~15_combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(5),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~7_combout\);

-- Location: FF_X9_Y2_N55
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~7_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(5));

-- Location: MLABCELL_X8_Y2_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[5]~12_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(5) ) 
-- ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(5),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(5),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[5]~12_combout\);

-- Location: FF_X7_Y3_N26
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[4]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(4));

-- Location: MLABCELL_X15_Y7_N9
\u0|mm_interconnect_0|cmd_mux|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(4),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout\);

-- Location: FF_X10_Y3_N14
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux|src_payload~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(4));

-- Location: LABCELL_X10_Y3_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[4]~11_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(4) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(4)) 
-- ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(4) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(4),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(4),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[4]~11_combout\);

-- Location: LABCELL_X10_Y2_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(6),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X10_Y2_N20
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(6));

-- Location: LABCELL_X9_Y2_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~5_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(6) & ( 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(6) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010111000000000101011111111111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(3),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(6),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~5_combout\);

-- Location: FF_X9_Y2_N19
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~5_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[3]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y3_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[3]~3_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(3) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[3]~DUPLICATE_q\) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(3) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[3]~DUPLICATE_q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[3]~DUPLICATE_q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[3]~3_combout\);

-- Location: LABCELL_X9_Y2_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~4_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(5) & ( 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\) # 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(5) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010111000000000101011111111111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(2),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(5),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~4_combout\);

-- Location: FF_X9_Y2_N38
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~4_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[2]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y3_N36
\u0|mm_interconnect_0|cmd_mux|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\ = (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|nios2_processor|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_processor|ALT_INV_d_writedata\(2),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\);

-- Location: FF_X12_Y3_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(2));

-- Location: MLABCELL_X6_Y3_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[2]~2_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(2) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[2]~DUPLICATE_q\) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(2) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[2]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(2),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LABCELL_X9_Y2_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~3_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(4))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(4)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(4),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(1),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~3_combout\);

-- Location: FF_X9_Y2_N22
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~3_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[1]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y3_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[1]~1_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(1) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[1]~DUPLICATE_q\) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(1) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[1]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(1),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: FF_X9_Y5_N49
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[19]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(19));

-- Location: FF_X12_Y5_N43
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LABCELL_X16_Y5_N30
\u0|nios2_processor|F_iw[19]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[19]~21_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(19) & ( (!\u0|nios2_processor|D_iw[11]~0_combout\) # (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(19))) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\)) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(19) & ( 
-- (!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(19))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111101010101010111110111011101111111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(19),
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(19),
	combout => \u0|nios2_processor|F_iw[19]~21_combout\);

-- Location: FF_X16_Y5_N31
\u0|nios2_processor|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[19]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(19));

-- Location: LABCELL_X17_Y6_N42
\u0|nios2_processor|E_src2[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[13]~feeder_combout\ = \u0|nios2_processor|D_iw\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(19),
	combout => \u0|nios2_processor|E_src2[13]~feeder_combout\);

-- Location: FF_X17_Y6_N43
\u0|nios2_processor|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[13]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(13));

-- Location: LABCELL_X27_Y6_N36
\u0|nios2_processor|F_pc_no_crst_nxt[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[11]~0_combout\ = ( \u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ ) # ( !\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_processor|Add0~29_sumout\))) # 
-- (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_processor|Add2~29_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101111111111111111100011101000111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add2~29_sumout\,
	datab => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add0~29_sumout\,
	datae => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[11]~0_combout\);

-- Location: FF_X27_Y6_N37
\u0|nios2_processor|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[11]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(11));

-- Location: LABCELL_X23_Y4_N39
\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~0_combout\ = ( \u0|nios2_processor|F_pc\(11) & ( \u0|nios2_processor|F_pc\(9) & ( (!\u0|nios2_processor|F_pc\(10) & 
-- (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) ) ) ) # ( !\u0|nios2_processor|F_pc\(11) & ( \u0|nios2_processor|F_pc\(9) & ( 
-- (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) ) # ( \u0|nios2_processor|F_pc\(11) & ( !\u0|nios2_processor|F_pc\(9) & ( 
-- (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) ) # ( !\u0|nios2_processor|F_pc\(11) & ( !\u0|nios2_processor|F_pc\(9) & ( 
-- (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(10),
	datac => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datae => \u0|nios2_processor|ALT_INV_F_pc\(11),
	dataf => \u0|nios2_processor|ALT_INV_F_pc\(9),
	combout => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~0_combout\);

-- Location: LABCELL_X23_Y4_N30
\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~1_combout\ = ( \u0|nios2_processor|F_pc\(11) & ( \u0|nios2_processor|F_pc\(9) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & \u0|nios2_processor|F_pc\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_F_pc\(10),
	datae => \u0|nios2_processor|ALT_INV_F_pc\(11),
	dataf => \u0|nios2_processor|ALT_INV_F_pc\(9),
	combout => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~1_combout\);

-- Location: LABCELL_X18_Y4_N36
\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~2_combout\ = ( \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~1_combout\ & ( 
-- (!\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\ & ((!\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\) # (\u0|nios2_processor|i_read~q\))) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~1_combout\ & ( (!\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\ & ((!\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\) # 
-- ((!\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~0_combout\) # (\u0|nios2_processor|i_read~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001100110011001000110010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datab => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~q\,
	datac => \u0|nios2_processor|ALT_INV_i_read~q\,
	datad => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~0_combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~2_combout\);

-- Location: LABCELL_X18_Y4_N54
\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~3_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( (!\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~2_combout\ & 
-- (((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\ & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\))) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( (!\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~2_combout\ & ((!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\) # 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000000110111010000000000011111000000000001111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	datad => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~2_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	combout => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~3_combout\);

-- Location: FF_X18_Y4_N55
\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\);

-- Location: LABCELL_X13_Y4_N36
\u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\ = ( \u0|nios2_processor|i_read~q\ & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|i_read~q\ & ( (!\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\))) # 
-- (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((!\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\) # ((\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011100000011010101110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~q\,
	dataf => \u0|nios2_processor|ALT_INV_i_read~q\,
	combout => \u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\);

-- Location: LABCELL_X19_Y3_N30
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\ & ( 
-- ((!\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0)) # ((!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\))) # 
-- (\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1)) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\)) ) ) ) # ( 
-- \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(0) & ( !\u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\ & ( (!\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0)) # 
-- (\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110011001100001000000010001111111100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\,
	datab => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datad => \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|onchip_memory_s1_agent|ALT_INV_local_read~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X19_Y3_N32
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y3_N24
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\) # (!\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ & 
-- (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & !\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- !\u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\ & ( (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\) # (!\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000010000000001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\,
	datab => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datad => \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|onchip_memory_s1_agent|ALT_INV_local_read~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X19_Y3_N25
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X19_Y3_N18
\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ = ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	dataf => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LABCELL_X19_Y3_N12
\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~1_combout\ = ( \u0|mm_interconnect_0|onchip_memory_s1_agent|local_read~0_combout\ & ( (\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\,
	dataf => \u0|mm_interconnect_0|onchip_memory_s1_agent|ALT_INV_local_read~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X19_Y3_N13
\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X18_Y4_N57
\u0|mm_interconnect_0|rsp_demux_001|src1_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ = (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][71]~q\ & \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][71]~q\,
	datad => \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\);

-- Location: LABCELL_X10_Y2_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34) & ( 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1)) # ((\u0|nios2_p
-- rocessor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(23) & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35)))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(23) & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35))) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~q\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34) & ( 
-- !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000101000000001100110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(23),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_go~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X10_Y2_N55
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~q\);

-- Location: LABCELL_X11_Y3_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~3_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(0) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~q\) # (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0)))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(0) & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0) & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_go~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_go~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~3_combout\);

-- Location: FF_X11_Y3_N25
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~3_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(2));

-- Location: FF_X13_Y6_N58
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: FF_X15_Y4_N46
\u0|curbyteout|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|curbyteout|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbyteout|data_out\(2));

-- Location: LABCELL_X18_Y4_N42
\u0|curbyteout|readdata[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|readdata\(2) = ( \u0|curbyteout|data_out\(2) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|curbyteout|ALT_INV_data_out\(2),
	combout => \u0|curbyteout|readdata\(2));

-- Location: FF_X18_Y4_N44
\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbyteout|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(2));

-- Location: FF_X11_Y6_N10
\u0|leds|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|leds|data_out\(2));

-- Location: LABCELL_X10_Y4_N18
\u0|leds|readdata[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(2) = (\u0|leds|data_out\(2) & \u0|empty|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds|ALT_INV_data_out\(2),
	datac => \u0|empty|ALT_INV_Equal0~0_combout\,
	combout => \u0|leds|readdata\(2));

-- Location: FF_X10_Y4_N19
\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(2));

-- Location: FF_X18_Y4_N32
\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(2));

-- Location: LABCELL_X18_Y4_N30
\u0|mm_interconnect_0|rsp_mux_001|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~25_combout\ = ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(2) & ( \u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2) & ((!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(2)) # ((!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2) & (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ((!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(2)) # 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(2) & ( !\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2) & ((!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(2)) # ((!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2) & (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ((!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(2)) # 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(2) & ( !\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2) & ((!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(2)) # ((!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0))))) # 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2) & (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\ & ((!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(2)) # 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011001000111110101100100011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(2),
	datab => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(2),
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(2),
	dataf => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~25_combout\);

-- Location: FF_X39_Y6_N11
\buf2|memory_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(11));

-- Location: LABCELL_X33_Y6_N42
\buf2|outputValue~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf2|outputValue~3_combout\ = ( \buf2|memory~1_combout\ & ( \camera2|emptyBuffer~combout\ & ( (\resetState~q\ & ((!\buf2|memory~0_combout\ & (\buf2|memory_rtl_0|auto_generated|ram_block1a2\)) # (\buf2|memory~0_combout\ & 
-- ((\buf2|memory_rtl_0_bypass\(11)))))) ) ) ) # ( !\buf2|memory~1_combout\ & ( \camera2|emptyBuffer~combout\ & ( (\resetState~q\ & \buf2|memory_rtl_0|auto_generated|ram_block1a2\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf2|ALT_INV_memory~0_combout\,
	datab => \ALT_INV_resetState~q\,
	datac => \buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	datad => \buf2|ALT_INV_memory_rtl_0_bypass\(11),
	datae => \buf2|ALT_INV_memory~1_combout\,
	dataf => \camera2|ALT_INV_emptyBuffer~combout\,
	combout => \buf2|outputValue~3_combout\);

-- Location: FF_X33_Y6_N44
\buf2|outputValue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf2|outputValue~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|outputValue\(2));

-- Location: FF_X33_Y6_N38
\inBuffer|d5|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inBuffer|d4|q~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inBuffer|d0|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inBuffer|d5|q~q\);

-- Location: FF_X39_Y7_N10
\buf1|memory_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(11));

-- Location: LABCELL_X33_Y6_N12
\buf1|outputValue~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf1|outputValue~3_combout\ = ( \buf1|memory_rtl_0|auto_generated|ram_block1a2\ & ( \camera1|emptyBuffer~combout\ & ( (\resetState~q\ & ((!\buf1|memory~1_combout\) # ((!\buf1|memory~0_combout\) # (\buf1|memory_rtl_0_bypass\(11))))) ) ) ) # ( 
-- !\buf1|memory_rtl_0|auto_generated|ram_block1a2\ & ( \camera1|emptyBuffer~combout\ & ( (\buf1|memory~1_combout\ & (\resetState~q\ & (\buf1|memory~0_combout\ & \buf1|memory_rtl_0_bypass\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010011001000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf1|ALT_INV_memory~1_combout\,
	datab => \ALT_INV_resetState~q\,
	datac => \buf1|ALT_INV_memory~0_combout\,
	datad => \buf1|ALT_INV_memory_rtl_0_bypass\(11),
	datae => \buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	dataf => \camera1|ALT_INV_emptyBuffer~combout\,
	combout => \buf1|outputValue~3_combout\);

-- Location: FF_X33_Y6_N14
\buf1|outputValue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf1|outputValue~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|outputValue\(2));

-- Location: LABCELL_X33_Y6_N18
\u0|curbytein|read_mux_out[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbytein|read_mux_out[2]~7_combout\ = ( \inBuffer|d5|q~q\ & ( \buf1|outputValue\(2) & ( (\u0|empty|Equal0~0_combout\ & ((!\Equal3~0_combout\) # ((\Equal1~0_combout\) # (\buf2|outputValue\(2))))) ) ) ) # ( !\inBuffer|d5|q~q\ & ( \buf1|outputValue\(2) 
-- & ( (\u0|empty|Equal0~0_combout\ & (((\Equal3~0_combout\ & \buf2|outputValue\(2))) # (\Equal1~0_combout\))) ) ) ) # ( \inBuffer|d5|q~q\ & ( !\buf1|outputValue\(2) & ( (\u0|empty|Equal0~0_combout\ & (!\Equal1~0_combout\ & ((!\Equal3~0_combout\) # 
-- (\buf2|outputValue\(2))))) ) ) ) # ( !\inBuffer|d5|q~q\ & ( !\buf1|outputValue\(2) & ( (\Equal3~0_combout\ & (\buf2|outputValue\(2) & (\u0|empty|Equal0~0_combout\ & !\Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000010110000000000000001000011110000101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~0_combout\,
	datab => \buf2|ALT_INV_outputValue\(2),
	datac => \u0|empty|ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_Equal1~0_combout\,
	datae => \inBuffer|d5|ALT_INV_q~q\,
	dataf => \buf1|ALT_INV_outputValue\(2),
	combout => \u0|curbytein|read_mux_out[2]~7_combout\);

-- Location: FF_X33_Y6_N19
\u0|curbytein|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbytein|read_mux_out[2]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbytein|readdata\(2));

-- Location: FF_X15_Y6_N40
\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|curbytein|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(2));

-- Location: LABCELL_X10_Y4_N21
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: FF_X10_Y4_N23
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: LABCELL_X10_Y4_N27
\u0|mm_interconnect_0|rsp_mux_001|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~26_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( ((\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(2))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(2),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~26_combout\);

-- Location: LABCELL_X19_Y4_N24
\u0|mm_interconnect_0|rsp_mux_001|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\ = ( \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(2) & ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~26_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(2) & ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~26_combout\ ) ) # ( \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(2) & ( 
-- !\u0|mm_interconnect_0|rsp_mux_001|src_payload~26_combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux_001|src_payload~25_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(2)))) # 
-- (\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(2) & ( !\u0|mm_interconnect_0|rsp_mux_001|src_payload~26_combout\ & ( 
-- (!\u0|mm_interconnect_0|rsp_mux_001|src_payload~25_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110011111101011111011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datac => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~25_combout\,
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(2),
	datae => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(2),
	dataf => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~26_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\);

-- Location: FF_X19_Y4_N25
\u0|nios2_processor|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~7_combout\,
	asdata => \u0|nios2_processor|av_ld_byte1_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte0_data\(2));

-- Location: LABCELL_X19_Y6_N27
\u0|nios2_processor|W_rf_wr_data[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[2]~6_combout\ = ( \u0|nios2_processor|E_alu_result~1_combout\ & ( (\u0|nios2_processor|av_ld_byte0_data\(2) & \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) # ( !\u0|nios2_processor|E_alu_result~1_combout\ & ( 
-- (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ((\u0|nios2_processor|W_alu_result\(2)))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (\u0|nios2_processor|av_ld_byte0_data\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000001010000010100110101001101010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_byte0_data\(2),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datae => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	combout => \u0|nios2_processor|W_rf_wr_data[2]~6_combout\);

-- Location: MLABCELL_X8_Y4_N27
\u0|nios2_processor|E_st_data[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_st_data[25]~1_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(1) & ( (!\u0|nios2_processor|D_iw\(4) & (((!\u0|nios2_processor|D_iw\(3)) # 
-- (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))) # (\u0|nios2_processor|D_iw\(4) & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(25))) ) ) # 
-- ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(1) & ( (!\u0|nios2_processor|D_iw\(4) & (((\u0|nios2_processor|D_iw\(3) & 
-- \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))) # (\u0|nios2_processor|D_iw\(4) & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111010001110111011101000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	combout => \u0|nios2_processor|E_st_data[25]~1_combout\);

-- Location: FF_X8_Y4_N29
\u0|nios2_processor|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_st_data[25]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(25));

-- Location: MLABCELL_X8_Y4_N33
\u0|mm_interconnect_0|cmd_mux_001|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(25),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: LABCELL_X11_Y5_N45
\u0|nios2_processor|F_iw[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[31]~31_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(31) & ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(31) & ( (!\u0|nios2_processor|intr_req~combout\ & 
-- ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\))) ) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(31) & ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(31) & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & !\u0|nios2_processor|intr_req~combout\) ) ) ) # ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(31) & 
-- ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(31) & ( (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & !\u0|nios2_processor|intr_req~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000110000001100000111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datae => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(31),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(31),
	combout => \u0|nios2_processor|F_iw[31]~31_combout\);

-- Location: FF_X11_Y5_N46
\u0|nios2_processor|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[31]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(31));

-- Location: FF_X25_Y6_N53
\u0|nios2_processor|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(1));

-- Location: FF_X23_Y6_N31
\u0|nios2_processor|E_shift_rot_result[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[1]~13_combout\,
	asdata => \u0|nios2_processor|E_src1\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[1]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y7_N12
\u0|nios2_processor|E_logic_result[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[1]~26_combout\ = ( \u0|nios2_processor|E_src1\(1) & ( \u0|nios2_processor|E_src2\(1) & ( !\u0|nios2_processor|R_logic_op\(1) $ (!\u0|nios2_processor|R_logic_op\(0)) ) ) ) # ( !\u0|nios2_processor|E_src1\(1) & ( 
-- \u0|nios2_processor|E_src2\(1) & ( \u0|nios2_processor|R_logic_op\(1) ) ) ) # ( \u0|nios2_processor|E_src1\(1) & ( !\u0|nios2_processor|E_src2\(1) & ( \u0|nios2_processor|R_logic_op\(1) ) ) ) # ( !\u0|nios2_processor|E_src1\(1) & ( 
-- !\u0|nios2_processor|E_src2\(1) & ( (!\u0|nios2_processor|R_logic_op\(1) & !\u0|nios2_processor|R_logic_op\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010101010101010101010101010101010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datae => \u0|nios2_processor|ALT_INV_E_src1\(1),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(1),
	combout => \u0|nios2_processor|E_logic_result[1]~26_combout\);

-- Location: LABCELL_X22_Y6_N33
\u0|nios2_processor|E_alu_result[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[1]~14_combout\ = ( \u0|nios2_processor|E_logic_result[1]~26_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|Add2~49_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result[1]~DUPLICATE_q\)))) ) ) # ( !\u0|nios2_processor|E_logic_result[1]~26_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|Add2~49_sumout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result[1]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_Add2~49_sumout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result[1]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[1]~26_combout\,
	combout => \u0|nios2_processor|E_alu_result[1]~14_combout\);

-- Location: FF_X22_Y6_N35
\u0|nios2_processor|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[1]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(1));

-- Location: FF_X13_Y6_N52
\u0|leds|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|leds|data_out\(1));

-- Location: LABCELL_X16_Y6_N21
\u0|leds|readdata[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(1) = ( \u0|empty|Equal0~0_combout\ & ( \u0|leds|data_out\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|leds|ALT_INV_data_out\(1),
	dataf => \u0|empty|ALT_INV_Equal0~0_combout\,
	combout => \u0|leds|readdata\(1));

-- Location: FF_X16_Y6_N23
\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(1));

-- Location: FF_X16_Y6_N14
\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(1));

-- Location: FF_X36_Y6_N4
\buf2|memory_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(10));

-- Location: LABCELL_X33_Y6_N57
\buf2|outputValue~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf2|outputValue~2_combout\ = ( \buf2|memory_rtl_0_bypass\(10) & ( \buf2|memory_rtl_0|auto_generated|ram_block1a1\ & ( (\resetState~q\ & \camera2|emptyBuffer~combout\) ) ) ) # ( !\buf2|memory_rtl_0_bypass\(10) & ( 
-- \buf2|memory_rtl_0|auto_generated|ram_block1a1\ & ( (\resetState~q\ & (\camera2|emptyBuffer~combout\ & ((!\buf2|memory~1_combout\) # (!\buf2|memory~0_combout\)))) ) ) ) # ( \buf2|memory_rtl_0_bypass\(10) & ( 
-- !\buf2|memory_rtl_0|auto_generated|ram_block1a1\ & ( (\buf2|memory~1_combout\ & (\resetState~q\ & (\camera2|emptyBuffer~combout\ & \buf2|memory~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000011000000100000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf2|ALT_INV_memory~1_combout\,
	datab => \ALT_INV_resetState~q\,
	datac => \camera2|ALT_INV_emptyBuffer~combout\,
	datad => \buf2|ALT_INV_memory~0_combout\,
	datae => \buf2|ALT_INV_memory_rtl_0_bypass\(10),
	dataf => \buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \buf2|outputValue~2_combout\);

-- Location: FF_X33_Y6_N59
\buf2|outputValue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf2|outputValue~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|outputValue\(1));

-- Location: FF_X40_Y7_N28
\buf1|memory_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(10));

-- Location: LABCELL_X33_Y6_N27
\buf1|outputValue~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf1|outputValue~2_combout\ = ( \buf1|memory_rtl_0_bypass\(10) & ( \buf1|memory_rtl_0|auto_generated|ram_block1a1\ & ( (\resetState~q\ & \camera1|emptyBuffer~combout\) ) ) ) # ( !\buf1|memory_rtl_0_bypass\(10) & ( 
-- \buf1|memory_rtl_0|auto_generated|ram_block1a1\ & ( (\resetState~q\ & (\camera1|emptyBuffer~combout\ & ((!\buf1|memory~1_combout\) # (!\buf1|memory~0_combout\)))) ) ) ) # ( \buf1|memory_rtl_0_bypass\(10) & ( 
-- !\buf1|memory_rtl_0|auto_generated|ram_block1a1\ & ( (\buf1|memory~1_combout\ & (\buf1|memory~0_combout\ & (\resetState~q\ & \camera1|emptyBuffer~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000011100000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf1|ALT_INV_memory~1_combout\,
	datab => \buf1|ALT_INV_memory~0_combout\,
	datac => \ALT_INV_resetState~q\,
	datad => \camera1|ALT_INV_emptyBuffer~combout\,
	datae => \buf1|ALT_INV_memory_rtl_0_bypass\(10),
	dataf => \buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a1\,
	combout => \buf1|outputValue~2_combout\);

-- Location: FF_X33_Y6_N29
\buf1|outputValue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf1|outputValue~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|outputValue\(1));

-- Location: FF_X33_Y6_N41
\inBuffer|d6|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \inBuffer|d5|q~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	ena => \inBuffer|d0|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inBuffer|d6|q~q\);

-- Location: LABCELL_X33_Y6_N48
\u0|curbytein|read_mux_out[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbytein|read_mux_out[1]~6_combout\ = ( \buf1|outputValue\(1) & ( \inBuffer|d6|q~q\ & ( (\u0|empty|Equal0~0_combout\ & (((!\Equal3~0_combout\) # (\buf2|outputValue\(1))) # (\Equal1~0_combout\))) ) ) ) # ( !\buf1|outputValue\(1) & ( \inBuffer|d6|q~q\ 
-- & ( (\u0|empty|Equal0~0_combout\ & (!\Equal1~0_combout\ & ((!\Equal3~0_combout\) # (\buf2|outputValue\(1))))) ) ) ) # ( \buf1|outputValue\(1) & ( !\inBuffer|d6|q~q\ & ( (\u0|empty|Equal0~0_combout\ & (((\Equal3~0_combout\ & \buf2|outputValue\(1))) # 
-- (\Equal1~0_combout\))) ) ) ) # ( !\buf1|outputValue\(1) & ( !\inBuffer|d6|q~q\ & ( (\u0|empty|Equal0~0_combout\ & (!\Equal1~0_combout\ & (\Equal3~0_combout\ & \buf2|outputValue\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000100010001010101000000010001000101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|empty|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_Equal1~0_combout\,
	datac => \ALT_INV_Equal3~0_combout\,
	datad => \buf2|ALT_INV_outputValue\(1),
	datae => \buf1|ALT_INV_outputValue\(1),
	dataf => \inBuffer|d6|ALT_INV_q~q\,
	combout => \u0|curbytein|read_mux_out[1]~6_combout\);

-- Location: FF_X33_Y6_N49
\u0|curbytein|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbytein|read_mux_out[1]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbytein|readdata\(1));

-- Location: FF_X16_Y6_N17
\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|curbytein|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(1));

-- Location: LABCELL_X16_Y6_N12
\u0|mm_interconnect_0|rsp_mux_001|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~24_combout\ = ( \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(1) & ( \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(1) & ( 
-- (!\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(1)) # 
-- (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\)))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(1) & ( \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(1) & ( 
-- (!\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(1)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(1) & ( !\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(1) & ( (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(1)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\))) ) ) ) # ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(1) & ( 
-- !\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(1) & ( (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(1)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(1),
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(1),
	dataf => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(1),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~24_combout\);

-- Location: FF_X21_Y7_N59
\u0|outsignal|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|outsignal|data_out[1]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|outsignal|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|outsignal|data_out\(1));

-- Location: LABCELL_X16_Y6_N30
\u0|outsignal|readdata[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|outsignal|readdata\(1) = ( \u0|outsignal|data_out\(1) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|outsignal|ALT_INV_data_out\(1),
	combout => \u0|outsignal|readdata\(1));

-- Location: FF_X16_Y6_N32
\u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|outsignal|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(1));

-- Location: FF_X15_Y4_N43
\u0|curbyteout|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|curbyteout|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbyteout|data_out\(1));

-- Location: LABCELL_X16_Y6_N33
\u0|curbyteout|readdata[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|readdata\(1) = ( \u0|curbyteout|data_out\(1) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|curbyteout|ALT_INV_data_out\(1),
	combout => \u0|curbyteout|readdata\(1));

-- Location: FF_X16_Y6_N35
\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbyteout|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(1));

-- Location: LABCELL_X17_Y5_N36
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\ = ( \u0|jtag_uart|ien_AE~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|ALT_INV_ien_AE~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: FF_X17_Y5_N37
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LABCELL_X16_Y6_N54
\u0|mm_interconnect_0|rsp_mux_001|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ = ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(1) & (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- ((!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\) # (!\u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(1))))) ) ) ) # ( !\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- ((!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\) # (!\u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(1)))) ) ) ) # ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & ( (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(1) & ((!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\) # 
-- (!\u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(1)))) ) ) ) # ( !\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & ( 
-- (!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\) # (!\u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111000001110000011101110000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_av_readdata_pre\(1),
	datac => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(1),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\);

-- Location: LABCELL_X16_Y6_N24
\u0|mm_interconnect_0|rsp_mux_001|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ = ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux_001|src_payload~24_combout\) # 
-- ((\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(1)))) # (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(1)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ ) ) # ( \u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ & ( 
-- (!\u0|mm_interconnect_0|rsp_mux_001|src_payload~24_combout\) # ((\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(1))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ & ( !\u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111110000001111111111111111111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(1),
	datab => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(1),
	datad => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~24_combout\,
	datae => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_payload~5_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\);

-- Location: FF_X16_Y6_N26
\u0|nios2_processor|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_payload~6_combout\,
	asdata => \u0|nios2_processor|av_ld_byte1_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte0_data\(1));

-- Location: LABCELL_X16_Y6_N18
\u0|nios2_processor|W_rf_wr_data[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[1]~5_combout\ = ( \u0|nios2_processor|av_ld_byte0_data\(1) & ( ((\u0|nios2_processor|W_alu_result\(1) & !\u0|nios2_processor|E_alu_result~1_combout\)) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_processor|av_ld_byte0_data\(1) & ( (\u0|nios2_processor|W_alu_result\(1) & (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & !\u0|nios2_processor|E_alu_result~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000011110011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(1),
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_E_alu_result~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_byte0_data\(1),
	combout => \u0|nios2_processor|W_rf_wr_data[1]~5_combout\);

-- Location: MLABCELL_X21_Y5_N24
\u0|nios2_processor|d_writedata[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_writedata[11]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	combout => \u0|nios2_processor|d_writedata[11]~feeder_combout\);

-- Location: FF_X21_Y5_N25
\u0|nios2_processor|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[11]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(11));

-- Location: LABCELL_X13_Y4_N24
\u0|mm_interconnect_0|cmd_mux|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout\ = ( \u0|nios2_processor|d_writedata\(11) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(11),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout\);

-- Location: FF_X13_Y4_N25
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(11));

-- Location: MLABCELL_X8_Y4_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[11]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[11]~14_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(11) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(11)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(11) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(11),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(11),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[11]~14_combout\);

-- Location: LABCELL_X9_Y2_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~10_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(13))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(13)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(10),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(13),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~10_combout\);

-- Location: FF_X9_Y2_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~10_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(10));

-- Location: LABCELL_X13_Y4_N54
\u0|mm_interconnect_0|cmd_mux|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout\ = (\u0|nios2_processor|d_writedata\(10) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(10),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout\);

-- Location: FF_X13_Y4_N55
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(10));

-- Location: LABCELL_X9_Y2_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[10]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[10]~18_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(10) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(10)) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(10) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(10) & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(10),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(10),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[10]~18_combout\);

-- Location: FF_X9_Y5_N11
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[30]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(30));

-- Location: FF_X13_Y5_N47
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: MLABCELL_X15_Y5_N30
\u0|nios2_processor|F_iw[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[30]~30_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( !\u0|nios2_processor|intr_req~combout\ & ( ((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(30) & 
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(30)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( !\u0|nios2_processor|intr_req~combout\ & ( 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(30) & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(30),
	datab => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(30),
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datae => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	dataf => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	combout => \u0|nios2_processor|F_iw[30]~30_combout\);

-- Location: FF_X15_Y5_N31
\u0|nios2_processor|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[30]~30_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(30));

-- Location: MLABCELL_X21_Y6_N57
\u0|nios2_processor|R_src1[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[11]~7_combout\ = ( \u0|nios2_processor|Add0~21_sumout\ & ( ((!\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # 
-- (\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|D_iw\(15))))) # (\u0|nios2_processor|R_src1~0_combout\) ) ) # ( !\u0|nios2_processor|Add0~21_sumout\ & ( (!\u0|nios2_processor|R_src1~0_combout\ & ((!\u0|nios2_processor|R_src1~1_combout\ & 
-- (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|D_iw\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_processor|ALT_INV_Add0~21_sumout\,
	combout => \u0|nios2_processor|R_src1[11]~7_combout\);

-- Location: FF_X21_Y6_N58
\u0|nios2_processor|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[11]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(11));

-- Location: LABCELL_X27_Y6_N57
\u0|nios2_processor|F_pc_no_crst_nxt[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[9]~1_combout\ = ( \u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ( \u0|nios2_processor|Add2~21_sumout\ ) ) # ( !\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ( \u0|nios2_processor|Add2~21_sumout\ & ( 
-- (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\) # (\u0|nios2_processor|Add0~21_sumout\) ) ) ) # ( \u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ( !\u0|nios2_processor|Add2~21_sumout\ ) ) # ( !\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ( 
-- !\u0|nios2_processor|Add2~21_sumout\ & ( (\u0|nios2_processor|Add0~21_sumout\ & !\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add0~21_sumout\,
	datac => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~21_sumout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[9]~1_combout\);

-- Location: FF_X27_Y6_N58
\u0|nios2_processor|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[9]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(9));

-- Location: MLABCELL_X21_Y3_N3
\u0|mm_interconnect_0|cmd_mux_001|src_data[47]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(47) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_processor|F_pc\(9) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|nios2_processor|F_pc\(9) & ( 
-- (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_processor|W_alu_result\(11)) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|nios2_processor|F_pc\(9) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \u0|nios2_processor|W_alu_result\(11)) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|nios2_processor|F_pc\(9) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|nios2_processor|W_alu_result\(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(11),
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_processor|ALT_INV_F_pc\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(47));

-- Location: FF_X15_Y5_N26
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: MLABCELL_X15_Y5_N3
\u0|nios2_processor|F_iw[25]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[25]~3_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(25) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(25))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(25) & ( 
-- (!\u0|nios2_processor|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(25))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(25),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(25),
	combout => \u0|nios2_processor|F_iw[25]~3_combout\);

-- Location: FF_X15_Y5_N4
\u0|nios2_processor|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[25]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(25));

-- Location: FF_X21_Y7_N35
\u0|nios2_processor|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[10]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(10));

-- Location: MLABCELL_X21_Y7_N30
\u0|nios2_processor|E_logic_result[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[10]~4_combout\ = ( \u0|nios2_processor|E_src2\(10) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(10)))) ) ) # ( !\u0|nios2_processor|E_src2\(10) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(10))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001111110000000000111100001111001111000000111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(10),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(10),
	combout => \u0|nios2_processor|E_logic_result[10]~4_combout\);

-- Location: FF_X23_Y6_N52
\u0|nios2_processor|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[10]~4_combout\,
	asdata => \u0|nios2_processor|E_src1\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(10));

-- Location: LABCELL_X22_Y6_N39
\u0|nios2_processor|E_alu_result[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[10]~5_combout\ = ( \u0|nios2_processor|Add2~17_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # ((\u0|nios2_processor|E_logic_result[10]~4_combout\)))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(10))))) ) ) # ( !\u0|nios2_processor|Add2~17_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|E_logic_result[10]~4_combout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[10]~4_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(10),
	dataf => \u0|nios2_processor|ALT_INV_Add2~17_sumout\,
	combout => \u0|nios2_processor|E_alu_result[10]~5_combout\);

-- Location: FF_X22_Y6_N40
\u0|nios2_processor|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[10]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(10));

-- Location: LABCELL_X13_Y4_N51
\u0|mm_interconnect_0|cmd_mux_001|src_data[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(46) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( ((\u0|nios2_processor|W_alu_result\(10) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1))) # (\u0|nios2_processor|F_pc\(8)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|nios2_processor|W_alu_result\(10) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(8),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(10),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: MLABCELL_X15_Y5_N15
\u0|nios2_processor|F_iw[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[29]~29_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(29) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(29))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(29) & ( 
-- (!\u0|nios2_processor|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(29),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(29),
	combout => \u0|nios2_processor|F_iw[29]~29_combout\);

-- Location: FF_X15_Y5_N16
\u0|nios2_processor|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[29]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(29));

-- Location: FF_X21_Y6_N37
\u0|nios2_processor|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(0));

-- Location: LABCELL_X24_Y7_N21
\u0|nios2_processor|E_mem_byte_en[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_mem_byte_en[1]~3_combout\ = ( \u0|nios2_processor|D_iw\(4) ) # ( !\u0|nios2_processor|D_iw\(4) & ( (!\u0|nios2_processor|Add2~49_sumout\ & ((\u0|nios2_processor|D_iw\(3)) # (\u0|nios2_processor|Add2~53_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000000010111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add2~53_sumout\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datad => \u0|nios2_processor|ALT_INV_Add2~49_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|E_mem_byte_en[1]~3_combout\);

-- Location: FF_X24_Y7_N22
\u0|nios2_processor|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_mem_byte_en[1]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_byteenable\(1));

-- Location: MLABCELL_X15_Y3_N30
\u0|mm_interconnect_0|cmd_mux|src_data[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(33) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) # (\u0|nios2_processor|d_byteenable\(1)) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_byteenable\(1),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(33));

-- Location: FF_X15_Y3_N31
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(1));

-- Location: MLABCELL_X6_Y3_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[1]~3_combout\ = (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|byteenable\(1)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_byteenable\(1),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: FF_X7_Y3_N52
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[31]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(31));

-- Location: MLABCELL_X6_Y2_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~37_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(31) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(31))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(33))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(31) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(31))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(33))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(33),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(31),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(31),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~37_combout\);

-- Location: FF_X6_Y2_N56
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~37_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(32));

-- Location: FF_X8_Y3_N29
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(32),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(32));

-- Location: FF_X8_Y3_N19
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~33_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(32),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(8));

-- Location: MLABCELL_X8_Y3_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~5_sumout\ = SUM(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(9) ) 
-- + ( GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~34\ ))
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~6\ = CARRY(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(9) ) + ( 
-- GND ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(9),
	cin => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~34\,
	sumout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~5_sumout\,
	cout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~6\);

-- Location: FF_X8_Y3_N22
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~5_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(33),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(9));

-- Location: MLABCELL_X6_Y3_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[7]~7_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(9) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(7)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(9) & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ 
-- & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(7),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(9),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: FF_X9_Y5_N34
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[24]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(24));

-- Location: FF_X12_Y5_N55
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LABCELL_X11_Y5_N12
\u0|nios2_processor|F_iw[24]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[24]~2_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(24) & ( \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( (!\u0|nios2_processor|intr_req~combout\ & 
-- ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\) # (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(24)))) ) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(24) & ( 
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(24) & !\u0|nios2_processor|intr_req~combout\) ) ) ) # ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(24) & 
-- ( !\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( (!\u0|nios2_processor|intr_req~combout\ & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110001000100010001000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(24),
	datab => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datae => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(24),
	dataf => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	combout => \u0|nios2_processor|F_iw[24]~2_combout\);

-- Location: FF_X11_Y5_N13
\u0|nios2_processor|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[24]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(24));

-- Location: FF_X21_Y4_N52
\u0|nios2_processor|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[9]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(9));

-- Location: LABCELL_X23_Y6_N33
\u0|nios2_processor|E_logic_result[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[9]~3_combout\ = ( \u0|nios2_processor|R_logic_op\(1) & ( (!\u0|nios2_processor|E_src2\(9) & ((\u0|nios2_processor|E_src1\(9)))) # (\u0|nios2_processor|E_src2\(9) & ((!\u0|nios2_processor|R_logic_op\(0)) # 
-- (!\u0|nios2_processor|E_src1\(9)))) ) ) # ( !\u0|nios2_processor|R_logic_op\(1) & ( (!\u0|nios2_processor|E_src2\(9) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(9))) # (\u0|nios2_processor|E_src2\(9) & 
-- (\u0|nios2_processor|R_logic_op\(0) & \u0|nios2_processor|E_src1\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000101101000000000010101010101111110100101010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_src2\(9),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(9),
	dataf => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_processor|E_logic_result[9]~3_combout\);

-- Location: LABCELL_X22_Y6_N54
\u0|nios2_processor|E_alu_result[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[9]~4_combout\ = ( \u0|nios2_processor|R_ctrl_shift_rot~q\ & ( \u0|nios2_processor|E_shift_rot_result\(9) ) ) # ( !\u0|nios2_processor|R_ctrl_shift_rot~q\ & ( (!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|Add2~13_sumout\))) # (\u0|nios2_processor|R_ctrl_logic~q\ & (\u0|nios2_processor|E_logic_result[9]~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_logic_result[9]~3_combout\,
	datab => \u0|nios2_processor|ALT_INV_Add2~13_sumout\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(9),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	combout => \u0|nios2_processor|E_alu_result[9]~4_combout\);

-- Location: FF_X22_Y6_N55
\u0|nios2_processor|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[9]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(9));

-- Location: MLABCELL_X15_Y3_N3
\u0|mm_interconnect_0|cmd_mux_001|src_data[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(45) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result\(9)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(7) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(7),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(9),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: MLABCELL_X15_Y5_N0
\u0|nios2_processor|F_iw[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[28]~28_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(28) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(28))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(28) & ( 
-- (!\u0|nios2_processor|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000001010001010100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(28),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(28),
	combout => \u0|nios2_processor|F_iw[28]~28_combout\);

-- Location: FF_X15_Y5_N2
\u0|nios2_processor|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[28]~28_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(28));

-- Location: LABCELL_X27_Y6_N9
\u0|nios2_processor|R_src1[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[8]~4_combout\ = ( \u0|nios2_processor|Add0~9_sumout\ & ( ((!\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # 
-- (\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|D_iw\(12)))) # (\u0|nios2_processor|R_src1~0_combout\) ) ) # ( !\u0|nios2_processor|Add0~9_sumout\ & ( (!\u0|nios2_processor|R_src1~0_combout\ & ((!\u0|nios2_processor|R_src1~1_combout\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(8)))) # (\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|D_iw\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(12),
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	dataf => \u0|nios2_processor|ALT_INV_Add0~9_sumout\,
	combout => \u0|nios2_processor|R_src1[8]~4_combout\);

-- Location: FF_X27_Y6_N10
\u0|nios2_processor|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[8]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(8));

-- Location: LABCELL_X23_Y6_N21
\u0|nios2_processor|E_logic_result[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[8]~2_combout\ = ( \u0|nios2_processor|E_src2\(8) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(8)))) ) ) # ( !\u0|nios2_processor|E_src2\(8) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(8))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src1\(8),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(8),
	combout => \u0|nios2_processor|E_logic_result[8]~2_combout\);

-- Location: FF_X23_Y6_N49
\u0|nios2_processor|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[8]~2_combout\,
	asdata => \u0|nios2_processor|E_src1\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(8));

-- Location: LABCELL_X24_Y6_N45
\u0|nios2_processor|E_alu_result[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[8]~3_combout\ = ( \u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|E_logic_result[8]~2_combout\)) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(8)))) ) ) # ( !\u0|nios2_processor|R_ctrl_logic~q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|Add2~9_sumout\)) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_processor|ALT_INV_Add2~9_sumout\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[8]~2_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(8),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	combout => \u0|nios2_processor|E_alu_result[8]~3_combout\);

-- Location: FF_X24_Y6_N46
\u0|nios2_processor|W_alu_result[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[8]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result[8]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y3_N18
\u0|mm_interconnect_0|cmd_mux|src_data[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(44) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_processor|F_pc\(6))) # (\u0|nios2_processor|W_alu_result[8]~DUPLICATE_q\) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_processor|F_pc\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_W_alu_result[8]~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|nios2_processor|ALT_INV_F_pc\(6),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(44));

-- Location: FF_X15_Y3_N19
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(6));

-- Location: MLABCELL_X6_Y3_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[6]~6_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(8) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(6)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(8) & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ 
-- & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(6),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(8),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: FF_X9_Y5_N31
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[23]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(23));

-- Location: FF_X10_Y5_N25
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: MLABCELL_X15_Y5_N21
\u0|nios2_processor|F_iw[23]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[23]~1_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(23) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(23) & 
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\))) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(23) & ( (!\u0|nios2_processor|intr_req~combout\ & 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(23) & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(23),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(23),
	combout => \u0|nios2_processor|F_iw[23]~1_combout\);

-- Location: FF_X15_Y5_N23
\u0|nios2_processor|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[23]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(23));

-- Location: FF_X21_Y7_N20
\u0|nios2_processor|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[7]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(7));

-- Location: LABCELL_X22_Y6_N27
\u0|nios2_processor|E_alu_result[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[7]~2_combout\ = ( \u0|nios2_processor|Add2~5_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # ((\u0|nios2_processor|E_logic_result[7]~1_combout\)))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(7))))) ) ) # ( !\u0|nios2_processor|Add2~5_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|E_logic_result[7]~1_combout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(7),
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[7]~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~5_sumout\,
	combout => \u0|nios2_processor|E_alu_result[7]~2_combout\);

-- Location: FF_X22_Y6_N28
\u0|nios2_processor|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[7]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(7));

-- Location: MLABCELL_X15_Y3_N27
\u0|mm_interconnect_0|cmd_mux_001|src_data[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(43) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(5) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result\(7)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(5) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(5),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: FF_X12_Y5_N46
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[27]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y5_N6
\u0|nios2_processor|F_iw[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[27]~27_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[27]~DUPLICATE_q\ & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(27))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[27]~DUPLICATE_q\ & ( 
-- (!\u0|nios2_processor|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000001010001010100000101000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(27),
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[27]~DUPLICATE_q\,
	combout => \u0|nios2_processor|F_iw[27]~27_combout\);

-- Location: FF_X15_Y5_N8
\u0|nios2_processor|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[27]~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(27));

-- Location: LABCELL_X27_Y5_N21
\u0|nios2_processor|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add0~13_sumout\ = SUM(( \u0|nios2_processor|F_pc\(7) ) + ( GND ) + ( \u0|nios2_processor|Add0~10\ ))
-- \u0|nios2_processor|Add0~14\ = CARRY(( \u0|nios2_processor|F_pc\(7) ) + ( GND ) + ( \u0|nios2_processor|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_F_pc\(7),
	cin => \u0|nios2_processor|Add0~10\,
	sumout => \u0|nios2_processor|Add0~13_sumout\,
	cout => \u0|nios2_processor|Add0~14\);

-- Location: MLABCELL_X21_Y6_N12
\u0|nios2_processor|R_src1[9]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[9]~5_combout\ = ( \u0|nios2_processor|Add0~13_sumout\ & ( ((!\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # 
-- (\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|D_iw\(13))))) # (\u0|nios2_processor|R_src1~0_combout\) ) ) # ( !\u0|nios2_processor|Add0~13_sumout\ & ( (!\u0|nios2_processor|R_src1~0_combout\ & ((!\u0|nios2_processor|R_src1~1_combout\ & 
-- (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(9))) # (\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|D_iw\(13)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(13),
	dataf => \u0|nios2_processor|ALT_INV_Add0~13_sumout\,
	combout => \u0|nios2_processor|R_src1[9]~5_combout\);

-- Location: FF_X21_Y6_N14
\u0|nios2_processor|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[9]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(9));

-- Location: LABCELL_X27_Y6_N12
\u0|nios2_processor|F_pc_no_crst_nxt[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[7]~5_combout\ = ( !\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ( \u0|nios2_processor|Add0~13_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\) # (\u0|nios2_processor|Add2~13_sumout\) ) ) ) # ( 
-- !\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ( !\u0|nios2_processor|Add0~13_sumout\ & ( (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & \u0|nios2_processor|Add2~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000011001111110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add2~13_sumout\,
	datae => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add0~13_sumout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[7]~5_combout\);

-- Location: FF_X27_Y6_N13
\u0|nios2_processor|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[7]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(7));

-- Location: MLABCELL_X21_Y6_N15
\u0|nios2_processor|R_src1[10]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[10]~6_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(10) & ( (!\u0|nios2_processor|R_src1~0_combout\ & ((!\u0|nios2_processor|R_src1~1_combout\) # 
-- ((\u0|nios2_processor|D_iw\(14))))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~17_sumout\)))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(10) & ( 
-- (!\u0|nios2_processor|R_src1~0_combout\ & (\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|D_iw\(14))))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~17_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add0~17_sumout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	combout => \u0|nios2_processor|R_src1[10]~6_combout\);

-- Location: FF_X21_Y6_N16
\u0|nios2_processor|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[10]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(10));

-- Location: LABCELL_X27_Y6_N30
\u0|nios2_processor|F_pc_no_crst_nxt[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[8]~6_combout\ = ( \u0|nios2_processor|Add0~17_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\) # (\u0|nios2_processor|Add2~17_sumout\))) ) ) # ( 
-- !\u0|nios2_processor|Add0~17_sumout\ & ( (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & \u0|nios2_processor|Add2~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_Add2~17_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_Add0~17_sumout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[8]~6_combout\);

-- Location: FF_X27_Y6_N31
\u0|nios2_processor|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[8]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(8));

-- Location: LABCELL_X13_Y4_N48
\u0|mm_interconnect_0|cmd_mux|src_data[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(46) = (!\u0|nios2_processor|F_pc\(8) & (\u0|nios2_processor|W_alu_result\(10) & ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(1))))) # (\u0|nios2_processor|F_pc\(8) & (((\u0|nios2_processor|W_alu_result\(10) & 
-- \u0|mm_interconnect_0|cmd_mux|saved_grant\(1))) # (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(8),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(10),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(46));

-- Location: FF_X13_Y4_N50
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(8));

-- Location: FF_X9_Y5_N13
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[22]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(22));

-- Location: MLABCELL_X15_Y5_N27
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(22) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(22),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\);

-- Location: FF_X15_Y5_N29
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: MLABCELL_X15_Y5_N48
\u0|nios2_processor|F_iw[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[22]~0_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(22) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(22))) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\))) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(22) & ( 
-- (!\u0|nios2_processor|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(22))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(22),
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(22),
	combout => \u0|nios2_processor|F_iw[22]~0_combout\);

-- Location: FF_X15_Y5_N50
\u0|nios2_processor|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[22]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(22));

-- Location: MLABCELL_X15_Y7_N6
\u0|nios2_processor|E_st_data[24]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_st_data[24]~0_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(24) & ( ((!\u0|nios2_processor|D_iw\(3) & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (\u0|nios2_processor|D_iw\(3) & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))) # 
-- (\u0|nios2_processor|D_iw\(4)) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(24) & ( (!\u0|nios2_processor|D_iw\(4) & ((!\u0|nios2_processor|D_iw\(3) & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))) # (\u0|nios2_processor|D_iw\(3) & (\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010000000000011101111111110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datac => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(4),
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	combout => \u0|nios2_processor|E_st_data[24]~0_combout\);

-- Location: FF_X15_Y7_N8
\u0|nios2_processor|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_st_data[24]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(24));

-- Location: MLABCELL_X15_Y7_N0
\u0|mm_interconnect_0|cmd_mux_001|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_d_writedata\(24),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: LABCELL_X11_Y5_N30
\u0|nios2_processor|F_iw[26]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[26]~4_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(26) & ( !\u0|nios2_processor|intr_req~combout\ & ( ((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(26) & 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\)) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(26) & ( !\u0|nios2_processor|intr_req~combout\ 
-- & ( (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(26) & \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(26),
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datae => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(26),
	dataf => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	combout => \u0|nios2_processor|F_iw[26]~4_combout\);

-- Location: FF_X11_Y5_N31
\u0|nios2_processor|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[26]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(26));

-- Location: LABCELL_X17_Y6_N33
\u0|nios2_processor|D_dst_regnum[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[4]~6_combout\ = ( \u0|nios2_processor|D_iw\(21) & ( (\u0|nios2_processor|D_iw\(26)) # (\u0|nios2_processor|D_ctrl_b_is_dst~0_combout\) ) ) # ( !\u0|nios2_processor|D_iw\(21) & ( 
-- (!\u0|nios2_processor|D_ctrl_b_is_dst~0_combout\ & \u0|nios2_processor|D_iw\(26)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(26),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(21),
	combout => \u0|nios2_processor|D_dst_regnum[4]~6_combout\);

-- Location: LABCELL_X17_Y6_N36
\u0|nios2_processor|D_dst_regnum[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[4]~7_combout\ = ( \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( \u0|nios2_processor|D_dst_regnum[4]~6_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( 
-- \u0|nios2_processor|D_dst_regnum[4]~6_combout\ ) ) # ( \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( !\u0|nios2_processor|D_dst_regnum[4]~6_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( 
-- !\u0|nios2_processor|D_dst_regnum[4]~6_combout\ & ( ((!\u0|nios2_processor|D_ctrl_exception~3_combout\) # ((\u0|nios2_processor|Equal101~3_combout\ & \u0|nios2_processor|Equal101~2_combout\))) # 
-- (\u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_Equal101~3_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_exception~3_combout\,
	datad => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_dst_regnum[4]~6_combout\,
	combout => \u0|nios2_processor|D_dst_regnum[4]~7_combout\);

-- Location: FF_X17_Y6_N38
\u0|nios2_processor|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_dst_regnum[4]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_dst_regnum\(4));

-- Location: MLABCELL_X21_Y6_N48
\u0|nios2_processor|R_src1[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[6]~11_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(6) & ( (!\u0|nios2_processor|R_src1~0_combout\ & ((!\u0|nios2_processor|R_src1~1_combout\) # 
-- ((\u0|nios2_processor|D_iw\(10))))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~37_sumout\)))) ) ) # ( !\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(6) & ( 
-- (!\u0|nios2_processor|R_src1~0_combout\ & (\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|D_iw\(10)))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~37_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111101110110000111100010001000011111011101100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(10),
	datac => \u0|nios2_processor|ALT_INV_Add0~37_sumout\,
	datad => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	datae => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|nios2_processor|R_src1[6]~11_combout\);

-- Location: FF_X21_Y6_N50
\u0|nios2_processor|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[6]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(6));

-- Location: LABCELL_X27_Y6_N27
\u0|nios2_processor|F_pc_no_crst_nxt[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[4]~8_combout\ = ( \u0|nios2_processor|Add2~37_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ((\u0|nios2_processor|Add0~37_sumout\) # (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\))) ) ) # ( 
-- !\u0|nios2_processor|Add2~37_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & (!\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & \u0|nios2_processor|Add0~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_Add0~37_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~37_sumout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[4]~8_combout\);

-- Location: FF_X27_Y6_N28
\u0|nios2_processor|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[4]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(4));

-- Location: LABCELL_X27_Y6_N45
\u0|nios2_processor|F_pc_no_crst_nxt[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[5]~3_combout\ = ( !\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ( \u0|nios2_processor|Add2~5_sumout\ & ( (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\) # (\u0|nios2_processor|Add0~5_sumout\) ) ) ) # ( 
-- !\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ( !\u0|nios2_processor|Add2~5_sumout\ & ( (\u0|nios2_processor|Add0~5_sumout\ & !\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000001011111010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add0~5_sumout\,
	datac => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~5_sumout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[5]~3_combout\);

-- Location: FF_X27_Y6_N46
\u0|nios2_processor|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[5]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(5));

-- Location: MLABCELL_X15_Y3_N24
\u0|mm_interconnect_0|cmd_mux|src_data[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(43) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(5) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result\(7)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(5) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(5),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(43));

-- Location: FF_X15_Y3_N25
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(5));

-- Location: MLABCELL_X6_Y3_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[5]~5_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(7) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(5)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(7) & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ 
-- & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(5),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(7),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: FF_X9_Y5_N22
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[9]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(9));

-- Location: FF_X13_Y5_N53
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: MLABCELL_X15_Y5_N39
\u0|nios2_processor|F_iw[9]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[9]~22_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(9) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(9) & 
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\))) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(9) & ( (!\u0|nios2_processor|intr_req~combout\ & 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(9) & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(9),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(9),
	combout => \u0|nios2_processor|F_iw[9]~22_combout\);

-- Location: FF_X15_Y5_N40
\u0|nios2_processor|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[9]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(9));

-- Location: MLABCELL_X21_Y6_N21
\u0|nios2_processor|R_src1[5]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[5]~10_combout\ = ( \u0|nios2_processor|Add0~33_sumout\ & ( ((!\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # 
-- (\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|D_iw\(9)))) # (\u0|nios2_processor|R_src1~0_combout\) ) ) # ( !\u0|nios2_processor|Add0~33_sumout\ & ( (!\u0|nios2_processor|R_src1~0_combout\ & ((!\u0|nios2_processor|R_src1~1_combout\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (\u0|nios2_processor|R_src1~1_combout\ & (\u0|nios2_processor|D_iw\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000100001011000000011111101111110001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(9),
	datac => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	dataf => \u0|nios2_processor|ALT_INV_Add0~33_sumout\,
	combout => \u0|nios2_processor|R_src1[5]~10_combout\);

-- Location: FF_X21_Y6_N22
\u0|nios2_processor|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[5]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(5));

-- Location: LABCELL_X31_Y6_N51
\u0|nios2_processor|F_pc_no_crst_nxt~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt~7_combout\ = ((!\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & (\u0|nios2_processor|Add0~33_sumout\)) # (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & ((\u0|nios2_processor|Add2~33_sumout\)))) # 
-- (\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001111111111010100111111111101010011111111110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add0~33_sumout\,
	datab => \u0|nios2_processor|ALT_INV_Add2~33_sumout\,
	datac => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt~7_combout\);

-- Location: FF_X31_Y6_N52
\u0|nios2_processor|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt~7_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(3));

-- Location: MLABCELL_X15_Y3_N45
\u0|mm_interconnect_0|cmd_mux_001|src_data[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(41) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(3) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(3) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(3),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result[5]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: MLABCELL_X15_Y5_N54
\u0|nios2_processor|F_iw[10]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[10]~18_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(10) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(10))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(10) & ( 
-- (!\u0|nios2_processor|intr_req~combout\ & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(10),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(10),
	combout => \u0|nios2_processor|F_iw[10]~18_combout\);

-- Location: FF_X15_Y5_N55
\u0|nios2_processor|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[10]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(10));

-- Location: MLABCELL_X21_Y7_N15
\u0|nios2_processor|E_src2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[4]~feeder_combout\ = ( \u0|nios2_processor|D_iw\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(10),
	combout => \u0|nios2_processor|E_src2[4]~feeder_combout\);

-- Location: FF_X21_Y7_N16
\u0|nios2_processor|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[4]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(4));

-- Location: LABCELL_X24_Y6_N12
\u0|nios2_processor|E_logic_result[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[4]~0_combout\ = ( \u0|nios2_processor|E_src2\(4) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(4)))) ) ) # ( !\u0|nios2_processor|E_src2\(4) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(4))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001010101100010000101010101010101011001100101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datad => \u0|nios2_processor|ALT_INV_E_src1\(4),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(4),
	combout => \u0|nios2_processor|E_logic_result[4]~0_combout\);

-- Location: LABCELL_X24_Y6_N3
\u0|nios2_processor|E_alu_result[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[4]~0_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(4) & ( ((!\u0|nios2_processor|R_ctrl_logic~q\ & ((\u0|nios2_processor|Add2~1_sumout\))) # (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|E_logic_result[4]~0_combout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(4) & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|Add2~1_sumout\))) # (\u0|nios2_processor|R_ctrl_logic~q\ & (\u0|nios2_processor|E_logic_result[4]~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[4]~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_Add2~1_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(4),
	combout => \u0|nios2_processor|E_alu_result[4]~0_combout\);

-- Location: FF_X24_Y6_N5
\u0|nios2_processor|W_alu_result[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[4]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y4_N36
\u0|mm_interconnect_0|cmd_mux_001|src_data[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(40) = ( \u0|nios2_processor|F_pc\(2) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) ) # ( !\u0|nios2_processor|F_pc\(2) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( 
-- (\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) ) # ( \u0|nios2_processor|F_pc\(2) & ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) ) ) # ( !\u0|nios2_processor|F_pc\(2) & ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( (\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datae => \u0|nios2_processor|ALT_INV_F_pc\(2),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: LABCELL_X16_Y5_N36
\u0|nios2_processor|F_iw[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[5]~12_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( (!\u0|nios2_processor|D_iw[11]~0_combout\) # (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(5))) # (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(5))) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( 
-- (!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111011101010101011101110101111101111111010111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(5),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(5),
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	combout => \u0|nios2_processor|F_iw[5]~12_combout\);

-- Location: FF_X16_Y5_N37
\u0|nios2_processor|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[5]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(5));

-- Location: MLABCELL_X15_Y7_N30
\u0|nios2_processor|Equal2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~12_combout\ = ( !\u0|nios2_processor|D_iw\(3) & ( \u0|nios2_processor|D_iw\(5) & ( (\u0|nios2_processor|D_iw\(2) & (!\u0|nios2_processor|D_iw\(4) & (!\u0|nios2_processor|D_iw\(0) & !\u0|nios2_processor|D_iw\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(3),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(5),
	combout => \u0|nios2_processor|Equal2~12_combout\);

-- Location: LABCELL_X16_Y7_N33
\u0|nios2_processor|D_ctrl_exception~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_exception~3_combout\ = ( \u0|nios2_processor|D_iw\(14) & ( !\u0|nios2_processor|Equal2~12_combout\ ) ) # ( !\u0|nios2_processor|D_iw\(14) & ( !\u0|nios2_processor|Equal2~12_combout\ & ( (!\u0|nios2_processor|Equal2~0_combout\) # 
-- ((!\u0|nios2_processor|D_iw\(12)) # ((!\u0|nios2_processor|Equal101~2_combout\) # (!\u0|nios2_processor|D_iw\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(12),
	datac => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(13),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_processor|ALT_INV_Equal2~12_combout\,
	combout => \u0|nios2_processor|D_ctrl_exception~3_combout\);

-- Location: LABCELL_X17_Y6_N30
\u0|nios2_processor|D_dst_regnum[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[3]~2_combout\ = ( \u0|nios2_processor|D_iw\(25) & ( (!\u0|nios2_processor|D_ctrl_b_is_dst~0_combout\) # (\u0|nios2_processor|D_iw\(20)) ) ) # ( !\u0|nios2_processor|D_iw\(25) & ( 
-- (\u0|nios2_processor|D_ctrl_b_is_dst~0_combout\ & \u0|nios2_processor|D_iw\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(20),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(25),
	combout => \u0|nios2_processor|D_dst_regnum[3]~2_combout\);

-- Location: LABCELL_X17_Y6_N39
\u0|nios2_processor|D_dst_regnum[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[3]~3_combout\ = ( \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( \u0|nios2_processor|D_dst_regnum[3]~2_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( 
-- \u0|nios2_processor|D_dst_regnum[3]~2_combout\ ) ) # ( \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( !\u0|nios2_processor|D_dst_regnum[3]~2_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( 
-- !\u0|nios2_processor|D_dst_regnum[3]~2_combout\ & ( ((!\u0|nios2_processor|D_ctrl_exception~3_combout\) # ((\u0|nios2_processor|Equal101~3_combout\ & \u0|nios2_processor|Equal101~2_combout\))) # 
-- (\u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_Equal101~3_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_ctrl_exception~3_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_dst_regnum[3]~2_combout\,
	combout => \u0|nios2_processor|D_dst_regnum[3]~3_combout\);

-- Location: FF_X17_Y6_N41
\u0|nios2_processor|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_dst_regnum[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_dst_regnum\(3));

-- Location: LABCELL_X27_Y6_N3
\u0|nios2_processor|R_src1[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[4]~2_combout\ = ( \u0|nios2_processor|D_iw\(8) & ( (!\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # 
-- (\u0|nios2_processor|R_src1~1_combout\))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~1_sumout\)))) ) ) # ( !\u0|nios2_processor|D_iw\(8) & ( (!\u0|nios2_processor|R_src1~0_combout\ & (!\u0|nios2_processor|R_src1~1_combout\ & 
-- ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(4))))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add0~1_sumout\,
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(8),
	combout => \u0|nios2_processor|R_src1[4]~2_combout\);

-- Location: FF_X27_Y6_N4
\u0|nios2_processor|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[4]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(4));

-- Location: LABCELL_X27_Y6_N48
\u0|nios2_processor|F_pc_no_crst_nxt[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[2]~2_combout\ = ( \u0|nios2_processor|Add0~1_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\) # (\u0|nios2_processor|Add2~1_sumout\))) ) ) # ( 
-- !\u0|nios2_processor|Add0~1_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & \u0|nios2_processor|Add2~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001010001010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add2~1_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_Add0~1_sumout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[2]~2_combout\);

-- Location: FF_X27_Y6_N49
\u0|nios2_processor|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(2));

-- Location: LABCELL_X9_Y3_N15
\u0|mm_interconnect_0|cmd_mux|src_data[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(40) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_processor|F_pc\(2))) # (\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & \u0|nios2_processor|F_pc\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datac => \u0|nios2_processor|ALT_INV_F_pc\(2),
	datad => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(40));

-- Location: FF_X9_Y3_N17
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(2));

-- Location: LABCELL_X9_Y3_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[2]~2_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(2) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\) ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(2) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[4]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(2),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: FF_X9_Y3_N49
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[22]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(22));

-- Location: LABCELL_X7_Y2_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[22]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(22),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[22]~feeder_combout\);

-- Location: FF_X7_Y2_N13
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[22]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(22));

-- Location: MLABCELL_X6_Y2_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~43_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(22) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(22))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(24))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(22) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(22))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(24))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(24),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(22),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(22),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~43_combout\);

-- Location: FF_X6_Y2_N53
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~43_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(23));

-- Location: LABCELL_X10_Y2_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(23) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(23),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X10_Y2_N5
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(23));

-- Location: FF_X7_Y2_N17
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(23),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(23));

-- Location: MLABCELL_X6_Y2_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~45_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(23) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(23) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(25)) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(23) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(23) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # (\u0|nios2_pro
-- cessor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(25))) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(23) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(23) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # (\u0|nios2_proc
-- essor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(25))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(23) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(23) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(25) & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111010001110111010001110100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(25),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(23),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(23),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~45_combout\);

-- Location: FF_X6_Y2_N32
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~45_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(24));

-- Location: FF_X10_Y2_N23
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(24),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(24));

-- Location: LABCELL_X7_Y2_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[24]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(24) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(24),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[24]~feeder_combout\);

-- Location: FF_X7_Y2_N16
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[24]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(24));

-- Location: MLABCELL_X6_Y2_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~22_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(24) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(26) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(24) & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(24)) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(24) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(26) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(24) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(24) & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010101010111111111001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(26),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(24),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(24),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~22_combout\);

-- Location: FF_X6_Y2_N23
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~22_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(25));

-- Location: LABCELL_X4_Y2_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[25]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(25) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(25),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[25]~feeder_combout\);

-- Location: FF_X4_Y2_N5
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[25]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(25));

-- Location: LABCELL_X4_Y3_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(25) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(1))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~q\))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(25) & ( 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(1))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(1),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_error~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(25),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X4_Y3_N46
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~q\);

-- Location: MLABCELL_X3_Y2_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~21_combout\ = 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~q\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|Mux37~0_combout\)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(35)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110100010001000111010001000100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(35),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_error~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_Mux37~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~21_combout\);

-- Location: FF_X3_Y2_N47
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~21_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(34));

-- Location: FF_X8_Y3_N32
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34));

-- Location: MLABCELL_X8_Y3_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35) & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: FF_X8_Y3_N4
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~13_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(27),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(3));

-- Location: LABCELL_X9_Y3_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[1]~1_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(3) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(1)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(3) & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ 
-- & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(1),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: FF_X9_Y3_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(27));

-- Location: MLABCELL_X6_Y2_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~29_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(29) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(27)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(27)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(29) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(27)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(27),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(27),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(29),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~29_combout\);

-- Location: FF_X6_Y2_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~29_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(28));

-- Location: LABCELL_X10_Y2_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(28) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(28),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X10_Y2_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(28));

-- Location: FF_X8_Y3_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~9_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(28),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(4));

-- Location: FF_X8_Y3_N7
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~9_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(28),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y2_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~13_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(32) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(32) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(32) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~15_combout\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000011011111111111111111110000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[4]~DUPLICATE_q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~15_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(29),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(32),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X9_Y2_N31
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~13_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(29));

-- Location: LABCELL_X7_Y2_N48
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[29]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(29),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[29]~feeder_combout\);

-- Location: FF_X7_Y2_N50
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[29]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(29));

-- Location: MLABCELL_X6_Y2_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~32_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31) & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(29))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(29)))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31) & ( (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(29))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(29)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000000000000001010000010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(29),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(29),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(31),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~32_combout\);

-- Location: FF_X6_Y2_N14
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~32_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(30));

-- Location: FF_X9_Y6_N56
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(30),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(30));

-- Location: FF_X9_Y6_N38
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(30),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(30));

-- Location: LABCELL_X9_Y6_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~34_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(30) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(30) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(30) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(30) & ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(30) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(30) & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(30),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(30),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~34_combout\);

-- Location: LABCELL_X1_Y4_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~36_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~34_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(32) & ( 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31) & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~33_combout\)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~35_combout\) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~34_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(32) & ( 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31) & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~33_combout\)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~34_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(32) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31) & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~33_combout\)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~35_combout\))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~34_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(32) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31) & 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~33_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000011100000011000001011111000011110111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(31),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~35_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr[30]~33_combout\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~34_combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(32),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~36_combout\);

-- Location: FF_X1_Y4_N20
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~36_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31));

-- Location: LABCELL_X10_Y2_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(31)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(31),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: FF_X10_Y2_N22
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(31));

-- Location: LABCELL_X9_Y3_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[28]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(31) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(31),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[28]~feeder_combout\);

-- Location: FF_X9_Y3_N40
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[28]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(28));

-- Location: FF_X7_Y2_N47
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(28),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(28));

-- Location: MLABCELL_X6_Y2_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~31_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(30) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(28))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(28))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(30) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(28))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(28),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(28),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(30),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~31_combout\);

-- Location: FF_X6_Y2_N11
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~31_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(29));

-- Location: FF_X10_Y2_N4
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(29));

-- Location: LABCELL_X9_Y3_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[26]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(29)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(29),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[26]~feeder_combout\);

-- Location: FF_X9_Y3_N10
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[26]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(26));

-- Location: FF_X7_Y2_N53
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(26),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(26));

-- Location: MLABCELL_X6_Y2_N3
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~30_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(26) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(26))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(28))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(26) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(26)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(28))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(26),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(28),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(26),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~30_combout\);

-- Location: FF_X6_Y2_N5
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~30_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(27));

-- Location: FF_X7_Y2_N56
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(25),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(25));

-- Location: MLABCELL_X6_Y2_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~27_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(25) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(25))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(27))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(25) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(25))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(27))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(27),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(25),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(25),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~27_combout\);

-- Location: FF_X6_Y2_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~27_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(26));

-- Location: LABCELL_X10_Y2_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(26) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(26),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X10_Y2_N46
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(26));

-- Location: FF_X8_Y3_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~17_sumout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(26),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2));

-- Location: MLABCELL_X8_Y3_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\ = (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) & 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(4) & 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]~DUPLICATE_q\ & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(2),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(4),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[3]~DUPLICATE_q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\);

-- Location: LABCELL_X9_Y2_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~12_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(12))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(12)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~2_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(9),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(12),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X9_Y2_N11
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~12_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(9));

-- Location: MLABCELL_X8_Y2_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~54_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(11) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(9)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(9)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(11) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(9)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(9),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(9),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(11),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~54_combout\);

-- Location: FF_X8_Y2_N32
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~54_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(10));

-- Location: FF_X9_Y2_N14
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(8));

-- Location: FF_X9_Y2_N29
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(8),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(8));

-- Location: MLABCELL_X8_Y2_N57
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~53_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(8) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(8))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(10))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(8) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(8))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(10),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(8),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(8),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~53_combout\);

-- Location: FF_X8_Y2_N59
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~53_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(9));

-- Location: LABCELL_X7_Y2_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[7]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(7),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[7]~feeder_combout\);

-- Location: FF_X7_Y2_N20
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[7]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(7));

-- Location: MLABCELL_X8_Y2_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~46_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(7) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(7))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(9))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(7) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(7))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(9),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(7),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(7),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~46_combout\);

-- Location: FF_X8_Y2_N56
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~46_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(8));

-- Location: FF_X9_Y2_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(6),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(6));

-- Location: LABCELL_X9_Y2_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~41_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(6) & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(6) 
-- ) ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(6) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(6) & ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(6) & ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(6) 
-- & ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(6),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(6),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~41_combout\);

-- Location: MLABCELL_X8_Y2_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~42_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(7) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(8) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(7) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(8) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(7) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\) # 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & \u0|nios2_process
-- or|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~41_combout\)) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(7) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (\u0|nios2_process
-- or|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_cdr~combout\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~41_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100111100001111110001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_cdr~combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~41_combout\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(7),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~42_combout\);

-- Location: FF_X3_Y2_N32
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(7));

-- Location: MLABCELL_X8_Y2_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~28_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(5) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(5))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(7))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(5) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(5)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(5),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(7),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(5),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~28_combout\);

-- Location: FF_X8_Y2_N14
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~28_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(6));

-- Location: FF_X7_Y2_N19
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(4),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(4));

-- Location: MLABCELL_X8_Y2_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~23_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(4) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(4))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(6))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(4) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(4))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(6),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(4),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(4),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~23_combout\);

-- Location: FF_X8_Y2_N17
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~23_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(5));

-- Location: LABCELL_X7_Y2_N9
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[3]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[3]~feeder_combout\);

-- Location: FF_X7_Y2_N10
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[3]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(3));

-- Location: FF_X9_Y2_N20
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~5_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(3));

-- Location: MLABCELL_X8_Y2_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~13_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(3) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(3))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(5))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(3) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(3))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(5),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(3),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~13_combout\);

-- Location: FF_X8_Y2_N47
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~13_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(4));

-- Location: MLABCELL_X3_Y2_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: FF_X3_Y2_N22
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~q\);

-- Location: MLABCELL_X3_Y2_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~5_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ 
-- & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(0) & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\))) ) ) # ( !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~5_combout\);

-- Location: MLABCELL_X3_Y2_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~6_combout\ = ( \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ 
-- & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0) & ( 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ & 
-- \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|ALT_INV_dreg\(0),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~6_combout\);

-- Location: MLABCELL_X3_Y2_N48
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~7_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~6_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~q\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(1))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~6_combout\ ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~6_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~q\ & ((\altera_internal_jtag~TDIUTAP\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|DRsize.000~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(1))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~6_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000111010001110111111111111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(1),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_DRsize.000~q\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~5_combout\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr~6_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~7_combout\);

-- Location: FF_X3_Y2_N50
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(0));

-- Location: FF_X4_Y2_N49
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(0),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(0));

-- Location: FF_X7_Y2_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(0),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(0));

-- Location: MLABCELL_X8_Y2_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~8_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(0) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(0))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(2))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(0) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(0))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(2),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(0),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(0),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~8_combout\);

-- Location: FF_X8_Y2_N26
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~8_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(1));

-- Location: LABCELL_X4_Y2_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(1),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X4_Y2_N53
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(1));

-- Location: LABCELL_X7_Y2_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[1]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(1),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[1]~feeder_combout\);

-- Location: FF_X7_Y2_N40
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[1]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(1));

-- Location: FF_X9_Y2_N23
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~3_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(1));

-- Location: MLABCELL_X8_Y2_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~11_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(3) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(1)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(1)))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(3) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(1)))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(1),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(1),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~11_combout\);

-- Location: FF_X8_Y2_N29
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~11_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(2));

-- Location: MLABCELL_X8_Y2_N18
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(2),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X8_Y2_N20
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(2));

-- Location: FF_X7_Y2_N7
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(2),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(2));

-- Location: FF_X9_Y2_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~4_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(2));

-- Location: MLABCELL_X8_Y2_N42
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~12_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(2) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(2))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(4))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(2) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(2))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(4),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(2),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(2),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~12_combout\);

-- Location: FF_X8_Y2_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~12_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(3));

-- Location: LABCELL_X4_Y2_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X4_Y2_N14
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(3));

-- Location: LABCELL_X7_Y3_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~feeder_combout\);

-- Location: FF_X7_Y3_N40
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(0));

-- Location: LABCELL_X4_Y3_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[0]~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(0) ) 
-- ) # ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(0),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(0),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: MLABCELL_X8_Y3_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~17_combout\ = (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[3]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(2),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[3]~DUPLICATE_q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~17_combout\);

-- Location: LABCELL_X9_Y2_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~11_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~17_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\)))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~17_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~17_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\)))) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~17_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100111111000111010000110000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(18),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(21),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[4]~DUPLICATE_q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~17_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X9_Y2_N1
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~11_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(18));

-- Location: LABCELL_X7_Y2_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[18]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(18),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[18]~feeder_combout\);

-- Location: FF_X7_Y2_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[18]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(18));

-- Location: MLABCELL_X6_Y2_N45
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~40_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(20) & ( ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(18))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(18))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(20) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- ((!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(18))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(18)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(18),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(18),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(20),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~40_combout\);

-- Location: FF_X6_Y2_N47
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~40_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(19));

-- Location: LABCELL_X4_Y2_N57
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(19),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X4_Y2_N58
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(19));

-- Location: LABCELL_X7_Y3_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[16]~feeder_combout\ = 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(19),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[16]~feeder_combout\);

-- Location: FF_X7_Y3_N31
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[16]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[27]~0_combout\,
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(16));

-- Location: FF_X7_Y2_N14
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(16),
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(16));

-- Location: MLABCELL_X6_Y2_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~18_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(16) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(18) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(16) & ( (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(16)) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(16) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(18) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(16) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(16) & !\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110000111101010101111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(16),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(18),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(16),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~18_combout\);

-- Location: FF_X6_Y2_N41
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~18_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(17));

-- Location: FF_X9_Y6_N4
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(17));

-- Location: FF_X8_Y3_N56
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_wirecell_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(17),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(10));

-- Location: MLABCELL_X8_Y3_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_sumout\ = SUM(( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(10) ) 
-- + ( VCC ) + ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(10),
	cin => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~6\,
	sumout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_sumout\);

-- Location: MLABCELL_X8_Y3_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(17) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_sumout\ & 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(17) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(35) & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(34))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100011000000110010001100000011000000010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(35),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(34),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(17),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: FF_X8_Y3_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\);

-- Location: MLABCELL_X6_Y3_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[0]~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0)) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ 
-- & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(2),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: MLABCELL_X8_Y3_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~16_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(3) & 
-- ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(2),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~16_combout\);

-- Location: LABCELL_X9_Y2_N12
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~9_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(11) ) ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~16_combout\ & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonAReg[4]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_rd_d1~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100000011000000000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(8),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg~16_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonAReg[4]~DUPLICATE_q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(11),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X9_Y2_N13
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg~9_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[8]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y2_N30
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[8]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[8]~17_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg[8]~DUPLICATE_q\ ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(8),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg[8]~DUPLICATE_q\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_data[8]~17_combout\);

-- Location: FF_X9_Y5_N40
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[12]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(12));

-- Location: FF_X10_Y5_N58
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[12]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y5_N9
\u0|nios2_processor|F_iw[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[12]~6_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(12) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[12]~DUPLICATE_q\ & 
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\))) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(12) & ( (!\u0|nios2_processor|intr_req~combout\ & 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[12]~DUPLICATE_q\ & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000100010001010100010001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[12]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(12),
	combout => \u0|nios2_processor|F_iw[12]~6_combout\);

-- Location: FF_X15_Y5_N10
\u0|nios2_processor|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[12]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(12));

-- Location: LABCELL_X17_Y7_N6
\u0|nios2_processor|Equal101~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal101~3_combout\ = ( \u0|nios2_processor|D_iw\(12) & ( (\u0|nios2_processor|Equal2~0_combout\ & (\u0|nios2_processor|D_iw\(15) & (\u0|nios2_processor|D_iw\(14) & \u0|nios2_processor|D_iw\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(14),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(13),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(12),
	combout => \u0|nios2_processor|Equal101~3_combout\);

-- Location: LABCELL_X17_Y6_N48
\u0|nios2_processor|D_dst_regnum[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[2]~8_combout\ = ( \u0|nios2_processor|D_iw\(24) & ( (!\u0|nios2_processor|D_ctrl_b_is_dst~0_combout\) # (\u0|nios2_processor|D_iw\(19)) ) ) # ( !\u0|nios2_processor|D_iw\(24) & ( 
-- (\u0|nios2_processor|D_ctrl_b_is_dst~0_combout\ & \u0|nios2_processor|D_iw\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(19),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(24),
	combout => \u0|nios2_processor|D_dst_regnum[2]~8_combout\);

-- Location: LABCELL_X17_Y6_N15
\u0|nios2_processor|D_dst_regnum[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[2]~9_combout\ = ( \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( \u0|nios2_processor|D_dst_regnum[2]~8_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( 
-- \u0|nios2_processor|D_dst_regnum[2]~8_combout\ ) ) # ( \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( !\u0|nios2_processor|D_dst_regnum[2]~8_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( 
-- !\u0|nios2_processor|D_dst_regnum[2]~8_combout\ & ( ((!\u0|nios2_processor|D_ctrl_exception~3_combout\) # ((\u0|nios2_processor|Equal101~2_combout\ & \u0|nios2_processor|Equal101~3_combout\))) # 
-- (\u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal101~3_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_ctrl_exception~3_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_dst_regnum[2]~8_combout\,
	combout => \u0|nios2_processor|D_dst_regnum[2]~9_combout\);

-- Location: FF_X17_Y6_N17
\u0|nios2_processor|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_dst_regnum[2]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_dst_regnum\(2));

-- Location: FF_X21_Y7_N53
\u0|nios2_processor|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[5]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(5));

-- Location: MLABCELL_X21_Y7_N48
\u0|nios2_processor|E_logic_result[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[5]~8_combout\ = ( \u0|nios2_processor|E_src1\(5) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|E_src2\(5)) # (!\u0|nios2_processor|R_logic_op\(0)))) ) ) # ( !\u0|nios2_processor|E_src1\(5) & ( 
-- (!\u0|nios2_processor|E_src2\(5) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|R_logic_op\(1))) # (\u0|nios2_processor|E_src2\(5) & ((\u0|nios2_processor|R_logic_op\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010100011110000111100001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_src2\(5),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(5),
	combout => \u0|nios2_processor|E_logic_result[5]~8_combout\);

-- Location: LABCELL_X22_Y6_N30
\u0|nios2_processor|E_alu_result[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[5]~9_combout\ = ( \u0|nios2_processor|Add2~33_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # ((\u0|nios2_processor|E_logic_result[5]~8_combout\)))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(5))))) ) ) # ( !\u0|nios2_processor|Add2~33_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|E_logic_result[5]~8_combout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[5]~8_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(5),
	dataf => \u0|nios2_processor|ALT_INV_Add2~33_sumout\,
	combout => \u0|nios2_processor|E_alu_result[5]~9_combout\);

-- Location: FF_X22_Y6_N31
\u0|nios2_processor|W_alu_result[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[5]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y3_N42
\u0|mm_interconnect_0|cmd_mux|src_data[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(41) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(3) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(3) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_W_alu_result[5]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_F_pc\(3),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(41));

-- Location: FF_X15_Y3_N44
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(3));

-- Location: LABCELL_X9_Y3_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(3) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(2) & ( (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~0_combout\ & 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(1) & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~0_combout\ & 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~0_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(1),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(3),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(2),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X11_Y3_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(0));

-- Location: LABCELL_X11_Y3_N33
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~2_combout\ = (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ & 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0) & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0) & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001100000001001000110000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_ready~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~2_combout\);

-- Location: FF_X11_Y3_N34
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~2_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(1));

-- Location: LABCELL_X16_Y5_N51
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[1]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(1),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: FF_X16_Y5_N52
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[1]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LABCELL_X16_Y5_N12
\u0|nios2_processor|F_iw[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[1]~8_combout\ = ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(1) & ( (!\u0|nios2_processor|D_iw[11]~0_combout\) # (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(1))) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\)) ) ) # ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(1) & ( 
-- (!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111011101010101011101110101111101111111010111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(1),
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(1),
	combout => \u0|nios2_processor|F_iw[1]~8_combout\);

-- Location: FF_X16_Y5_N13
\u0|nios2_processor|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[1]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(1));

-- Location: LABCELL_X19_Y7_N6
\u0|nios2_processor|D_ctrl_jmp_direct~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_jmp_direct~0_combout\ = ( !\u0|nios2_processor|D_iw\(5) & ( (!\u0|nios2_processor|D_iw\(1) & (!\u0|nios2_processor|Equal0~0_combout\ & !\u0|nios2_processor|D_iw\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datac => \u0|nios2_processor|ALT_INV_Equal0~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(2),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(5),
	combout => \u0|nios2_processor|D_ctrl_jmp_direct~0_combout\);

-- Location: LABCELL_X17_Y7_N42
\u0|nios2_processor|D_ctrl_uncond_cti_non_br~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_uncond_cti_non_br~0_combout\ = ( \u0|nios2_processor|D_iw\(12) & ( \u0|nios2_processor|D_ctrl_jmp_direct~0_combout\ ) ) # ( !\u0|nios2_processor|D_iw\(12) & ( ((\u0|nios2_processor|Equal101~2_combout\ & 
-- \u0|nios2_processor|Equal2~0_combout\)) # (\u0|nios2_processor|D_ctrl_jmp_direct~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_jmp_direct~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	datad => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(12),
	combout => \u0|nios2_processor|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: FF_X17_Y7_N43
\u0|nios2_processor|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_uncond_cti_non_br~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_uncond_cti_non_br~q\);

-- Location: FF_X19_Y7_N16
\u0|nios2_processor|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|R_ctrl_br_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_br~q\);

-- Location: LABCELL_X22_Y7_N18
\u0|nios2_processor|F_pc_sel_nxt.10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ = ( \u0|nios2_processor|W_cmp_result~q\ & ( \u0|nios2_processor|R_ctrl_br~q\ & ( (!\u0|nios2_processor|R_ctrl_break~q\ & !\u0|nios2_processor|R_ctrl_exception~q\) ) ) ) # ( 
-- !\u0|nios2_processor|W_cmp_result~q\ & ( \u0|nios2_processor|R_ctrl_br~q\ & ( (!\u0|nios2_processor|R_ctrl_break~q\ & (!\u0|nios2_processor|R_ctrl_exception~q\ & \u0|nios2_processor|R_ctrl_uncond_cti_non_br~q\)) ) ) ) # ( 
-- \u0|nios2_processor|W_cmp_result~q\ & ( !\u0|nios2_processor|R_ctrl_br~q\ & ( (!\u0|nios2_processor|R_ctrl_break~q\ & (!\u0|nios2_processor|R_ctrl_exception~q\ & \u0|nios2_processor|R_ctrl_uncond_cti_non_br~q\)) ) ) ) # ( 
-- !\u0|nios2_processor|W_cmp_result~q\ & ( !\u0|nios2_processor|R_ctrl_br~q\ & ( (!\u0|nios2_processor|R_ctrl_break~q\ & (!\u0|nios2_processor|R_ctrl_exception~q\ & \u0|nios2_processor|R_ctrl_uncond_cti_non_br~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_break~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_exception~q\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_uncond_cti_non_br~q\,
	datae => \u0|nios2_processor|ALT_INV_W_cmp_result~q\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_br~q\,
	combout => \u0|nios2_processor|F_pc_sel_nxt.10~0_combout\);

-- Location: LABCELL_X27_Y6_N21
\u0|nios2_processor|F_pc_no_crst_nxt[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[1]~10_combout\ = ( \u0|nios2_processor|Add0~45_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & ((!\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\) # (\u0|nios2_processor|Add2~45_sumout\))) ) ) # ( 
-- !\u0|nios2_processor|Add0~45_sumout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & (\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & \u0|nios2_processor|Add2~45_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101000001010101000000000000010101010000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_Add2~45_sumout\,
	datae => \u0|nios2_processor|ALT_INV_Add0~45_sumout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[1]~10_combout\);

-- Location: FF_X27_Y6_N22
\u0|nios2_processor|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[1]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(1));

-- Location: LABCELL_X19_Y3_N6
\u0|mm_interconnect_0|cmd_mux_001|src_data[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(39) = ( \u0|nios2_processor|W_alu_result\(3) & ( \u0|nios2_processor|F_pc\(1) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) ) ) # ( 
-- !\u0|nios2_processor|W_alu_result\(3) & ( \u0|nios2_processor|F_pc\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) ) ) # ( \u0|nios2_processor|W_alu_result\(3) & ( !\u0|nios2_processor|F_pc\(1) & ( 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	dataf => \u0|nios2_processor|ALT_INV_F_pc\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: MLABCELL_X15_Y5_N18
\u0|nios2_processor|F_iw[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[2]~9_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(2))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(2) & ( (!\u0|nios2_processor|intr_req~combout\ 
-- & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(2),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(2),
	combout => \u0|nios2_processor|F_iw[2]~9_combout\);

-- Location: FF_X15_Y5_N19
\u0|nios2_processor|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[2]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(2));

-- Location: LABCELL_X19_Y7_N54
\u0|nios2_processor|D_ctrl_alu_force_xor~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_alu_force_xor~4_combout\ = ( \u0|nios2_processor|D_iw\(3) & ( (!\u0|nios2_processor|D_iw\(0) & (!\u0|nios2_processor|D_iw\(4) & ((!\u0|nios2_processor|D_iw\(2)) # (\u0|nios2_processor|D_iw\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000101000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(3),
	combout => \u0|nios2_processor|D_ctrl_alu_force_xor~4_combout\);

-- Location: MLABCELL_X21_Y7_N3
\u0|nios2_processor|D_ctrl_alu_subtract~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_alu_subtract~0_combout\ = ( \u0|nios2_processor|D_iw\(14) & ( (\u0|nios2_processor|Equal101~5_combout\ & (!\u0|nios2_processor|D_iw\(15) $ (\u0|nios2_processor|D_iw[11]~DUPLICATE_q\))) ) ) # ( !\u0|nios2_processor|D_iw\(14) & ( 
-- (\u0|nios2_processor|D_iw\(15) & (!\u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & \u0|nios2_processor|Equal101~5_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datac => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_Equal101~5_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(14),
	combout => \u0|nios2_processor|D_ctrl_alu_subtract~0_combout\);

-- Location: LABCELL_X19_Y7_N57
\u0|nios2_processor|D_ctrl_alu_subtract~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_alu_subtract~1_combout\ = ( !\u0|nios2_processor|D_iw\(3) & ( (!\u0|nios2_processor|D_iw\(0) & (\u0|nios2_processor|D_iw\(4) & (!\u0|nios2_processor|D_iw\(2) $ (\u0|nios2_processor|D_iw\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000010000000001000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(4),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(3),
	combout => \u0|nios2_processor|D_ctrl_alu_subtract~1_combout\);

-- Location: MLABCELL_X21_Y7_N0
\u0|nios2_processor|E_alu_sub~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_sub~0_combout\ = ( \u0|nios2_processor|R_valid~DUPLICATE_q\ & ( ((\u0|nios2_processor|D_ctrl_alu_subtract~1_combout\) # (\u0|nios2_processor|D_ctrl_alu_subtract~0_combout\)) # (\u0|nios2_processor|D_ctrl_alu_force_xor~4_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~4_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_alu_subtract~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_ctrl_alu_subtract~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_R_valid~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_alu_sub~0_combout\);

-- Location: FF_X21_Y7_N1
\u0|nios2_processor|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_sub~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_alu_sub~q\);

-- Location: FF_X23_Y6_N13
\u0|nios2_processor|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[2]~10_combout\,
	asdata => \u0|nios2_processor|E_src1\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(2));

-- Location: LABCELL_X24_Y6_N39
\u0|nios2_processor|E_logic_result[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[2]~10_combout\ = ( \u0|nios2_processor|E_src1\(2) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src2\(2)))) ) ) # ( !\u0|nios2_processor|E_src1\(2) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src2\(2))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src2\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src2\(2),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(2),
	combout => \u0|nios2_processor|E_logic_result[2]~10_combout\);

-- Location: LABCELL_X24_Y6_N0
\u0|nios2_processor|E_alu_result[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[2]~11_combout\ = ( \u0|nios2_processor|E_logic_result[2]~10_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|Add2~41_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(2))))) ) ) # ( !\u0|nios2_processor|E_logic_result[2]~10_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|Add2~41_sumout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_Add2~41_sumout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(2),
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[2]~10_combout\,
	combout => \u0|nios2_processor|E_alu_result[2]~11_combout\);

-- Location: FF_X24_Y6_N1
\u0|nios2_processor|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[2]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(2));

-- Location: MLABCELL_X15_Y3_N51
\u0|mm_interconnect_0|cmd_mux_001|src_data[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_data\(38) = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(0) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result\(2)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(0) & \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100110011011101110011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(0),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: LABCELL_X11_Y3_N36
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~1_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0) & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_error~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0) & (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_error~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~1_combout\);

-- Location: FF_X11_Y3_N37
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata~1_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(0));

-- Location: FF_X16_Y4_N58
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: MLABCELL_X15_Y5_N12
\u0|nios2_processor|F_iw[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[0]~7_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(0) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(0))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(0) & ( (!\u0|nios2_processor|intr_req~combout\ 
-- & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(0),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(0),
	combout => \u0|nios2_processor|F_iw[0]~7_combout\);

-- Location: FF_X15_Y5_N13
\u0|nios2_processor|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[0]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(0));

-- Location: MLABCELL_X15_Y7_N42
\u0|nios2_processor|D_ctrl_b_is_dst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_b_is_dst~0_combout\ = ( \u0|nios2_processor|D_iw\(1) & ( \u0|nios2_processor|D_iw\(5) & ( !\u0|nios2_processor|D_iw\(0) ) ) ) # ( !\u0|nios2_processor|D_iw\(1) & ( \u0|nios2_processor|D_iw\(5) & ( (\u0|nios2_processor|D_iw\(2) & 
-- (((!\u0|nios2_processor|D_iw\(3) & !\u0|nios2_processor|D_iw\(4))) # (\u0|nios2_processor|D_iw\(0)))) ) ) ) # ( \u0|nios2_processor|D_iw\(1) & ( !\u0|nios2_processor|D_iw\(5) & ( !\u0|nios2_processor|D_iw\(0) ) ) ) # ( !\u0|nios2_processor|D_iw\(1) & ( 
-- !\u0|nios2_processor|D_iw\(5) & ( (\u0|nios2_processor|D_iw\(0) & \u0|nios2_processor|D_iw\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101010101010101000001101000001011010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(5),
	combout => \u0|nios2_processor|D_ctrl_b_is_dst~0_combout\);

-- Location: LABCELL_X17_Y6_N51
\u0|nios2_processor|D_dst_regnum[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[1]~0_combout\ = ( \u0|nios2_processor|D_iw\(18) & ( (\u0|nios2_processor|D_iw\(23)) # (\u0|nios2_processor|D_ctrl_b_is_dst~0_combout\) ) ) # ( !\u0|nios2_processor|D_iw\(18) & ( 
-- (!\u0|nios2_processor|D_ctrl_b_is_dst~0_combout\ & \u0|nios2_processor|D_iw\(23)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(23),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(18),
	combout => \u0|nios2_processor|D_dst_regnum[1]~0_combout\);

-- Location: LABCELL_X17_Y6_N6
\u0|nios2_processor|D_dst_regnum[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[1]~1_combout\ = ( \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\ ) ) # ( \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( 
-- !\u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( !\u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\ & ( (\u0|nios2_processor|D_dst_regnum[1]~0_combout\ & 
-- (\u0|nios2_processor|D_ctrl_exception~3_combout\ & ((!\u0|nios2_processor|Equal101~2_combout\) # (!\u0|nios2_processor|Equal101~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_dst_regnum[1]~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_exception~3_combout\,
	datad => \u0|nios2_processor|ALT_INV_Equal101~3_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \u0|nios2_processor|D_dst_regnum[1]~1_combout\);

-- Location: FF_X17_Y6_N8
\u0|nios2_processor|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_dst_regnum[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_dst_regnum\(1));

-- Location: FF_X15_Y7_N53
\u0|nios2_processor|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_writedata[8]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(8));

-- Location: MLABCELL_X15_Y7_N54
\u0|mm_interconnect_0|cmd_mux_001|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( \u0|nios2_processor|d_writedata\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_writedata\(8),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: LABCELL_X16_Y5_N9
\u0|nios2_processor|F_iw[11]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[11]~14_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(11) & ( ((!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(11)))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(11) & ( 
-- (!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111001101111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(11),
	datad => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(11),
	combout => \u0|nios2_processor|F_iw[11]~14_combout\);

-- Location: FF_X16_Y5_N10
\u0|nios2_processor|D_iw[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[11]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw[11]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y7_N0
\u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~0_combout\ = ( \u0|nios2_processor|D_iw\(12) & ( (\u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & (!\u0|nios2_processor|D_iw\(14) & \u0|nios2_processor|D_iw\(13))) ) ) # ( !\u0|nios2_processor|D_iw\(12) & ( 
-- (!\u0|nios2_processor|D_iw\(14) & \u0|nios2_processor|D_iw\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(14),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(13),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(12),
	combout => \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LABCELL_X17_Y7_N9
\u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\ = ( \u0|nios2_processor|D_iw\(16) & ( (\u0|nios2_processor|Equal2~0_combout\ & (!\u0|nios2_processor|D_iw\(15) & \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datad => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(16),
	combout => \u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LABCELL_X17_Y6_N54
\u0|nios2_processor|D_dst_regnum[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[0]~4_combout\ = ( \u0|nios2_processor|D_ctrl_b_is_dst~0_combout\ & ( \u0|nios2_processor|D_iw\(17) ) ) # ( !\u0|nios2_processor|D_ctrl_b_is_dst~0_combout\ & ( \u0|nios2_processor|D_iw\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(17),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(22),
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_b_is_dst~0_combout\,
	combout => \u0|nios2_processor|D_dst_regnum[0]~4_combout\);

-- Location: LABCELL_X17_Y6_N12
\u0|nios2_processor|D_dst_regnum[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_dst_regnum[0]~5_combout\ = ( \u0|nios2_processor|D_dst_regnum[0]~4_combout\ & ( \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ ) ) # ( !\u0|nios2_processor|D_dst_regnum[0]~4_combout\ & ( 
-- \u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ ) ) # ( \u0|nios2_processor|D_dst_regnum[0]~4_combout\ & ( !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ ) ) # ( !\u0|nios2_processor|D_dst_regnum[0]~4_combout\ & ( 
-- !\u0|nios2_processor|D_ctrl_implicit_dst_retaddr~0_combout\ & ( ((!\u0|nios2_processor|D_ctrl_exception~3_combout\) # ((\u0|nios2_processor|Equal101~2_combout\ & \u0|nios2_processor|Equal101~3_combout\))) # 
-- (\u0|nios2_processor|D_ctrl_implicit_dst_eretaddr~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_eretaddr~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_exception~3_combout\,
	datad => \u0|nios2_processor|ALT_INV_Equal101~3_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_dst_regnum[0]~4_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \u0|nios2_processor|D_dst_regnum[0]~5_combout\);

-- Location: FF_X17_Y6_N14
\u0|nios2_processor|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_dst_regnum[0]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_dst_regnum\(0));

-- Location: FF_X15_Y7_N46
\u0|nios2_processor|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(0));

-- Location: LABCELL_X11_Y4_N57
\u0|mm_interconnect_0|cmd_mux_001|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = ( \u0|nios2_processor|d_writedata\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_processor|ALT_INV_d_writedata\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: MLABCELL_X15_Y5_N51
\u0|nios2_processor|F_iw[6]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[6]~23_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(6) & ( (!\u0|nios2_processor|intr_req~combout\ & (((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(6))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\))) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(6) & ( (!\u0|nios2_processor|intr_req~combout\ 
-- & (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010101010100000001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(6),
	datad => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(6),
	combout => \u0|nios2_processor|F_iw[6]~23_combout\);

-- Location: FF_X15_Y5_N52
\u0|nios2_processor|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[6]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(6));

-- Location: MLABCELL_X21_Y7_N27
\u0|nios2_processor|E_src2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src2[0]~feeder_combout\ = ( \u0|nios2_processor|D_iw\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(6),
	combout => \u0|nios2_processor|E_src2[0]~feeder_combout\);

-- Location: FF_X21_Y7_N28
\u0|nios2_processor|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src2[0]~feeder_combout\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_src2_lo~0_combout\,
	sload => \u0|nios2_processor|ALT_INV_R_src2_use_imm~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src2\(0));

-- Location: MLABCELL_X28_Y5_N12
\u0|nios2_processor|E_shift_rot_cnt[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_cnt[0]~feeder_combout\ = ( \u0|nios2_processor|E_src2\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(0),
	combout => \u0|nios2_processor|E_shift_rot_cnt[0]~feeder_combout\);

-- Location: MLABCELL_X28_Y5_N42
\u0|nios2_processor|E_shift_rot_cnt[0]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_cnt[0]~_wirecell_combout\ = ( !\u0|nios2_processor|E_shift_rot_cnt\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(0),
	combout => \u0|nios2_processor|E_shift_rot_cnt[0]~_wirecell_combout\);

-- Location: FF_X28_Y5_N13
\u0|nios2_processor|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_cnt[0]~feeder_combout\,
	asdata => \u0|nios2_processor|E_shift_rot_cnt[0]~_wirecell_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|ALT_INV_E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_cnt\(0));

-- Location: LABCELL_X22_Y7_N39
\u0|nios2_processor|Add3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add3~3_combout\ = !\u0|nios2_processor|E_shift_rot_cnt\(0) $ (\u0|nios2_processor|E_shift_rot_cnt\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(0),
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(1),
	combout => \u0|nios2_processor|Add3~3_combout\);

-- Location: FF_X22_Y7_N41
\u0|nios2_processor|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|Add3~3_combout\,
	asdata => \u0|nios2_processor|E_src2\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_cnt\(1));

-- Location: LABCELL_X22_Y7_N36
\u0|nios2_processor|Add3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add3~2_combout\ = ( \u0|nios2_processor|E_shift_rot_cnt\(1) & ( \u0|nios2_processor|E_shift_rot_cnt\(2) ) ) # ( !\u0|nios2_processor|E_shift_rot_cnt\(1) & ( !\u0|nios2_processor|E_shift_rot_cnt\(0) $ 
-- (\u0|nios2_processor|E_shift_rot_cnt\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(0),
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(2),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(1),
	combout => \u0|nios2_processor|Add3~2_combout\);

-- Location: FF_X22_Y7_N37
\u0|nios2_processor|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|Add3~2_combout\,
	asdata => \u0|nios2_processor|E_src2\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_cnt\(2));

-- Location: LABCELL_X22_Y7_N33
\u0|nios2_processor|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add3~1_combout\ = ( \u0|nios2_processor|E_shift_rot_cnt\(1) & ( \u0|nios2_processor|E_shift_rot_cnt\(3) ) ) # ( !\u0|nios2_processor|E_shift_rot_cnt\(1) & ( !\u0|nios2_processor|E_shift_rot_cnt\(3) $ 
-- (((\u0|nios2_processor|E_shift_rot_cnt\(2)) # (\u0|nios2_processor|E_shift_rot_cnt\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001110111100010000111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(0),
	datab => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(2),
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(3),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(1),
	combout => \u0|nios2_processor|Add3~1_combout\);

-- Location: FF_X22_Y7_N35
\u0|nios2_processor|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|Add3~1_combout\,
	asdata => \u0|nios2_processor|E_src2\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_cnt\(3));

-- Location: LABCELL_X22_Y7_N30
\u0|nios2_processor|E_stall~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_stall~1_combout\ = ( !\u0|nios2_processor|E_shift_rot_cnt\(1) & ( (!\u0|nios2_processor|E_shift_rot_cnt\(0) & (!\u0|nios2_processor|E_shift_rot_cnt\(2) & !\u0|nios2_processor|E_shift_rot_cnt\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(0),
	datab => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(2),
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(3),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(1),
	combout => \u0|nios2_processor|E_stall~1_combout\);

-- Location: LABCELL_X22_Y7_N15
\u0|nios2_processor|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add3~0_combout\ = !\u0|nios2_processor|E_stall~1_combout\ $ (!\u0|nios2_processor|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_stall~1_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(4),
	combout => \u0|nios2_processor|Add3~0_combout\);

-- Location: FF_X22_Y7_N17
\u0|nios2_processor|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|Add3~0_combout\,
	asdata => \u0|nios2_processor|E_src2\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_cnt\(4));

-- Location: LABCELL_X22_Y7_N12
\u0|nios2_processor|E_stall~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_stall~2_combout\ = ( \u0|nios2_processor|E_shift_rot_cnt\(4) & ( (\u0|nios2_processor|R_ctrl_shift_rot~q\ & \u0|nios2_processor|E_valid~q\) ) ) # ( !\u0|nios2_processor|E_shift_rot_cnt\(4) & ( (\u0|nios2_processor|R_ctrl_shift_rot~q\ 
-- & (\u0|nios2_processor|E_valid~q\ & ((!\u0|nios2_processor|E_stall~1_combout\) # (\u0|nios2_processor|E_new_inst~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000101000000000100010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datab => \u0|nios2_processor|ALT_INV_E_stall~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_new_inst~q\,
	datad => \u0|nios2_processor|ALT_INV_E_valid~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_cnt\(4),
	combout => \u0|nios2_processor|E_stall~2_combout\);

-- Location: FF_X16_Y4_N17
\u0|nios2_processor|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|av_ld_waiting_for_data_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_waiting_for_data~q\);

-- Location: LABCELL_X16_Y4_N15
\u0|nios2_processor|av_ld_waiting_for_data_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|av_ld_waiting_for_data_nxt~0_combout\ = ( \u0|nios2_processor|d_read~q\ & ( (!\u0|nios2_processor|av_ld_waiting_for_data~q\ & (\u0|nios2_processor|E_new_inst~q\ & (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\))) # 
-- (\u0|nios2_processor|av_ld_waiting_for_data~q\ & (((!\u0|nios2_processor|av_ld_getting_data~6_combout\)))) ) ) # ( !\u0|nios2_processor|d_read~q\ & ( ((\u0|nios2_processor|E_new_inst~q\ & \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\)) # 
-- (\u0|nios2_processor|av_ld_waiting_for_data~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010001111100000001000111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_new_inst~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_getting_data~6_combout\,
	datad => \u0|nios2_processor|ALT_INV_av_ld_waiting_for_data~q\,
	dataf => \u0|nios2_processor|ALT_INV_d_read~q\,
	combout => \u0|nios2_processor|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: LABCELL_X22_Y7_N0
\u0|nios2_processor|E_stall~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_stall~0_combout\ = ( !\u0|nios2_processor|E_new_inst~q\ & ( (!\u0|nios2_processor|E_valid~q\) # ((!\u0|nios2_processor|av_ld_waiting_for_data_nxt~0_combout\ & ((!\u0|nios2_processor|av_ld_aligning_data_nxt~0_combout\) # 
-- (\u0|nios2_processor|D_iw\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110011111100111011001111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_av_ld_aligning_data_nxt~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_E_valid~q\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_waiting_for_data_nxt~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_iw\(4),
	dataf => \u0|nios2_processor|ALT_INV_E_new_inst~q\,
	combout => \u0|nios2_processor|E_stall~0_combout\);

-- Location: LABCELL_X22_Y7_N57
\u0|nios2_processor|E_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_valid~0_combout\ = ( \u0|nios2_processor|R_valid~DUPLICATE_q\ ) # ( !\u0|nios2_processor|R_valid~DUPLICATE_q\ & ( (((\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & !\u0|nios2_processor|E_stall~0_combout\)) # 
-- (\u0|nios2_processor|E_st_stall~combout\)) # (\u0|nios2_processor|E_stall~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100111111011111110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_E_stall~2_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_st_stall~combout\,
	datad => \u0|nios2_processor|ALT_INV_E_stall~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_R_valid~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_valid~0_combout\);

-- Location: FF_X22_Y7_N59
\u0|nios2_processor|E_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_valid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_valid~q\);

-- Location: LABCELL_X17_Y7_N54
\u0|nios2_processor|D_ctrl_retaddr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_retaddr~0_combout\ = ( \u0|nios2_processor|D_iw\(12) & ( (\u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & (!\u0|nios2_processor|D_iw\(14) & !\u0|nios2_processor|D_iw\(15))) ) ) # ( !\u0|nios2_processor|D_iw\(12) & ( 
-- !\u0|nios2_processor|D_iw\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(14),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(15),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(12),
	combout => \u0|nios2_processor|D_ctrl_retaddr~0_combout\);

-- Location: LABCELL_X16_Y7_N51
\u0|nios2_processor|D_ctrl_exception~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_exception~0_combout\ = ( \u0|nios2_processor|D_ctrl_exception~3_combout\ & ( (!\u0|nios2_processor|Equal101~3_combout\) # (!\u0|nios2_processor|Equal101~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal101~3_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal101~2_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_exception~3_combout\,
	combout => \u0|nios2_processor|D_ctrl_exception~0_combout\);

-- Location: LABCELL_X16_Y7_N36
\u0|nios2_processor|D_ctrl_retaddr~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_retaddr~3_combout\ = ( \u0|nios2_processor|Equal2~0_combout\ & ( \u0|nios2_processor|D_ctrl_exception~0_combout\ & ( (!\u0|nios2_processor|D_ctrl_retaddr~2_combout\) # ((\u0|nios2_processor|D_iw\(16) & 
-- (\u0|nios2_processor|D_iw\(13) & \u0|nios2_processor|D_ctrl_retaddr~0_combout\))) ) ) ) # ( !\u0|nios2_processor|Equal2~0_combout\ & ( \u0|nios2_processor|D_ctrl_exception~0_combout\ & ( !\u0|nios2_processor|D_ctrl_retaddr~2_combout\ ) ) ) # ( 
-- \u0|nios2_processor|Equal2~0_combout\ & ( !\u0|nios2_processor|D_ctrl_exception~0_combout\ ) ) # ( !\u0|nios2_processor|Equal2~0_combout\ & ( !\u0|nios2_processor|D_ctrl_exception~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101010101010101010101010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_retaddr~2_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(16),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(13),
	datad => \u0|nios2_processor|ALT_INV_D_ctrl_retaddr~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_exception~0_combout\,
	combout => \u0|nios2_processor|D_ctrl_retaddr~3_combout\);

-- Location: FF_X16_Y7_N37
\u0|nios2_processor|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_retaddr~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_retaddr~q\);

-- Location: LABCELL_X22_Y7_N51
\u0|nios2_processor|R_src1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1~0_combout\ = ( \u0|nios2_processor|R_ctrl_retaddr~q\ & ( \u0|nios2_processor|R_valid~DUPLICATE_q\ ) ) # ( !\u0|nios2_processor|R_ctrl_retaddr~q\ & ( \u0|nios2_processor|R_valid~DUPLICATE_q\ & ( (\u0|nios2_processor|E_valid~q\ & 
-- \u0|nios2_processor|R_ctrl_br~q\) ) ) ) # ( \u0|nios2_processor|R_ctrl_retaddr~q\ & ( !\u0|nios2_processor|R_valid~DUPLICATE_q\ & ( (\u0|nios2_processor|E_valid~q\ & \u0|nios2_processor|R_ctrl_br~q\) ) ) ) # ( !\u0|nios2_processor|R_ctrl_retaddr~q\ & ( 
-- !\u0|nios2_processor|R_valid~DUPLICATE_q\ & ( (\u0|nios2_processor|E_valid~q\ & \u0|nios2_processor|R_ctrl_br~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_valid~q\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_br~q\,
	datae => \u0|nios2_processor|ALT_INV_R_ctrl_retaddr~q\,
	dataf => \u0|nios2_processor|ALT_INV_R_valid~DUPLICATE_q\,
	combout => \u0|nios2_processor|R_src1~0_combout\);

-- Location: LABCELL_X27_Y6_N6
\u0|nios2_processor|R_src1[7]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_src1[7]~3_combout\ = ( \u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(7))) # 
-- (\u0|nios2_processor|R_src1~1_combout\))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~5_sumout\)))) ) ) # ( !\u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_src1~0_combout\ & 
-- (!\u0|nios2_processor|R_src1~1_combout\ & ((\u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(7))))) # (\u0|nios2_processor|R_src1~0_combout\ & (((\u0|nios2_processor|Add0~5_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_src1~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_R_src1~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add0~5_sumout\,
	datad => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	dataf => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	combout => \u0|nios2_processor|R_src1[7]~3_combout\);

-- Location: FF_X27_Y6_N7
\u0|nios2_processor|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_src1[7]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(7));

-- Location: LABCELL_X23_Y6_N18
\u0|nios2_processor|E_logic_result[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[7]~1_combout\ = ( \u0|nios2_processor|E_src2\(7) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(7)))) ) ) # ( !\u0|nios2_processor|E_src2\(7) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(7))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src1\(7),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(7),
	combout => \u0|nios2_processor|E_logic_result[7]~1_combout\);

-- Location: MLABCELL_X21_Y7_N6
\u0|nios2_processor|E_logic_result[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[6]~9_combout\ = ( \u0|nios2_processor|R_logic_op\(1) & ( (!\u0|nios2_processor|E_src2\(6) & (\u0|nios2_processor|E_src1\(6))) # (\u0|nios2_processor|E_src2\(6) & ((!\u0|nios2_processor|E_src1\(6)) # 
-- (!\u0|nios2_processor|R_logic_op\(0)))) ) ) # ( !\u0|nios2_processor|R_logic_op\(1) & ( (!\u0|nios2_processor|E_src2\(6) & (!\u0|nios2_processor|E_src1\(6) & !\u0|nios2_processor|R_logic_op\(0))) # (\u0|nios2_processor|E_src2\(6) & 
-- (\u0|nios2_processor|E_src1\(6) & \u0|nios2_processor|R_logic_op\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000110000001100000011000000101110110011101100111011001110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_src2\(6),
	datab => \u0|nios2_processor|ALT_INV_E_src1\(6),
	datac => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	dataf => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	combout => \u0|nios2_processor|E_logic_result[6]~9_combout\);

-- Location: LABCELL_X22_Y6_N42
\u0|nios2_processor|Equal122~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal122~3_combout\ = ( !\u0|nios2_processor|E_logic_result[6]~9_combout\ & ( !\u0|nios2_processor|E_logic_result[9]~3_combout\ & ( (!\u0|nios2_processor|E_logic_result[7]~1_combout\ & 
-- (!\u0|nios2_processor|E_logic_result[10]~4_combout\ & (!\u0|nios2_processor|E_logic_result[5]~8_combout\ & !\u0|nios2_processor|E_logic_result[8]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_logic_result[7]~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_E_logic_result[10]~4_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[5]~8_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[8]~2_combout\,
	datae => \u0|nios2_processor|ALT_INV_E_logic_result[6]~9_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[9]~3_combout\,
	combout => \u0|nios2_processor|Equal122~3_combout\);

-- Location: LABCELL_X24_Y6_N33
\u0|nios2_processor|E_logic_result[13]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[13]~7_combout\ = ( \u0|nios2_processor|E_src1\(13) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src2\(13)))) ) ) # ( !\u0|nios2_processor|E_src1\(13) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src2\(13))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src2\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src2\(13),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(13),
	combout => \u0|nios2_processor|E_logic_result[13]~7_combout\);

-- Location: LABCELL_X24_Y6_N15
\u0|nios2_processor|E_logic_result[11]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[11]~5_combout\ = ( \u0|nios2_processor|E_src2\(11) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src1\(11)))) ) ) # ( !\u0|nios2_processor|E_src2\(11) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src1\(11))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src1\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src1\(11),
	dataf => \u0|nios2_processor|ALT_INV_E_src2\(11),
	combout => \u0|nios2_processor|E_logic_result[11]~5_combout\);

-- Location: LABCELL_X24_Y6_N27
\u0|nios2_processor|Equal122~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal122~2_combout\ = ( !\u0|nios2_processor|E_logic_result[2]~10_combout\ & ( !\u0|nios2_processor|E_logic_result[3]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_logic_result[3]~11_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[2]~10_combout\,
	combout => \u0|nios2_processor|Equal122~2_combout\);

-- Location: LABCELL_X24_Y6_N6
\u0|nios2_processor|Equal122~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal122~4_combout\ = ( \u0|nios2_processor|Equal122~2_combout\ & ( !\u0|nios2_processor|E_logic_result[4]~0_combout\ & ( (\u0|nios2_processor|Equal122~3_combout\ & (!\u0|nios2_processor|E_logic_result[12]~6_combout\ & 
-- (!\u0|nios2_processor|E_logic_result[13]~7_combout\ & !\u0|nios2_processor|E_logic_result[11]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal122~3_combout\,
	datab => \u0|nios2_processor|ALT_INV_E_logic_result[12]~6_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[13]~7_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[11]~5_combout\,
	datae => \u0|nios2_processor|ALT_INV_Equal122~2_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[4]~0_combout\,
	combout => \u0|nios2_processor|Equal122~4_combout\);

-- Location: LABCELL_X24_Y7_N54
\u0|nios2_processor|Equal122~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal122~6_combout\ = ( !\u0|nios2_processor|E_logic_result[21]~27_combout\ & ( !\u0|nios2_processor|E_logic_result[20]~28_combout\ & ( (!\u0|nios2_processor|E_logic_result[18]~29_combout\ & 
-- (!\u0|nios2_processor|E_logic_result[17]~30_combout\ & (!\u0|nios2_processor|E_logic_result[16]~31_combout\ & !\u0|nios2_processor|E_logic_result[1]~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_logic_result[18]~29_combout\,
	datab => \u0|nios2_processor|ALT_INV_E_logic_result[17]~30_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[16]~31_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[1]~26_combout\,
	datae => \u0|nios2_processor|ALT_INV_E_logic_result[21]~27_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[20]~28_combout\,
	combout => \u0|nios2_processor|Equal122~6_combout\);

-- Location: LABCELL_X23_Y5_N45
\u0|nios2_processor|Equal122~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal122~5_combout\ = ( !\u0|nios2_processor|E_logic_result[30]~25_combout\ & ( !\u0|nios2_processor|E_logic_result[31]~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[31]~24_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[30]~25_combout\,
	combout => \u0|nios2_processor|Equal122~5_combout\);

-- Location: LABCELL_X23_Y5_N6
\u0|nios2_processor|Equal122~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal122~7_combout\ = ( !\u0|nios2_processor|E_logic_result[14]~21_combout\ & ( !\u0|nios2_processor|E_logic_result[0]~23_combout\ & ( (\u0|nios2_processor|Equal122~6_combout\ & (!\u0|nios2_processor|E_logic_result[19]~22_combout\ & 
-- (!\u0|nios2_processor|E_logic_result[15]~20_combout\ & \u0|nios2_processor|Equal122~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal122~6_combout\,
	datab => \u0|nios2_processor|ALT_INV_E_logic_result[19]~22_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[15]~20_combout\,
	datad => \u0|nios2_processor|ALT_INV_Equal122~5_combout\,
	datae => \u0|nios2_processor|ALT_INV_E_logic_result[14]~21_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[0]~23_combout\,
	combout => \u0|nios2_processor|Equal122~7_combout\);

-- Location: LABCELL_X23_Y5_N3
\u0|nios2_processor|Equal122~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal122~0_combout\ = ( !\u0|nios2_processor|E_logic_result[27]~18_combout\ & ( (!\u0|nios2_processor|E_logic_result[26]~19_combout\ & (!\u0|nios2_processor|E_logic_result[29]~16_combout\ & 
-- !\u0|nios2_processor|E_logic_result[28]~17_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_logic_result[26]~19_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[29]~16_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[28]~17_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[27]~18_combout\,
	combout => \u0|nios2_processor|Equal122~0_combout\);

-- Location: LABCELL_X23_Y5_N54
\u0|nios2_processor|Equal122~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal122~1_combout\ = ( !\u0|nios2_processor|E_logic_result[23]~14_combout\ & ( (!\u0|nios2_processor|E_logic_result[24]~13_combout\ & (!\u0|nios2_processor|E_logic_result[25]~12_combout\ & 
-- (!\u0|nios2_processor|E_logic_result[22]~15_combout\ & \u0|nios2_processor|Equal122~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_logic_result[24]~13_combout\,
	datab => \u0|nios2_processor|ALT_INV_E_logic_result[25]~12_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[22]~15_combout\,
	datad => \u0|nios2_processor|ALT_INV_Equal122~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[23]~14_combout\,
	combout => \u0|nios2_processor|Equal122~1_combout\);

-- Location: LABCELL_X23_Y5_N24
\u0|nios2_processor|D_logic_op_raw[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_logic_op_raw[1]~0_combout\ = ( \u0|nios2_processor|D_iw\(4) & ( (!\u0|nios2_processor|Equal2~0_combout\) # (\u0|nios2_processor|D_iw\(15)) ) ) # ( !\u0|nios2_processor|D_iw\(4) & ( (\u0|nios2_processor|D_iw\(15) & 
-- \u0|nios2_processor|Equal2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datad => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|D_logic_op_raw[1]~0_combout\);

-- Location: FF_X23_Y5_N25
\u0|nios2_processor|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_logic_op_raw[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_compare_op\(1));

-- Location: FF_X23_Y5_N59
\u0|nios2_processor|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_logic_op_raw[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_compare_op\(0));

-- Location: MLABCELL_X25_Y5_N39
\u0|nios2_processor|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Add2~57_sumout\ = SUM(( \u0|nios2_processor|E_alu_sub~q\ ) + ( GND ) + ( \u0|nios2_processor|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_alu_sub~q\,
	cin => \u0|nios2_processor|Add2~66\,
	sumout => \u0|nios2_processor|Add2~57_sumout\);

-- Location: LABCELL_X23_Y5_N30
\u0|nios2_processor|E_cmp_result~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_cmp_result~0_combout\ = ( \u0|nios2_processor|R_compare_op\(0) & ( \u0|nios2_processor|Add2~57_sumout\ & ( (\u0|nios2_processor|R_compare_op\(1) & ((!\u0|nios2_processor|Equal122~4_combout\) # 
-- ((!\u0|nios2_processor|Equal122~7_combout\) # (!\u0|nios2_processor|Equal122~1_combout\)))) ) ) ) # ( !\u0|nios2_processor|R_compare_op\(0) & ( \u0|nios2_processor|Add2~57_sumout\ & ( ((\u0|nios2_processor|Equal122~4_combout\ & 
-- (\u0|nios2_processor|Equal122~7_combout\ & \u0|nios2_processor|Equal122~1_combout\))) # (\u0|nios2_processor|R_compare_op\(1)) ) ) ) # ( \u0|nios2_processor|R_compare_op\(0) & ( !\u0|nios2_processor|Add2~57_sumout\ & ( 
-- (!\u0|nios2_processor|Equal122~4_combout\) # ((!\u0|nios2_processor|Equal122~7_combout\) # ((!\u0|nios2_processor|Equal122~1_combout\) # (!\u0|nios2_processor|R_compare_op\(1)))) ) ) ) # ( !\u0|nios2_processor|R_compare_op\(0) & ( 
-- !\u0|nios2_processor|Add2~57_sumout\ & ( (\u0|nios2_processor|Equal122~4_combout\ & (\u0|nios2_processor|Equal122~7_combout\ & (\u0|nios2_processor|Equal122~1_combout\ & !\u0|nios2_processor|R_compare_op\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111000000001111111110000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal122~4_combout\,
	datab => \u0|nios2_processor|ALT_INV_Equal122~7_combout\,
	datac => \u0|nios2_processor|ALT_INV_Equal122~1_combout\,
	datad => \u0|nios2_processor|ALT_INV_R_compare_op\(1),
	datae => \u0|nios2_processor|ALT_INV_R_compare_op\(0),
	dataf => \u0|nios2_processor|ALT_INV_Add2~57_sumout\,
	combout => \u0|nios2_processor|E_cmp_result~0_combout\);

-- Location: FF_X23_Y5_N31
\u0|nios2_processor|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_cmp_result~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_cmp_result~q\);

-- Location: LABCELL_X17_Y7_N21
\u0|nios2_processor|D_ctrl_crst~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_crst~0_combout\ = ( \u0|nios2_processor|D_iw\(16) & ( \u0|nios2_processor|Equal101~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_Equal101~3_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(16),
	combout => \u0|nios2_processor|D_ctrl_crst~0_combout\);

-- Location: FF_X17_Y7_N22
\u0|nios2_processor|R_ctrl_crst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_crst~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_crst~q\);

-- Location: LABCELL_X18_Y7_N39
\u0|nios2_processor|W_estatus_reg_inst_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_estatus_reg_inst_nxt~0_combout\ = ( \u0|nios2_processor|D_iw\(6) & ( (\u0|nios2_processor|R_ctrl_wrctl_inst~q\ & (!\u0|nios2_processor|D_iw\(7) & !\u0|nios2_processor|D_iw\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_wrctl_inst~q\,
	datac => \u0|nios2_processor|ALT_INV_D_iw\(7),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(8),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(6),
	combout => \u0|nios2_processor|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LABCELL_X18_Y7_N6
\u0|nios2_processor|W_estatus_reg_inst_nxt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_estatus_reg_inst_nxt~1_combout\ = ( \u0|nios2_processor|W_estatus_reg~q\ & ( \u0|nios2_processor|W_estatus_reg_inst_nxt~0_combout\ & ( (!\u0|nios2_processor|R_ctrl_crst~q\ & ((!\u0|nios2_processor|R_ctrl_exception~q\ & 
-- ((\u0|nios2_processor|E_src1\(0)))) # (\u0|nios2_processor|R_ctrl_exception~q\ & (\u0|nios2_processor|W_status_reg_pie~q\)))) ) ) ) # ( !\u0|nios2_processor|W_estatus_reg~q\ & ( \u0|nios2_processor|W_estatus_reg_inst_nxt~0_combout\ & ( 
-- (!\u0|nios2_processor|R_ctrl_crst~q\ & ((!\u0|nios2_processor|R_ctrl_exception~q\ & ((\u0|nios2_processor|E_src1\(0)))) # (\u0|nios2_processor|R_ctrl_exception~q\ & (\u0|nios2_processor|W_status_reg_pie~q\)))) ) ) ) # ( 
-- \u0|nios2_processor|W_estatus_reg~q\ & ( !\u0|nios2_processor|W_estatus_reg_inst_nxt~0_combout\ & ( (!\u0|nios2_processor|R_ctrl_crst~q\ & ((!\u0|nios2_processor|R_ctrl_exception~q\) # (\u0|nios2_processor|W_status_reg_pie~q\))) ) ) ) # ( 
-- !\u0|nios2_processor|W_estatus_reg~q\ & ( !\u0|nios2_processor|W_estatus_reg_inst_nxt~0_combout\ & ( (\u0|nios2_processor|W_status_reg_pie~q\ & (!\u0|nios2_processor|R_ctrl_crst~q\ & \u0|nios2_processor|R_ctrl_exception~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000111100000101000000110000010100000011000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_status_reg_pie~q\,
	datab => \u0|nios2_processor|ALT_INV_E_src1\(0),
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_crst~q\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_exception~q\,
	datae => \u0|nios2_processor|ALT_INV_W_estatus_reg~q\,
	dataf => \u0|nios2_processor|ALT_INV_W_estatus_reg_inst_nxt~0_combout\,
	combout => \u0|nios2_processor|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X18_Y7_N7
\u0|nios2_processor|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_estatus_reg~q\);

-- Location: LABCELL_X18_Y7_N15
\u0|nios2_processor|W_status_reg_pie_inst_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_status_reg_pie_inst_nxt~0_combout\ = ( \u0|nios2_processor|E_src1\(0) & ( \u0|nios2_processor|W_status_reg_pie~q\ ) ) # ( !\u0|nios2_processor|E_src1\(0) & ( \u0|nios2_processor|W_status_reg_pie~q\ & ( 
-- (!\u0|nios2_processor|R_ctrl_wrctl_inst~q\) # (((\u0|nios2_processor|D_iw\(6)) # (\u0|nios2_processor|D_iw\(7))) # (\u0|nios2_processor|D_iw\(8))) ) ) ) # ( \u0|nios2_processor|E_src1\(0) & ( !\u0|nios2_processor|W_status_reg_pie~q\ & ( 
-- (\u0|nios2_processor|R_ctrl_wrctl_inst~q\ & (!\u0|nios2_processor|D_iw\(8) & (!\u0|nios2_processor|D_iw\(7) & !\u0|nios2_processor|D_iw\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000010111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_wrctl_inst~q\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(8),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(7),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(6),
	datae => \u0|nios2_processor|ALT_INV_E_src1\(0),
	dataf => \u0|nios2_processor|ALT_INV_W_status_reg_pie~q\,
	combout => \u0|nios2_processor|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LABCELL_X18_Y7_N33
\u0|nios2_processor|W_status_reg_pie_inst_nxt~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_status_reg_pie_inst_nxt~1_combout\ = (!\u0|nios2_processor|R_ctrl_break~q\ & (!\u0|nios2_processor|R_ctrl_exception~q\ & !\u0|nios2_processor|R_ctrl_crst~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_break~q\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_exception~q\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_crst~q\,
	combout => \u0|nios2_processor|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LABCELL_X18_Y7_N30
\u0|nios2_processor|E_wrctl_bstatus~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_wrctl_bstatus~0_combout\ = ( \u0|nios2_processor|R_ctrl_wrctl_inst~q\ & ( (\u0|nios2_processor|D_iw\(7) & (!\u0|nios2_processor|D_iw\(6) & !\u0|nios2_processor|D_iw\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(7),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(6),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(8),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_wrctl_inst~q\,
	combout => \u0|nios2_processor|E_wrctl_bstatus~0_combout\);

-- Location: LABCELL_X18_Y7_N42
\u0|nios2_processor|W_bstatus_reg_inst_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_bstatus_reg_inst_nxt~0_combout\ = ( \u0|nios2_processor|E_wrctl_bstatus~0_combout\ & ( (!\u0|nios2_processor|R_ctrl_break~q\ & ((\u0|nios2_processor|E_src1\(0)))) # (\u0|nios2_processor|R_ctrl_break~q\ & 
-- (\u0|nios2_processor|W_status_reg_pie~q\)) ) ) # ( !\u0|nios2_processor|E_wrctl_bstatus~0_combout\ & ( (!\u0|nios2_processor|R_ctrl_break~q\ & ((\u0|nios2_processor|W_bstatus_reg~q\))) # (\u0|nios2_processor|R_ctrl_break~q\ & 
-- (\u0|nios2_processor|W_status_reg_pie~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_status_reg_pie~q\,
	datab => \u0|nios2_processor|ALT_INV_E_src1\(0),
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_break~q\,
	datad => \u0|nios2_processor|ALT_INV_W_bstatus_reg~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_wrctl_bstatus~0_combout\,
	combout => \u0|nios2_processor|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: FF_X18_Y7_N44
\u0|nios2_processor|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|W_bstatus_reg_inst_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_bstatus_reg~q\);

-- Location: LABCELL_X18_Y7_N48
\u0|nios2_processor|W_status_reg_pie_inst_nxt~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_status_reg_pie_inst_nxt~2_combout\ = ( \u0|nios2_processor|Equal101~7_combout\ & ( \u0|nios2_processor|W_bstatus_reg~q\ & ( (\u0|nios2_processor|W_status_reg_pie_inst_nxt~1_combout\ & ((!\u0|nios2_processor|Equal101~6_combout\) # 
-- (\u0|nios2_processor|W_estatus_reg~q\))) ) ) ) # ( !\u0|nios2_processor|Equal101~7_combout\ & ( \u0|nios2_processor|W_bstatus_reg~q\ & ( (\u0|nios2_processor|W_status_reg_pie_inst_nxt~1_combout\ & ((!\u0|nios2_processor|Equal101~6_combout\ & 
-- ((\u0|nios2_processor|W_status_reg_pie_inst_nxt~0_combout\))) # (\u0|nios2_processor|Equal101~6_combout\ & (\u0|nios2_processor|W_estatus_reg~q\)))) ) ) ) # ( \u0|nios2_processor|Equal101~7_combout\ & ( !\u0|nios2_processor|W_bstatus_reg~q\ & ( 
-- (\u0|nios2_processor|W_estatus_reg~q\ & (\u0|nios2_processor|W_status_reg_pie_inst_nxt~1_combout\ & \u0|nios2_processor|Equal101~6_combout\)) ) ) ) # ( !\u0|nios2_processor|Equal101~7_combout\ & ( !\u0|nios2_processor|W_bstatus_reg~q\ & ( 
-- (\u0|nios2_processor|W_status_reg_pie_inst_nxt~1_combout\ & ((!\u0|nios2_processor|Equal101~6_combout\ & ((\u0|nios2_processor|W_status_reg_pie_inst_nxt~0_combout\))) # (\u0|nios2_processor|Equal101~6_combout\ & (\u0|nios2_processor|W_estatus_reg~q\)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000000000010100000011000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_estatus_reg~q\,
	datab => \u0|nios2_processor|ALT_INV_W_status_reg_pie_inst_nxt~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_W_status_reg_pie_inst_nxt~1_combout\,
	datad => \u0|nios2_processor|ALT_INV_Equal101~6_combout\,
	datae => \u0|nios2_processor|ALT_INV_Equal101~7_combout\,
	dataf => \u0|nios2_processor|ALT_INV_W_bstatus_reg~q\,
	combout => \u0|nios2_processor|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: FF_X18_Y7_N50
\u0|nios2_processor|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|W_status_reg_pie_inst_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_status_reg_pie~q\);

-- Location: LABCELL_X18_Y7_N0
\u0|nios2_processor|E_control_rd_data[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_control_rd_data[0]~1_combout\ = ( \u0|nios2_processor|W_estatus_reg~q\ & ( \u0|nios2_processor|D_iw\(6) & ( (!\u0|nios2_processor|D_iw\(7) & !\u0|nios2_processor|D_iw\(8)) ) ) ) # ( \u0|nios2_processor|W_estatus_reg~q\ & ( 
-- !\u0|nios2_processor|D_iw\(6) & ( (!\u0|nios2_processor|D_iw\(8) & ((!\u0|nios2_processor|D_iw\(7) & (\u0|nios2_processor|W_status_reg_pie~q\)) # (\u0|nios2_processor|D_iw\(7) & ((\u0|nios2_processor|W_bstatus_reg~q\))))) ) ) ) # ( 
-- !\u0|nios2_processor|W_estatus_reg~q\ & ( !\u0|nios2_processor|D_iw\(6) & ( (!\u0|nios2_processor|D_iw\(8) & ((!\u0|nios2_processor|D_iw\(7) & (\u0|nios2_processor|W_status_reg_pie~q\)) # (\u0|nios2_processor|D_iw\(7) & 
-- ((\u0|nios2_processor|W_bstatus_reg~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000000000000000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(7),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(8),
	datac => \u0|nios2_processor|ALT_INV_W_status_reg_pie~q\,
	datad => \u0|nios2_processor|ALT_INV_W_bstatus_reg~q\,
	datae => \u0|nios2_processor|ALT_INV_W_estatus_reg~q\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(6),
	combout => \u0|nios2_processor|E_control_rd_data[0]~1_combout\);

-- Location: FF_X18_Y7_N1
\u0|nios2_processor|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_control_rd_data[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_control_rd_data\(0));

-- Location: FF_X8_Y5_N52
\u0|jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|jtag_uart|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|ien_AF~q\);

-- Location: MLABCELL_X3_Y5_N39
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\ = ( \u0|jtag_uart|ien_AF~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|ALT_INV_ien_AF~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X3_Y5_N40
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\,
	asdata => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LABCELL_X35_Y6_N39
\camera2|display[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|display\(5) = ( \camera2|ps.downloading~q\ ) # ( !\camera2|ps.downloading~q\ & ( \camera2|ps.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \camera2|ALT_INV_ps.idle~q\,
	dataf => \camera2|ALT_INV_ps.downloading~q\,
	combout => \camera2|display\(5));

-- Location: MLABCELL_X34_Y7_N36
\camera1|WideOr2\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|WideOr2~combout\ = ( \camera1|ps.reaches50~q\ ) # ( !\camera1|ps.reaches50~q\ & ( ((\camera1|ps.lowPower~q\) # (\camera1|ps.signalToDownload~q\)) # (\camera1|ps.downloading~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111111111111111111101111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.downloading~q\,
	datab => \camera1|ALT_INV_ps.signalToDownload~q\,
	datac => \camera1|ALT_INV_ps.lowPower~q\,
	datae => \camera1|ALT_INV_ps.reaches50~q\,
	combout => \camera1|WideOr2~combout\);

-- Location: MLABCELL_X34_Y7_N3
\camera1|display[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|display\(5) = ( \camera1|ps.idle~q\ ) # ( !\camera1|ps.idle~q\ & ( \camera1|ps.downloading~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.downloading~q\,
	datae => \camera1|ALT_INV_ps.idle~q\,
	combout => \camera1|display\(5));

-- Location: LABCELL_X36_Y6_N27
\camera2|WideOr2\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|WideOr2~combout\ = ( \camera2|ps.reaches50~q\ & ( \camera2|ps.downloading~q\ ) ) # ( !\camera2|ps.reaches50~q\ & ( \camera2|ps.downloading~q\ ) ) # ( \camera2|ps.reaches50~q\ & ( !\camera2|ps.downloading~q\ ) ) # ( !\camera2|ps.reaches50~q\ & ( 
-- !\camera2|ps.downloading~q\ & ( (\camera2|ps.lowPower~q\) # (\camera2|ps.signalToDownload~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.signalToDownload~q\,
	datac => \camera2|ALT_INV_ps.lowPower~q\,
	datae => \camera2|ALT_INV_ps.reaches50~q\,
	dataf => \camera2|ALT_INV_ps.downloading~q\,
	combout => \camera2|WideOr2~combout\);

-- Location: LABCELL_X18_Y6_N42
\u0|readytodownload|read_mux_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|readytodownload|read_mux_out~0_combout\ = ( \camera2|WideOr2~combout\ & ( !\u0|nios2_processor|W_alu_result\(2) & ( (!\camera1|WideOr2~combout\ & (\camera1|display\(5) & !\u0|nios2_processor|W_alu_result\(3))) ) ) ) # ( !\camera2|WideOr2~combout\ & ( 
-- !\u0|nios2_processor|W_alu_result\(2) & ( (!\u0|nios2_processor|W_alu_result\(3) & (((!\camera1|WideOr2~combout\ & \camera1|display\(5))) # (\camera2|display\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110100000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_display\(5),
	datab => \camera1|ALT_INV_WideOr2~combout\,
	datac => \camera1|ALT_INV_display\(5),
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datae => \camera2|ALT_INV_WideOr2~combout\,
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	combout => \u0|readytodownload|read_mux_out~0_combout\);

-- Location: FF_X18_Y6_N44
\u0|readytodownload|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|readytodownload|read_mux_out~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|readytodownload|readdata\(0));

-- Location: FF_X18_Y6_N56
\u0|mm_interconnect_0|readytodownload_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|readytodownload|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|readytodownload_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X18_Y6_N48
\u0|outsignal|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|outsignal|readdata\(0) = ( \u0|outsignal|data_out\(0) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|outsignal|ALT_INV_data_out\(0),
	combout => \u0|outsignal|readdata\(0));

-- Location: FF_X18_Y6_N50
\u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|outsignal|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X18_Y6_N54
\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\ = ( \u0|mm_interconnect_0|readytodownload_s1_translator|av_readdata_pre\(0) & ( \u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(0) & ( 
-- (!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & (!\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|readytodownload_s1_translator|av_readdata_pre\(0) & ( \u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(0) & ( (!\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & 
-- ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|readytodownload_s1_translator|av_readdata_pre\(0) & ( !\u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(0) & ( (!\u0|mm_interconnect_0|readytodownload_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|readytodownload_s1_translator|av_readdata_pre\(0) & ( !\u0|mm_interconnect_0|outsignal_s1_translator|av_readdata_pre\(0) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000110011001100000010101010101000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|readytodownload_s1_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_av_readdata_pre\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\);

-- Location: FF_X17_Y4_N55
\u0|leds|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|leds|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|leds|data_out\(0));

-- Location: LABCELL_X18_Y4_N0
\u0|leds|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|leds|readdata\(0) = ( \u0|leds|data_out\(0) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|leds|ALT_INV_data_out\(0),
	combout => \u0|leds|readdata\(0));

-- Location: FF_X18_Y4_N2
\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|leds|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0));

-- Location: FF_X18_Y4_N26
\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X18_Y4_N24
\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\ = ( \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0) & ( \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(0) & ( 
-- (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(0)) # 
-- (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\)))) ) ) ) # ( !\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0) & ( \u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(0) & ( 
-- (!\u0|mm_interconnect_0|switches_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(0)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0) & ( !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(0) & ( (!\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(0)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\))) ) ) ) # ( !\u0|mm_interconnect_0|leds_s1_translator|av_readdata_pre\(0) & ( 
-- !\u0|mm_interconnect_0|switches_s1_translator|av_readdata_pre\(0) & ( (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(0)) # (!\u0|mm_interconnect_0|rsp_demux|src1_valid~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(0),
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src1_valid~combout\,
	datad => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \u0|mm_interconnect_0|switches_s1_translator|ALT_INV_av_readdata_pre\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\);

-- Location: FF_X15_Y4_N52
\u0|curbyteout|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|d_writedata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|curbyteout|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbyteout|data_out\(0));

-- Location: LABCELL_X12_Y4_N0
\u0|curbyteout|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbyteout|readdata\(0) = ( \u0|curbyteout|data_out\(0) & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|curbyteout|ALT_INV_data_out\(0),
	combout => \u0|curbyteout|readdata\(0));

-- Location: FF_X12_Y4_N2
\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbyteout|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X12_Y4_N12
\u0|load|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|load|always0~1_combout\ = ( !\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(1) & ( (!\u0|mm_interconnect_0|load_s1_translator|wait_latency_counter\(0) & (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ 
-- & \u0|empty|Equal0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datad => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|load|always0~1_combout\);

-- Location: LABCELL_X12_Y4_N15
\u0|load|data_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|load|data_out~0_combout\ = ( \u0|nios2_processor|d_writedata\(0) & ( ((\u0|load|always0~1_combout\ & \u0|load|always0~0_combout\)) # (\u0|load|data_out~q\) ) ) # ( !\u0|nios2_processor|d_writedata\(0) & ( (\u0|load|data_out~q\ & 
-- ((!\u0|load|always0~1_combout\) # (!\u0|load|always0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|load|ALT_INV_always0~1_combout\,
	datac => \u0|load|ALT_INV_always0~0_combout\,
	datad => \u0|load|ALT_INV_data_out~q\,
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(0),
	combout => \u0|load|data_out~0_combout\);

-- Location: FF_X12_Y4_N16
\u0|load|data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|load|data_out~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|load|data_out~q\);

-- Location: LABCELL_X12_Y4_N3
\u0|load|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|load|readdata\(0) = ( \u0|load|data_out~q\ & ( \u0|empty|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|empty|ALT_INV_Equal0~0_combout\,
	dataf => \u0|load|ALT_INV_data_out~q\,
	combout => \u0|load|readdata\(0));

-- Location: FF_X12_Y4_N5
\u0|mm_interconnect_0|load_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|load|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|load_s1_translator|av_readdata_pre\(0));

-- Location: FF_X34_Y6_N23
\buf2|previousEmptyBuffer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \camera2|emptyBuffer~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|previousEmptyBuffer~q\);

-- Location: LABCELL_X40_Y6_N21
\buf2|previousPercentVal~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf2|previousPercentVal~feeder_combout\ = ( \cam2Percent|percentFilled\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \buf2|previousPercentVal~feeder_combout\);

-- Location: FF_X40_Y6_N22
\buf2|previousPercentVal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf2|previousPercentVal~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|previousPercentVal~q\);

-- Location: MLABCELL_X34_Y6_N18
\buf2|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf2|always1~0_combout\ = ( \cam2Percent|percentFilled\(0) & ( \buf2|previousPercentVal~q\ & ( (!\buf2|previousEmptyBuffer~q\ & ((\camera2|ps.flushing~q\) # (\camera2|ps.downloading~q\))) ) ) ) # ( !\cam2Percent|percentFilled\(0) & ( 
-- \buf2|previousPercentVal~q\ & ( (\camera2|ps.flushing~q\) # (\camera2|ps.downloading~q\) ) ) ) # ( \cam2Percent|percentFilled\(0) & ( !\buf2|previousPercentVal~q\ & ( (\camera2|ps.flushing~q\) # (\camera2|ps.downloading~q\) ) ) ) # ( 
-- !\cam2Percent|percentFilled\(0) & ( !\buf2|previousPercentVal~q\ & ( (!\buf2|previousEmptyBuffer~q\ & ((\camera2|ps.flushing~q\) # (\camera2|ps.downloading~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001110000011101110111011101110111011101110111000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.downloading~q\,
	datab => \camera2|ALT_INV_ps.flushing~q\,
	datac => \buf2|ALT_INV_previousEmptyBuffer~q\,
	datae => \cam2Percent|ALT_INV_percentFilled\(0),
	dataf => \buf2|ALT_INV_previousPercentVal~q\,
	combout => \buf2|always1~0_combout\);

-- Location: FF_X34_Y6_N20
\buf2|strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf2|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|strobe~q\);

-- Location: FF_X34_Y7_N29
\buf1|previousPercentVal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|previousPercentVal~q\);

-- Location: FF_X34_Y7_N44
\buf1|previousEmptyBuffer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \camera1|emptyBuffer~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|previousEmptyBuffer~q\);

-- Location: MLABCELL_X34_Y7_N24
\buf1|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf1|always1~0_combout\ = ( \camera1|ps.downloading~q\ & ( \cam1Percent|percentFilled\(0) & ( (!\buf1|previousPercentVal~q\) # (!\buf1|previousEmptyBuffer~q\) ) ) ) # ( !\camera1|ps.downloading~q\ & ( \cam1Percent|percentFilled\(0) & ( 
-- (\camera1|ps.flushing~q\ & ((!\buf1|previousPercentVal~q\) # (!\buf1|previousEmptyBuffer~q\))) ) ) ) # ( \camera1|ps.downloading~q\ & ( !\cam1Percent|percentFilled\(0) & ( (!\buf1|previousEmptyBuffer~q\) # (\buf1|previousPercentVal~q\) ) ) ) # ( 
-- !\camera1|ps.downloading~q\ & ( !\cam1Percent|percentFilled\(0) & ( (\camera1|ps.flushing~q\ & ((!\buf1|previousEmptyBuffer~q\) # (\buf1|previousPercentVal~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101110111011101110100001110000011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf1|ALT_INV_previousPercentVal~q\,
	datab => \buf1|ALT_INV_previousEmptyBuffer~q\,
	datac => \camera1|ALT_INV_ps.flushing~q\,
	datae => \camera1|ALT_INV_ps.downloading~q\,
	dataf => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \buf1|always1~0_combout\);

-- Location: FF_X34_Y7_N25
\buf1|strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf1|always1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|strobe~q\);

-- Location: MLABCELL_X34_Y6_N30
\u0|instrobe|read_mux_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|instrobe|read_mux_out~0_combout\ = ( !\u0|nios2_processor|W_alu_result\(2) & ( \inputCounter|Equal2~2_combout\ & ( (!\u0|nios2_processor|W_alu_result\(3) & (((\buf1|strobe~q\) # (\buf2|strobe~q\)) # (\inputCounter|Equal2~0_combout\))) ) ) ) # ( 
-- !\u0|nios2_processor|W_alu_result\(2) & ( !\inputCounter|Equal2~2_combout\ & ( (!\u0|nios2_processor|W_alu_result\(3) & ((\buf1|strobe~q\) # (\buf2|strobe~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000000000000000001001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_Equal2~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datac => \buf2|ALT_INV_strobe~q\,
	datad => \buf1|ALT_INV_strobe~q\,
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	dataf => \inputCounter|ALT_INV_Equal2~2_combout\,
	combout => \u0|instrobe|read_mux_out~0_combout\);

-- Location: FF_X34_Y6_N31
\u0|instrobe|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|instrobe|read_mux_out~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|instrobe|readdata\(0));

-- Location: FF_X12_Y4_N44
\u0|mm_interconnect_0|instrobe_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|instrobe|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|instrobe_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X12_Y4_N42
\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\ = ( !\u0|mm_interconnect_0|instrobe_s1_translator|av_readdata_pre\(0) & ( \u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(0) & ((!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0)) # ((!\u0|mm_interconnect_0|load_s1_translator|av_readdata_pre\(0))))) # 
-- (\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(0) & (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|load_s1_translator|av_readdata_pre\(0))))) ) ) ) # ( \u0|mm_interconnect_0|instrobe_s1_translator|av_readdata_pre\(0) & ( !\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(0) & ((!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0)) # ((!\u0|mm_interconnect_0|load_s1_translator|av_readdata_pre\(0))))) # 
-- (\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(0) & (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|load_s1_translator|av_readdata_pre\(0))))) ) ) ) # ( !\u0|mm_interconnect_0|instrobe_s1_translator|av_readdata_pre\(0) & ( !\u0|mm_interconnect_0|instrobe_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q\ & ( 
-- (!\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(0) & ((!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0)) # ((!\u0|mm_interconnect_0|load_s1_translator|av_readdata_pre\(0))))) # 
-- (\u0|mm_interconnect_0|curbyteout_s1_translator|av_readdata_pre\(0) & (!\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|load_s1_translator|av_readdata_pre\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110010101000111111001010100011111100101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_av_readdata_pre\(0),
	datab => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \u0|mm_interconnect_0|instrobe_s1_translator|ALT_INV_read_latency_shift_reg[0]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\);

-- Location: LABCELL_X33_Y6_N36
\inBuffer|d7|q~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inBuffer|d7|q~feeder_combout\ = ( \inBuffer|d6|q~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inBuffer|d6|ALT_INV_q~q\,
	combout => \inBuffer|d7|q~feeder_combout\);

-- Location: FF_X33_Y6_N37
\inBuffer|d7|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \inBuffer|d7|q~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	ena => \inBuffer|d0|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inBuffer|d7|q~q\);

-- Location: FF_X37_Y6_N13
\buf2|memory_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|memory_rtl_0_bypass\(9));

-- Location: LABCELL_X33_Y6_N54
\buf2|outputValue~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf2|outputValue~1_combout\ = ( \buf2|memory_rtl_0_bypass\(9) & ( \buf2|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (\resetState~q\ & \camera2|emptyBuffer~combout\) ) ) ) # ( !\buf2|memory_rtl_0_bypass\(9) & ( 
-- \buf2|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (\resetState~q\ & (\camera2|emptyBuffer~combout\ & ((!\buf2|memory~1_combout\) # (!\buf2|memory~0_combout\)))) ) ) ) # ( \buf2|memory_rtl_0_bypass\(9) & ( 
-- !\buf2|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (\buf2|memory~1_combout\ & (\resetState~q\ & (\buf2|memory~0_combout\ & \camera2|emptyBuffer~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000001100100000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf2|ALT_INV_memory~1_combout\,
	datab => \ALT_INV_resetState~q\,
	datac => \buf2|ALT_INV_memory~0_combout\,
	datad => \camera2|ALT_INV_emptyBuffer~combout\,
	datae => \buf2|ALT_INV_memory_rtl_0_bypass\(9),
	dataf => \buf2|memory_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \buf2|outputValue~1_combout\);

-- Location: FF_X33_Y6_N56
\buf2|outputValue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf2|outputValue~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf2|outputValue\(0));

-- Location: FF_X37_Y7_N49
\buf1|memory_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam1Percent|percentFilled\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|memory_rtl_0_bypass\(9));

-- Location: LABCELL_X33_Y6_N24
\buf1|outputValue~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \buf1|outputValue~1_combout\ = ( \buf1|memory_rtl_0_bypass\(9) & ( \buf1|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (\camera1|emptyBuffer~combout\ & \resetState~q\) ) ) ) # ( !\buf1|memory_rtl_0_bypass\(9) & ( 
-- \buf1|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (\camera1|emptyBuffer~combout\ & (\resetState~q\ & ((!\buf1|memory~1_combout\) # (!\buf1|memory~0_combout\)))) ) ) ) # ( \buf1|memory_rtl_0_bypass\(9) & ( 
-- !\buf1|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ & ( (\buf1|memory~1_combout\ & (\buf1|memory~0_combout\ & (\camera1|emptyBuffer~combout\ & \resetState~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000011100000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \buf1|ALT_INV_memory~1_combout\,
	datab => \buf1|ALT_INV_memory~0_combout\,
	datac => \camera1|ALT_INV_emptyBuffer~combout\,
	datad => \ALT_INV_resetState~q\,
	datae => \buf1|ALT_INV_memory_rtl_0_bypass\(9),
	dataf => \buf1|memory_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \buf1|outputValue~1_combout\);

-- Location: FF_X33_Y6_N26
\buf1|outputValue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \buf1|outputValue~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \buf1|outputValue\(0));

-- Location: LABCELL_X33_Y6_N6
\u0|curbytein|read_mux_out[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|curbytein|read_mux_out[0]~4_combout\ = ( \buf2|outputValue\(0) & ( \buf1|outputValue\(0) & ( (\u0|empty|Equal0~0_combout\ & (((\inBuffer|d7|q~q\) # (\Equal3~0_combout\)) # (\Equal1~0_combout\))) ) ) ) # ( !\buf2|outputValue\(0) & ( 
-- \buf1|outputValue\(0) & ( (\u0|empty|Equal0~0_combout\ & (((!\Equal3~0_combout\ & \inBuffer|d7|q~q\)) # (\Equal1~0_combout\))) ) ) ) # ( \buf2|outputValue\(0) & ( !\buf1|outputValue\(0) & ( (\u0|empty|Equal0~0_combout\ & (!\Equal1~0_combout\ & 
-- ((\inBuffer|d7|q~q\) # (\Equal3~0_combout\)))) ) ) ) # ( !\buf2|outputValue\(0) & ( !\buf1|outputValue\(0) & ( (\u0|empty|Equal0~0_combout\ & (!\Equal1~0_combout\ & (!\Equal3~0_combout\ & \inBuffer|d7|q~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000001000100010000010001010100010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|empty|ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_Equal1~0_combout\,
	datac => \ALT_INV_Equal3~0_combout\,
	datad => \inBuffer|d7|ALT_INV_q~q\,
	datae => \buf2|ALT_INV_outputValue\(0),
	dataf => \buf1|ALT_INV_outputValue\(0),
	combout => \u0|curbytein|read_mux_out[0]~4_combout\);

-- Location: FF_X33_Y6_N7
\u0|curbytein|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|curbytein|read_mux_out[0]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|curbytein|readdata\(0));

-- Location: FF_X19_Y4_N49
\u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|curbytein|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X24_Y4_N0
\readOut|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Add0~25_sumout\ = SUM(( \readOut|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \readOut|Add0~26\ = CARRY(( \readOut|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \readOut|ALT_INV_counter\(0),
	cin => GND,
	sumout => \readOut|Add0~25_sumout\,
	cout => \readOut|Add0~26\);

-- Location: LABCELL_X24_Y4_N27
\dffload|q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \dffload|q~0_combout\ = ( \u0|load|data_out~q\ & ( (\resetInput|prev~q\) # (\KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datad => \resetInput|ALT_INV_prev~q\,
	dataf => \u0|load|ALT_INV_data_out~q\,
	combout => \dffload|q~0_combout\);

-- Location: FF_X24_Y4_N29
\dffload|q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \dffload|q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \dffload|q~q\);

-- Location: LABCELL_X24_Y4_N24
\readOut|globalReset\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|globalReset~combout\ = (!\KEY[0]~input_o\) # (!\dffload|q~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \dffload|ALT_INV_q~q\,
	combout => \readOut|globalReset~combout\);

-- Location: LABCELL_X24_Y4_N42
\readOut|counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|counter[1]~0_combout\ = ( \readOut|counter\(0) & ( \KEY[0]~input_o\ & ( (!\dffload|q~q\) # ((!\readOut|counter\(2)) # ((!\readOut|Equal0~0_combout\) # (!\readOut|counter\(3)))) ) ) ) # ( !\readOut|counter\(0) & ( \KEY[0]~input_o\ ) ) # ( 
-- \readOut|counter\(0) & ( !\KEY[0]~input_o\ ) ) # ( !\readOut|counter\(0) & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \dffload|ALT_INV_q~q\,
	datab => \readOut|ALT_INV_counter\(2),
	datac => \readOut|ALT_INV_Equal0~0_combout\,
	datad => \readOut|ALT_INV_counter\(3),
	datae => \readOut|ALT_INV_counter\(0),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \readOut|counter[1]~0_combout\);

-- Location: FF_X24_Y4_N44
\readOut|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \readOut|Add0~25_sumout\,
	sclr => \readOut|globalReset~combout\,
	sload => VCC,
	ena => \readOut|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \readOut|counter\(0));

-- Location: LABCELL_X24_Y4_N3
\readOut|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Add0~29_sumout\ = SUM(( \readOut|counter\(1) ) + ( GND ) + ( \readOut|Add0~26\ ))
-- \readOut|Add0~30\ = CARRY(( \readOut|counter\(1) ) + ( GND ) + ( \readOut|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \readOut|ALT_INV_counter\(1),
	cin => \readOut|Add0~26\,
	sumout => \readOut|Add0~29_sumout\,
	cout => \readOut|Add0~30\);

-- Location: FF_X24_Y4_N37
\readOut|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \readOut|Add0~29_sumout\,
	sclr => \readOut|globalReset~combout\,
	sload => VCC,
	ena => \readOut|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \readOut|counter\(1));

-- Location: LABCELL_X24_Y4_N6
\readOut|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Add0~21_sumout\ = SUM(( \readOut|counter\(2) ) + ( GND ) + ( \readOut|Add0~30\ ))
-- \readOut|Add0~22\ = CARRY(( \readOut|counter\(2) ) + ( GND ) + ( \readOut|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \readOut|ALT_INV_counter\(2),
	cin => \readOut|Add0~30\,
	sumout => \readOut|Add0~21_sumout\,
	cout => \readOut|Add0~22\);

-- Location: FF_X24_Y4_N47
\readOut|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \readOut|Add0~21_sumout\,
	sclr => \readOut|globalReset~combout\,
	sload => VCC,
	ena => \readOut|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \readOut|counter\(2));

-- Location: LABCELL_X24_Y4_N9
\readOut|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Add0~17_sumout\ = SUM(( \readOut|counter\(3) ) + ( GND ) + ( \readOut|Add0~22\ ))
-- \readOut|Add0~18\ = CARRY(( \readOut|counter\(3) ) + ( GND ) + ( \readOut|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \readOut|ALT_INV_counter\(3),
	cin => \readOut|Add0~22\,
	sumout => \readOut|Add0~17_sumout\,
	cout => \readOut|Add0~18\);

-- Location: FF_X24_Y4_N41
\readOut|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \readOut|Add0~17_sumout\,
	sclr => \readOut|globalReset~combout\,
	sload => VCC,
	ena => \readOut|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \readOut|counter\(3));

-- Location: LABCELL_X24_Y4_N12
\readOut|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Add0~9_sumout\ = SUM(( \readOut|counter\(4) ) + ( GND ) + ( \readOut|Add0~18\ ))
-- \readOut|Add0~10\ = CARRY(( \readOut|counter\(4) ) + ( GND ) + ( \readOut|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \readOut|ALT_INV_counter\(4),
	cin => \readOut|Add0~18\,
	sumout => \readOut|Add0~9_sumout\,
	cout => \readOut|Add0~10\);

-- Location: LABCELL_X24_Y4_N33
\readOut|counter[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|counter[4]~feeder_combout\ = ( \readOut|Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \readOut|ALT_INV_Add0~9_sumout\,
	combout => \readOut|counter[4]~feeder_combout\);

-- Location: FF_X24_Y4_N35
\readOut|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \readOut|counter[4]~feeder_combout\,
	sclr => \readOut|globalReset~combout\,
	ena => \readOut|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \readOut|counter\(4));

-- Location: LABCELL_X24_Y4_N15
\readOut|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Add0~13_sumout\ = SUM(( \readOut|counter\(5) ) + ( GND ) + ( \readOut|Add0~10\ ))
-- \readOut|Add0~14\ = CARRY(( \readOut|counter\(5) ) + ( GND ) + ( \readOut|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \readOut|ALT_INV_counter\(5),
	cin => \readOut|Add0~10\,
	sumout => \readOut|Add0~13_sumout\,
	cout => \readOut|Add0~14\);

-- Location: LABCELL_X24_Y4_N30
\readOut|counter[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|counter[5]~feeder_combout\ = ( \readOut|Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \readOut|ALT_INV_Add0~13_sumout\,
	combout => \readOut|counter[5]~feeder_combout\);

-- Location: FF_X24_Y4_N32
\readOut|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \readOut|counter[5]~feeder_combout\,
	sclr => \readOut|globalReset~combout\,
	ena => \readOut|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \readOut|counter\(5));

-- Location: LABCELL_X24_Y4_N18
\readOut|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Add0~1_sumout\ = SUM(( \readOut|counter\(6) ) + ( GND ) + ( \readOut|Add0~14\ ))
-- \readOut|Add0~2\ = CARRY(( \readOut|counter\(6) ) + ( GND ) + ( \readOut|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \readOut|ALT_INV_counter\(6),
	cin => \readOut|Add0~14\,
	sumout => \readOut|Add0~1_sumout\,
	cout => \readOut|Add0~2\);

-- Location: FF_X24_Y4_N50
\readOut|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \readOut|Add0~1_sumout\,
	sclr => \readOut|globalReset~combout\,
	sload => VCC,
	ena => \readOut|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \readOut|counter\(6));

-- Location: LABCELL_X24_Y4_N21
\readOut|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Add0~5_sumout\ = SUM(( \readOut|counter\(7) ) + ( GND ) + ( \readOut|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \readOut|ALT_INV_counter\(7),
	cin => \readOut|Add0~2\,
	sumout => \readOut|Add0~5_sumout\);

-- Location: FF_X24_Y4_N2
\readOut|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \readOut|Add0~5_sumout\,
	sclr => \readOut|globalReset~combout\,
	sload => VCC,
	ena => \readOut|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \readOut|counter\(7));

-- Location: LABCELL_X24_Y4_N36
\readOut|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Equal0~0_combout\ = ( \readOut|counter\(1) & ( !\readOut|counter\(5) & ( (!\readOut|counter\(6) & (\readOut|counter\(7) & \readOut|counter\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \readOut|ALT_INV_counter\(6),
	datab => \readOut|ALT_INV_counter\(7),
	datac => \readOut|ALT_INV_counter\(4),
	datae => \readOut|ALT_INV_counter\(1),
	dataf => \readOut|ALT_INV_counter\(5),
	combout => \readOut|Equal0~0_combout\);

-- Location: LABCELL_X24_Y4_N54
\u0|empty|read_mux_out\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|empty|read_mux_out~combout\ = ( \readOut|counter\(2) & ( \readOut|counter\(3) & ( (\readOut|Equal0~0_combout\ & (!\u0|nios2_processor|W_alu_result\(3) & (!\u0|nios2_processor|W_alu_result\(2) & \readOut|counter\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \readOut|ALT_INV_Equal0~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	datad => \readOut|ALT_INV_counter\(0),
	datae => \readOut|ALT_INV_counter\(2),
	dataf => \readOut|ALT_INV_counter\(3),
	combout => \u0|empty|read_mux_out~combout\);

-- Location: FF_X24_Y4_N55
\u0|empty|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|empty|read_mux_out~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|empty|readdata\(0));

-- Location: FF_X19_Y4_N53
\u0|mm_interconnect_0|empty_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|empty|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|empty_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X19_Y4_N51
\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\ = ( \u0|mm_interconnect_0|empty_s1_translator|av_readdata_pre\(0) & ( ((\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(0))) # (\u0|mm_interconnect_0|empty_s1_translator|read_latency_shift_reg\(0)) ) ) # ( !\u0|mm_interconnect_0|empty_s1_translator|av_readdata_pre\(0) & ( 
-- (\u0|mm_interconnect_0|curbytein_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|curbytein_s1_translator|av_readdata_pre\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111110001111100010001000100010001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|curbytein_s1_translator|ALT_INV_av_readdata_pre\(0),
	datac => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|empty_s1_translator|ALT_INV_av_readdata_pre\(0),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\);

-- Location: LABCELL_X19_Y4_N42
\u0|mm_interconnect_0|rsp_mux_001|src_data[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(0) = ( \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\ & ( \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\ ) ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\ & ( 
-- \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\ ) ) # ( \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\ & ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0_combout\) # 
-- ((!\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3_combout\) # ((\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(0) & \u0|mm_interconnect_0|rsp_demux_001|src1_valid~combout\))) ) ) ) # ( !\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1_combout\ & ( 
-- !\u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111011101110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~3_combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(0),
	datad => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src1_valid~combout\,
	datae => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~1_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux_001|ALT_INV_src_data[0]~2_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(0));

-- Location: FF_X19_Y4_N43
\u0|nios2_processor|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(0),
	asdata => \u0|nios2_processor|av_ld_byte1_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|av_ld_rshift8~0_combout\,
	ena => \u0|nios2_processor|av_ld_byte0_data[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|av_ld_byte0_data\(0));

-- Location: LABCELL_X22_Y7_N6
\u0|nios2_processor|W_rf_wr_data[0]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wr_data[0]~31_combout\ = ( !\u0|nios2_processor|R_ctrl_rdctl_inst~q\ & ( (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (((!\u0|nios2_processor|R_ctrl_br_cmp~q\ & ((\u0|nios2_processor|W_alu_result\(0)))) # 
-- (\u0|nios2_processor|R_ctrl_br_cmp~q\ & (\u0|nios2_processor|W_cmp_result~q\))))) # (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ((((\u0|nios2_processor|av_ld_byte0_data\(0)))))) ) ) # ( \u0|nios2_processor|R_ctrl_rdctl_inst~q\ & ( 
-- (!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & (((!\u0|nios2_processor|R_ctrl_br_cmp~q\ & ((\u0|nios2_processor|W_control_rd_data\(0)))) # (\u0|nios2_processor|R_ctrl_br_cmp~q\ & (\u0|nios2_processor|W_cmp_result~q\))))) # 
-- (\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\ & ((((\u0|nios2_processor|av_ld_byte0_data\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000010100101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_W_cmp_result~q\,
	datac => \u0|nios2_processor|ALT_INV_W_control_rd_data\(0),
	datad => \u0|nios2_processor|ALT_INV_av_ld_byte0_data\(0),
	datae => \u0|nios2_processor|ALT_INV_R_ctrl_rdctl_inst~q\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_br_cmp~q\,
	datag => \u0|nios2_processor|ALT_INV_W_alu_result\(0),
	combout => \u0|nios2_processor|W_rf_wr_data[0]~31_combout\);

-- Location: MLABCELL_X25_Y7_N18
\u0|nios2_processor|E_src1[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_src1[16]~feeder_combout\ = ( \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|q_b\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	combout => \u0|nios2_processor|E_src1[16]~feeder_combout\);

-- Location: FF_X25_Y7_N19
\u0|nios2_processor|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_src1[16]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_src1[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_src1\(16));

-- Location: FF_X24_Y5_N16
\u0|nios2_processor|E_shift_rot_result[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[16]~16_combout\,
	asdata => \u0|nios2_processor|E_src1\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[16]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y6_N15
\u0|nios2_processor|E_shift_rot_result_nxt[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[15]~14_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_processor|E_shift_rot_result[14]~DUPLICATE_q\))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_processor|E_shift_rot_result[16]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result[16]~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result[14]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[15]~14_combout\);

-- Location: FF_X23_Y6_N16
\u0|nios2_processor|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[15]~14_combout\,
	asdata => \u0|nios2_processor|E_src1\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(15));

-- Location: LABCELL_X24_Y5_N15
\u0|nios2_processor|E_shift_rot_result_nxt[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[16]~16_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(15) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\) # (\u0|nios2_processor|E_shift_rot_result\(17)) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result\(15) & ( (\u0|nios2_processor|E_shift_rot_result\(17) & \u0|nios2_processor|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(17),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(15),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[16]~16_combout\);

-- Location: FF_X24_Y5_N17
\u0|nios2_processor|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[16]~16_combout\,
	asdata => \u0|nios2_processor|E_src1\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(16));

-- Location: LABCELL_X24_Y5_N0
\u0|nios2_processor|E_shift_rot_result_nxt[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[17]~18_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(16) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\) # (\u0|nios2_processor|E_shift_rot_result[18]~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result\(16) & ( (\u0|nios2_processor|E_shift_rot_result[18]~DUPLICATE_q\ & \u0|nios2_processor|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(16),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[17]~18_combout\);

-- Location: FF_X24_Y5_N2
\u0|nios2_processor|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[17]~18_combout\,
	asdata => \u0|nios2_processor|E_src1\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(17));

-- Location: LABCELL_X24_Y5_N39
\u0|nios2_processor|E_shift_rot_result_nxt[18]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[18]~20_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(19) & ( (\u0|nios2_processor|E_shift_rot_result\(17)) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result\(19) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(17),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(19),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[18]~20_combout\);

-- Location: FF_X24_Y5_N41
\u0|nios2_processor|E_shift_rot_result[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[18]~20_combout\,
	asdata => \u0|nios2_processor|E_src1\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[18]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y5_N54
\u0|nios2_processor|E_shift_rot_result_nxt[19]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[19]~29_combout\ = ( \u0|nios2_processor|E_shift_rot_result[18]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\) # (\u0|nios2_processor|E_shift_rot_result\(20)) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result[18]~DUPLICATE_q\ & ( (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(20),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result[18]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[19]~29_combout\);

-- Location: FF_X24_Y5_N56
\u0|nios2_processor|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[19]~29_combout\,
	asdata => \u0|nios2_processor|E_src1\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(19));

-- Location: LABCELL_X24_Y5_N36
\u0|nios2_processor|E_shift_rot_result_nxt[20]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[20]~31_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result\(19))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(19),
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(21),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[20]~31_combout\);

-- Location: FF_X24_Y5_N38
\u0|nios2_processor|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[20]~31_combout\,
	asdata => \u0|nios2_processor|E_src1\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(20));

-- Location: LABCELL_X24_Y5_N57
\u0|nios2_processor|E_shift_rot_result_nxt[21]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[21]~30_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result\(20))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(22))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(20),
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(22),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[21]~30_combout\);

-- Location: FF_X24_Y5_N58
\u0|nios2_processor|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[21]~30_combout\,
	asdata => \u0|nios2_processor|E_src1\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(21));

-- Location: LABCELL_X24_Y5_N42
\u0|nios2_processor|E_shift_rot_result_nxt[22]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[22]~25_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result\(21))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(21),
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(23),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[22]~25_combout\);

-- Location: FF_X24_Y5_N43
\u0|nios2_processor|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[22]~25_combout\,
	asdata => \u0|nios2_processor|E_src1\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(22));

-- Location: LABCELL_X24_Y5_N45
\u0|nios2_processor|E_shift_rot_result_nxt[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[23]~24_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_processor|E_shift_rot_result\(22)))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_processor|E_shift_rot_result\(24)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(24),
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(22),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[23]~24_combout\);

-- Location: FF_X24_Y5_N47
\u0|nios2_processor|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[23]~24_combout\,
	asdata => \u0|nios2_processor|E_src1\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(23));

-- Location: LABCELL_X24_Y5_N24
\u0|nios2_processor|E_shift_rot_result_nxt[24]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[24]~23_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result\(23))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(25))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datab => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(23),
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(25),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[24]~23_combout\);

-- Location: FF_X24_Y5_N25
\u0|nios2_processor|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[24]~23_combout\,
	asdata => \u0|nios2_processor|E_src1\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(24));

-- Location: LABCELL_X24_Y5_N27
\u0|nios2_processor|E_shift_rot_result_nxt[25]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[25]~22_combout\ = ( \u0|nios2_processor|E_shift_rot_result[26]~DUPLICATE_q\ & ( (\u0|nios2_processor|E_shift_rot_result\(24)) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result[26]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(24),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result[26]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[25]~22_combout\);

-- Location: FF_X24_Y5_N28
\u0|nios2_processor|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[25]~22_combout\,
	asdata => \u0|nios2_processor|E_src1\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(25));

-- Location: LABCELL_X24_Y5_N48
\u0|nios2_processor|E_shift_rot_result_nxt[26]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[26]~28_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(27) & ( (\u0|nios2_processor|E_shift_rot_result\(25)) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result\(27) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(25),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(27),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[26]~28_combout\);

-- Location: FF_X24_Y5_N50
\u0|nios2_processor|E_shift_rot_result[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[26]~28_combout\,
	asdata => \u0|nios2_processor|E_src1\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[26]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y5_N51
\u0|nios2_processor|E_shift_rot_result_nxt[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[27]~27_combout\ = ( \u0|nios2_processor|E_shift_rot_result[26]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\) # (\u0|nios2_processor|E_shift_rot_result\(28)) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result[26]~DUPLICATE_q\ & ( (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(28),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result[26]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[27]~27_combout\);

-- Location: FF_X24_Y5_N53
\u0|nios2_processor|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[27]~27_combout\,
	asdata => \u0|nios2_processor|E_src1\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(27));

-- Location: LABCELL_X24_Y5_N30
\u0|nios2_processor|E_shift_rot_result_nxt[28]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[28]~26_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(27) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\) # (\u0|nios2_processor|E_shift_rot_result\(29)) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result\(27) & ( (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(29)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(29),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(27),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[28]~26_combout\);

-- Location: FF_X24_Y5_N31
\u0|nios2_processor|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[28]~26_combout\,
	asdata => \u0|nios2_processor|E_src1\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(28));

-- Location: LABCELL_X24_Y5_N33
\u0|nios2_processor|E_shift_rot_result_nxt[29]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[29]~21_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(30) & ( (\u0|nios2_processor|E_shift_rot_result\(28)) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result\(30) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(28),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(30),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[29]~21_combout\);

-- Location: FF_X24_Y5_N35
\u0|nios2_processor|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[29]~21_combout\,
	asdata => \u0|nios2_processor|E_src1\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(29));

-- Location: LABCELL_X24_Y5_N18
\u0|nios2_processor|E_shift_rot_result_nxt[30]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[30]~19_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(31) & ( \u0|nios2_processor|E_shift_rot_result\(29) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(31) & ( \u0|nios2_processor|E_shift_rot_result\(29) 
-- & ( !\u0|nios2_processor|R_ctrl_shift_rot_right~q\ ) ) ) # ( \u0|nios2_processor|E_shift_rot_result\(31) & ( !\u0|nios2_processor|E_shift_rot_result\(29) & ( \u0|nios2_processor|R_ctrl_shift_rot_right~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datae => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(31),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(29),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[30]~19_combout\);

-- Location: FF_X24_Y5_N20
\u0|nios2_processor|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[30]~19_combout\,
	asdata => \u0|nios2_processor|E_src1\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(30));

-- Location: LABCELL_X24_Y5_N9
\u0|nios2_processor|E_shift_rot_result_nxt[31]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[31]~17_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(30) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\) # (\u0|nios2_processor|E_shift_rot_fill_bit~0_combout\) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result\(30) & ( (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_fill_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_fill_bit~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(30),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[31]~17_combout\);

-- Location: FF_X24_Y5_N10
\u0|nios2_processor|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[31]~17_combout\,
	asdata => \u0|nios2_processor|E_src1\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(31));

-- Location: LABCELL_X23_Y7_N18
\u0|nios2_processor|D_ctrl_shift_logical~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_shift_logical~1_combout\ = ( \u0|nios2_processor|D_ctrl_shift_logical~0_combout\ & ( !\u0|nios2_processor|D_iw\(16) & ( \u0|nios2_processor|D_iw\(15) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_shift_logical~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(16),
	combout => \u0|nios2_processor|D_ctrl_shift_logical~1_combout\);

-- Location: FF_X23_Y7_N20
\u0|nios2_processor|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_shift_logical~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_shift_logical~q\);

-- Location: LABCELL_X24_Y7_N0
\u0|nios2_processor|E_shift_rot_fill_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_fill_bit~0_combout\ = ( \u0|nios2_processor|E_shift_rot_result[0]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_ctrl_shift_logical~q\ & ((\u0|nios2_processor|E_shift_rot_result\(31)) # (\u0|nios2_processor|R_ctrl_rot_right~q\))) 
-- ) ) # ( !\u0|nios2_processor|E_shift_rot_result[0]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_ctrl_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result\(31) & !\u0|nios2_processor|R_ctrl_shift_logical~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(31),
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_shift_logical~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result[0]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_shift_rot_fill_bit~0_combout\);

-- Location: LABCELL_X23_Y6_N24
\u0|nios2_processor|E_shift_rot_result_nxt[0]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[0]~15_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(1) & ( (\u0|nios2_processor|E_shift_rot_fill_bit~0_combout\) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result\(1) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_fill_bit~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_fill_bit~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(1),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[0]~15_combout\);

-- Location: FF_X23_Y6_N26
\u0|nios2_processor|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[0]~15_combout\,
	asdata => \u0|nios2_processor|E_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(0));

-- Location: LABCELL_X23_Y6_N30
\u0|nios2_processor|E_shift_rot_result_nxt[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[1]~13_combout\ = ( \u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ( \u0|nios2_processor|E_shift_rot_result[2]~DUPLICATE_q\ ) ) # ( !\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ( 
-- \u0|nios2_processor|E_shift_rot_result\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_E_shift_rot_result[2]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(0),
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[1]~13_combout\);

-- Location: FF_X23_Y6_N32
\u0|nios2_processor|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[1]~13_combout\,
	asdata => \u0|nios2_processor|E_src1\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(1));

-- Location: LABCELL_X23_Y6_N12
\u0|nios2_processor|E_shift_rot_result_nxt[2]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[2]~10_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(1) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\) # (\u0|nios2_processor|E_shift_rot_result\(3)) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result\(1) & ( (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(3),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(1),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[2]~10_combout\);

-- Location: FF_X23_Y6_N14
\u0|nios2_processor|E_shift_rot_result[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[2]~10_combout\,
	asdata => \u0|nios2_processor|E_src1\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[2]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y6_N45
\u0|nios2_processor|E_shift_rot_result_nxt[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[3]~11_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_processor|E_shift_rot_result[2]~DUPLICATE_q\))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_processor|E_shift_rot_result\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(4),
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result[2]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[3]~11_combout\);

-- Location: FF_X23_Y6_N46
\u0|nios2_processor|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[3]~11_combout\,
	asdata => \u0|nios2_processor|E_src1\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(3));

-- Location: LABCELL_X23_Y6_N39
\u0|nios2_processor|E_shift_rot_result_nxt[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[4]~0_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result\(3))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_processor|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(3),
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(5),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[4]~0_combout\);

-- Location: FF_X23_Y6_N40
\u0|nios2_processor|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[4]~0_combout\,
	asdata => \u0|nios2_processor|E_src1\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(4));

-- Location: LABCELL_X23_Y6_N57
\u0|nios2_processor|E_shift_rot_result_nxt[5]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[5]~8_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result\(4))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_processor|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(4),
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(6),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[5]~8_combout\);

-- Location: FF_X23_Y6_N59
\u0|nios2_processor|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[5]~8_combout\,
	asdata => \u0|nios2_processor|E_src1\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(5));

-- Location: LABCELL_X23_Y6_N54
\u0|nios2_processor|E_shift_rot_result_nxt[6]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[6]~9_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(7) & ( (\u0|nios2_processor|E_shift_rot_result\(5)) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(7) 
-- & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(5),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(7),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[6]~9_combout\);

-- Location: FF_X23_Y6_N55
\u0|nios2_processor|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[6]~9_combout\,
	asdata => \u0|nios2_processor|E_src1\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(6));

-- Location: LABCELL_X23_Y6_N9
\u0|nios2_processor|E_shift_rot_result_nxt[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[7]~1_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_processor|E_shift_rot_result\(6)))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- (\u0|nios2_processor|E_shift_rot_result[8]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result[8]~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(6),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[7]~1_combout\);

-- Location: FF_X23_Y6_N11
\u0|nios2_processor|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[7]~1_combout\,
	asdata => \u0|nios2_processor|E_src1\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(7));

-- Location: LABCELL_X23_Y6_N48
\u0|nios2_processor|E_shift_rot_result_nxt[8]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[8]~2_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(7) & ( (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\) # (\u0|nios2_processor|E_shift_rot_result\(9)) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(7) 
-- & ( (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & \u0|nios2_processor|E_shift_rot_result\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(9),
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(7),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[8]~2_combout\);

-- Location: FF_X23_Y6_N50
\u0|nios2_processor|E_shift_rot_result[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[8]~2_combout\,
	asdata => \u0|nios2_processor|E_src1\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[8]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y6_N6
\u0|nios2_processor|E_shift_rot_result_nxt[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[9]~3_combout\ = ( \u0|nios2_processor|E_shift_rot_result[10]~DUPLICATE_q\ & ( (\u0|nios2_processor|R_ctrl_shift_rot_right~q\) # (\u0|nios2_processor|E_shift_rot_result[8]~DUPLICATE_q\) ) ) # ( 
-- !\u0|nios2_processor|E_shift_rot_result[10]~DUPLICATE_q\ & ( (\u0|nios2_processor|E_shift_rot_result[8]~DUPLICATE_q\ & !\u0|nios2_processor|R_ctrl_shift_rot_right~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result[8]~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result[10]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[9]~3_combout\);

-- Location: FF_X23_Y6_N7
\u0|nios2_processor|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[9]~3_combout\,
	asdata => \u0|nios2_processor|E_src1\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(9));

-- Location: LABCELL_X23_Y6_N51
\u0|nios2_processor|E_shift_rot_result_nxt[10]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[10]~4_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result\(9))) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & ((\u0|nios2_processor|E_shift_rot_result\(11))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(9),
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(11),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[10]~4_combout\);

-- Location: FF_X23_Y6_N53
\u0|nios2_processor|E_shift_rot_result[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[10]~4_combout\,
	asdata => \u0|nios2_processor|E_src1\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[10]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y6_N36
\u0|nios2_processor|E_shift_rot_result_nxt[11]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_shift_rot_result_nxt[11]~5_combout\ = (!\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & (\u0|nios2_processor|E_shift_rot_result[10]~DUPLICATE_q\)) # (\u0|nios2_processor|R_ctrl_shift_rot_right~q\ & 
-- ((\u0|nios2_processor|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot_right~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result[10]~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(12),
	combout => \u0|nios2_processor|E_shift_rot_result_nxt[11]~5_combout\);

-- Location: FF_X23_Y6_N37
\u0|nios2_processor|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[11]~5_combout\,
	asdata => \u0|nios2_processor|E_src1\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result\(11));

-- Location: LABCELL_X24_Y6_N48
\u0|nios2_processor|E_alu_result[11]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[11]~6_combout\ = ( \u0|nios2_processor|E_logic_result[11]~5_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|Add2~21_sumout\)) # (\u0|nios2_processor|R_ctrl_logic~q\))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(11))))) ) ) # ( !\u0|nios2_processor|E_logic_result[11]~5_combout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|Add2~21_sumout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(11),
	datad => \u0|nios2_processor|ALT_INV_Add2~21_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_E_logic_result[11]~5_combout\,
	combout => \u0|nios2_processor|E_alu_result[11]~6_combout\);

-- Location: FF_X24_Y6_N49
\u0|nios2_processor|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[11]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(11));

-- Location: FF_X24_Y6_N53
\u0|nios2_processor|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[12]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(12));

-- Location: LABCELL_X22_Y4_N33
\u0|mm_interconnect_0|router_001|src_channel[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ = ( \u0|nios2_processor|W_alu_result[13]~DUPLICATE_q\ & ( (\u0|nios2_processor|W_alu_result\(11) & !\u0|nios2_processor|W_alu_result\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(11),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(12),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result[13]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\);

-- Location: LABCELL_X23_Y4_N6
\u0|mm_interconnect_0|cmd_mux_001|src_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ = ( !\u0|nios2_processor|i_read~q\ & ( \u0|nios2_processor|F_pc\(9) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- (!\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\ & ((!\u0|nios2_processor|F_pc\(11)) # (!\u0|nios2_processor|F_pc\(10))))) ) ) ) # ( !\u0|nios2_processor|i_read~q\ & ( !\u0|nios2_processor|F_pc\(9) & ( 
-- (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & !\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000000000000000001010100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datab => \u0|nios2_processor|ALT_INV_F_pc\(11),
	datac => \u0|nios2_processor|ALT_INV_F_pc\(10),
	datad => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~q\,
	datae => \u0|nios2_processor|ALT_INV_i_read~q\,
	dataf => \u0|nios2_processor|ALT_INV_F_pc\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\);

-- Location: LABCELL_X22_Y4_N6
\u0|mm_interconnect_0|cmd_mux_001|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = ( !\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( ((!\u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\) # 
-- ((\u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\) # (\u0|mm_interconnect_0|router_001|Equal11~1_combout\))) # (\u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|src_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011011111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_agent|ALT_INV_cp_valid~combout\,
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~1_combout\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~1_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_src_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: MLABCELL_X21_Y5_N18
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X21_Y5_N20
\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: MLABCELL_X21_Y5_N15
\u0|mm_interconnect_0|cmd_mux_001|update_grant~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = ( \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\) # (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ & ( 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & !\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\) ) ) ) # ( 
-- \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ & ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (!\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0))) # 
-- (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\))) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ & ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & !\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000011101110010001001010101000000001111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\,
	datae => \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: FF_X21_Y5_N44
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: FF_X19_Y3_N56
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][52]~q\);

-- Location: LABCELL_X19_Y3_N54
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1_combout\ = ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][52]~q\ & ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) ) ) # ( 
-- \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][52]~q\ & ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][52]~q\ & ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- (\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datae => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[1][52]~q\,
	dataf => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: LABCELL_X18_Y4_N18
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(0)) # (\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111101011111010111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X18_Y4_N50
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\);

-- Location: LABCELL_X18_Y4_N45
\u0|nios2_processor|F_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_valid~0_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][52]~q\ & (!\u0|nios2_processor|i_read~q\ & 
-- ((!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\) # (!\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)))) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( 
-- (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][52]~q\ & (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & !\u0|nios2_processor|i_read~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000010101000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][52]~q\,
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \u0|nios2_processor|ALT_INV_i_read~q\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	combout => \u0|nios2_processor|F_valid~0_combout\);

-- Location: FF_X18_Y4_N16
\u0|nios2_processor|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|F_valid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_valid~q\);

-- Location: LABCELL_X16_Y5_N48
\u0|nios2_processor|R_valid~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|R_valid~feeder_combout\ = ( \u0|nios2_processor|D_valid~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_D_valid~q\,
	combout => \u0|nios2_processor|R_valid~feeder_combout\);

-- Location: FF_X16_Y5_N49
\u0|nios2_processor|R_valid~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|R_valid~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_valid~DUPLICATE_q\);

-- Location: FF_X22_Y7_N50
\u0|nios2_processor|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|R_valid~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_new_inst~q\);

-- Location: LABCELL_X16_Y4_N12
\u0|nios2_processor|d_read_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_read_nxt~0_combout\ = ( \u0|nios2_processor|av_ld_getting_data~6_combout\ & ( (\u0|nios2_processor|E_new_inst~q\ & \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) ) ) # ( !\u0|nios2_processor|av_ld_getting_data~6_combout\ & ( 
-- ((\u0|nios2_processor|E_new_inst~q\ & \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\)) # (\u0|nios2_processor|d_read~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_new_inst~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datad => \u0|nios2_processor|ALT_INV_d_read~q\,
	dataf => \u0|nios2_processor|ALT_INV_av_ld_getting_data~6_combout\,
	combout => \u0|nios2_processor|d_read_nxt~0_combout\);

-- Location: FF_X16_Y4_N14
\u0|nios2_processor|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|d_read_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_read~q\);

-- Location: LABCELL_X16_Y4_N30
\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\ ) # ( !\u0|mm_interconnect_0|cmd_demux_001|sink_ready~3_combout\ & ( ((\u0|mm_interconnect_0|cmd_demux_001|sink_ready~4_combout\) # 
-- (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~6_combout\)) # (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~5_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~6_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~4_combout\,
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~3_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\);

-- Location: LABCELL_X16_Y4_N24
\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~q\ & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( 
-- !\u0|nios2_processor|av_ld_getting_data~6_combout\ ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~q\ & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( (\u0|nios2_processor|d_read~q\ & 
-- (!\u0|nios2_processor|av_ld_getting_data~6_combout\ & ((\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\) # (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~q\ & ( !\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & ( !\u0|nios2_processor|av_ld_getting_data~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000010101000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_read~q\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_av_ld_getting_data~6_combout\,
	datae => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X16_Y4_N26
\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~q\);

-- Location: LABCELL_X16_Y4_N33
\u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\ = ( \u0|nios2_processor|d_read~q\ & ( (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|read_accepted~q\) # 
-- ((!\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\ & \u0|nios2_processor|d_write~q\)) ) ) # ( !\u0|nios2_processor|d_read~q\ & ( (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\ & 
-- \u0|nios2_processor|d_write~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000010101010111110101010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_read_accepted~q\,
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	datad => \u0|nios2_processor|ALT_INV_d_write~q\,
	dataf => \u0|nios2_processor|ALT_INV_d_read~q\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\);

-- Location: LABCELL_X23_Y4_N54
\u0|mm_interconnect_0|cmd_mux|src_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) & ( \u0|nios2_processor|F_pc\(9) & ( (!\u0|nios2_processor|i_read~q\ & (\u0|nios2_processor|F_pc\(11) & (\u0|nios2_processor|F_pc\(10) & 
-- !\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_i_read~q\,
	datab => \u0|nios2_processor|ALT_INV_F_pc\(11),
	datac => \u0|nios2_processor|ALT_INV_F_pc\(10),
	datad => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~q\,
	datae => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|nios2_processor|ALT_INV_F_pc\(9),
	combout => \u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\);

-- Location: LABCELL_X22_Y4_N12
\u0|mm_interconnect_0|cmd_mux|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ = ( \u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & ( \u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ ) ) ) # ( 
-- !\u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & ( \u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ & 
-- (((!\u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\) # (!\u0|mm_interconnect_0|cmd_mux|saved_grant\(1))) # (\u0|mm_interconnect_0|router_001|Equal11~1_combout\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & ( !\u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ ) ) ) # ( !\u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & ( 
-- !\u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ & ( !\u0|mm_interconnect_0|cmd_mux|src_valid~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~1_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_agent|ALT_INV_cp_valid~combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_src_valid~0_combout\,
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~0_combout\,
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\);

-- Location: MLABCELL_X21_Y4_N6
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0_combout\ & ( 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\ & (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|ALT_INV_local_read~0_combout\,
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X21_Y4_N7
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: MLABCELL_X21_Y4_N18
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ & ( (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(0)) ) ) ) # ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ & ( (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(0)) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ & ( (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0) & 
-- (!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(0) & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000111110101111101000000000000000001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|ALT_INV_local_read~0_combout\,
	datae => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~q\,
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X21_Y4_N19
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1));

-- Location: MLABCELL_X21_Y4_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~0_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~q\ & ( \u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ ) ) ) # ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~q\ & ( 
-- !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ ) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~q\ & ( !\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\ & ( (!\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|local_read~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~q\,
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent|ALT_INV_local_read~0_combout\,
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_read~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~0_combout\);

-- Location: FF_X21_Y4_N56
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~q\);

-- Location: MLABCELL_X6_Y3_N6
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~0_combout\ = ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(8) & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~0_combout\);

-- Location: MLABCELL_X21_Y4_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~q\ & (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~0_combout\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\ & (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000011100110100000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_read~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_write~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~0_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: FF_X21_Y4_N29
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: MLABCELL_X21_Y4_N24
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~1_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~0_combout\ & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~q\) # 
-- (((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~q\) # 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\)) # (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\)) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~0_combout\ & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\) # ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\ & 
-- ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|read~q\) # (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|avalon_ociram_readdata_ready~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001000111111111100100011111111111110111111111111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_read~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_write~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X21_Y4_N26
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\);

-- Location: MLABCELL_X21_Y4_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\ & 
-- ((!\u0|mm_interconnect_0|cmd_mux|WideOr1~combout\))) # (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\)) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~1_combout\ & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|waitrequest~q\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111110000010101011111000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_waitrequest~q\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_WideOr1~combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_write~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem~1_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~0_combout\);

-- Location: FF_X21_Y4_N40
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\);

-- Location: LABCELL_X11_Y3_N48
\u0|mm_interconnect_0|cmd_mux|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\ = ( \u0|nios2_processor|hbreak_enabled~q\ & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	dataf => \u0|nios2_processor|ALT_INV_hbreak_enabled~q\,
	combout => \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\);

-- Location: FF_X11_Y3_N49
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|debugaccess~q\);

-- Location: LABCELL_X11_Y2_N15
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~0_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|debugaccess~q\ & ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|write~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_write~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_debugaccess~q\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LABCELL_X10_Y3_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|Add0~1_sumout\ & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_b~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_b~combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X10_Y3_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LABCELL_X4_Y3_N39
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~1_combout\ = 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~0_combout\ & ((!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(8))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_access~q\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|jtag_ram_wr~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000011010001110000001101000111000000110100011100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_jtag_ram_wr~q\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: FF_X9_Y5_N38
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[13]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(13));

-- Location: FF_X13_Y5_N49
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: LABCELL_X16_Y5_N42
\u0|nios2_processor|F_iw[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[13]~5_combout\ = ( \u0|nios2_processor|D_iw[11]~0_combout\ & ( \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(13) & ( ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(13))) # (\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\) ) ) ) # ( !\u0|nios2_processor|D_iw[11]~0_combout\ & ( 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(13) ) ) # ( \u0|nios2_processor|D_iw[11]~0_combout\ & ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(13) & ( (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(13)) ) ) ) # ( !\u0|nios2_processor|D_iw[11]~0_combout\ & ( !\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000110000001111111111111111110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(13),
	datae => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	dataf => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(13),
	combout => \u0|nios2_processor|F_iw[13]~5_combout\);

-- Location: FF_X16_Y5_N43
\u0|nios2_processor|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[13]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(13));

-- Location: LABCELL_X17_Y7_N12
\u0|nios2_processor|D_ctrl_shift_logical~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_shift_logical~0_combout\ = ( \u0|nios2_processor|D_iw\(12) & ( (\u0|nios2_processor|Equal2~0_combout\ & !\u0|nios2_processor|D_iw\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_iw\(13),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(12),
	combout => \u0|nios2_processor|D_ctrl_shift_logical~0_combout\);

-- Location: FF_X19_Y7_N25
\u0|nios2_processor|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|D_ctrl_shift_logical~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_shift_rot~q\);

-- Location: FF_X23_Y6_N1
\u0|nios2_processor|E_shift_rot_result[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_shift_rot_result_nxt[13]~7_combout\,
	asdata => \u0|nios2_processor|E_src1\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|nios2_processor|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|E_shift_rot_result[13]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y6_N18
\u0|nios2_processor|E_alu_result[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[13]~8_combout\ = ( \u0|nios2_processor|E_shift_rot_result[13]~DUPLICATE_q\ & ( ((!\u0|nios2_processor|R_ctrl_logic~q\ & ((\u0|nios2_processor|Add2~29_sumout\))) # (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|E_logic_result[13]~7_combout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) # ( !\u0|nios2_processor|E_shift_rot_result[13]~DUPLICATE_q\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|Add2~29_sumout\))) # (\u0|nios2_processor|R_ctrl_logic~q\ & (\u0|nios2_processor|E_logic_result[13]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_logic_result[13]~7_combout\,
	datad => \u0|nios2_processor|ALT_INV_Add2~29_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result[13]~DUPLICATE_q\,
	combout => \u0|nios2_processor|E_alu_result[13]~8_combout\);

-- Location: FF_X24_Y6_N20
\u0|nios2_processor|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[13]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(13));

-- Location: FF_X24_Y6_N47
\u0|nios2_processor|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[8]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(8));

-- Location: LABCELL_X24_Y6_N54
\u0|mm_interconnect_0|router_001|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal4~0_combout\ = ( !\u0|nios2_processor|W_alu_result\(8) & ( !\u0|nios2_processor|W_alu_result\(10) & ( (\u0|nios2_processor|W_alu_result\(13) & (!\u0|nios2_processor|W_alu_result\(9) & 
-- (\u0|nios2_processor|W_alu_result\(12) & !\u0|nios2_processor|W_alu_result\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(13),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(9),
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(12),
	datad => \u0|nios2_processor|ALT_INV_W_alu_result\(11),
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(8),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(10),
	combout => \u0|mm_interconnect_0|router_001|Equal4~0_combout\);

-- Location: LABCELL_X11_Y6_N12
\u0|mm_interconnect_0|router_001|src_channel[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ = ( !\u0|nios2_processor|W_alu_result\(7) & ( \u0|nios2_processor|W_alu_result\(6) & ( (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & ((!\u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\) # 
-- (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\))) ) ) ) # ( \u0|nios2_processor|W_alu_result\(7) & ( !\u0|nios2_processor|W_alu_result\(6) & ( (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & 
-- (!\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & !\u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\)) ) ) ) # ( !\u0|nios2_processor|W_alu_result\(7) & ( !\u0|nios2_processor|W_alu_result\(6) & ( (\u0|mm_interconnect_0|router_001|Equal4~0_combout\ & 
-- (((!\u0|nios2_processor|W_alu_result[4]~DUPLICATE_q\ & \u0|nios2_processor|W_alu_result[5]~DUPLICATE_q\)) # (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_read~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010101010000000100000001010000010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_W_alu_result[4]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_W_alu_result[5]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_read~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(7),
	dataf => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	combout => \u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\);

-- Location: LABCELL_X22_Y4_N24
\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ = ( !\u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ & ( (!\u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\ & !\u0|mm_interconnect_0|router_001|Equal11~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_agent|ALT_INV_cp_valid~combout\,
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~1_combout\,
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\);

-- Location: LABCELL_X23_Y4_N51
\u0|mm_interconnect_0|cmd_demux|src1_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~combout\ = ( !\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\ & ( \u0|nios2_processor|F_pc\(9) & ( (!\u0|nios2_processor|i_read~q\ & ((!\u0|nios2_processor|F_pc\(10)) # 
-- (!\u0|nios2_processor|F_pc\(11)))) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\ & ( !\u0|nios2_processor|F_pc\(9) & ( !\u0|nios2_processor|i_read~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000011111010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(10),
	datac => \u0|nios2_processor|ALT_INV_F_pc\(11),
	datad => \u0|nios2_processor|ALT_INV_i_read~q\,
	datae => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~q\,
	dataf => \u0|nios2_processor|ALT_INV_F_pc\(9),
	combout => \u0|mm_interconnect_0|cmd_demux|src1_valid~combout\);

-- Location: MLABCELL_X21_Y5_N54
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( 
-- (\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ & ((\u0|mm_interconnect_0|cmd_demux|src1_valid~combout\) # (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & (((!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ & 
-- \u0|mm_interconnect_0|cmd_demux|src1_valid~combout\)))) # (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & (\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\)) ) ) ) # ( 
-- \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (!\u0|mm_interconnect_0|cmd_demux|src1_valid~combout\ & (((\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & 
-- !\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\)))) # (\u0|mm_interconnect_0|cmd_demux|src1_valid~combout\ & (\u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (!\u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ & ((\u0|mm_interconnect_0|cmd_demux|src1_valid~combout\) # 
-- (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011110000001100000101010100010001110100010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_packet_in_progress~q\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X21_Y5_N14
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: MLABCELL_X21_Y5_N42
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) & ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & (\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & !\u0|mm_interconnect_0|cmd_demux|src1_valid~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(0),
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\);

-- Location: MLABCELL_X21_Y5_N30
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_grant[1]~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X21_Y5_N31
\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: MLABCELL_X21_Y5_N45
\u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) & ( (\u0|mm_interconnect_0|cmd_demux|src1_valid~combout\ & ((!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0)) # 
-- (!\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1) & ( (!\u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & \u0|mm_interconnect_0|cmd_demux|src1_valid~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src1_valid~combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|arb|ALT_INV_top_priority_reg\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\);

-- Location: FF_X21_Y5_N47
\u0|mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: FF_X19_Y3_N5
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][71]~q\);

-- Location: LABCELL_X19_Y3_N3
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][71]~q\ & ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) ) ) # ( 
-- \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][71]~q\ & ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) ) ) # ( 
-- !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[1][71]~q\ & ( !\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(0),
	datae => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[1][71]~q\,
	dataf => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X18_Y4_N40
\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][71]~q\);

-- Location: LABCELL_X18_Y4_N39
\u0|mm_interconnect_0|rsp_demux_001|src0_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ = ( \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem[0][71]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem[0][71]~q\,
	dataf => \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\);

-- Location: LABCELL_X16_Y5_N6
\u0|nios2_processor|F_iw[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[4]~11_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(4) & ( ((!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & 
-- \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(4)))) # (\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(4) & ( 
-- (!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & \u0|onchip_memory|the_altsyncram|auto_generated|q_a\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111001101111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(4),
	datad => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(4),
	combout => \u0|nios2_processor|F_iw[4]~11_combout\);

-- Location: FF_X16_Y5_N8
\u0|nios2_processor|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[4]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(4));

-- Location: MLABCELL_X15_Y6_N30
\u0|nios2_processor|D_ctrl_ld~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_ld~0_combout\ = ( \u0|nios2_processor|D_iw\(0) & ( (\u0|nios2_processor|D_iw\(1) & ((!\u0|nios2_processor|D_iw\(4)) # (\u0|nios2_processor|D_iw\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001011000010110000101100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(0),
	combout => \u0|nios2_processor|D_ctrl_ld~0_combout\);

-- Location: FF_X15_Y6_N31
\u0|nios2_processor|R_ctrl_ld~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_ld~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\);

-- Location: LABCELL_X22_Y7_N54
\u0|nios2_processor|W_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_valid~0_combout\ = ( !\u0|nios2_processor|E_st_stall~combout\ & ( (!\u0|nios2_processor|E_stall~2_combout\ & (\u0|nios2_processor|E_valid~q\ & ((!\u0|nios2_processor|R_ctrl_ld~DUPLICATE_q\) # 
-- (\u0|nios2_processor|E_stall~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001100000000001000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_ld~DUPLICATE_q\,
	datab => \u0|nios2_processor|ALT_INV_E_stall~2_combout\,
	datac => \u0|nios2_processor|ALT_INV_E_stall~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_E_valid~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_st_stall~combout\,
	combout => \u0|nios2_processor|W_valid~0_combout\);

-- Location: FF_X22_Y7_N56
\u0|nios2_processor|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|W_valid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_valid~q\);

-- Location: LABCELL_X22_Y7_N24
\u0|nios2_processor|F_pc[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc[10]~0_combout\ = ( !\u0|nios2_processor|R_ctrl_break~q\ & ( \u0|nios2_processor|R_ctrl_uncond_cti_non_br~q\ & ( \u0|nios2_processor|Add2~25_sumout\ ) ) ) # ( !\u0|nios2_processor|R_ctrl_break~q\ & ( 
-- !\u0|nios2_processor|R_ctrl_uncond_cti_non_br~q\ & ( (!\u0|nios2_processor|R_ctrl_br~q\ & (((\u0|nios2_processor|Add0~25_sumout\)))) # (\u0|nios2_processor|R_ctrl_br~q\ & ((!\u0|nios2_processor|W_cmp_result~q\ & ((\u0|nios2_processor|Add0~25_sumout\))) # 
-- (\u0|nios2_processor|W_cmp_result~q\ & (\u0|nios2_processor|Add2~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011101000000000000000001010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_Add2~25_sumout\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_br~q\,
	datac => \u0|nios2_processor|ALT_INV_Add0~25_sumout\,
	datad => \u0|nios2_processor|ALT_INV_W_cmp_result~q\,
	datae => \u0|nios2_processor|ALT_INV_R_ctrl_break~q\,
	dataf => \u0|nios2_processor|ALT_INV_R_ctrl_uncond_cti_non_br~q\,
	combout => \u0|nios2_processor|F_pc[10]~0_combout\);

-- Location: LABCELL_X22_Y7_N45
\u0|nios2_processor|F_pc[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc[10]~1_combout\ = ( \u0|nios2_processor|F_pc\(10) & ( \u0|nios2_processor|F_pc[10]~0_combout\ & ( !\u0|nios2_processor|W_valid~q\ ) ) ) # ( \u0|nios2_processor|F_pc\(10) & ( !\u0|nios2_processor|F_pc[10]~0_combout\ & ( 
-- (!\u0|nios2_processor|R_ctrl_exception~q\) # (!\u0|nios2_processor|W_valid~q\) ) ) ) # ( !\u0|nios2_processor|F_pc\(10) & ( !\u0|nios2_processor|F_pc[10]~0_combout\ & ( (!\u0|nios2_processor|R_ctrl_exception~q\ & \u0|nios2_processor|W_valid~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111111111111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_exception~q\,
	datad => \u0|nios2_processor|ALT_INV_W_valid~q\,
	datae => \u0|nios2_processor|ALT_INV_F_pc\(10),
	dataf => \u0|nios2_processor|ALT_INV_F_pc[10]~0_combout\,
	combout => \u0|nios2_processor|F_pc[10]~1_combout\);

-- Location: FF_X22_Y7_N46
\u0|nios2_processor|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc[10]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(10));

-- Location: LABCELL_X23_Y4_N24
\u0|mm_interconnect_0|cmd_demux|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ = ( !\u0|mm_interconnect_0|nios2_processor_instruction_master_translator|read_accepted~q\ & ( \u0|nios2_processor|F_pc\(9) & ( (\u0|nios2_processor|F_pc\(10) & (\u0|nios2_processor|F_pc\(11) & 
-- !\u0|nios2_processor|i_read~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(10),
	datab => \u0|nios2_processor|ALT_INV_F_pc\(11),
	datac => \u0|nios2_processor|ALT_INV_i_read~q\,
	datae => \u0|mm_interconnect_0|nios2_processor_instruction_master_translator|ALT_INV_read_accepted~q\,
	dataf => \u0|nios2_processor|ALT_INV_F_pc\(9),
	combout => \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\);

-- Location: LABCELL_X22_Y4_N0
\u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0) & ( (\u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ & (\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(1) & 
-- !\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\)) ) ) # ( !\u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg\(0) & ( \u0|mm_interconnect_0|cmd_demux|src0_valid~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(1),
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux|arb|ALT_INV_top_priority_reg\(0),
	combout => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\);

-- Location: FF_X22_Y4_N2
\u0|mm_interconnect_0|cmd_mux|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux|saved_grant\(0));

-- Location: FF_X21_Y4_N32
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][71]~q\);

-- Location: MLABCELL_X21_Y4_N30
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[1][71]~q\ ) ) # ( !\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[1][71]~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X18_Y4_N23
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][71]~q\);

-- Location: LABCELL_X18_Y4_N21
\u0|mm_interconnect_0|rsp_demux|src0_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ = ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|mem[0][71]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_mem[0][71]~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\);

-- Location: LABCELL_X16_Y5_N15
\u0|nios2_processor|F_iw[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[3]~10_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( (!\u0|nios2_processor|D_iw[11]~0_combout\) # (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(3))) # (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(3))) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( 
-- (!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011101010111010101110101011111111111010101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(3),
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(3),
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	combout => \u0|nios2_processor|F_iw[3]~10_combout\);

-- Location: FF_X16_Y5_N16
\u0|nios2_processor|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[3]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(3));

-- Location: MLABCELL_X15_Y6_N36
\u0|nios2_processor|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~0_combout\ = ( \u0|nios2_processor|D_iw\(5) & ( \u0|nios2_processor|D_iw\(4) & ( (\u0|nios2_processor|D_iw\(3) & (!\u0|nios2_processor|D_iw\(2) & (\u0|nios2_processor|D_iw\(1) & !\u0|nios2_processor|D_iw\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(5),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(4),
	combout => \u0|nios2_processor|Equal2~0_combout\);

-- Location: LABCELL_X17_Y7_N30
\u0|nios2_processor|D_ctrl_exception~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_exception~1_combout\ = ( \u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & ( (\u0|nios2_processor|D_iw\(13) & ((!\u0|nios2_processor|D_iw\(12)) # (!\u0|nios2_processor|D_iw\(14)))) ) ) # ( !\u0|nios2_processor|D_iw[11]~DUPLICATE_q\ & 
-- ( (!\u0|nios2_processor|D_iw\(12) & \u0|nios2_processor|D_iw\(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000110010001100100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(12),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(13),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	combout => \u0|nios2_processor|D_ctrl_exception~1_combout\);

-- Location: LABCELL_X17_Y7_N48
\u0|nios2_processor|D_ctrl_exception~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_exception~2_combout\ = ( \u0|nios2_processor|D_ctrl_exception~1_combout\ & ( (\u0|nios2_processor|D_iw\(16) & (!\u0|nios2_processor|D_iw\(15) & \u0|nios2_processor|Equal2~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(16),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datac => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_exception~1_combout\,
	combout => \u0|nios2_processor|D_ctrl_exception~2_combout\);

-- Location: LABCELL_X16_Y7_N21
\u0|nios2_processor|D_ctrl_exception\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_exception~combout\ = ( \u0|nios2_processor|D_ctrl_exception~0_combout\ & ( ((\u0|nios2_processor|D_iw\(14) & \u0|nios2_processor|D_ctrl_break~0_combout\)) # (\u0|nios2_processor|D_ctrl_exception~2_combout\) ) ) # ( 
-- !\u0|nios2_processor|D_ctrl_exception~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(14),
	datab => \u0|nios2_processor|ALT_INV_D_ctrl_exception~2_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_break~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_ctrl_exception~0_combout\,
	combout => \u0|nios2_processor|D_ctrl_exception~combout\);

-- Location: FF_X16_Y7_N23
\u0|nios2_processor|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_exception~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_exception~q\);

-- Location: LABCELL_X27_Y6_N0
\u0|nios2_processor|F_pc_sel_nxt.01~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ = (\u0|nios2_processor|R_ctrl_break~q\ & !\u0|nios2_processor|R_ctrl_exception~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_break~q\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_exception~q\,
	combout => \u0|nios2_processor|F_pc_sel_nxt.01~0_combout\);

-- Location: LABCELL_X27_Y6_N24
\u0|nios2_processor|F_pc_no_crst_nxt[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_pc_no_crst_nxt[0]~9_combout\ = ( \u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & ( (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & \u0|nios2_processor|Add2~41_sumout\) ) ) # ( !\u0|nios2_processor|F_pc_sel_nxt.10~0_combout\ & ( 
-- (!\u0|nios2_processor|F_pc_sel_nxt.01~0_combout\ & \u0|nios2_processor|Add0~41_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.01~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_Add2~41_sumout\,
	datad => \u0|nios2_processor|ALT_INV_Add0~41_sumout\,
	dataf => \u0|nios2_processor|ALT_INV_F_pc_sel_nxt.10~0_combout\,
	combout => \u0|nios2_processor|F_pc_no_crst_nxt[0]~9_combout\);

-- Location: FF_X27_Y6_N26
\u0|nios2_processor|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_pc_no_crst_nxt[0]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|R_ctrl_exception~q\,
	ena => \u0|nios2_processor|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|F_pc\(0));

-- Location: MLABCELL_X15_Y3_N48
\u0|mm_interconnect_0|cmd_mux|src_data[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(38) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result\(2)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(0) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_F_pc\(0),
	datab => \u0|nios2_processor|ALT_INV_W_alu_result\(2),
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(38));

-- Location: FF_X15_Y3_N49
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0));

-- Location: LABCELL_X11_Y3_N54
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable\(0) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: LABCELL_X9_Y5_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[14]~feeder_combout\ = \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_reg_readdata~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[14]~feeder_combout\);

-- Location: FF_X9_Y5_N1
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata[14]~feeder_combout\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|switchesqsys_nios2_processor_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	sload => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(14));

-- Location: LABCELL_X10_Y5_N36
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[14]~feeder_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_readdata\(14),
	combout => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: FF_X10_Y5_N37
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[14]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: LABCELL_X16_Y5_N0
\u0|nios2_processor|F_iw[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[14]~16_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( (((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # 
-- (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(14))) # (\u0|nios2_processor|intr_req~combout\) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( 
-- ((\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(14) & \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\)) # (\u0|nios2_processor|intr_req~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101110101011101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(14),
	datac => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datad => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(14),
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	combout => \u0|nios2_processor|F_iw[14]~16_combout\);

-- Location: FF_X16_Y5_N1
\u0|nios2_processor|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[14]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|hbreak_req~0_combout\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(14));

-- Location: LABCELL_X17_Y7_N45
\u0|nios2_processor|D_ctrl_alu_force_xor~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_alu_force_xor~0_combout\ = ( \u0|nios2_processor|D_iw\(16) & ( !\u0|nios2_processor|D_iw\(15) ) ) # ( !\u0|nios2_processor|D_iw\(16) & ( \u0|nios2_processor|D_iw\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(14),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(16),
	combout => \u0|nios2_processor|D_ctrl_alu_force_xor~0_combout\);

-- Location: LABCELL_X19_Y7_N27
\u0|nios2_processor|D_ctrl_alu_force_xor~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_alu_force_xor~3_combout\ = ( !\u0|nios2_processor|D_iw\(0) & ( (\u0|nios2_processor|D_iw\(1) & ((!\u0|nios2_processor|D_iw\(3) & ((!\u0|nios2_processor|D_iw\(4)))) # (\u0|nios2_processor|D_iw\(3) & (\u0|nios2_processor|D_iw\(2) 
-- & \u0|nios2_processor|D_iw\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000001000000000000000000001010000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(0),
	combout => \u0|nios2_processor|D_ctrl_alu_force_xor~3_combout\);

-- Location: LABCELL_X19_Y7_N12
\u0|nios2_processor|D_ctrl_alu_force_xor~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_alu_force_xor~2_combout\ = ( !\u0|nios2_processor|D_ctrl_alu_force_xor~4_combout\ & ( !\u0|nios2_processor|Equal2~5_combout\ & ( (!\u0|nios2_processor|D_ctrl_alu_force_xor~3_combout\ & (!\u0|nios2_processor|Equal2~6_combout\ & 
-- ((!\u0|nios2_processor|D_ctrl_alu_force_xor~0_combout\) # (!\u0|nios2_processor|D_ctrl_alu_force_xor~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~0_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~3_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~1_combout\,
	datad => \u0|nios2_processor|ALT_INV_Equal2~6_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~4_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Equal2~5_combout\,
	combout => \u0|nios2_processor|D_ctrl_alu_force_xor~2_combout\);

-- Location: LABCELL_X11_Y5_N57
\u0|nios2_processor|D_logic_op[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_logic_op[1]~0_combout\ = ( \u0|nios2_processor|D_ctrl_alu_force_xor~2_combout\ & ( \u0|nios2_processor|D_logic_op_raw[1]~0_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_alu_force_xor~2_combout\ & ( 
-- \u0|nios2_processor|D_logic_op_raw[1]~0_combout\ ) ) # ( !\u0|nios2_processor|D_ctrl_alu_force_xor~2_combout\ & ( !\u0|nios2_processor|D_logic_op_raw[1]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_processor|ALT_INV_D_ctrl_alu_force_xor~2_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_logic_op_raw[1]~0_combout\,
	combout => \u0|nios2_processor|D_logic_op[1]~0_combout\);

-- Location: FF_X11_Y5_N58
\u0|nios2_processor|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_logic_op[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_logic_op\(1));

-- Location: LABCELL_X24_Y6_N36
\u0|nios2_processor|E_logic_result[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_logic_result[3]~11_combout\ = ( \u0|nios2_processor|E_src1\(3) & ( !\u0|nios2_processor|R_logic_op\(1) $ (((!\u0|nios2_processor|R_logic_op\(0)) # (!\u0|nios2_processor|E_src2\(3)))) ) ) # ( !\u0|nios2_processor|E_src1\(3) & ( 
-- (!\u0|nios2_processor|R_logic_op\(1) & (!\u0|nios2_processor|R_logic_op\(0) & !\u0|nios2_processor|E_src2\(3))) # (\u0|nios2_processor|R_logic_op\(1) & ((\u0|nios2_processor|E_src2\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_logic_op\(1),
	datab => \u0|nios2_processor|ALT_INV_R_logic_op\(0),
	datac => \u0|nios2_processor|ALT_INV_E_src2\(3),
	dataf => \u0|nios2_processor|ALT_INV_E_src1\(3),
	combout => \u0|nios2_processor|E_logic_result[3]~11_combout\);

-- Location: LABCELL_X24_Y6_N24
\u0|nios2_processor|E_alu_result[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[3]~12_combout\ = ( \u0|nios2_processor|E_shift_rot_result\(3) & ( ((!\u0|nios2_processor|R_ctrl_logic~q\ & ((\u0|nios2_processor|Add2~45_sumout\))) # (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- (\u0|nios2_processor|E_logic_result[3]~11_combout\))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\) ) ) # ( !\u0|nios2_processor|E_shift_rot_result\(3) & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|Add2~45_sumout\))) # (\u0|nios2_processor|R_ctrl_logic~q\ & (\u0|nios2_processor|E_logic_result[3]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000000000110101111111110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_E_logic_result[3]~11_combout\,
	datab => \u0|nios2_processor|ALT_INV_Add2~45_sumout\,
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datad => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(3),
	combout => \u0|nios2_processor|E_alu_result[3]~12_combout\);

-- Location: FF_X24_Y6_N25
\u0|nios2_processor|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[3]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(3));

-- Location: LABCELL_X18_Y6_N15
\u0|mm_interconnect_0|router_001|Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal11~0_combout\ = ( \u0|nios2_processor|W_alu_result\(4) & ( !\u0|nios2_processor|W_alu_result\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_W_alu_result\(3),
	datae => \u0|nios2_processor|ALT_INV_W_alu_result\(4),
	combout => \u0|mm_interconnect_0|router_001|Equal11~0_combout\);

-- Location: LABCELL_X13_Y6_N45
\u0|mm_interconnect_0|router_001|Equal11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal11~1_combout\ = ( \u0|mm_interconnect_0|router_001|Equal10~0_combout\ & ( (\u0|mm_interconnect_0|router_001|Equal11~0_combout\ & \u0|mm_interconnect_0|router_001|Equal4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~0_combout\,
	datad => \u0|mm_interconnect_0|router_001|ALT_INV_Equal4~0_combout\,
	dataf => \u0|mm_interconnect_0|router_001|ALT_INV_Equal10~0_combout\,
	combout => \u0|mm_interconnect_0|router_001|Equal11~1_combout\);

-- Location: LABCELL_X22_Y4_N54
\u0|mm_interconnect_0|cmd_demux_001|sink_ready~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\ = ( \u0|mm_interconnect_0|onchip_memory_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|onchip_memory_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\);

-- Location: LABCELL_X22_Y4_N48
\u0|mm_interconnect_0|cmd_demux_001|WideOr0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\ = ( !\u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ & ( ((!\u0|mm_interconnect_0|router_001|Equal11~1_combout\ & (!\u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & 
-- (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~2_combout\)))) # (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\) ) ) # ( \u0|mm_interconnect_0|router_001|src_channel[1]~1_combout\ & ( ((!\u0|mm_interconnect_0|router_001|Equal11~1_combout\ & 
-- (!\u0|mm_interconnect_0|router_001|src_channel[1]~0_combout\ & (\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|write~0_combout\)))) # 
-- (\u0|mm_interconnect_0|cmd_demux_001|sink_ready~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100011111111000000001111111100001000111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal11~1_combout\,
	datab => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~1_combout\,
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_src_channel[1]~1_combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datag => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~2_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\);

-- Location: LABCELL_X16_Y4_N18
\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ & ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ & ( \u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0_combout\ ) ) # ( \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ & ( 
-- !\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0_combout\ ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|sink_ready~0_combout\ & ( !\u0|mm_interconnect_0|curbyteout_s1_translator|read_latency_shift_reg~0_combout\ & ( 
-- (((\u0|mm_interconnect_0|outsignal_s1_translator|read_latency_shift_reg~0_combout\) # (\u0|mm_interconnect_0|load_s1_translator|read_latency_shift_reg~0_combout\)) # (\u0|mm_interconnect_0|leds_s1_translator|read_latency_shift_reg~0_combout\)) # 
-- (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~2_combout\,
	datab => \u0|mm_interconnect_0|leds_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datac => \u0|mm_interconnect_0|load_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|outsignal_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datae => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_sink_ready~0_combout\,
	dataf => \u0|mm_interconnect_0|curbyteout_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\);

-- Location: MLABCELL_X15_Y6_N3
\u0|nios2_processor|D_ctrl_st~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_st~0_combout\ = ( \u0|nios2_processor|D_iw\(0) & ( (\u0|nios2_processor|D_iw\(2) & !\u0|nios2_processor|D_iw\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(0),
	combout => \u0|nios2_processor|D_ctrl_st~0_combout\);

-- Location: FF_X15_Y6_N4
\u0|nios2_processor|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_st~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_st~q\);

-- Location: LABCELL_X16_Y4_N0
\u0|nios2_processor|d_write_nxt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|d_write_nxt~0_combout\ = ( \u0|nios2_processor|E_new_inst~q\ & ( \u0|nios2_processor|R_ctrl_st~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_R_ctrl_st~q\,
	dataf => \u0|nios2_processor|ALT_INV_E_new_inst~q\,
	combout => \u0|nios2_processor|d_write_nxt~0_combout\);

-- Location: LABCELL_X16_Y4_N3
\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~0_combout\ = ( !\u0|nios2_processor|d_read~q\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	dataf => \u0|nios2_processor|ALT_INV_d_read~q\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~0_combout\);

-- Location: LABCELL_X16_Y4_N9
\u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ & ( (!\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\ & 
-- ((\u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\) # (\u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~q\))) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ & ( 
-- (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~q\ & (\u0|mm_interconnect_0|nios2_processor_data_master_agent|cp_valid~combout\ & ((!\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\) # 
-- (!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\)))) # (\u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~q\ & ((!\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\) # 
-- ((!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010011111100010101001111110001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_end_begintransfer~q\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_agent|ALT_INV_cp_valid~combout\,
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X16_Y4_N10
\u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~q\);

-- Location: LABCELL_X16_Y4_N6
\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~1_combout\ = ( !\u0|nios2_processor|d_read~q\ & ( (!\u0|nios2_processor|d_write~q\) # ((!\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\ & 
-- ((!\u0|mm_interconnect_0|nios2_processor_data_master_translator|end_begintransfer~q\) # (!\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011110000111111101111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_end_begintransfer~q\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datac => \u0|nios2_processor|ALT_INV_d_write~q\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	dataf => \u0|nios2_processor|ALT_INV_d_read~q\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~1_combout\);

-- Location: LABCELL_X16_Y4_N48
\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~2_combout\ = ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~1_combout\ & ( (!\u0|nios2_processor|d_read~q\) # 
-- (\u0|nios2_processor|av_ld_getting_data~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_av_ld_getting_data~6_combout\,
	datad => \u0|nios2_processor|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~2_combout\);

-- Location: LABCELL_X16_Y4_N54
\u0|nios2_processor|E_st_stall\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_st_stall~combout\ = ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~0_combout\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~2_combout\ & ( 
-- ((\u0|nios2_processor|d_write~q\ & (!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ & !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\))) # (\u0|nios2_processor|d_write_nxt~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~0_combout\ & ( \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~2_combout\ & ( \u0|nios2_processor|d_write_nxt~0_combout\ ) ) ) # ( 
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~0_combout\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~2_combout\ & ( (\u0|nios2_processor|d_write_nxt~0_combout\) # 
-- (\u0|nios2_processor|d_write~q\) ) ) ) # ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~0_combout\ & ( !\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~2_combout\ & ( 
-- (\u0|nios2_processor|d_write_nxt~0_combout\) # (\u0|nios2_processor|d_write~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100001111000011110100111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_write~q\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	datac => \u0|nios2_processor|ALT_INV_d_write_nxt~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\,
	datae => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~0_combout\,
	dataf => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~2_combout\,
	combout => \u0|nios2_processor|E_st_stall~combout\);

-- Location: FF_X16_Y4_N29
\u0|nios2_processor|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|E_st_stall~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_write~q\);

-- Location: LABCELL_X16_Y4_N51
\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ & ( ((\u0|nios2_processor|d_write~q\ & \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\)) # 
-- (\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\ & ( ((\u0|nios2_processor|d_write~q\ & (\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ & 
-- \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|rst1~q\))) # (\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_d_write~q\,
	datab => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	datac => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst1~q\,
	datad => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~0_combout\);

-- Location: LABCELL_X16_Y4_N36
\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~1_combout\ = ( !\u0|nios2_processor|d_read~q\ & ( (\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~0_combout\ & 
-- (((!\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\ & (!\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ & !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~1_combout\))) # 
-- (\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~1_combout\))) ) ) # ( \u0|nios2_processor|d_read~q\ & ( (\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~0_combout\ & 
-- (((!\u0|nios2_processor|av_ld_getting_data~6_combout\)) # (\u0|mm_interconnect_0|nios2_processor_data_master_translator|av_waitrequest~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101000100010001010100010101000100010001000100010101000101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~0_combout\,
	datab => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_av_waitrequest~1_combout\,
	datac => \u0|nios2_processor|ALT_INV_av_ld_getting_data~6_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~1_combout\,
	datag => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~1_combout\);

-- Location: FF_X16_Y4_N37
\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\);

-- Location: LABCELL_X16_Y4_N45
\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ = (!\u0|mm_interconnect_0|nios2_processor_data_master_translator|write_accepted~q\ & \u0|nios2_processor|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_write_accepted~q\,
	datad => \u0|nios2_processor|ALT_INV_d_write~q\,
	combout => \u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\);

-- Location: LABCELL_X19_Y3_N36
\u0|onchip_memory|wren~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_memory|wren~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ( (\u0|mm_interconnect_0|nios2_processor_data_master_translator|uav_write~0_combout\ & (!\u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|mm_interconnect_0|cmd_mux_001|WideOr1~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|nios2_processor_data_master_translator|ALT_INV_uav_write~0_combout\,
	datab => \u0|mm_interconnect_0|onchip_memory_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_WideOr1~combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_001|ALT_INV_saved_grant\(1),
	combout => \u0|onchip_memory|wren~0_combout\);

-- Location: LABCELL_X16_Y5_N57
\u0|nios2_processor|F_iw[16]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[16]~13_combout\ = ( \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( ((!\u0|nios2_processor|D_iw[11]~0_combout\) # 
-- (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(16))) # (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(16)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( 
-- \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( (!\u0|nios2_processor|D_iw[11]~0_combout\) # (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(16)) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( 
-- !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( (!\u0|nios2_processor|D_iw[11]~0_combout\) # (\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre\(16)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( !\u0|nios2_processor|D_iw[11]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000111111111111010101011111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(16),
	datac => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre\(16),
	datad => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	combout => \u0|nios2_processor|F_iw[16]~13_combout\);

-- Location: FF_X16_Y5_N58
\u0|nios2_processor|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[16]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(16));

-- Location: MLABCELL_X15_Y7_N18
\u0|nios2_processor|D_ctrl_logic~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_logic~0_combout\ = ( !\u0|nios2_processor|D_iw\(1) & ( \u0|nios2_processor|D_iw\(5) & ( (!\u0|nios2_processor|D_iw\(0) & (\u0|nios2_processor|D_iw\(4) & \u0|nios2_processor|D_iw\(2))) ) ) ) # ( !\u0|nios2_processor|D_iw\(1) & ( 
-- !\u0|nios2_processor|D_iw\(5) & ( (!\u0|nios2_processor|D_iw\(0) & (\u0|nios2_processor|D_iw\(2) & ((\u0|nios2_processor|D_iw\(3)) # (\u0|nios2_processor|D_iw\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001010000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(4),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(1),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(5),
	combout => \u0|nios2_processor|D_ctrl_logic~0_combout\);

-- Location: MLABCELL_X15_Y7_N36
\u0|nios2_processor|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|Equal2~1_combout\ = ( !\u0|nios2_processor|D_iw\(4) & ( \u0|nios2_processor|D_iw\(5) & ( (\u0|nios2_processor|D_iw\(2) & (!\u0|nios2_processor|D_iw\(1) & (!\u0|nios2_processor|D_iw\(0) & \u0|nios2_processor|D_iw\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(1),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(0),
	datad => \u0|nios2_processor|ALT_INV_D_iw\(3),
	datae => \u0|nios2_processor|ALT_INV_D_iw\(4),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(5),
	combout => \u0|nios2_processor|Equal2~1_combout\);

-- Location: LABCELL_X17_Y7_N39
\u0|nios2_processor|D_ctrl_logic\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_logic~combout\ = ( \u0|nios2_processor|Equal101~0_combout\ & ( (((!\u0|nios2_processor|D_iw\(16) & !\u0|nios2_processor|D_iw[11]~DUPLICATE_q\)) # (\u0|nios2_processor|Equal2~1_combout\)) # 
-- (\u0|nios2_processor|D_ctrl_logic~0_combout\) ) ) # ( !\u0|nios2_processor|Equal101~0_combout\ & ( (\u0|nios2_processor|Equal2~1_combout\) # (\u0|nios2_processor|D_ctrl_logic~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111110001111111111111000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(16),
	datab => \u0|nios2_processor|ALT_INV_D_iw[11]~DUPLICATE_q\,
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_logic~0_combout\,
	datad => \u0|nios2_processor|ALT_INV_Equal2~1_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Equal101~0_combout\,
	combout => \u0|nios2_processor|D_ctrl_logic~combout\);

-- Location: FF_X17_Y7_N40
\u0|nios2_processor|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_logic~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_logic~q\);

-- Location: LABCELL_X22_Y6_N36
\u0|nios2_processor|E_alu_result[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|E_alu_result[6]~10_combout\ = ( \u0|nios2_processor|Add2~37_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & ((!\u0|nios2_processor|R_ctrl_logic~q\) # ((\u0|nios2_processor|E_logic_result[6]~9_combout\)))) # 
-- (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(6))))) ) ) # ( !\u0|nios2_processor|Add2~37_sumout\ & ( (!\u0|nios2_processor|R_ctrl_shift_rot~q\ & (\u0|nios2_processor|R_ctrl_logic~q\ & 
-- ((\u0|nios2_processor|E_logic_result[6]~9_combout\)))) # (\u0|nios2_processor|R_ctrl_shift_rot~q\ & (((\u0|nios2_processor|E_shift_rot_result\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_logic~q\,
	datab => \u0|nios2_processor|ALT_INV_R_ctrl_shift_rot~q\,
	datac => \u0|nios2_processor|ALT_INV_E_shift_rot_result\(6),
	datad => \u0|nios2_processor|ALT_INV_E_logic_result[6]~9_combout\,
	dataf => \u0|nios2_processor|ALT_INV_Add2~37_sumout\,
	combout => \u0|nios2_processor|E_alu_result[6]~10_combout\);

-- Location: FF_X22_Y6_N37
\u0|nios2_processor|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|E_alu_result[6]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|nios2_processor|E_alu_result~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_alu_result\(6));

-- Location: MLABCELL_X15_Y3_N54
\u0|mm_interconnect_0|cmd_mux|src_data[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux|src_data\(42) = ( \u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( ((\u0|nios2_processor|F_pc\(4) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0))) # (\u0|nios2_processor|W_alu_result\(6)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux|saved_grant\(1) & ( (\u0|nios2_processor|F_pc\(4) & \u0|mm_interconnect_0|cmd_mux|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_W_alu_result\(6),
	datab => \u0|nios2_processor|ALT_INV_F_pc\(4),
	datad => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux|src_data\(42));

-- Location: FF_X15_Y3_N56
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(4));

-- Location: MLABCELL_X6_Y3_N48
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~0_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(8) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(4) & (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(6) & (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(7) & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(4),
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(6),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(7),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(5),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(8),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LABCELL_X9_Y3_N21
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ = ( !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(1) & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~0_combout\ & (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(2) & 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~0_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(2),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(3),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(1),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LABCELL_X9_Y3_N0
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ociram_wr_en~0_combout\ & ( 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|Equal0~1_combout\ & !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|address\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_address\(0),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\,
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LABCELL_X4_Y3_N27
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~0_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(25) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(0))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~q\))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(25) & ( 
-- ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_ocireg~0_combout\ & \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|writedata\(0))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|ALT_INV_writedata\(0),
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_monitor_ready~q\,
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(25),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X4_Y3_N28
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~q\);

-- Location: FF_X3_Y2_N52
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: FF_X3_Y2_N17
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X3_Y2_N34
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ir_out\(0));

-- Location: LABCELL_X1_Y3_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110011001101010011001100110101010101010011010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[2][0]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_ir_out\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\);

-- Location: FF_X1_Y3_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LABCELL_X2_Y2_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout\);

-- Location: LABCELL_X2_Y2_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: LABCELL_X4_Y1_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~feeder_combout\);

-- Location: FF_X4_Y1_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LABCELL_X1_Y2_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X1_Y2_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X1_Y4_N41
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: FF_X3_Y4_N4
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: LABCELL_X1_Y5_N12
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\,
	datac => \u0|jtag_uart|ALT_INV_t_dav~q\,
	datad => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	datae => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\,
	combout => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: FF_X1_Y5_N14
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LABCELL_X7_Y5_N24
\u0|jtag_uart|wr_rfifo\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|wr_rfifo~combout\ = (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \u0|jtag_uart|wr_rfifo~combout\);

-- Location: FF_X8_Y5_N5
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: MLABCELL_X8_Y5_N24
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & ( 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LABCELL_X7_Y5_N12
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = ( \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\u0|jtag_uart|fifo_rd~1_combout\ ) ) # ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\u0|jtag_uart|fifo_rd~1_combout\ & ( 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_ena~reg0_q\ & 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~reg0_q\,
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\,
	datae => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \u0|jtag_uart|ALT_INV_fifo_rd~1_combout\,
	combout => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X7_Y5_N13
\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y5_N30
\u0|jtag_uart|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~21_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( !VCC ))
-- \u0|jtag_uart|Add0~22\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( 
-- !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datad => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => GND,
	sumout => \u0|jtag_uart|Add0~21_sumout\,
	cout => \u0|jtag_uart|Add0~22\);

-- Location: MLABCELL_X8_Y5_N33
\u0|jtag_uart|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~25_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart|Add0~22\ ))
-- \u0|jtag_uart|Add0~26\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|Add0~22\,
	sumout => \u0|jtag_uart|Add0~25_sumout\,
	cout => \u0|jtag_uart|Add0~26\);

-- Location: MLABCELL_X8_Y5_N36
\u0|jtag_uart|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~17_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart|Add0~26\ ))
-- \u0|jtag_uart|Add0~18\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|Add0~26\,
	sumout => \u0|jtag_uart|Add0~17_sumout\,
	cout => \u0|jtag_uart|Add0~18\);

-- Location: MLABCELL_X8_Y5_N39
\u0|jtag_uart|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~1_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart|Add0~18\ ))
-- \u0|jtag_uart|Add0~2\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|Add0~18\,
	sumout => \u0|jtag_uart|Add0~1_sumout\,
	cout => \u0|jtag_uart|Add0~2\);

-- Location: MLABCELL_X8_Y5_N42
\u0|jtag_uart|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~5_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \u0|jtag_uart|Add0~2\ ))
-- \u0|jtag_uart|Add0~6\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \u0|jtag_uart|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|Add0~2\,
	sumout => \u0|jtag_uart|Add0~5_sumout\,
	cout => \u0|jtag_uart|Add0~6\);

-- Location: MLABCELL_X8_Y5_N45
\u0|jtag_uart|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~9_sumout\ = SUM(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\ ) + ( VCC ) + ( \u0|jtag_uart|Add0~6\ ))
-- \u0|jtag_uart|Add0~10\ = CARRY(( !\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\ ) + ( VCC ) + ( \u0|jtag_uart|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~DUPLICATE_q\,
	cin => \u0|jtag_uart|Add0~6\,
	sumout => \u0|jtag_uart|Add0~9_sumout\,
	cout => \u0|jtag_uart|Add0~10\);

-- Location: MLABCELL_X8_Y5_N48
\u0|jtag_uart|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~13_sumout\ = SUM(( GND ) + ( GND ) + ( \u0|jtag_uart|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \u0|jtag_uart|Add0~10\,
	sumout => \u0|jtag_uart|Add0~13_sumout\);

-- Location: MLABCELL_X8_Y5_N54
\u0|jtag_uart|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|LessThan1~0_combout\ = ( \u0|jtag_uart|Add0~21_sumout\ & ( \u0|jtag_uart|Add0~17_sumout\ ) ) # ( !\u0|jtag_uart|Add0~21_sumout\ & ( (\u0|jtag_uart|Add0~17_sumout\ & 
-- ((\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # (\u0|jtag_uart|Add0~25_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_Add0~25_sumout\,
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datad => \u0|jtag_uart|ALT_INV_Add0~17_sumout\,
	dataf => \u0|jtag_uart|ALT_INV_Add0~21_sumout\,
	combout => \u0|jtag_uart|LessThan1~0_combout\);

-- Location: MLABCELL_X8_Y5_N18
\u0|jtag_uart|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|LessThan1~1_combout\ = ( !\u0|jtag_uart|Add0~1_sumout\ & ( (\u0|jtag_uart|Add0~13_sumout\ & (!\u0|jtag_uart|Add0~5_sumout\ & (!\u0|jtag_uart|LessThan1~0_combout\ & !\u0|jtag_uart|Add0~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_Add0~13_sumout\,
	datab => \u0|jtag_uart|ALT_INV_Add0~5_sumout\,
	datac => \u0|jtag_uart|ALT_INV_LessThan1~0_combout\,
	datad => \u0|jtag_uart|ALT_INV_Add0~9_sumout\,
	dataf => \u0|jtag_uart|ALT_INV_Add0~1_sumout\,
	combout => \u0|jtag_uart|LessThan1~1_combout\);

-- Location: FF_X8_Y5_N19
\u0|jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|LessThan1~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|fifo_AF~q\);

-- Location: MLABCELL_X3_Y5_N33
\u0|jtag_uart|pause_irq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|pause_irq~0_combout\ = ( \u0|jtag_uart|pause_irq~q\ & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & ( (!\u0|jtag_uart|read_0~q\) # 
-- (\u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\) ) ) ) # ( !\u0|jtag_uart|pause_irq~q\ & ( \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & ( 
-- \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ ) ) ) # ( \u0|jtag_uart|pause_irq~q\ & ( !\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|t_pause~reg0_q\ & ( !\u0|jtag_uart|read_0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000001111000011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_read_0~q\,
	datac => \u0|jtag_uart|the_switchesqsys_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datae => \u0|jtag_uart|ALT_INV_pause_irq~q\,
	dataf => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~reg0_q\,
	combout => \u0|jtag_uart|pause_irq~0_combout\);

-- Location: FF_X3_Y5_N34
\u0|jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|pause_irq~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|pause_irq~q\);

-- Location: LABCELL_X4_Y5_N51
\u0|jtag_uart|av_readdata[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|av_readdata[8]~0_combout\ = ( \u0|jtag_uart|ien_AF~q\ & ( (\u0|jtag_uart|pause_irq~q\) # (\u0|jtag_uart|fifo_AF~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_AF~q\,
	datac => \u0|jtag_uart|ALT_INV_pause_irq~q\,
	datae => \u0|jtag_uart|ALT_INV_ien_AF~q\,
	combout => \u0|jtag_uart|av_readdata[8]~0_combout\);

-- Location: FF_X11_Y3_N10
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y5_N36
\u0|nios2_processor|W_ipending_reg_nxt[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_ipending_reg_nxt[5]~0_combout\ = ( \u0|nios2_processor|W_ienable_reg\(5) & ( (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|oci_ienable[5]~DUPLICATE_q\ & 
-- ((\u0|jtag_uart|av_readdata\(9)) # (\u0|jtag_uart|av_readdata[8]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_av_readdata[8]~0_combout\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_avalon_reg|ALT_INV_oci_ienable[5]~DUPLICATE_q\,
	datac => \u0|jtag_uart|ALT_INV_av_readdata\(9),
	dataf => \u0|nios2_processor|ALT_INV_W_ienable_reg\(5),
	combout => \u0|nios2_processor|W_ipending_reg_nxt[5]~0_combout\);

-- Location: FF_X3_Y5_N37
\u0|nios2_processor|W_ipending_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|W_ipending_reg_nxt[5]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|W_ipending_reg\(5));

-- Location: LABCELL_X18_Y7_N18
\u0|nios2_processor|intr_req\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|intr_req~combout\ = ( \u0|nios2_processor|W_status_reg_pie~q\ & ( \u0|nios2_processor|W_ipending_reg\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_W_ipending_reg\(5),
	dataf => \u0|nios2_processor|ALT_INV_W_status_reg_pie~q\,
	combout => \u0|nios2_processor|intr_req~combout\);

-- Location: LABCELL_X16_Y5_N3
\u0|nios2_processor|D_iw[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_iw[11]~0_combout\ = ( !\u0|nios2_processor|hbreak_req~0_combout\ & ( !\u0|nios2_processor|intr_req~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_intr_req~combout\,
	dataf => \u0|nios2_processor|ALT_INV_hbreak_req~0_combout\,
	combout => \u0|nios2_processor|D_iw[11]~0_combout\);

-- Location: FF_X16_Y5_N23
\u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|readdata\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[15]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y5_N39
\u0|nios2_processor|F_iw[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|F_iw[15]~15_combout\ = ( \u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( (!\u0|nios2_processor|D_iw[11]~0_combout\) # (((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & 
-- \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[15]~DUPLICATE_q\)) # (\u0|onchip_memory|the_altsyncram|auto_generated|q_a\(15))) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_001|src0_valid~combout\ & ( 
-- (!\u0|nios2_processor|D_iw[11]~0_combout\) # ((\u0|mm_interconnect_0|rsp_demux|src0_valid~combout\ & \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|av_readdata_pre[15]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111011101010101011101110101111101111111010111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw[11]~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux|ALT_INV_src0_valid~combout\,
	datac => \u0|onchip_memory|the_altsyncram|auto_generated|ALT_INV_q_a\(15),
	datad => \u0|mm_interconnect_0|nios2_processor_jtag_debug_module_translator|ALT_INV_av_readdata_pre[15]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|rsp_demux_001|ALT_INV_src0_valid~combout\,
	combout => \u0|nios2_processor|F_iw[15]~15_combout\);

-- Location: FF_X16_Y5_N40
\u0|nios2_processor|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|F_iw[15]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|D_iw\(15));

-- Location: LABCELL_X16_Y7_N57
\u0|nios2_processor|D_ctrl_break~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_break~0_combout\ = ( \u0|nios2_processor|Equal2~0_combout\ & ( \u0|nios2_processor|D_iw\(13) & ( (\u0|nios2_processor|D_iw\(15) & (\u0|nios2_processor|D_iw\(16) & !\u0|nios2_processor|D_iw\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_iw\(15),
	datab => \u0|nios2_processor|ALT_INV_D_iw\(16),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(12),
	datae => \u0|nios2_processor|ALT_INV_Equal2~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(13),
	combout => \u0|nios2_processor|D_ctrl_break~0_combout\);

-- Location: LABCELL_X16_Y7_N15
\u0|nios2_processor|D_ctrl_break~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_ctrl_break~1_combout\ = ( !\u0|nios2_processor|D_iw\(14) & ( \u0|nios2_processor|D_ctrl_break~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|nios2_processor|ALT_INV_D_ctrl_break~0_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_iw\(14),
	combout => \u0|nios2_processor|D_ctrl_break~1_combout\);

-- Location: FF_X16_Y7_N16
\u0|nios2_processor|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_ctrl_break~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_ctrl_break~q\);

-- Location: LABCELL_X18_Y7_N21
\u0|nios2_processor|hbreak_enabled~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|hbreak_enabled~0_combout\ = ((!\u0|nios2_processor|Equal101~7_combout\ & \u0|nios2_processor|hbreak_enabled~q\)) # (\u0|nios2_processor|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101011111010101010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_R_ctrl_break~q\,
	datac => \u0|nios2_processor|ALT_INV_Equal101~7_combout\,
	datad => \u0|nios2_processor|ALT_INV_hbreak_enabled~q\,
	combout => \u0|nios2_processor|hbreak_enabled~0_combout\);

-- Location: FF_X18_Y7_N22
\u0|nios2_processor|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|hbreak_enabled~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|nios2_processor|E_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|hbreak_enabled~q\);

-- Location: FF_X3_Y2_N40
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_processor|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: FF_X3_Y2_N59
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: FF_X3_Y2_N28
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ir_out\(1));

-- Location: LABCELL_X1_Y3_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100011101010101010001110101000111000011110100011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_ir_out\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datac => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: FF_X1_Y3_N43
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LABCELL_X1_Y1_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LABCELL_X1_Y2_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: FF_X1_Y1_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LABCELL_X1_Y1_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X1_Y1_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LABCELL_X1_Y1_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X1_Y1_N47
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LABCELL_X1_Y1_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X1_Y1_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LABCELL_X2_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X1_Y2_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LABCELL_X1_Y2_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100001000010111010000100001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LABCELL_X4_Y1_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LABCELL_X4_Y1_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout\);

-- Location: LABCELL_X4_Y1_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout\);

-- Location: MLABCELL_X3_Y1_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\);

-- Location: FF_X4_Y1_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LABCELL_X4_Y1_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout\);

-- Location: LABCELL_X4_Y1_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~feeder_combout\);

-- Location: FF_X4_Y1_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LABCELL_X1_Y1_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal8~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal8~0_combout\);

-- Location: LABCELL_X1_Y1_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal8~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout\);

-- Location: FF_X2_Y1_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LABCELL_X1_Y1_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010111110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal8~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\);

-- Location: FF_X4_Y1_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LABCELL_X2_Y1_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110001111000011111000111111111111011111111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal8~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\);

-- Location: FF_X2_Y1_N59
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LABCELL_X4_Y1_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000010000000100010100100101001001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout\);

-- Location: LABCELL_X1_Y1_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LABCELL_X1_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: FF_X1_Y1_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LABCELL_X1_Y1_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X1_Y1_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LABCELL_X1_Y1_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X1_Y1_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LABCELL_X1_Y1_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: MLABCELL_X3_Y1_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X1_Y1_N58
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LABCELL_X1_Y3_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LABCELL_X4_Y1_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~0_combout\);

-- Location: LABCELL_X2_Y1_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110000000100010011000000010011001100010011001100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: LABCELL_X1_Y1_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\);

-- Location: FF_X1_Y1_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LABCELL_X4_Y1_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(3),
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: LABCELL_X1_Y3_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X4_Y1_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LABCELL_X4_Y1_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001110100000000001010100010100010011101000000000010101000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: LABCELL_X1_Y1_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\);

-- Location: FF_X1_Y1_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LABCELL_X4_Y1_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000010100100111000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~5_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: FF_X4_Y1_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LABCELL_X2_Y1_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001100000000111100110000000010010111100010001001011110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout\);

-- Location: LABCELL_X4_Y1_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~3_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: FF_X4_Y1_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LABCELL_X1_Y1_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X1_Y1_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LABCELL_X1_Y1_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: FF_X1_Y1_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LABCELL_X4_Y1_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[1]~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\);

-- Location: FF_X4_Y1_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: MLABCELL_X3_Y1_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LABCELL_X1_Y2_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: FF_X1_Y5_N52
\u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tdo~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|td_shift\(0),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|tdo~reg0_q\);

-- Location: MLABCELL_X3_Y1_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000110011011100110011001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\);

-- Location: FF_X2_Y1_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LABCELL_X1_Y1_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010011001100010011001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout\);

-- Location: FF_X2_Y1_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LABCELL_X2_Y1_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000011110000111100000111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout\);

-- Location: FF_X2_Y1_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LABCELL_X2_Y1_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000100000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\);

-- Location: FF_X2_Y1_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y1_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\);

-- Location: FF_X2_Y1_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LABCELL_X2_Y1_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\);

-- Location: FF_X2_Y1_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LABCELL_X2_Y1_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LABCELL_X2_Y1_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0010001000000000000010100000101000000010000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	datag => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: MLABCELL_X3_Y1_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\);

-- Location: FF_X2_Y1_N50
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LABCELL_X2_Y1_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LABCELL_X2_Y1_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101010101010101110101011101010111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~6_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X2_Y1_N44
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LABCELL_X1_Y1_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\);

-- Location: LABCELL_X2_Y1_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000000000000000000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~3_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: FF_X2_Y1_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LABCELL_X2_Y1_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001000100100010000100010000010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\);

-- Location: LABCELL_X2_Y1_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001000000000001000100000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X2_Y1_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LABCELL_X2_Y2_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001011111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal3~0_combout\,
	datab => \u0|jtag_uart|switchesqsys_jtag_uart_alt_jtag_atlantic|ALT_INV_tdo~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LABCELL_X1_Y2_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: FF_X1_Y2_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LABCELL_X1_Y2_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LABCELL_X7_Y2_N51
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[21]~feeder_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|ALT_INV_jdo\(21),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[21]~feeder_combout\);

-- Location: FF_X7_Y2_N52
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[21]~feeder_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~1_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(21));

-- Location: MLABCELL_X6_Y2_N48
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~39_combout\ = ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(21) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(21))) # (\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(23))))) ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|break_readreg\(21) & ( 
-- (!\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ & ((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|MonDReg\(21))))) # 
-- (\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|virtual_state_sdr~0_combout\ & 
-- (((\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(23))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|switchesqsys_nios2_processor_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|ALT_INV_sr\(23),
	datad => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_ocimem|ALT_INV_MonDReg\(21),
	dataf => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_break|ALT_INV_break_readreg\(21),
	combout => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~39_combout\);

-- Location: FF_X6_Y2_N50
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr~39_combout\,
	sclr => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~19_combout\,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr[30]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(22));

-- Location: FF_X10_Y2_N2
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_tck|sr\(22),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(22));

-- Location: FF_X10_Y2_N8
\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|jdo\(22),
	sload => VCC,
	ena => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_jtag_debug_module_wrapper|the_switchesqsys_nios2_processor_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetrequest~q\);

-- Location: LABCELL_X10_Y2_N6
\u0|rst_controller|merged_reset~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|merged_reset~0_combout\ = ( \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetrequest~q\ & ( \KEY[0]~input_o\ ) ) # ( 
-- \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetrequest~q\ & ( !\KEY[0]~input_o\ ) ) # ( 
-- !\u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|resetrequest~q\ & ( !\KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|nios2_processor|the_switchesqsys_nios2_processor_nios2_oci|the_switchesqsys_nios2_processor_nios2_oci_debug|ALT_INV_resetrequest~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \u0|rst_controller|merged_reset~0_combout\);

-- Location: FF_X10_Y2_N14
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LABCELL_X10_Y2_N39
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X10_Y2_N41
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LABCELL_X10_Y2_N36
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X10_Y2_N38
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_merged_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X10_Y2_N50
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X10_Y2_N34
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X10_Y2_N58
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: MLABCELL_X3_Y3_N3
\u0|rst_controller|r_sync_rst_chain~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~0_combout\ = (\u0|rst_controller|altera_reset_synchronizer_int_chain\(2) & \u0|rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2),
	datad => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X3_Y3_N4
\u0|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(1));

-- Location: FF_X6_Y3_N44
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LABCELL_X10_Y2_N24
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\u0|rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(3),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X10_Y2_N26
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LABCELL_X10_Y2_N27
\u0|rst_controller|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|WideOr0~0_combout\ = ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(4) ) # ( !\u0|rst_controller|altera_reset_synchronizer_int_chain\(4) & ( (!\u0|rst_controller|r_sync_rst_chain\(1) & \u0|rst_controller|r_sync_rst~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(1),
	datad => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	dataf => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(4),
	combout => \u0|rst_controller|WideOr0~0_combout\);

-- Location: FF_X10_Y2_N29
\u0|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst~q\);

-- Location: LABCELL_X18_Y6_N0
\u0|nios2_processor|D_wr_dst_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_wr_dst_reg~0_combout\ = ( \u0|nios2_processor|D_iw\(1) & ( (\u0|nios2_processor|D_iw\(2) & !\u0|nios2_processor|D_iw\(0)) ) ) # ( !\u0|nios2_processor|D_iw\(1) & ( \u0|nios2_processor|D_iw\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|nios2_processor|ALT_INV_D_iw\(2),
	datac => \u0|nios2_processor|ALT_INV_D_iw\(0),
	dataf => \u0|nios2_processor|ALT_INV_D_iw\(1),
	combout => \u0|nios2_processor|D_wr_dst_reg~0_combout\);

-- Location: LABCELL_X17_Y6_N18
\u0|nios2_processor|D_wr_dst_reg\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|D_wr_dst_reg~combout\ = ( !\u0|nios2_processor|D_wr_dst_reg~0_combout\ & ( \u0|nios2_processor|D_dst_regnum[3]~3_combout\ ) ) # ( !\u0|nios2_processor|D_wr_dst_reg~0_combout\ & ( !\u0|nios2_processor|D_dst_regnum[3]~3_combout\ & ( 
-- (((\u0|nios2_processor|D_dst_regnum[2]~9_combout\) # (\u0|nios2_processor|D_dst_regnum[4]~7_combout\)) # (\u0|nios2_processor|D_dst_regnum[0]~5_combout\)) # (\u0|nios2_processor|D_dst_regnum[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|nios2_processor|ALT_INV_D_dst_regnum[1]~1_combout\,
	datab => \u0|nios2_processor|ALT_INV_D_dst_regnum[0]~5_combout\,
	datac => \u0|nios2_processor|ALT_INV_D_dst_regnum[4]~7_combout\,
	datad => \u0|nios2_processor|ALT_INV_D_dst_regnum[2]~9_combout\,
	datae => \u0|nios2_processor|ALT_INV_D_wr_dst_reg~0_combout\,
	dataf => \u0|nios2_processor|ALT_INV_D_dst_regnum[3]~3_combout\,
	combout => \u0|nios2_processor|D_wr_dst_reg~combout\);

-- Location: FF_X17_Y6_N19
\u0|nios2_processor|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|nios2_processor|D_wr_dst_reg~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|R_wr_dst_reg~q\);

-- Location: LABCELL_X27_Y6_N33
\u0|nios2_processor|W_rf_wren\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|nios2_processor|W_rf_wren~combout\ = ((\u0|nios2_processor|W_valid~q\ & \u0|nios2_processor|R_wr_dst_reg~q\)) # (\u0|rst_controller|r_sync_rst~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	datac => \u0|nios2_processor|ALT_INV_W_valid~q\,
	datad => \u0|nios2_processor|ALT_INV_R_wr_dst_reg~q\,
	combout => \u0|nios2_processor|W_rf_wren~combout\);

-- Location: FF_X8_Y4_N19
\u0|nios2_processor|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|nios2_processor|switchesqsys_nios2_processor_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|nios2_processor|d_writedata\(1));

-- Location: MLABCELL_X21_Y7_N57
\u0|outsignal|data_out[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|outsignal|data_out[1]~feeder_combout\ = ( \u0|nios2_processor|d_writedata\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|nios2_processor|ALT_INV_d_writedata\(1),
	combout => \u0|outsignal|data_out[1]~feeder_combout\);

-- Location: FF_X21_Y7_N58
\u0|outsignal|data_out[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|outsignal|data_out[1]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|outsignal|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|outsignal|data_out[1]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y7_N33
\resetState~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \resetState~0_combout\ = ( \KEY[0]~input_o\ & ( \resetInput|prev~q\ & ( (\resetState~q\) # (\u0|outsignal|data_out[1]~DUPLICATE_q\) ) ) ) # ( !\KEY[0]~input_o\ & ( \resetInput|prev~q\ & ( (\resetState~q\) # (\u0|outsignal|data_out[1]~DUPLICATE_q\) ) ) ) # 
-- ( \KEY[0]~input_o\ & ( !\resetInput|prev~q\ & ( (\resetState~q\) # (\u0|outsignal|data_out[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|outsignal|ALT_INV_data_out[1]~DUPLICATE_q\,
	datac => \ALT_INV_resetState~q\,
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \resetInput|ALT_INV_prev~q\,
	combout => \resetState~0_combout\);

-- Location: LABCELL_X30_Y7_N12
\resetState~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \resetState~feeder_combout\ = ( \resetState~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_resetState~0_combout\,
	combout => \resetState~feeder_combout\);

-- Location: FF_X30_Y7_N14
resetState : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \resetState~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \resetState~q\);

-- Location: MLABCELL_X39_Y6_N36
\cam2Percent|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Equal0~3_combout\ = ( \cam2Percent|Equal0~0_combout\ & ( (\cam2Percent|clkCounter\(16) & (\cam2Percent|Equal0~1_combout\ & \cam2Percent|Equal0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam2Percent|ALT_INV_clkCounter\(16),
	datac => \cam2Percent|ALT_INV_Equal0~1_combout\,
	datad => \cam2Percent|ALT_INV_Equal0~2_combout\,
	dataf => \cam2Percent|ALT_INV_Equal0~0_combout\,
	combout => \cam2Percent|Equal0~3_combout\);

-- Location: LABCELL_X37_Y6_N33
\cam2Percent|clkCounter[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|clkCounter[16]~0_combout\ = ( \resetState~q\ & ( \cam2Percent|Equal0~3_combout\ ) ) # ( !\resetState~q\ & ( \cam2Percent|Equal0~3_combout\ ) ) # ( \resetState~q\ & ( !\cam2Percent|Equal0~3_combout\ & ( (!\resetInput|prev~q\ & 
-- !\KEY[0]~input_o\) ) ) ) # ( !\resetState~q\ & ( !\cam2Percent|Equal0~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110000001100000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \resetInput|ALT_INV_prev~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datae => \ALT_INV_resetState~q\,
	dataf => \cam2Percent|ALT_INV_Equal0~3_combout\,
	combout => \cam2Percent|clkCounter[16]~0_combout\);

-- Location: LABCELL_X35_Y6_N54
\cam2Percent|clkCounter[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|clkCounter[16]~1_combout\ = ( \camera2|ps.idle~q\ & ( \camera2|ps.lowPower~q\ & ( (!\resetState~q\) # ((!\KEY[0]~input_o\ & !\resetInput|prev~q\)) ) ) ) # ( !\camera2|ps.idle~q\ & ( \camera2|ps.lowPower~q\ & ( (!\resetState~q\) # 
-- ((!\KEY[0]~input_o\ & !\resetInput|prev~q\)) ) ) ) # ( \camera2|ps.idle~q\ & ( !\camera2|ps.lowPower~q\ & ( (!\resetState~q\) # ((!\KEY[0]~input_o\ & !\resetInput|prev~q\)) ) ) ) # ( !\camera2|ps.idle~q\ & ( !\camera2|ps.lowPower~q\ & ( 
-- (!\camera2|ps.standBy~q\) # ((!\resetState~q\) # ((!\KEY[0]~input_o\ & !\resetInput|prev~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101110111111001100110011111100110011001111110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.standBy~q\,
	datab => \ALT_INV_resetState~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \resetInput|ALT_INV_prev~q\,
	datae => \camera2|ALT_INV_ps.idle~q\,
	dataf => \camera2|ALT_INV_ps.lowPower~q\,
	combout => \cam2Percent|clkCounter[16]~1_combout\);

-- Location: FF_X43_Y8_N41
\cam2Percent|clkCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~37_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(0));

-- Location: LABCELL_X42_Y8_N3
\cam2Percent|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~41_sumout\ = SUM(( \cam2Percent|clkCounter\(1) ) + ( GND ) + ( \cam2Percent|Add2~38\ ))
-- \cam2Percent|Add2~42\ = CARRY(( \cam2Percent|clkCounter\(1) ) + ( GND ) + ( \cam2Percent|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(1),
	cin => \cam2Percent|Add2~38\,
	sumout => \cam2Percent|Add2~41_sumout\,
	cout => \cam2Percent|Add2~42\);

-- Location: LABCELL_X43_Y8_N54
\cam2Percent|clkCounter[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|clkCounter[1]~feeder_combout\ = ( \cam2Percent|Add2~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cam2Percent|ALT_INV_Add2~41_sumout\,
	combout => \cam2Percent|clkCounter[1]~feeder_combout\);

-- Location: FF_X43_Y8_N56
\cam2Percent|clkCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \cam2Percent|clkCounter[1]~feeder_combout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(1));

-- Location: LABCELL_X42_Y8_N6
\cam2Percent|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~45_sumout\ = SUM(( \cam2Percent|clkCounter\(2) ) + ( GND ) + ( \cam2Percent|Add2~42\ ))
-- \cam2Percent|Add2~46\ = CARRY(( \cam2Percent|clkCounter\(2) ) + ( GND ) + ( \cam2Percent|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam2Percent|ALT_INV_clkCounter\(2),
	cin => \cam2Percent|Add2~42\,
	sumout => \cam2Percent|Add2~45_sumout\,
	cout => \cam2Percent|Add2~46\);

-- Location: FF_X43_Y8_N59
\cam2Percent|clkCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~45_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(2));

-- Location: LABCELL_X42_Y8_N9
\cam2Percent|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~49_sumout\ = SUM(( \cam2Percent|clkCounter\(3) ) + ( GND ) + ( \cam2Percent|Add2~46\ ))
-- \cam2Percent|Add2~50\ = CARRY(( \cam2Percent|clkCounter\(3) ) + ( GND ) + ( \cam2Percent|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(3),
	cin => \cam2Percent|Add2~46\,
	sumout => \cam2Percent|Add2~49_sumout\,
	cout => \cam2Percent|Add2~50\);

-- Location: FF_X43_Y8_N37
\cam2Percent|clkCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~49_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(3));

-- Location: LABCELL_X42_Y8_N12
\cam2Percent|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~53_sumout\ = SUM(( \cam2Percent|clkCounter\(4) ) + ( GND ) + ( \cam2Percent|Add2~50\ ))
-- \cam2Percent|Add2~54\ = CARRY(( \cam2Percent|clkCounter\(4) ) + ( GND ) + ( \cam2Percent|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(4),
	cin => \cam2Percent|Add2~50\,
	sumout => \cam2Percent|Add2~53_sumout\,
	cout => \cam2Percent|Add2~54\);

-- Location: FF_X43_Y8_N17
\cam2Percent|clkCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~53_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(4));

-- Location: LABCELL_X42_Y8_N15
\cam2Percent|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~57_sumout\ = SUM(( \cam2Percent|clkCounter\(5) ) + ( GND ) + ( \cam2Percent|Add2~54\ ))
-- \cam2Percent|Add2~58\ = CARRY(( \cam2Percent|clkCounter\(5) ) + ( GND ) + ( \cam2Percent|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(5),
	cin => \cam2Percent|Add2~54\,
	sumout => \cam2Percent|Add2~57_sumout\,
	cout => \cam2Percent|Add2~58\);

-- Location: LABCELL_X43_Y8_N12
\cam2Percent|clkCounter[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|clkCounter[5]~feeder_combout\ = ( \cam2Percent|Add2~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cam2Percent|ALT_INV_Add2~57_sumout\,
	combout => \cam2Percent|clkCounter[5]~feeder_combout\);

-- Location: FF_X43_Y8_N14
\cam2Percent|clkCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \cam2Percent|clkCounter[5]~feeder_combout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(5));

-- Location: LABCELL_X42_Y8_N18
\cam2Percent|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~61_sumout\ = SUM(( \cam2Percent|clkCounter\(6) ) + ( GND ) + ( \cam2Percent|Add2~58\ ))
-- \cam2Percent|Add2~62\ = CARRY(( \cam2Percent|clkCounter\(6) ) + ( GND ) + ( \cam2Percent|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam2Percent|ALT_INV_clkCounter\(6),
	cin => \cam2Percent|Add2~58\,
	sumout => \cam2Percent|Add2~61_sumout\,
	cout => \cam2Percent|Add2~62\);

-- Location: LABCELL_X43_Y8_N42
\cam2Percent|clkCounter[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|clkCounter[6]~feeder_combout\ = ( \cam2Percent|Add2~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cam2Percent|ALT_INV_Add2~61_sumout\,
	combout => \cam2Percent|clkCounter[6]~feeder_combout\);

-- Location: FF_X43_Y8_N44
\cam2Percent|clkCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \cam2Percent|clkCounter[6]~feeder_combout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(6));

-- Location: LABCELL_X42_Y8_N21
\cam2Percent|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~65_sumout\ = SUM(( \cam2Percent|clkCounter\(7) ) + ( GND ) + ( \cam2Percent|Add2~62\ ))
-- \cam2Percent|Add2~66\ = CARRY(( \cam2Percent|clkCounter\(7) ) + ( GND ) + ( \cam2Percent|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_clkCounter\(7),
	cin => \cam2Percent|Add2~62\,
	sumout => \cam2Percent|Add2~65_sumout\,
	cout => \cam2Percent|Add2~66\);

-- Location: FF_X43_Y8_N47
\cam2Percent|clkCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~65_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(7));

-- Location: LABCELL_X42_Y8_N24
\cam2Percent|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~73_sumout\ = SUM(( \cam2Percent|clkCounter\(8) ) + ( GND ) + ( \cam2Percent|Add2~66\ ))
-- \cam2Percent|Add2~74\ = CARRY(( \cam2Percent|clkCounter\(8) ) + ( GND ) + ( \cam2Percent|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(8),
	cin => \cam2Percent|Add2~66\,
	sumout => \cam2Percent|Add2~73_sumout\,
	cout => \cam2Percent|Add2~74\);

-- Location: FF_X43_Y8_N53
\cam2Percent|clkCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~73_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(8));

-- Location: LABCELL_X42_Y8_N27
\cam2Percent|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~5_sumout\ = SUM(( \cam2Percent|clkCounter\(9) ) + ( GND ) + ( \cam2Percent|Add2~74\ ))
-- \cam2Percent|Add2~6\ = CARRY(( \cam2Percent|clkCounter\(9) ) + ( GND ) + ( \cam2Percent|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_clkCounter\(9),
	cin => \cam2Percent|Add2~74\,
	sumout => \cam2Percent|Add2~5_sumout\,
	cout => \cam2Percent|Add2~6\);

-- Location: FF_X43_Y8_N2
\cam2Percent|clkCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~5_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(9));

-- Location: LABCELL_X42_Y8_N30
\cam2Percent|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~9_sumout\ = SUM(( \cam2Percent|clkCounter\(10) ) + ( GND ) + ( \cam2Percent|Add2~6\ ))
-- \cam2Percent|Add2~10\ = CARRY(( \cam2Percent|clkCounter\(10) ) + ( GND ) + ( \cam2Percent|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(10),
	cin => \cam2Percent|Add2~6\,
	sumout => \cam2Percent|Add2~9_sumout\,
	cout => \cam2Percent|Add2~10\);

-- Location: LABCELL_X43_Y8_N33
\cam2Percent|clkCounter[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|clkCounter[10]~feeder_combout\ = ( \cam2Percent|Add2~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cam2Percent|ALT_INV_Add2~9_sumout\,
	combout => \cam2Percent|clkCounter[10]~feeder_combout\);

-- Location: FF_X43_Y8_N35
\cam2Percent|clkCounter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \cam2Percent|clkCounter[10]~feeder_combout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(10));

-- Location: LABCELL_X42_Y8_N33
\cam2Percent|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~13_sumout\ = SUM(( \cam2Percent|clkCounter\(11) ) + ( GND ) + ( \cam2Percent|Add2~10\ ))
-- \cam2Percent|Add2~14\ = CARRY(( \cam2Percent|clkCounter\(11) ) + ( GND ) + ( \cam2Percent|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_clkCounter\(11),
	cin => \cam2Percent|Add2~10\,
	sumout => \cam2Percent|Add2~13_sumout\,
	cout => \cam2Percent|Add2~14\);

-- Location: FF_X43_Y8_N5
\cam2Percent|clkCounter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~13_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(11));

-- Location: LABCELL_X42_Y8_N36
\cam2Percent|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~17_sumout\ = SUM(( \cam2Percent|clkCounter\(12) ) + ( GND ) + ( \cam2Percent|Add2~14\ ))
-- \cam2Percent|Add2~18\ = CARRY(( \cam2Percent|clkCounter\(12) ) + ( GND ) + ( \cam2Percent|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(12),
	cin => \cam2Percent|Add2~14\,
	sumout => \cam2Percent|Add2~17_sumout\,
	cout => \cam2Percent|Add2~18\);

-- Location: LABCELL_X43_Y8_N30
\cam2Percent|clkCounter[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|clkCounter[12]~feeder_combout\ = ( \cam2Percent|Add2~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cam2Percent|ALT_INV_Add2~17_sumout\,
	combout => \cam2Percent|clkCounter[12]~feeder_combout\);

-- Location: FF_X43_Y8_N32
\cam2Percent|clkCounter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \cam2Percent|clkCounter[12]~feeder_combout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(12));

-- Location: LABCELL_X42_Y8_N39
\cam2Percent|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~69_sumout\ = SUM(( \cam2Percent|clkCounter\(13) ) + ( GND ) + ( \cam2Percent|Add2~18\ ))
-- \cam2Percent|Add2~70\ = CARRY(( \cam2Percent|clkCounter\(13) ) + ( GND ) + ( \cam2Percent|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(13),
	cin => \cam2Percent|Add2~18\,
	sumout => \cam2Percent|Add2~69_sumout\,
	cout => \cam2Percent|Add2~70\);

-- Location: FF_X43_Y8_N50
\cam2Percent|clkCounter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~69_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(13));

-- Location: LABCELL_X42_Y8_N42
\cam2Percent|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~21_sumout\ = SUM(( \cam2Percent|clkCounter\(14) ) + ( GND ) + ( \cam2Percent|Add2~70\ ))
-- \cam2Percent|Add2~22\ = CARRY(( \cam2Percent|clkCounter\(14) ) + ( GND ) + ( \cam2Percent|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(14),
	cin => \cam2Percent|Add2~70\,
	sumout => \cam2Percent|Add2~21_sumout\,
	cout => \cam2Percent|Add2~22\);

-- Location: FF_X43_Y8_N29
\cam2Percent|clkCounter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~21_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(14));

-- Location: LABCELL_X42_Y8_N45
\cam2Percent|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~25_sumout\ = SUM(( \cam2Percent|clkCounter\(15) ) + ( GND ) + ( \cam2Percent|Add2~22\ ))
-- \cam2Percent|Add2~26\ = CARRY(( \cam2Percent|clkCounter\(15) ) + ( GND ) + ( \cam2Percent|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(15),
	cin => \cam2Percent|Add2~22\,
	sumout => \cam2Percent|Add2~25_sumout\,
	cout => \cam2Percent|Add2~26\);

-- Location: FF_X43_Y8_N26
\cam2Percent|clkCounter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~25_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(15));

-- Location: LABCELL_X42_Y8_N48
\cam2Percent|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~1_sumout\ = SUM(( \cam2Percent|clkCounter\(16) ) + ( GND ) + ( \cam2Percent|Add2~26\ ))
-- \cam2Percent|Add2~2\ = CARRY(( \cam2Percent|clkCounter\(16) ) + ( GND ) + ( \cam2Percent|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \cam2Percent|ALT_INV_clkCounter\(16),
	cin => \cam2Percent|Add2~26\,
	sumout => \cam2Percent|Add2~1_sumout\,
	cout => \cam2Percent|Add2~2\);

-- Location: FF_X39_Y6_N17
\cam2Percent|clkCounter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|Add2~1_sumout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	sload => VCC,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(16));

-- Location: LABCELL_X42_Y8_N51
\cam2Percent|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~29_sumout\ = SUM(( \cam2Percent|clkCounter\(17) ) + ( GND ) + ( \cam2Percent|Add2~2\ ))
-- \cam2Percent|Add2~30\ = CARRY(( \cam2Percent|clkCounter\(17) ) + ( GND ) + ( \cam2Percent|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_clkCounter\(17),
	cin => \cam2Percent|Add2~2\,
	sumout => \cam2Percent|Add2~29_sumout\,
	cout => \cam2Percent|Add2~30\);

-- Location: LABCELL_X43_Y8_N21
\cam2Percent|clkCounter[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|clkCounter[17]~feeder_combout\ = ( \cam2Percent|Add2~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cam2Percent|ALT_INV_Add2~29_sumout\,
	combout => \cam2Percent|clkCounter[17]~feeder_combout\);

-- Location: FF_X43_Y8_N23
\cam2Percent|clkCounter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \cam2Percent|clkCounter[17]~feeder_combout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(17));

-- Location: LABCELL_X42_Y8_N54
\cam2Percent|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add2~33_sumout\ = SUM(( \cam2Percent|clkCounter\(18) ) + ( GND ) + ( \cam2Percent|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam2Percent|ALT_INV_clkCounter\(18),
	cin => \cam2Percent|Add2~30\,
	sumout => \cam2Percent|Add2~33_sumout\);

-- Location: LABCELL_X43_Y8_N18
\cam2Percent|clkCounter[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|clkCounter[18]~feeder_combout\ = ( \cam2Percent|Add2~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \cam2Percent|ALT_INV_Add2~33_sumout\,
	combout => \cam2Percent|clkCounter[18]~feeder_combout\);

-- Location: FF_X43_Y8_N20
\cam2Percent|clkCounter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	d => \cam2Percent|clkCounter[18]~feeder_combout\,
	sclr => \cam2Percent|clkCounter[16]~0_combout\,
	ena => \cam2Percent|clkCounter[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|clkCounter\(18));

-- Location: LABCELL_X43_Y8_N36
\cam2Percent|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Equal0~1_combout\ = ( \cam2Percent|clkCounter\(3) & ( !\cam2Percent|clkCounter\(18) & ( (!\cam2Percent|clkCounter\(17) & (\cam2Percent|clkCounter\(2) & (\cam2Percent|clkCounter\(1) & \cam2Percent|clkCounter\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_clkCounter\(17),
	datab => \cam2Percent|ALT_INV_clkCounter\(2),
	datac => \cam2Percent|ALT_INV_clkCounter\(1),
	datad => \cam2Percent|ALT_INV_clkCounter\(0),
	datae => \cam2Percent|ALT_INV_clkCounter\(3),
	dataf => \cam2Percent|ALT_INV_clkCounter\(18),
	combout => \cam2Percent|Equal0~1_combout\);

-- Location: MLABCELL_X39_Y6_N27
\cam2Percent|percentFilled~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|percentFilled~2_combout\ = ( \cam2Percent|Equal0~0_combout\ & ( (\cam2Percent|Equal0~1_combout\ & (\camera2|WideOr0~0_combout\ & (\cam2Percent|clkCounter\(16) & \cam2Percent|Equal0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_Equal0~1_combout\,
	datab => \camera2|ALT_INV_WideOr0~0_combout\,
	datac => \cam2Percent|ALT_INV_clkCounter\(16),
	datad => \cam2Percent|ALT_INV_Equal0~2_combout\,
	dataf => \cam2Percent|ALT_INV_Equal0~0_combout\,
	combout => \cam2Percent|percentFilled~2_combout\);

-- Location: MLABCELL_X39_Y6_N54
\cam2Percent|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|Add0~0_combout\ = ( \cam2Percent|percentFilled\(1) & ( !\cam2Percent|percentFilled\(2) $ ((((!\cam2Percent|percentFilled\(0)) # (\camera2|ps.flushing~q\)) # (\camera2|ps.downloading~q\))) ) ) # ( !\cam2Percent|percentFilled\(1) & ( 
-- !\cam2Percent|percentFilled\(2) $ ((((!\camera2|ps.downloading~q\ & !\camera2|ps.flushing~q\)) # (\cam2Percent|percentFilled\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100000001111011110000000111100001111100001110000111110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.downloading~q\,
	datab => \camera2|ALT_INV_ps.flushing~q\,
	datac => \cam2Percent|ALT_INV_percentFilled\(2),
	datad => \cam2Percent|ALT_INV_percentFilled\(0),
	dataf => \cam2Percent|ALT_INV_percentFilled\(1),
	combout => \cam2Percent|Add0~0_combout\);

-- Location: MLABCELL_X39_Y6_N6
\cam2Percent|percentFilled~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \cam2Percent|percentFilled~6_combout\ = ( !\cam2Percent|percentFilled~3_combout\ & ( ((\camera1|ps~14_combout\ & ((!\cam2Percent|percentFilled~2_combout\ & ((\cam2Percent|percentFilled\(2)))) # (\cam2Percent|percentFilled~2_combout\ & 
-- (\cam2Percent|Add0~0_combout\))))) ) ) # ( \cam2Percent|percentFilled~3_combout\ & ( (!\cam2Percent|percentFilled~2_combout\ & (\camera1|ps~14_combout\ & (!\cam2Percent|percentFilled\(2) $ (((\cam2Percent|percentFilled\(0)) # 
-- (\cam2Percent|percentFilled\(1))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000101000000001000000000000000101011110000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled~2_combout\,
	datab => \cam2Percent|ALT_INV_percentFilled\(1),
	datac => \cam2Percent|ALT_INV_percentFilled\(0),
	datad => \camera1|ALT_INV_ps~14_combout\,
	datae => \cam2Percent|ALT_INV_percentFilled~3_combout\,
	dataf => \cam2Percent|ALT_INV_percentFilled\(2),
	datag => \cam2Percent|ALT_INV_Add0~0_combout\,
	combout => \cam2Percent|percentFilled~6_combout\);

-- Location: FF_X39_Y6_N5
\cam2Percent|percentFilled[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \cmdiv|divided_clock~q\,
	asdata => \cam2Percent|percentFilled~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cam2Percent|percentFilled\(2));

-- Location: LABCELL_X40_Y6_N9
\countUpCam2|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam2|WideOr6~0_combout\ = (!\cam2Percent|percentFilled\(0) & ((!\cam2Percent|percentFilled\(3) & ((\cam2Percent|percentFilled\(1)))) # (\cam2Percent|percentFilled\(3) & (!\cam2Percent|percentFilled\(2))))) # (\cam2Percent|percentFilled\(0) & 
-- (!\cam2Percent|percentFilled\(3) $ (((!\cam2Percent|percentFilled\(2) & !\cam2Percent|percentFilled\(1))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101011111000000110101111100000011010111110000001101011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(2),
	datab => \cam2Percent|ALT_INV_percentFilled\(0),
	datac => \cam2Percent|ALT_INV_percentFilled\(3),
	datad => \cam2Percent|ALT_INV_percentFilled\(1),
	combout => \countUpCam2|WideOr6~0_combout\);

-- Location: LABCELL_X40_Y6_N36
\countUpCam2|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam2|WideOr5~0_combout\ = ( \cam2Percent|percentFilled\(2) & ( \cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(3) & \cam2Percent|percentFilled\(1)) ) ) ) # ( !\cam2Percent|percentFilled\(2) & ( \cam2Percent|percentFilled\(0) & ( 
-- !\cam2Percent|percentFilled\(3) $ (!\cam2Percent|percentFilled\(1)) ) ) ) # ( \cam2Percent|percentFilled\(2) & ( !\cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(3) & !\cam2Percent|percentFilled\(1)) ) ) ) # ( 
-- !\cam2Percent|percentFilled\(2) & ( !\cam2Percent|percentFilled\(0) & ( !\cam2Percent|percentFilled\(3) $ (!\cam2Percent|percentFilled\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100110000001100000000111100001111000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datac => \cam2Percent|ALT_INV_percentFilled\(1),
	datae => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \countUpCam2|WideOr5~0_combout\);

-- Location: LABCELL_X40_Y6_N57
\countUpCam2|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam2|WideOr4~0_combout\ = ( \cam2Percent|percentFilled\(1) & ( !\cam2Percent|percentFilled\(3) $ (((!\cam2Percent|percentFilled\(2) & !\cam2Percent|percentFilled\(0)))) ) ) # ( !\cam2Percent|percentFilled\(1) & ( !\cam2Percent|percentFilled\(2) $ 
-- (!\cam2Percent|percentFilled\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101001111000011110000111100001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(2),
	datab => \cam2Percent|ALT_INV_percentFilled\(0),
	datac => \cam2Percent|ALT_INV_percentFilled\(3),
	dataf => \cam2Percent|ALT_INV_percentFilled\(1),
	combout => \countUpCam2|WideOr4~0_combout\);

-- Location: LABCELL_X40_Y6_N48
\countUpCam2|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam2|WideOr3~0_combout\ = ( \cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(3) & (!\cam2Percent|percentFilled\(1) $ (!\cam2Percent|percentFilled\(2)))) ) ) # ( !\cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(3) & 
-- (\cam2Percent|percentFilled\(1))) # (\cam2Percent|percentFilled\(3) & ((!\cam2Percent|percentFilled\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010001110100011101000111010001001000010010000100100001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(1),
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datac => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \countUpCam2|WideOr3~0_combout\);

-- Location: LABCELL_X40_Y6_N51
\countUpCam2|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam2|WideOr2~0_combout\ = ( \cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(1) & (!\cam2Percent|percentFilled\(3) & !\cam2Percent|percentFilled\(2))) ) ) # ( !\cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(3) & 
-- (\cam2Percent|percentFilled\(1))) # (\cam2Percent|percentFilled\(3) & ((!\cam2Percent|percentFilled\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101000100011101110100010010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(1),
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datad => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \countUpCam2|WideOr2~0_combout\);

-- Location: LABCELL_X40_Y6_N45
\countUpCam2|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam2|WideOr1~0_combout\ = ( \cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(1) & ((!\cam2Percent|percentFilled\(3)) # (!\cam2Percent|percentFilled\(2)))) ) ) # ( !\cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(3) 
-- & ((\cam2Percent|percentFilled\(2)))) # (\cam2Percent|percentFilled\(3) & (!\cam2Percent|percentFilled\(1) & !\cam2Percent|percentFilled\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011001100001000101100110010101010100010001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam2Percent|ALT_INV_percentFilled\(1),
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datad => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \countUpCam2|WideOr1~0_combout\);

-- Location: LABCELL_X40_Y6_N12
\countUpCam2|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam2|WideOr0~0_combout\ = ( \cam2Percent|percentFilled\(2) & ( \cam2Percent|percentFilled\(0) & ( (!\cam2Percent|percentFilled\(3) & !\cam2Percent|percentFilled\(1)) ) ) ) # ( !\cam2Percent|percentFilled\(2) & ( \cam2Percent|percentFilled\(0) & ( 
-- !\cam2Percent|percentFilled\(3) $ (!\cam2Percent|percentFilled\(1)) ) ) ) # ( \cam2Percent|percentFilled\(2) & ( !\cam2Percent|percentFilled\(0) & ( !\cam2Percent|percentFilled\(3) ) ) ) # ( !\cam2Percent|percentFilled\(2) & ( 
-- !\cam2Percent|percentFilled\(0) & ( (\cam2Percent|percentFilled\(1)) # (\cam2Percent|percentFilled\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111110011001100110000111100001111001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam2Percent|ALT_INV_percentFilled\(3),
	datac => \cam2Percent|ALT_INV_percentFilled\(1),
	datae => \cam2Percent|ALT_INV_percentFilled\(2),
	dataf => \cam2Percent|ALT_INV_percentFilled\(0),
	combout => \countUpCam2|WideOr0~0_combout\);

-- Location: LABCELL_X35_Y6_N24
\camera2|WideOr5\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|WideOr5~combout\ = ( \camera2|ps.downloading~q\ ) # ( !\camera2|ps.downloading~q\ & ( ((\camera2|ps.idle~q\) # (\camera2|ps.lowPower~q\)) # (\camera2|ps.standBy~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.standBy~q\,
	datac => \camera2|ALT_INV_ps.lowPower~q\,
	datad => \camera2|ALT_INV_ps.idle~q\,
	dataf => \camera2|ALT_INV_ps.downloading~q\,
	combout => \camera2|WideOr5~combout\);

-- Location: LABCELL_X35_Y6_N45
\camera2|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|WideOr4~combout\ = ( \camera2|ps.lowPower~q\ ) # ( !\camera2|ps.lowPower~q\ & ( ((\camera2|ps.flushing~q\) # (\camera2|ps.reaches50~q\)) # (\camera2|ps.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \camera2|ALT_INV_ps.idle~q\,
	datac => \camera2|ALT_INV_ps.reaches50~q\,
	datad => \camera2|ALT_INV_ps.flushing~q\,
	dataf => \camera2|ALT_INV_ps.lowPower~q\,
	combout => \camera2|WideOr4~combout\);

-- Location: LABCELL_X35_Y6_N36
\camera2|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|WideOr3~0_combout\ = ( !\camera2|ps.lowPower~q\ & ( (!\camera2|ps.idle~q\ & !\camera2|ps.flushing~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \camera2|ALT_INV_ps.idle~q\,
	datac => \camera2|ALT_INV_ps.flushing~q\,
	dataf => \camera2|ALT_INV_ps.lowPower~q\,
	combout => \camera2|WideOr3~0_combout\);

-- Location: MLABCELL_X34_Y6_N15
\camera2|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera2|WideOr1~combout\ = ( \camera2|ps.idle~q\ ) # ( !\camera2|ps.idle~q\ & ( (\camera2|ps.reaches90~q\) # (\camera2|ps.reaches50~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera2|ALT_INV_ps.reaches50~q\,
	datac => \camera2|ALT_INV_ps.reaches90~q\,
	dataf => \camera2|ALT_INV_ps.idle~q\,
	combout => \camera2|WideOr1~combout\);

-- Location: MLABCELL_X34_Y7_N12
\camera1|WideOr5\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|WideOr5~combout\ = ( \camera1|ps.downloading~q\ ) # ( !\camera1|ps.downloading~q\ & ( ((\camera1|ps.lowPower~q\) # (\camera1|ps.standBy~q\)) # (\camera1|ps.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111111111111111111101111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.idle~q\,
	datab => \camera1|ALT_INV_ps.standBy~q\,
	datac => \camera1|ALT_INV_ps.lowPower~q\,
	datae => \camera1|ALT_INV_ps.downloading~q\,
	combout => \camera1|WideOr5~combout\);

-- Location: MLABCELL_X34_Y7_N9
\camera1|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|WideOr4~combout\ = ( \camera1|ps.idle~q\ & ( \camera1|ps.flushing~q\ ) ) # ( !\camera1|ps.idle~q\ & ( \camera1|ps.flushing~q\ ) ) # ( \camera1|ps.idle~q\ & ( !\camera1|ps.flushing~q\ ) ) # ( !\camera1|ps.idle~q\ & ( !\camera1|ps.flushing~q\ & ( 
-- (\camera1|ps.reaches50~q\) # (\camera1|ps.lowPower~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.lowPower~q\,
	datac => \camera1|ALT_INV_ps.reaches50~q\,
	datae => \camera1|ALT_INV_ps.idle~q\,
	dataf => \camera1|ALT_INV_ps.flushing~q\,
	combout => \camera1|WideOr4~combout\);

-- Location: MLABCELL_X39_Y7_N51
\camera1|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|WideOr3~0_combout\ = ( !\camera1|ps.idle~q\ & ( (!\camera1|ps.flushing~q\ & !\camera1|ps.lowPower~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \camera1|ALT_INV_ps.flushing~q\,
	datad => \camera1|ALT_INV_ps.lowPower~q\,
	dataf => \camera1|ALT_INV_ps.idle~q\,
	combout => \camera1|WideOr3~0_combout\);

-- Location: MLABCELL_X34_Y7_N45
\camera1|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \camera1|WideOr1~combout\ = ( \camera1|ps.reaches90~q\ ) # ( !\camera1|ps.reaches90~q\ & ( (\camera1|ps.reaches50~q\) # (\camera1|ps.idle~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \camera1|ALT_INV_ps.idle~q\,
	datac => \camera1|ALT_INV_ps.reaches50~q\,
	datae => \camera1|ALT_INV_ps.reaches90~q\,
	combout => \camera1|WideOr1~combout\);

-- Location: LABCELL_X40_Y7_N3
\countUpCam1|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam1|WideOr6~0_combout\ = ( \cam1Percent|percentFilled\(0) & ( !\cam1Percent|percentFilled\(3) $ (((!\cam1Percent|percentFilled\(2) & !\cam1Percent|percentFilled\(1)))) ) ) # ( !\cam1Percent|percentFilled\(0) & ( (!\cam1Percent|percentFilled\(3) & 
-- ((\cam1Percent|percentFilled\(1)))) # (\cam1Percent|percentFilled\(3) & (!\cam1Percent|percentFilled\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010000011111010101001011111101000000101111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(2),
	datac => \cam1Percent|ALT_INV_percentFilled\(1),
	datad => \cam1Percent|ALT_INV_percentFilled\(3),
	dataf => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \countUpCam1|WideOr6~0_combout\);

-- Location: LABCELL_X40_Y7_N42
\countUpCam1|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam1|WideOr5~0_combout\ = ( \cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(3) & ((!\cam1Percent|percentFilled\(2)) # (\cam1Percent|percentFilled\(0)))) ) ) # ( !\cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(3) 
-- & (!\cam1Percent|percentFilled\(0) & \cam1Percent|percentFilled\(2))) # (\cam1Percent|percentFilled\(3) & ((!\cam1Percent|percentFilled\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111000000001100111100000011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam1Percent|ALT_INV_percentFilled\(3),
	datac => \cam1Percent|ALT_INV_percentFilled\(0),
	datad => \cam1Percent|ALT_INV_percentFilled\(2),
	dataf => \cam1Percent|ALT_INV_percentFilled\(1),
	combout => \countUpCam1|WideOr5~0_combout\);

-- Location: LABCELL_X40_Y7_N45
\countUpCam1|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam1|WideOr4~0_combout\ = ( \cam1Percent|percentFilled\(1) & ( !\cam1Percent|percentFilled\(3) $ (((!\cam1Percent|percentFilled\(0) & !\cam1Percent|percentFilled\(2)))) ) ) # ( !\cam1Percent|percentFilled\(1) & ( !\cam1Percent|percentFilled\(3) $ 
-- (!\cam1Percent|percentFilled\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000001011010111100000101101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(0),
	datac => \cam1Percent|ALT_INV_percentFilled\(3),
	datad => \cam1Percent|ALT_INV_percentFilled\(2),
	dataf => \cam1Percent|ALT_INV_percentFilled\(1),
	combout => \countUpCam1|WideOr4~0_combout\);

-- Location: LABCELL_X40_Y7_N12
\countUpCam1|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam1|WideOr3~0_combout\ = ( \cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(0) & ((!\cam1Percent|percentFilled\(3)) # (!\cam1Percent|percentFilled\(2)))) # (\cam1Percent|percentFilled\(0) & (!\cam1Percent|percentFilled\(3) & 
-- !\cam1Percent|percentFilled\(2))) ) ) # ( !\cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(0) & (\cam1Percent|percentFilled\(3) & !\cam1Percent|percentFilled\(2))) # (\cam1Percent|percentFilled\(0) & (!\cam1Percent|percentFilled\(3) & 
-- \cam1Percent|percentFilled\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000100100001001000010010011101000111010001110100011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(0),
	datab => \cam1Percent|ALT_INV_percentFilled\(3),
	datac => \cam1Percent|ALT_INV_percentFilled\(2),
	dataf => \cam1Percent|ALT_INV_percentFilled\(1),
	combout => \countUpCam1|WideOr3~0_combout\);

-- Location: LABCELL_X40_Y7_N15
\countUpCam1|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam1|WideOr2~0_combout\ = ( \cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(0) & ((!\cam1Percent|percentFilled\(3)) # (!\cam1Percent|percentFilled\(2)))) ) ) # ( !\cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(2) 
-- & (!\cam1Percent|percentFilled\(0) $ (!\cam1Percent|percentFilled\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000000000010110100000000010101010101000001010101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(0),
	datac => \cam1Percent|ALT_INV_percentFilled\(3),
	datad => \cam1Percent|ALT_INV_percentFilled\(2),
	dataf => \cam1Percent|ALT_INV_percentFilled\(1),
	combout => \countUpCam1|WideOr2~0_combout\);

-- Location: LABCELL_X40_Y7_N30
\countUpCam1|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam1|WideOr1~0_combout\ = ( \cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(3) & (!\cam1Percent|percentFilled\(0) & \cam1Percent|percentFilled\(2))) ) ) # ( !\cam1Percent|percentFilled\(1) & ( (!\cam1Percent|percentFilled\(3) & 
-- ((\cam1Percent|percentFilled\(2)) # (\cam1Percent|percentFilled\(0)))) # (\cam1Percent|percentFilled\(3) & ((!\cam1Percent|percentFilled\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111001100001111111100110000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \cam1Percent|ALT_INV_percentFilled\(3),
	datac => \cam1Percent|ALT_INV_percentFilled\(0),
	datad => \cam1Percent|ALT_INV_percentFilled\(2),
	dataf => \cam1Percent|ALT_INV_percentFilled\(1),
	combout => \countUpCam1|WideOr1~0_combout\);

-- Location: LABCELL_X40_Y7_N33
\countUpCam1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \countUpCam1|WideOr0~0_combout\ = ( \cam1Percent|percentFilled\(0) & ( (!\cam1Percent|percentFilled\(2) & (!\cam1Percent|percentFilled\(3) $ (!\cam1Percent|percentFilled\(1)))) # (\cam1Percent|percentFilled\(2) & (!\cam1Percent|percentFilled\(3) & 
-- !\cam1Percent|percentFilled\(1))) ) ) # ( !\cam1Percent|percentFilled\(0) & ( (!\cam1Percent|percentFilled\(2) & ((\cam1Percent|percentFilled\(1)) # (\cam1Percent|percentFilled\(3)))) # (\cam1Percent|percentFilled\(2) & (!\cam1Percent|percentFilled\(3))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110111001101110011011100110111001101000011010000110100001101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \cam1Percent|ALT_INV_percentFilled\(2),
	datab => \cam1Percent|ALT_INV_percentFilled\(3),
	datac => \cam1Percent|ALT_INV_percentFilled\(1),
	dataf => \cam1Percent|ALT_INV_percentFilled\(0),
	combout => \countUpCam1|WideOr0~0_combout\);

-- Location: LABCELL_X43_Y7_N21
\inputCounter|sampleBit~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|sampleBit~1_combout\ = ( \inputCounter|counter\(1) & ( \inputCounter|counter\(0) & ( ((!\inputCounter|counter\(2)) # (\inputCounter|sampleBit~0_combout\)) # (\inputCounter|counter\(3)) ) ) ) # ( !\inputCounter|counter\(1) & ( 
-- \inputCounter|counter\(0) ) ) # ( \inputCounter|counter\(1) & ( !\inputCounter|counter\(0) ) ) # ( !\inputCounter|counter\(1) & ( !\inputCounter|counter\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(3),
	datab => \inputCounter|ALT_INV_counter\(2),
	datac => \inputCounter|ALT_INV_sampleBit~0_combout\,
	datae => \inputCounter|ALT_INV_counter\(1),
	dataf => \inputCounter|ALT_INV_counter\(0),
	combout => \inputCounter|sampleBit~1_combout\);

-- Location: LABCELL_X43_Y7_N24
\inputCounter|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Equal0~0_combout\ = ( \inputCounter|counter\(4) & ( \inputCounter|counter\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inputCounter|ALT_INV_counter\(7),
	dataf => \inputCounter|ALT_INV_counter\(4),
	combout => \inputCounter|Equal0~0_combout\);

-- Location: LABCELL_X43_Y7_N57
\inputCounter|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputCounter|Equal2~1_combout\ = ( \inputCounter|Equal2~0_combout\ & ( \inputCounter|Equal0~0_combout\ & ( (!\inputCounter|counter\(0) & (!\inputCounter|counter\(1) & (!\inputCounter|counter\(2) & !\inputCounter|counter\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inputCounter|ALT_INV_counter\(0),
	datab => \inputCounter|ALT_INV_counter\(1),
	datac => \inputCounter|ALT_INV_counter\(2),
	datad => \inputCounter|ALT_INV_counter\(3),
	datae => \inputCounter|ALT_INV_Equal2~0_combout\,
	dataf => \inputCounter|ALT_INV_Equal0~0_combout\,
	combout => \inputCounter|Equal2~1_combout\);

-- Location: MLABCELL_X15_Y4_N12
\readOut|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|Mux0~0_combout\ = ( \u0|curbyteout|data_out\(3) & ( \u0|curbyteout|data_out\(6) & ( (!\readOut|counter\(4) & ((!\readOut|counter\(5)) # ((\u0|curbyteout|data_out\(5))))) # (\readOut|counter\(4) & (((\u0|curbyteout|data_out\(4))) # 
-- (\readOut|counter\(5)))) ) ) ) # ( !\u0|curbyteout|data_out\(3) & ( \u0|curbyteout|data_out\(6) & ( (!\readOut|counter\(4) & (\readOut|counter\(5) & (\u0|curbyteout|data_out\(5)))) # (\readOut|counter\(4) & (((\u0|curbyteout|data_out\(4))) # 
-- (\readOut|counter\(5)))) ) ) ) # ( \u0|curbyteout|data_out\(3) & ( !\u0|curbyteout|data_out\(6) & ( (!\readOut|counter\(4) & ((!\readOut|counter\(5)) # ((\u0|curbyteout|data_out\(5))))) # (\readOut|counter\(4) & (!\readOut|counter\(5) & 
-- ((\u0|curbyteout|data_out\(4))))) ) ) ) # ( !\u0|curbyteout|data_out\(3) & ( !\u0|curbyteout|data_out\(6) & ( (!\readOut|counter\(4) & (\readOut|counter\(5) & (\u0|curbyteout|data_out\(5)))) # (\readOut|counter\(4) & (!\readOut|counter\(5) & 
-- ((\u0|curbyteout|data_out\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \readOut|ALT_INV_counter\(4),
	datab => \readOut|ALT_INV_counter\(5),
	datac => \u0|curbyteout|ALT_INV_data_out\(5),
	datad => \u0|curbyteout|ALT_INV_data_out\(4),
	datae => \u0|curbyteout|ALT_INV_data_out\(3),
	dataf => \u0|curbyteout|ALT_INV_data_out\(6),
	combout => \readOut|Mux0~0_combout\);

-- Location: MLABCELL_X15_Y4_N45
\readOut|outputStream~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|outputStream~1_combout\ = ( \u0|curbyteout|data_out\(2) & ( \readOut|counter\(4) & ( (!\readOut|counter\(7) & \readOut|counter\(5)) ) ) ) # ( \u0|curbyteout|data_out\(2) & ( !\readOut|counter\(4) & ( (!\readOut|counter\(7) & (\readOut|counter\(5) 
-- & \u0|curbyteout|data_out\(1))) ) ) ) # ( !\u0|curbyteout|data_out\(2) & ( !\readOut|counter\(4) & ( (!\readOut|counter\(7) & (\readOut|counter\(5) & \u0|curbyteout|data_out\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \readOut|ALT_INV_counter\(7),
	datab => \readOut|ALT_INV_counter\(5),
	datac => \u0|curbyteout|ALT_INV_data_out\(1),
	datae => \u0|curbyteout|ALT_INV_data_out\(2),
	dataf => \readOut|ALT_INV_counter\(4),
	combout => \readOut|outputStream~1_combout\);

-- Location: MLABCELL_X15_Y4_N48
\readOut|outputStream~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|outputStream~0_combout\ = ( \u0|curbyteout|data_out\(7) & ( (!\readOut|counter\(5) & (((\readOut|counter\(4) & \u0|curbyteout|data_out\(0))) # (\readOut|counter\(7)))) ) ) # ( !\u0|curbyteout|data_out\(7) & ( (\readOut|counter\(4) & 
-- (!\readOut|counter\(5) & ((\readOut|counter\(7)) # (\u0|curbyteout|data_out\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000000000111110000000000010101000000000001111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \readOut|ALT_INV_counter\(4),
	datab => \u0|curbyteout|ALT_INV_data_out\(0),
	datac => \readOut|ALT_INV_counter\(7),
	datad => \readOut|ALT_INV_counter\(5),
	datae => \u0|curbyteout|ALT_INV_data_out\(7),
	combout => \readOut|outputStream~0_combout\);

-- Location: LABCELL_X24_Y4_N51
\readOut|outputStream~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \readOut|outputStream~2_combout\ = ( \readOut|outputStream~0_combout\ & ( \readOut|counter\(7) & ( (!\readOut|counter\(6)) # (\readOut|globalReset~combout\) ) ) ) # ( !\readOut|outputStream~0_combout\ & ( \readOut|counter\(7) & ( 
-- ((\readOut|outputStream~1_combout\ & !\readOut|counter\(6))) # (\readOut|globalReset~combout\) ) ) ) # ( \readOut|outputStream~0_combout\ & ( !\readOut|counter\(7) & ( ((!\readOut|counter\(6)) # (\readOut|Mux0~0_combout\)) # 
-- (\readOut|globalReset~combout\) ) ) ) # ( !\readOut|outputStream~0_combout\ & ( !\readOut|counter\(7) & ( ((!\readOut|counter\(6) & ((\readOut|outputStream~1_combout\))) # (\readOut|counter\(6) & (\readOut|Mux0~0_combout\))) # 
-- (\readOut|globalReset~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101110111111111110111011101011111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \readOut|ALT_INV_globalReset~combout\,
	datab => \readOut|ALT_INV_Mux0~0_combout\,
	datac => \readOut|ALT_INV_outputStream~1_combout\,
	datad => \readOut|ALT_INV_counter\(6),
	datae => \readOut|ALT_INV_outputStream~0_combout\,
	dataf => \readOut|ALT_INV_counter\(7),
	combout => \readOut|outputStream~2_combout\);

-- Location: MLABCELL_X52_Y6_N3
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: LABCELL_X1_Y3_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X1_Y3_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X2_Y81_N41
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X76_Y0_N35
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LABCELL_X63_Y19_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


