---
layout: default
title: ğŸ’¡ Proposal CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹
---

---

# ğŸ’¡ CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ææ¡ˆ  
*Proposal: CMOS-integrated RF Devices*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

---

## ğŸ”— ãƒªãƒ³ã‚¯ / Links  

| Link | Badge |
|---|---|
| ğŸŒ View Site | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/applied-devices/rf-devices/proposal) |
| ğŸ“‚ View Repo | [![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/applied-devices/rf-devices/) |

---

## ğŸ“˜ æ¦‚è¦ / Overview  

æœ¬ææ¡ˆã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹ **æ•™è‚²ç›®çš„ã®ä»®æƒ³ãƒ—ãƒ­ã‚»ã‚¹**ã€Œ0.18 Âµm FeRAMã€ã‚’èµ·ç‚¹ã«ã€  
**CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹**ã‚’å®Ÿç¾å¯èƒ½ãªæŠ€è¡“ã¨ã—ã¦å±•é–‹ã™ã‚‹ã‚‚ã®ã§ã™ã€‚  

*This proposal expands the virtual educational 0.18 Âµm FeRAM process into CMOS-integrated RF devices with practical feasibility in mind.*  

ğŸ‘‰ å®Ÿåœ¨ã®è£½å“ãƒ»ä¼æ¥­ãƒ»è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ã¨ã¯ç›´æ¥ã®é–¢ä¿‚ã¯ã‚ã‚Šã¾ã›ã‚“ãŒã€å®Ÿç¾ã‚’ç›®æŒ‡ã—ãŸç ”ç©¶ãƒ»æ•™æã§ã™ã€‚  
ğŸ‘‰ This content is **aimed at realization and education**, not a description of any existing proprietary process.  

---

## ğŸ”„ ææ¡ˆãƒ‡ãƒã‚¤ã‚¹ç¾¤ / Proposed Devices  

| ãƒ‡ãƒã‚¤ã‚¹ / Device | ææ¡ˆå†…å®¹ / Proposal | å·®åˆ¥åŒ–ãƒã‚¤ãƒ³ãƒˆ / Differentiation |
|---|---|---|
| **FeVar (Ferroelectric Varactor)** | HfOâ‚‚ç³»å¼·èª˜é›»ä½“ã‚’ç”¨ã„ãŸä¸æ®ç™ºå¯å¤‰ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ | å†æ§‹æˆå¯èƒ½, ä¸æ®ç™ºè¨­å®šä¿æŒ |
| **FeFET-Switch** | HZOå±€æ‰€ã‚²ãƒ¼ãƒˆã‚¹ã‚¿ãƒƒã‚¯ã‚’åˆ©ç”¨ã—ãŸRFã‚¹ã‚¤ãƒƒãƒ | CMOSäº’æ›, ä½ã‚³ã‚¹ãƒˆé›†ç© |
| **BAW/FBAR (Edu ver.)** | PZT/HfOâ‚‚è–„è†œå…±æŒ¯å™¨ã‚’ç”¨ã„ãŸæ•™è‚²ãƒ¢ãƒ‡ãƒ« | è–„è†œç©å±¤ã®å…±æŒ¯åˆ©ç”¨, æ•™è‚²èµ·ç‚¹ã®ç°¡æ˜“è¨­è¨ˆ |

---

## ğŸ“š ç³»è­œå›³ / Process Lineage  

```mermaid
flowchart TB
  subgraph FE["0.18 Âµm FeRAM (Virtual, Educational)"]
    GATE["Front-end (FEOL) / Dual-VDD CMOS 1.8/3.3 V"] --> SALI["Salicide CoSi2"]
    BEOL["Back-end (BEOL) / AlCu M1-3 + W-Plugs"]
    CAP1["FeRAM Stack A / Pt/PZT/Ti"]
    CAP2["FeRAM Stack B / TiN/HfZrOâ‚‚/TiN (HZO)"]
    GATE --> BEOL --> CAP1
    BEOL --> CAP2
  end

  CAP2 --> FeVar{{"FeVar / Ferroelectric Varactor"}}
  GATE --> RFSW1{{"RF Switch / FET + FeVar Bias"}}
  GATE --> RFSW2{{"RF Switch / FeFET-Switch"}}
  CAP1 --> BAW(("BAW/FBAR Core"))

  subgraph RF["RF Front-End Integration"]
    MATCH["Reconfigurable Matching / Cfixed || FeVar"]
    PATHSEL["Band/Path Selection / with RF Switches"]
    FILTER["BAW/FBAR Filters"]
    LNA["PA/LNA I/O Networks"]
  end

  FeVar --> MATCH --> LNA
  RFSW1 --> PATHSEL --> FILTER
  RFSW2 --> PATHSEL
  BAW --> FILTER
```

---

## ğŸ­ ç”£æ¥­çš„èƒŒæ™¯ / *Industrial Background*  

ç¾è¡Œã®RFãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ã¯ **FBAR/BAW + SOIã‚¹ã‚¤ãƒƒãƒ** ã«ä¾å­˜ã—ã¦ãŠã‚Šã€  
å¤šãƒãƒ³ãƒ‰åŒ–ã«ã‚ˆã‚‹ **éƒ¨å“ç‚¹æ•°ã®çˆ†ç™ºãƒ»ã‚³ã‚¹ãƒˆå¢—** ãŒå¤§ããªèª²é¡Œã§ã™ã€‚  

*Todayâ€™s RF front-ends rely heavily on FBAR/BAW + SOI switches,  
facing major challenges of filter count explosion and cost increase due to multi-band expansion.*  

æ¬§å·ãƒ»ç±³å›½ãƒ»æ—¥æœ¬ã§ã¯ã€**å†æ§‹æˆå¯èƒ½RFï¼ˆReconfigurable RFï¼‰** ãŒæ¬¡ä¸–ä»£6Gã®ç ”ç©¶ãƒ†ãƒ¼ãƒã¨ã—ã¦é€²ã‚ã‚‰ã‚Œã¦ã„ã¾ã™ã€‚  
CMOSå†…ã«å¯å¤‰ç´ å­ã‚’çµ±åˆã™ã‚‹ã‚¢ãƒ—ãƒ­ãƒ¼ãƒã¯ã€**ã‚³ã‚¹ãƒˆå‰Šæ¸›ãƒ»å°å‹åŒ–ãƒ»ä½æ¶ˆè²»é›»åŠ›åŒ–**ã«ã¤ãªãŒã‚Šã¾ã™ã€‚  

---

## âš–ï¸ ç«¶åˆæŠ€è¡“ã¨ã®æ¯”è¼ƒ / *Comparison with Existing Approaches*  

| æŠ€è¡“ / Technology | ç‰¹å¾´ / Characteristics | èª²é¡Œ / Challenges |
|---|---|---|
| **SOI-CMOS Switch** | æ¨™æº–ã‚¹ãƒãƒ›FEMã§å®Ÿç¸¾å¤šæ•° | å¤šãƒãƒ³ãƒ‰åŒ–ã§ãƒãƒƒãƒ—è‚¥å¤§ãƒ»ã‚³ã‚¹ãƒˆå¢— |
| **GaAs FET** | é«˜å‘¨æ³¢ç‰¹æ€§è‰¯å¥½ | é«˜ã‚³ã‚¹ãƒˆãƒ»é›»æºåˆ¶ç´„ |
| **MEMS Switch** | è¶…ä½æå¤±ãƒ»é«˜ã‚¢ã‚¤ã‚½ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ | ä¿¡é ¼æ€§ãƒ»å¯¿å‘½ãƒ»å¿œç­”é€Ÿåº¦ |
| **å¤–ä»˜ã‘Varactor** | ã‚¢ãƒ³ãƒ†ãƒŠãƒãƒ¥ãƒ¼ãƒ‹ãƒ³ã‚°ã«åˆ©ç”¨ | å®Ÿè£…è² è·ã€é›†ç©åŒ–ãŒé›£ã—ã„ |
| **æœ¬ææ¡ˆ (FeVar/FeFET)** | CMOSäº’æ›ãƒ»ä¸æ®ç™ºåˆ¶å¾¡ãƒ»å°å‹åŒ– | å®Ÿè¨¼æ®µéšã€é‡ç”£æ€§æœªç¢ºç«‹ |

---

## ğŸ“‰ éƒ¨å“ç‚¹æ•°å‰Šæ¸›ã®åŠ¹æœ / *Effect of Reduced Component Count*  

```mermaid
flowchart LR
    EXT[å¾“æ¥FEM: å¤–ä»˜ã‘FBAR + SOI Switch + Varactor] -->|éƒ¨å“ç‚¹æ•°å¤š, å®Ÿè£…é¢ç©å¤§| LIMITS[é«˜ã‚³ã‚¹ãƒˆãƒ»é«˜æ¶ˆè²»é›»åŠ›]
    INT[ææ¡ˆ: CMOSå†…è”µ FeVar/FeFET + æ•™è‚²BAW] -->|é›†ç©åŒ–, å®Ÿè£…ç°¡ç´ åŒ–| BENEFIT[ä½ã‚³ã‚¹ãƒˆãƒ»ä½æ¶ˆè²»é›»åŠ›ãƒ»å°å‹åŒ–]
```

- **å¾“æ¥**: å¤–ä»˜ã‘éƒ¨å“ã®çµ„åˆã›ã«ã‚ˆã‚Šã€ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ãŒå¤§å‹åŒ–ãƒ»é«˜ã‚³ã‚¹ãƒˆåŒ–ã€‚  
- **ææ¡ˆ**: CMOSå†…ã«FeVar/FeFETã‚’æ··è¼‰ã—ã€éƒ¨å“ç‚¹æ•°ã‚’å‰Šæ¸›ã™ã‚‹ã“ã¨ã§ **ä½ã‚³ã‚¹ãƒˆãƒ»å°å‹ãƒ»ä½æ¶ˆè²»é›»åŠ›** ã‚’å®Ÿç¾ã€‚  

---

## â• RF CMOSã®ãƒ¡ãƒªãƒƒãƒˆã¨ãƒ‡ãƒ¡ãƒªãƒƒãƒˆ / *Pros & Cons of RF CMOS*  

| é …ç›® / Item | ãƒ¡ãƒªãƒƒãƒˆ / Pros | ãƒ‡ãƒ¡ãƒªãƒƒãƒˆ / Cons | æ”¹å–„ç­– / Improvements |
|---|---|---|---|
| **ã‚³ã‚¹ãƒˆ** | CMOSäº’æ›ãƒ—ãƒ­ã‚»ã‚¹ã§ä½ã‚³ã‚¹ãƒˆ | é‡ç”£ç«‹ã¡ä¸Šã’ã«åˆæœŸæŠ•è³‡ | æ•™è‚²ãƒ»ç ”ç©¶ç”¨PoCã‹ã‚‰æ®µéšçš„æ‹¡å¤§ |
| **é›†ç©åº¦** | ãƒ­ã‚¸ãƒƒã‚¯ãƒ»ãƒ¡ãƒ¢ãƒªãƒ»RFä¸€ä½“åŒ– | ç†±ãƒ»å¹²æ¸‰å•é¡Œ | å±€æ‰€ã‚·ãƒ¼ãƒ«ãƒ‰ãƒ»ææ–™å·¥å¤« |
| **æ€§èƒ½** | å†æ§‹æˆå¯èƒ½, ä¸æ®ç™ºè¨­å®šä¿æŒ | Qå€¤ãƒ»æå¤±ã®èª²é¡Œ | HfOâ‚‚ææ–™, æ§‹é€ æœ€é©åŒ– |
| **é›»åŠ›** | ä¸æ®ç™ºåˆ¶å¾¡ã§ä½æ¶ˆè²»é›»åŠ› | å¤§ä¿¡å·å‹•ä½œã§æ­ªã¿æ‡¸å¿µ | å›è·¯è£œå„Ÿãƒ»é©å¿œåˆ¶å¾¡ |

---

## ğŸ—“ï¸ å®Ÿç¾ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ— / *Realization Roadmap*  

```mermaid
gantt
    title CMOS-integrated RF Devices (Realization Roadmap)
    dateFormat  YYYY-MM-DD
    section FeVar (HZO)
    TCAD/Device Modeling       :done,    des1, 2025-01-01, 90d
    PDK Cell Development       :active,  des2, 2025-04-01, 120d
    Eval Boards & S-params     :         des3, 2025-09-01, 120d
    section FeFET Switch
    Device Modeling            :done,    sw1,  2025-03-01, 90d
    Test Structure Fabrication :active,  sw2,  2025-06-01, 120d
    FEM Integration Trials     :         sw3,  2025-10-01, 150d
    section BAW/FBAR
    Resonator Development      :         baw1, 2026-01-01, 150d
    Filter Co-design           :         baw2, 2026-06-01, 120d
```

- **FeVar**: 2025å¹´å‰åŠã«PDKåŒ– â†’ 2025å¹´å¾ŒåŠã«åŸºæ¿è©•ä¾¡ã¸ã€‚  
- **FeFET Switch**: 2025å¹´è©¦ä½œæ§‹é€  â†’ FEMçµ±åˆè©¦é¨“ã€‚  
- **BAW/FBAR**: 2026å¹´ã«ãƒ¢ãƒ‡ãƒ«æ§‹ç¯‰ â†’ ãƒ•ã‚£ãƒ«ã‚¿å”èª¿è¨­è¨ˆã€‚  

---

## ğŸ‘¤ Author & License  

| é …ç›® / Item | è©³ç´° / Details |
|---|---|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet?style=for-the-badge)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license) <br> å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼ˆæ•™è‚²ãƒ»ç ”ç©¶ç›®çš„ï¼‰ / *Free for educational & research use* <br> å•†ç”¨åˆ©ç”¨ã¯åˆ¥é€”è¨±å¯ / *Commercial use requires separate permission* |
