Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 14 18:19:13 2024
| Host         : PLMaple running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_top_timing_summary_routed.rpt -pb uart_top_timing_summary_routed.pb -rpx uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     46          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (93)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rxd (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: uart_clk_div1/clk_uart_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_rx1/count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_rx1/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_rx1/count_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uart_rx1/rx_cur_st_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uart_rx1/rx_cur_st_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_tx1/FSM_onehot_tx_cur_st_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_tx1/FSM_onehot_tx_cur_st_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_tx1/FSM_onehot_tx_cur_st_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_tx1/FSM_onehot_tx_cur_st_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_tx1/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_tx1/count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_tx1/count_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (93)
-------------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   94          inf        0.000                      0                   94           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx1/txd_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.658ns  (logic 3.995ns (70.602%)  route 1.663ns (29.398%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE                         0.000     0.000 r  uart_tx1/txd_reg/C
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_tx1/txd_reg/Q
                         net (fo=1, routed)           1.663     2.119    txd_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.539     5.658 r  txd_OBUF_inst/O
                         net (fo=0)                   0.000     5.658    txd
    T4                                                                r  txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_clk_div1/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_clk_div1/num_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.828ns (20.494%)  route 3.212ns (79.506%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  uart_clk_div1/num_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_clk_div1/num_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    uart_clk_div1/num[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.440 r  uart_clk_div1/clk_uart_i_3/O
                         net (fo=1, routed)           0.798     2.238    uart_clk_div1/clk_uart_i_3_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.362 r  uart_clk_div1/clk_uart_i_2/O
                         net (fo=1, routed)           0.667     3.028    uart_clk_div1/clk_uart_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.152 r  uart_clk_div1/clk_uart_i_1/O
                         net (fo=17, routed)          0.888     4.040    uart_clk_div1/p_0_in
    SLICE_X63Y26         FDRE                                         r  uart_clk_div1/num_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_clk_div1/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_clk_div1/num_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.828ns (20.494%)  route 3.212ns (79.506%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  uart_clk_div1/num_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_clk_div1/num_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    uart_clk_div1/num[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.440 r  uart_clk_div1/clk_uart_i_3/O
                         net (fo=1, routed)           0.798     2.238    uart_clk_div1/clk_uart_i_3_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.362 r  uart_clk_div1/clk_uart_i_2/O
                         net (fo=1, routed)           0.667     3.028    uart_clk_div1/clk_uart_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.152 r  uart_clk_div1/clk_uart_i_1/O
                         net (fo=17, routed)          0.888     4.040    uart_clk_div1/p_0_in
    SLICE_X63Y26         FDRE                                         r  uart_clk_div1/num_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_clk_div1/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_clk_div1/num_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.828ns (20.494%)  route 3.212ns (79.506%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  uart_clk_div1/num_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_clk_div1/num_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    uart_clk_div1/num[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.440 r  uart_clk_div1/clk_uart_i_3/O
                         net (fo=1, routed)           0.798     2.238    uart_clk_div1/clk_uart_i_3_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.362 r  uart_clk_div1/clk_uart_i_2/O
                         net (fo=1, routed)           0.667     3.028    uart_clk_div1/clk_uart_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.152 r  uart_clk_div1/clk_uart_i_1/O
                         net (fo=17, routed)          0.888     4.040    uart_clk_div1/p_0_in
    SLICE_X63Y26         FDRE                                         r  uart_clk_div1/num_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_clk_div1/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_clk_div1/num_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.902ns  (logic 0.828ns (21.221%)  route 3.074ns (78.779%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  uart_clk_div1/num_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_clk_div1/num_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    uart_clk_div1/num[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.440 r  uart_clk_div1/clk_uart_i_3/O
                         net (fo=1, routed)           0.798     2.238    uart_clk_div1/clk_uart_i_3_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.362 r  uart_clk_div1/clk_uart_i_2/O
                         net (fo=1, routed)           0.667     3.028    uart_clk_div1/clk_uart_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.152 r  uart_clk_div1/clk_uart_i_1/O
                         net (fo=17, routed)          0.750     3.902    uart_clk_div1/p_0_in
    SLICE_X63Y25         FDRE                                         r  uart_clk_div1/num_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_clk_div1/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_clk_div1/num_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.902ns  (logic 0.828ns (21.221%)  route 3.074ns (78.779%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  uart_clk_div1/num_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_clk_div1/num_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    uart_clk_div1/num[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.440 r  uart_clk_div1/clk_uart_i_3/O
                         net (fo=1, routed)           0.798     2.238    uart_clk_div1/clk_uart_i_3_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.362 r  uart_clk_div1/clk_uart_i_2/O
                         net (fo=1, routed)           0.667     3.028    uart_clk_div1/clk_uart_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.152 r  uart_clk_div1/clk_uart_i_1/O
                         net (fo=17, routed)          0.750     3.902    uart_clk_div1/p_0_in
    SLICE_X63Y25         FDRE                                         r  uart_clk_div1/num_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_clk_div1/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_clk_div1/num_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.902ns  (logic 0.828ns (21.221%)  route 3.074ns (78.779%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  uart_clk_div1/num_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_clk_div1/num_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    uart_clk_div1/num[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.440 r  uart_clk_div1/clk_uart_i_3/O
                         net (fo=1, routed)           0.798     2.238    uart_clk_div1/clk_uart_i_3_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.362 r  uart_clk_div1/clk_uart_i_2/O
                         net (fo=1, routed)           0.667     3.028    uart_clk_div1/clk_uart_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.152 r  uart_clk_div1/clk_uart_i_1/O
                         net (fo=17, routed)          0.750     3.902    uart_clk_div1/p_0_in
    SLICE_X63Y25         FDRE                                         r  uart_clk_div1/num_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_clk_div1/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_clk_div1/num_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.902ns  (logic 0.828ns (21.221%)  route 3.074ns (78.779%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  uart_clk_div1/num_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_clk_div1/num_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    uart_clk_div1/num[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.440 r  uart_clk_div1/clk_uart_i_3/O
                         net (fo=1, routed)           0.798     2.238    uart_clk_div1/clk_uart_i_3_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.362 r  uart_clk_div1/clk_uart_i_2/O
                         net (fo=1, routed)           0.667     3.028    uart_clk_div1/clk_uart_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.152 r  uart_clk_div1/clk_uart_i_1/O
                         net (fo=17, routed)          0.750     3.902    uart_clk_div1/p_0_in
    SLICE_X63Y25         FDRE                                         r  uart_clk_div1/num_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_clk_div1/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_clk_div1/num_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.717ns  (logic 0.828ns (22.279%)  route 2.889ns (77.721%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  uart_clk_div1/num_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_clk_div1/num_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    uart_clk_div1/num[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.440 r  uart_clk_div1/clk_uart_i_3/O
                         net (fo=1, routed)           0.798     2.238    uart_clk_div1/clk_uart_i_3_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.362 r  uart_clk_div1/clk_uart_i_2/O
                         net (fo=1, routed)           0.667     3.028    uart_clk_div1/clk_uart_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.152 r  uart_clk_div1/clk_uart_i_1/O
                         net (fo=17, routed)          0.564     3.717    uart_clk_div1/p_0_in
    SLICE_X62Y23         FDRE                                         r  uart_clk_div1/num_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_clk_div1/num_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_clk_div1/num_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.828ns (22.305%)  route 2.884ns (77.695%))
  Logic Levels:           4  (FDRE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  uart_clk_div1/num_reg[3]/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_clk_div1/num_reg[3]/Q
                         net (fo=2, routed)           0.860     1.316    uart_clk_div1/num[3]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     1.440 r  uart_clk_div1/clk_uart_i_3/O
                         net (fo=1, routed)           0.798     2.238    uart_clk_div1/clk_uart_i_3_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124     2.362 r  uart_clk_div1/clk_uart_i_2/O
                         net (fo=1, routed)           0.667     3.028    uart_clk_div1/clk_uart_i_2_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     3.152 r  uart_clk_div1/clk_uart_i_1/O
                         net (fo=17, routed)          0.560     3.712    uart_clk_div1/p_0_in
    SLICE_X63Y23         FDRE                                         r  uart_clk_div1/num_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx1/data_i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx1/data_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.849%)  route 0.116ns (45.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  uart_rx1/data_i_reg[3]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx1/data_i_reg[3]/Q
                         net (fo=2, routed)           0.116     0.257    uart_rx1/data_i[3]
    SLICE_X65Y26         FDRE                                         r  uart_rx1/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx1/data_i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.665%)  route 0.130ns (50.335%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  uart_rx1/data_i_reg[5]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_rx1/data_i_reg[5]/Q
                         net (fo=2, routed)           0.130     0.258    data_i[5]
    SLICE_X65Y27         LDCE                                         r  data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx1/data_i_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  uart_rx1/data_i_reg[3]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx1/data_i_reg[3]/Q
                         net (fo=2, routed)           0.128     0.269    data_i[3]
    SLICE_X64Y26         LDCE                                         r  data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_o_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx1/data_o_tmp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.207ns (72.099%)  route 0.080ns (27.901%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         LDCE                         0.000     0.000 r  data_o_reg[7]/G
    SLICE_X65Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  data_o_reg[7]/Q
                         net (fo=1, routed)           0.080     0.238    uart_tx1/data_o[7]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.049     0.287 r  uart_tx1/data_o_tmp[7]_i_2/O
                         net (fo=1, routed)           0.000     0.287    uart_tx1/data_o_tmp[7]_i_2_n_0
    SLICE_X64Y27         FDRE                                         r  uart_tx1/data_o_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx1/data_i_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx1/data_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.128ns (43.716%)  route 0.165ns (56.284%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  uart_rx1/data_i_reg[5]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_rx1/data_i_reg[5]/Q
                         net (fo=2, routed)           0.165     0.293    uart_rx1/data_i[5]
    SLICE_X65Y26         FDRE                                         r  uart_rx1/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_o_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx1/data_o_tmp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.203ns (69.023%)  route 0.091ns (30.977%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         LDCE                         0.000     0.000 r  data_o_reg[2]/G
    SLICE_X65Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  data_o_reg[2]/Q
                         net (fo=1, routed)           0.091     0.249    uart_tx1/data_o[2]
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  uart_tx1/data_o_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.294    uart_tx1/data_o_tmp[2]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  uart_tx1/data_o_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx1/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx1/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.666%)  route 0.137ns (42.334%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  uart_tx1/count_reg[0]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_tx1/count_reg[0]/Q
                         net (fo=4, routed)           0.137     0.278    uart_tx1/count_reg_n_0_[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.323 r  uart_tx1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    uart_tx1/count[2]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  uart_tx1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_o_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx1/data_o_tmp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.203ns (62.442%)  route 0.122ns (37.558%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         LDCE                         0.000     0.000 r  data_o_reg[6]/G
    SLICE_X65Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  data_o_reg[6]/Q
                         net (fo=1, routed)           0.122     0.280    uart_tx1/data_o[6]
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.325 r  uart_tx1/data_o_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.325    uart_tx1/data_o_tmp[6]_i_1_n_0
    SLICE_X64Y27         FDRE                                         r  uart_tx1/data_o_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx1/data_i_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.128ns (38.536%)  route 0.204ns (61.464%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  uart_rx1/data_i_reg[7]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_rx1/data_i_reg[7]/Q
                         net (fo=2, routed)           0.204     0.332    data_i[7]
    SLICE_X65Y27         LDCE                                         r  data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx1/FSM_onehot_tx_nxt_st_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_tx1/FSM_onehot_tx_cur_st_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.158ns (47.287%)  route 0.176ns (52.713%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         LDCE                         0.000     0.000 r  uart_tx1/FSM_onehot_tx_nxt_st_reg[0]/G
    SLICE_X63Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_tx1/FSM_onehot_tx_nxt_st_reg[0]/Q
                         net (fo=1, routed)           0.176     0.334    uart_tx1/FSM_onehot_tx_nxt_st_reg_n_0_[0]
    SLICE_X62Y27         FDRE                                         r  uart_tx1/FSM_onehot_tx_cur_st_reg[0]/D
  -------------------------------------------------------------------    -------------------





