Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 16 18:57:17 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_wrapper_methodology_drc_routed.rpt -pb top_level_wrapper_methodology_drc_routed.pb -rpx top_level_wrapper_methodology_drc_routed.rpx
| Design       : top_level_wrapper
| Device       : xczu29dr-ffvf1760-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 1          |
| TIMING-7  | Critical Warning | No common node between related clocks          | 1          |
| TIMING-8  | Critical Warning | No common period between related clocks        | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 27         |
| TIMING-9  | Warning          | Unknown CDC Logic                              | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer               | 1          |
| TIMING-16 | Warning          | Large setup violation                          | 17         |
| TIMING-18 | Warning          | Missing input or output delay                  | 2          |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_top_level_clk_wiz_1_0 and RFDAC0_CLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_top_level_clk_wiz_1_0] -to [get_clocks RFDAC0_CLK]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out1_top_level_clk_wiz_1_0 and RFDAC0_CLK are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_top_level_clk_wiz_1_0] -to [get_clocks RFDAC0_CLK]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks clk_out1_top_level_clk_wiz_1_0 and RFDAC0_CLK are found related (timed together) but have no common (expandable) period
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_10/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_11/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_12/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_13/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_14/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_15/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_4/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_5/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_6/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_7/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_8/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/sr_pre_waveform/state_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_9/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell top_level_i/trigger_controller_0/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c0_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c1_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c2_reg/CLR, top_level_i/trigger_controller_0/inst/trigger_module_0/inst/trigger_c3_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell top_level_i/trigger_controller_1/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/trigger_controller_1/inst/trigger_module_0/inst/trigger_c0_reg/CLR, top_level_i/trigger_controller_1/inst/trigger_module_0/inst/trigger_c1_reg/CLR, top_level_i/trigger_controller_1/inst/trigger_module_0/inst/trigger_c2_reg/CLR, top_level_i/trigger_controller_1/inst/trigger_module_0/inst/trigger_c3_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell top_level_i/trigger_controller_2/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/trigger_controller_2/inst/trigger_module_0/inst/trigger_c0_reg/CLR, top_level_i/trigger_controller_2/inst/trigger_module_0/inst/trigger_c1_reg/CLR, top_level_i/trigger_controller_2/inst/trigger_module_0/inst/trigger_c2_reg/CLR, top_level_i/trigger_controller_2/inst/trigger_module_0/inst/trigger_c3_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell top_level_i/trigger_controller_3/inst/trigger_module_0/inst/FSM_onehot_state[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/trigger_controller_3/inst/trigger_module_0/inst/trigger_c0_reg/CLR, top_level_i/trigger_controller_3/inst/trigger_module_0/inst/trigger_c1_reg/CLR, top_level_i/trigger_controller_3/inst/trigger_module_0/inst/trigger_c2_reg/CLR, top_level_i/trigger_controller_3/inst/trigger_module_0/inst/trigger_c3_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.001 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8_srlopt/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8_srlopt/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8_srlopt/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8_srlopt/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8_srlopt/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8_srlopt/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between top_level_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_top_level_clk_wiz_1_0) and top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D (clocked by RFDAC0_CLK). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ext_trigger_0_0 relative to clock(s) RFDAC0_CLK, RFDAC1_CLK, RFDAC2_CLK, RFDAC3_CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) RFDAC0_CLK, RFDAC1_CLK, RFDAC2_CLK, RFDAC3_CLK
Related violations: <none>


