#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 12 17:38:09 2025
# Process ID: 10584
# Current directory: D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20272 D:\FPGA_Learning_Journey\Pro\HDMI_rom_bounce_dispaly___\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA_Learning_Journey/Pro/HDMI_rom_dispaly___/project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/src/hdmi_colorbar_tb.v', nor could it be found using path 'D:/FPGA_Learning_Journey/Pro/HDMI_rom_dispaly___/src/hdmi_colorbar_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 978.246 ; gain = 221.746
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Feb 12 17:40:32 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.runs/synth_1/runme.log
[Wed Feb 12 17:40:33 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1055.977 ; gain = 3.438
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Wed Feb 12 17:45:38 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.runs/synth_1/runme.log
[Wed Feb 12 17:45:38 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/HDMI_rom_bounce_dispaly___/project/project.runs/impl_1/hdmi_char.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299847714
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 17:58:45 2025...
