ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"cyPm.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.bss
  19              		.align	2
  20              	cyPmBackup:
  21 0000 00000000 		.space	47
  21      00000000 
  21      00000000 
  21      00000000 
  21      00000000 
  22 002f 00       		.align	2
  23              	cyPmClockBackup:
  24 0030 00000000 		.space	18
  24      00000000 
  24      00000000 
  24      00000000 
  24      0000
  25              		.section	.rodata
  26              		.align	2
  27              		.type	cyPmImoFreqReg2Mhz, %object
  28              		.size	cyPmImoFreqReg2Mhz, 7
  29              	cyPmImoFreqReg2Mhz:
  30 0000 0C       		.byte	12
  31 0001 06       		.byte	6
  32 0002 18       		.byte	24
  33 0003 03       		.byte	3
  34 0004 30       		.byte	48
  35 0005 3E       		.byte	62
  36 0006 4A       		.byte	74
  37              		.section	.text.CyPmSaveClocks,"ax",%progbits
  38              		.align	2
  39              		.global	CyPmSaveClocks
  40              		.thumb
  41              		.thumb_func
  42              		.type	CyPmSaveClocks, %function
  43              	CyPmSaveClocks:
  44              	.LFB0:
  45              		.file 1 ".\\Generated_Source\\PSoC5\\cyPm.c"
   1:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/cyPm.c **** * File Name: cyPm.c
   3:.\Generated_Source\PSoC5/cyPm.c **** * Version 4.0
   4:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 2


   5:.\Generated_Source\PSoC5/cyPm.c **** * Description:
   6:.\Generated_Source\PSoC5/cyPm.c **** *  Provides an API for the power management.
   7:.\Generated_Source\PSoC5/cyPm.c **** *
   8:.\Generated_Source\PSoC5/cyPm.c **** * Note:
   9:.\Generated_Source\PSoC5/cyPm.c **** *  Documentation of the API's in this file is located in the
  10:.\Generated_Source\PSoC5/cyPm.c **** *  System Reference Guide provided with PSoC Creator.
  11:.\Generated_Source\PSoC5/cyPm.c **** *
  12:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  13:.\Generated_Source\PSoC5/cyPm.c **** * Copyright 2008-2013, Cypress Semiconductor Corporation.  All rights reserved.
  14:.\Generated_Source\PSoC5/cyPm.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:.\Generated_Source\PSoC5/cyPm.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:.\Generated_Source\PSoC5/cyPm.c **** * the software package with which this file was provided.
  17:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  18:.\Generated_Source\PSoC5/cyPm.c **** 
  19:.\Generated_Source\PSoC5/cyPm.c **** #include "cyPm.h"
  20:.\Generated_Source\PSoC5/cyPm.c **** 
  21:.\Generated_Source\PSoC5/cyPm.c **** 
  22:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************
  23:.\Generated_Source\PSoC5/cyPm.c **** * Place your includes, defines and code here. Do not use merge
  24:.\Generated_Source\PSoC5/cyPm.c **** * region below unless any component datasheet suggest to do so.
  25:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************/
  26:.\Generated_Source\PSoC5/cyPm.c **** /* `#START CY_PM_HEADER_INCLUDE` */
  27:.\Generated_Source\PSoC5/cyPm.c **** 
  28:.\Generated_Source\PSoC5/cyPm.c **** /* `#END` */
  29:.\Generated_Source\PSoC5/cyPm.c **** 
  30:.\Generated_Source\PSoC5/cyPm.c **** 
  31:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_BACKUP_STRUCT          cyPmBackup;
  32:.\Generated_Source\PSoC5/cyPm.c **** static CY_PM_CLOCK_BACKUP_STRUCT    cyPmClockBackup;
  33:.\Generated_Source\PSoC5/cyPm.c **** 
  34:.\Generated_Source\PSoC5/cyPm.c **** /* Convertion table between register's values and frequency in MHz  */
  35:.\Generated_Source\PSoC5/cyPm.c **** static const uint8 CYCODE cyPmImoFreqReg2Mhz[7u] = {12u, 6u, 24u, 3u, 48u, 62u, 74u};
  36:.\Generated_Source\PSoC5/cyPm.c **** 
  37:.\Generated_Source\PSoC5/cyPm.c **** /* Function Prototypes */
  38:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void);
  39:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) ;
  40:.\Generated_Source\PSoC5/cyPm.c **** 
  41:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) ;
  42:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) ;
  43:.\Generated_Source\PSoC5/cyPm.c **** 
  44:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) ;
  45:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) ;
  46:.\Generated_Source\PSoC5/cyPm.c **** 
  47:.\Generated_Source\PSoC5/cyPm.c **** 
  48:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
  49:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSaveClocks
  50:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
  51:.\Generated_Source\PSoC5/cyPm.c **** *
  52:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
  53:.\Generated_Source\PSoC5/cyPm.c **** *  This function is called in preparation for entering sleep or hibernate low
  54:.\Generated_Source\PSoC5/cyPm.c **** *  power modes. Saves all state of the clocking system that does not persist
  55:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep/hibernate or that needs to be altered in preparation for
  56:.\Generated_Source\PSoC5/cyPm.c **** *  sleep/hibernate. Shutdowns all the digital and analog clock dividers for the
  57:.\Generated_Source\PSoC5/cyPm.c **** *  active power mode configuration.
  58:.\Generated_Source\PSoC5/cyPm.c **** *
  59:.\Generated_Source\PSoC5/cyPm.c **** *  Switches the master clock over to the IMO and shuts down the PLL and MHz
  60:.\Generated_Source\PSoC5/cyPm.c **** *  Crystal. The IMO frequency is set to either 12 MHz or 48 MHz to match the
  61:.\Generated_Source\PSoC5/cyPm.c **** *  Design-Wide Resources System Editor "Enable Fast IMO During Startup" setting.
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 3


  62:.\Generated_Source\PSoC5/cyPm.c **** *  The ILO and 32 KHz oscillators are not impacted. The current Flash wait state
  63:.\Generated_Source\PSoC5/cyPm.c **** *  setting is saved and the Flash wait state setting is set for the current IMO
  64:.\Generated_Source\PSoC5/cyPm.c **** *  speed.
  65:.\Generated_Source\PSoC5/cyPm.c **** *
  66:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
  67:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
  68:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
  69:.\Generated_Source\PSoC5/cyPm.c **** *
  70:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
  71:.\Generated_Source\PSoC5/cyPm.c **** *  None
  72:.\Generated_Source\PSoC5/cyPm.c **** *
  73:.\Generated_Source\PSoC5/cyPm.c **** * Return:
  74:.\Generated_Source\PSoC5/cyPm.c **** *  None
  75:.\Generated_Source\PSoC5/cyPm.c **** *
  76:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
  77:.\Generated_Source\PSoC5/cyPm.c **** *  All peripheral clocks are going to be off after this API method call.
  78:.\Generated_Source\PSoC5/cyPm.c **** *
  79:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
  80:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSaveClocks(void) 
  81:.\Generated_Source\PSoC5/cyPm.c **** {
  46              		.loc 1 81 0
  47              		.cfi_startproc
  48              		@ args = 0, pretend = 0, frame = 0
  49              		@ frame_needed = 1, uses_anonymous_args = 0
  50 0000 80B5     		push	{r7, lr}
  51              		.cfi_def_cfa_offset 8
  52              		.cfi_offset 7, -8
  53              		.cfi_offset 14, -4
  54 0002 00AF     		add	r7, sp, #0
  55              		.cfi_def_cfa_register 7
  82:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - save enable state and disable them all */
  83:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkA = CY_PM_ACT_CFG1_REG & CY_PM_ACT_EN_CLK_A_MASK;
  56              		.loc 1 83 0
  57 0004 7E4B     		ldr	r3, .L21
  58 0006 1B78     		ldrb	r3, [r3]
  59 0008 DBB2     		uxtb	r3, r3
  60 000a 03F00F03 		and	r3, r3, #15
  61 000e DAB2     		uxtb	r2, r3
  62 0010 7C4B     		ldr	r3, .L21+4
  63 0012 1A70     		strb	r2, [r3]
  84:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.enClkD = CY_PM_ACT_CFG2_REG;
  64              		.loc 1 84 0
  65 0014 7C4B     		ldr	r3, .L21+8
  66 0016 1B78     		ldrb	r3, [r3]
  67 0018 DAB2     		uxtb	r2, r3
  68 001a 7A4B     		ldr	r3, .L21+4
  69 001c 5A70     		strb	r2, [r3, #1]
  85:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_A_MASK));
  70              		.loc 1 85 0
  71 001e 784B     		ldr	r3, .L21
  72 0020 774A     		ldr	r2, .L21
  73 0022 1278     		ldrb	r2, [r2]
  74 0024 D2B2     		uxtb	r2, r2
  75 0026 22F00F02 		bic	r2, r2, #15
  76 002a D2B2     		uxtb	r2, r2
  77 002c 1A70     		strb	r2, [r3]
  86:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG &= ((uint8)(~CY_PM_ACT_EN_CLK_D_MASK));
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 4


  78              		.loc 1 86 0
  79 002e 764B     		ldr	r3, .L21+8
  80 0030 1B78     		ldrb	r3, [r3]
  81 0032 754B     		ldr	r3, .L21+8
  82 0034 0022     		movs	r2, #0
  83 0036 1A70     		strb	r2, [r3]
  87:.\Generated_Source\PSoC5/cyPm.c **** 
  88:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current flash wait cycles and set the maximum value */
  89:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.flashWaitCycles = CY_PM_CACHE_CR_CYCLES_MASK & CY_PM_CACHE_CR_REG;
  84              		.loc 1 89 0
  85 0038 744B     		ldr	r3, .L21+12
  86 003a 1B78     		ldrb	r3, [r3]
  87 003c DBB2     		uxtb	r3, r3
  88 003e 23F03F03 		bic	r3, r3, #63
  89 0042 DAB2     		uxtb	r2, r3
  90 0044 6F4B     		ldr	r3, .L21+4
  91 0046 5A71     		strb	r2, [r3, #5]
  90:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
  92              		.loc 1 90 0
  93 0048 3720     		movs	r0, #55
  94 004a FFF7FEFF 		bl	CyFlash_SetWaitCycles
  91:.\Generated_Source\PSoC5/cyPm.c **** 
  92:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save current IMO MHz OSC frequency and USB mode is on bit */
  93:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
  95              		.loc 1 93 0
  96 004e 704B     		ldr	r3, .L21+16
  97 0050 1B78     		ldrb	r3, [r3]
  98 0052 DBB2     		uxtb	r3, r3
  99 0054 03F00703 		and	r3, r3, #7
 100 0058 DAB2     		uxtb	r2, r3
 101 005a 6A4B     		ldr	r3, .L21+4
 102 005c DA70     		strb	r2, [r3, #3]
  94:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.imoUsbClk = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_USB;
 103              		.loc 1 94 0
 104 005e 6C4B     		ldr	r3, .L21+16
 105 0060 1B78     		ldrb	r3, [r3]
 106 0062 DBB2     		uxtb	r3, r3
 107 0064 03F04003 		and	r3, r3, #64
 108 0068 DAB2     		uxtb	r2, r3
 109 006a 664B     		ldr	r3, .L21+4
 110 006c 1A71     		strb	r2, [r3, #4]
  95:.\Generated_Source\PSoC5/cyPm.c **** 
  96:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - save enable state */
  97:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 111              		.loc 1 97 0
 112 006e 684B     		ldr	r3, .L21+16
 113 0070 1B78     		ldrb	r3, [r3]
 114 0072 DBB2     		uxtb	r3, r3
 115 0074 03F01003 		and	r3, r3, #16
 116 0078 002B     		cmp	r3, #0
 117 007a 03D0     		beq	.L2
  98:.\Generated_Source\PSoC5/cyPm.c ****     {
  99:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler enabled - save and disable */
 100:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_ENABLED;
 118              		.loc 1 100 0
 119 007c 614B     		ldr	r3, .L21+4
 120 007e 0122     		movs	r2, #1
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 5


 121 0080 5A72     		strb	r2, [r3, #9]
 122 0082 02E0     		b	.L3
 123              	.L2:
 101:.\Generated_Source\PSoC5/cyPm.c ****     }
 102:.\Generated_Source\PSoC5/cyPm.c ****     else
 103:.\Generated_Source\PSoC5/cyPm.c ****     {
 104:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO doubler disabled */
 105:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imo2x = CY_PM_DISABLED;
 124              		.loc 1 105 0
 125 0084 5F4B     		ldr	r3, .L21+4
 126 0086 0022     		movs	r2, #0
 127 0088 5A72     		strb	r2, [r3, #9]
 128              	.L3:
 106:.\Generated_Source\PSoC5/cyPm.c ****     }
 107:.\Generated_Source\PSoC5/cyPm.c **** 
 108:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - set appropriate frequency for LPM */
 109:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetFreq(CY_PM_IMO_FREQ_LPM);
 129              		.loc 1 109 0
 130 008a 0220     		movs	r0, #2
 131 008c FFF7FEFF 		bl	CyIMO_SetFreq
 110:.\Generated_Source\PSoC5/cyPm.c **** 
 111:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save enable state and enable without wait to settle */
 112:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG))
 132              		.loc 1 112 0
 133 0090 604B     		ldr	r3, .L21+20
 134 0092 1B78     		ldrb	r3, [r3]
 135 0094 DBB2     		uxtb	r3, r3
 136 0096 03F01003 		and	r3, r3, #16
 137 009a DBB2     		uxtb	r3, r3
 138 009c 002B     		cmp	r3, #0
 139 009e 03D0     		beq	.L4
 113:.\Generated_Source\PSoC5/cyPm.c ****     {
 114:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save enabled state */
 115:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_ENABLED;
 140              		.loc 1 115 0
 141 00a0 584B     		ldr	r3, .L21+4
 142 00a2 0122     		movs	r2, #1
 143 00a4 9A71     		strb	r2, [r3, #6]
 144 00a6 05E0     		b	.L5
 145              	.L4:
 116:.\Generated_Source\PSoC5/cyPm.c ****     }
 117:.\Generated_Source\PSoC5/cyPm.c ****     else
 118:.\Generated_Source\PSoC5/cyPm.c ****     {
 119:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - save disabled state */
 120:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoEnable = CY_PM_DISABLED;
 146              		.loc 1 120 0
 147 00a8 564B     		ldr	r3, .L21+4
 148 00aa 0022     		movs	r2, #0
 149 00ac 9A71     		strb	r2, [r3, #6]
 121:.\Generated_Source\PSoC5/cyPm.c **** 
 122:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - enable */
 123:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 150              		.loc 1 123 0
 151 00ae 0020     		movs	r0, #0
 152 00b0 FFF7FEFF 		bl	CyIMO_Start
 153              	.L5:
 124:.\Generated_Source\PSoC5/cyPm.c ****     }
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 6


 125:.\Generated_Source\PSoC5/cyPm.c **** 
 126:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - save the current IMOCLK source and set to IMO if not yet */
 127:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_XCLKEN))
 154              		.loc 1 127 0
 155 00b4 564B     		ldr	r3, .L21+16
 156 00b6 1B78     		ldrb	r3, [r3]
 157 00b8 DBB2     		uxtb	r3, r3
 158 00ba 03F02003 		and	r3, r3, #32
 159 00be 002B     		cmp	r3, #0
 160 00c0 10D0     		beq	.L6
 128:.\Generated_Source\PSoC5/cyPm.c ****     {
 129:.\Generated_Source\PSoC5/cyPm.c ****         /* DSI or XTAL CLK */
 130:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 131:.\Generated_Source\PSoC5/cyPm.c ****             (0u == (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO2X_SRC)) ? CY_IMO_SOURCE_DSI : CY_IMO_S
 161              		.loc 1 131 0
 162 00c2 4FF04023 		mov	r3, #1073758208
 163 00c6 1B78     		ldrb	r3, [r3]
 164 00c8 DBB2     		uxtb	r3, r3
 165 00ca 03F04003 		and	r3, r3, #64
 130:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 166              		.loc 1 130 0
 167 00ce 002B     		cmp	r3, #0
 168 00d0 01D1     		bne	.L7
 130:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 169              		.loc 1 130 0 is_stmt 0 discriminator 1
 170 00d2 0223     		movs	r3, #2
 171 00d4 00E0     		b	.L8
 172              	.L7:
 130:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 173              		.loc 1 130 0 discriminator 2
 174 00d6 0123     		movs	r3, #1
 175              	.L8:
 130:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc =
 176              		.loc 1 130 0 discriminator 1
 177 00d8 4A4A     		ldr	r2, .L21+4
 178 00da D371     		strb	r3, [r2, #7]
 132:.\Generated_Source\PSoC5/cyPm.c **** 
 133:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO -  set IMOCLK source to MHz OSC */
 134:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetSource(CY_IMO_SOURCE_IMO);
 179              		.loc 1 134 0 is_stmt 1 discriminator 1
 180 00dc 0020     		movs	r0, #0
 181 00de FFF7FEFF 		bl	CyIMO_SetSource
 182 00e2 02E0     		b	.L9
 183              	.L6:
 135:.\Generated_Source\PSoC5/cyPm.c ****     }
 136:.\Generated_Source\PSoC5/cyPm.c ****     else
 137:.\Generated_Source\PSoC5/cyPm.c ****     {
 138:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO */
 139:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.imoClkSrc = CY_IMO_SOURCE_IMO;
 184              		.loc 1 139 0
 185 00e4 474B     		ldr	r3, .L21+4
 186 00e6 0022     		movs	r2, #0
 187 00e8 DA71     		strb	r2, [r3, #7]
 188              	.L9:
 140:.\Generated_Source\PSoC5/cyPm.c ****     }
 141:.\Generated_Source\PSoC5/cyPm.c **** 
 142:.\Generated_Source\PSoC5/cyPm.c ****     /* Save clk_imo source */
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 7


 143:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkImoSrc = CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK;
 189              		.loc 1 143 0
 190 00ea 4FF04023 		mov	r3, #1073758208
 191 00ee 1B78     		ldrb	r3, [r3]
 192 00f0 DBB2     		uxtb	r3, r3
 193 00f2 03F03003 		and	r3, r3, #48
 194 00f6 DAB2     		uxtb	r2, r3
 195 00f8 424B     		ldr	r3, .L21+4
 196 00fa 1A72     		strb	r2, [r3, #8]
 144:.\Generated_Source\PSoC5/cyPm.c **** 
 145:.\Generated_Source\PSoC5/cyPm.c ****     /* If IMOCLK2X or SPC OSC is source for clk_imo, set it to IMOCLK */
 146:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_CLKDIST_IMO_OUT_IMO != cyPmClockBackup.clkImoSrc)
 197              		.loc 1 146 0
 198 00fc 414B     		ldr	r3, .L21+4
 199 00fe 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 200 0100 002B     		cmp	r3, #0
 201 0102 09D0     		beq	.L10
 147:.\Generated_Source\PSoC5/cyPm.c ****     {
 148:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMOCLK to source for clk_imo */
 149:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 202              		.loc 1 149 0
 203 0104 4FF04023 		mov	r3, #1073758208
 204 0108 4FF04022 		mov	r2, #1073758208
 205 010c 1278     		ldrb	r2, [r2]
 206 010e D2B2     		uxtb	r2, r2
 207 0110 22F03002 		bic	r2, r2, #48
 208 0114 D2B2     		uxtb	r2, r2
 209 0116 1A70     		strb	r2, [r3]
 210              	.L10:
 150:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_CLKDIST_IMO_OUT_IMO;
 151:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if IMOCLK is source clk_imo */
 152:.\Generated_Source\PSoC5/cyPm.c **** 
 153:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO doubler - disable it (saved above) */
 154:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_F2XON))
 211              		.loc 1 154 0
 212 0118 3D4B     		ldr	r3, .L21+16
 213 011a 1B78     		ldrb	r3, [r3]
 214 011c DBB2     		uxtb	r3, r3
 215 011e 03F01003 		and	r3, r3, #16
 216 0122 002B     		cmp	r3, #0
 217 0124 01D0     		beq	.L11
 155:.\Generated_Source\PSoC5/cyPm.c ****     {
 156:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_DisableDoubler();
 218              		.loc 1 156 0
 219 0126 FFF7FEFF 		bl	CyIMO_DisableDoubler
 220              	.L11:
 157:.\Generated_Source\PSoC5/cyPm.c ****     }
 158:.\Generated_Source\PSoC5/cyPm.c **** 
 159:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save divider and set it to divide-by-one (if no yet) */
 160:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkSyncDiv = CY_PM_CLKDIST_MSTR0_REG;
 221              		.loc 1 160 0
 222 012a 3B4B     		ldr	r3, .L21+24
 223 012c 1B78     		ldrb	r3, [r3]
 224 012e DAB2     		uxtb	r2, r3
 225 0130 344B     		ldr	r3, .L21+4
 226 0132 9A72     		strb	r2, [r3, #10]
 161:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DIV_BY_ONE != cyPmClockBackup.clkSyncDiv)
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 8


 227              		.loc 1 161 0
 228 0134 334B     		ldr	r3, .L21+4
 229 0136 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 230 0138 002B     		cmp	r3, #0
 231 013a 02D0     		beq	.L12
 162:.\Generated_Source\PSoC5/cyPm.c ****     {
 163:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetDivider(CY_PM_DIV_BY_ONE);
 232              		.loc 1 163 0
 233 013c 0020     		movs	r0, #0
 234 013e FFF7FEFF 		bl	CyMasterClk_SetDivider
 235              	.L12:
 164:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if master clock divider is 1 */
 165:.\Generated_Source\PSoC5/cyPm.c **** 
 166:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock - save current source */
 167:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.masterClkSrc = CY_PM_CLKDIST_MSTR1_REG & CY_PM_MASTER_CLK_SRC_MASK;
 236              		.loc 1 167 0
 237 0142 364B     		ldr	r3, .L21+28
 238 0144 1B78     		ldrb	r3, [r3]
 239 0146 DBB2     		uxtb	r3, r3
 240 0148 03F00303 		and	r3, r3, #3
 241 014c DAB2     		uxtb	r2, r3
 242 014e 2D4B     		ldr	r3, .L21+4
 243 0150 9A70     		strb	r2, [r3, #2]
 168:.\Generated_Source\PSoC5/cyPm.c **** 
 169:.\Generated_Source\PSoC5/cyPm.c ****     /* Master clock source - set it to IMO if not yet. */
 170:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_MASTER_SOURCE_IMO != cyPmClockBackup.masterClkSrc)
 244              		.loc 1 170 0
 245 0152 2C4B     		ldr	r3, .L21+4
 246 0154 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 247 0156 002B     		cmp	r3, #0
 248 0158 02D0     		beq	.L13
 171:.\Generated_Source\PSoC5/cyPm.c ****     {
 172:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(CY_MASTER_SOURCE_IMO);
 249              		.loc 1 172 0
 250 015a 0020     		movs	r0, #0
 251 015c FFF7FEFF 		bl	CyMasterClk_SetSource
 252              	.L13:
 173:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Need to change nothing if master clock source is IMO */
 174:.\Generated_Source\PSoC5/cyPm.c **** 
 175:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - save divider and set it, if needed, to divide-by-one */
 176:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv = (uint16) ((uint16) CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 253              		.loc 1 176 0
 254 0160 2F4B     		ldr	r3, .L21+32
 255 0162 1B78     		ldrb	r3, [r3]
 256 0164 DBB2     		uxtb	r3, r3
 257 0166 1B02     		lsls	r3, r3, #8
 258 0168 9AB2     		uxth	r2, r3
 259 016a 264B     		ldr	r3, .L21+4
 260 016c 9A81     		strh	r2, [r3, #12]	@ movhi
 177:.\Generated_Source\PSoC5/cyPm.c ****     cyPmClockBackup.clkBusDiv |= CY_PM_CLK_BUS_LSB_DIV_REG;
 261              		.loc 1 177 0
 262 016e 254B     		ldr	r3, .L21+4
 263 0170 9A89     		ldrh	r2, [r3, #12]
 264 0172 2C4B     		ldr	r3, .L21+36
 265 0174 1B78     		ldrb	r3, [r3]
 266 0176 DBB2     		uxtb	r3, r3
 267 0178 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 9


 268 017a 9AB2     		uxth	r2, r3
 269 017c 214B     		ldr	r3, .L21+4
 270 017e 9A81     		strh	r2, [r3, #12]	@ movhi
 178:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_BUS_CLK_DIV_BY_ONE != cyPmClockBackup.clkBusDiv)
 271              		.loc 1 178 0
 272 0180 204B     		ldr	r3, .L21+4
 273 0182 9B89     		ldrh	r3, [r3, #12]
 274 0184 002B     		cmp	r3, #0
 275 0186 02D0     		beq	.L14
 179:.\Generated_Source\PSoC5/cyPm.c ****     {
 180:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(CY_PM_BUS_CLK_DIV_BY_ONE);
 276              		.loc 1 180 0
 277 0188 0020     		movs	r0, #0
 278 018a FFF7FEFF 		bl	CyBusClk_SetDivider
 279              	.L14:
 181:.\Generated_Source\PSoC5/cyPm.c ****     }    /* Do nothing if saved and actual values are equal */
 182:.\Generated_Source\PSoC5/cyPm.c **** 
 183:.\Generated_Source\PSoC5/cyPm.c ****     /* Set number of wait cycles for the flash according CPU frequency in MHz */
 184:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles((uint8)CY_PM_GET_CPU_FREQ_MHZ);
 280              		.loc 1 184 0
 281 018e 204B     		ldr	r3, .L21+16
 282 0190 1B78     		ldrb	r3, [r3]
 283 0192 DBB2     		uxtb	r3, r3
 284 0194 03F00703 		and	r3, r3, #7
 285 0198 234A     		ldr	r2, .L21+40
 286 019a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 287 019c 1846     		mov	r0, r3
 288 019e FFF7FEFF 		bl	CyFlash_SetWaitCycles
 185:.\Generated_Source\PSoC5/cyPm.c **** 
 186:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL - check enable state, disable if needed */
 187:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_PLL_CFG0_REG & CY_PM_PLL_CFG0_ENABLE))
 289              		.loc 1 187 0
 290 01a2 224B     		ldr	r3, .L21+44
 291 01a4 1B78     		ldrb	r3, [r3]
 292 01a6 DBB2     		uxtb	r3, r3
 293 01a8 03F00103 		and	r3, r3, #1
 294 01ac 002B     		cmp	r3, #0
 295 01ae 05D0     		beq	.L15
 188:.\Generated_Source\PSoC5/cyPm.c ****     {
 189:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is enabled - save state and disable */
 190:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_ENABLED;
 296              		.loc 1 190 0
 297 01b0 144B     		ldr	r3, .L21+4
 298 01b2 0122     		movs	r2, #1
 299 01b4 9A73     		strb	r2, [r3, #14]
 191:.\Generated_Source\PSoC5/cyPm.c ****         CyPLL_OUT_Stop();
 300              		.loc 1 191 0
 301 01b6 FFF7FEFF 		bl	CyPLL_OUT_Stop
 302 01ba 02E0     		b	.L16
 303              	.L15:
 192:.\Generated_Source\PSoC5/cyPm.c ****     }
 193:.\Generated_Source\PSoC5/cyPm.c ****     else
 194:.\Generated_Source\PSoC5/cyPm.c ****     {
 195:.\Generated_Source\PSoC5/cyPm.c ****         /* PLL is disabled - save state */
 196:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.pllEnableState = CY_PM_DISABLED;
 304              		.loc 1 196 0
 305 01bc 114B     		ldr	r3, .L21+4
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 10


 306 01be 0022     		movs	r2, #0
 307 01c0 9A73     		strb	r2, [r3, #14]
 308              	.L16:
 197:.\Generated_Source\PSoC5/cyPm.c ****     }
 198:.\Generated_Source\PSoC5/cyPm.c **** 
 199:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO - check enable state and disable if needed */
 200:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_ENABLE))
 309              		.loc 1 200 0
 310 01c2 1B4B     		ldr	r3, .L21+48
 311 01c4 1B78     		ldrb	r3, [r3]
 312 01c6 DBB2     		uxtb	r3, r3
 313 01c8 03F00103 		and	r3, r3, #1
 314 01cc 002B     		cmp	r3, #0
 315 01ce 05D0     		beq	.L17
 201:.\Generated_Source\PSoC5/cyPm.c ****     {
 202:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is enabled - save state and disable */
 203:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_ENABLED;
 316              		.loc 1 203 0
 317 01d0 0C4B     		ldr	r3, .L21+4
 318 01d2 0122     		movs	r2, #1
 319 01d4 DA73     		strb	r2, [r3, #15]
 204:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_Stop();
 320              		.loc 1 204 0
 321 01d6 FFF7FEFF 		bl	CyXTAL_Stop
 322 01da 02E0     		b	.L18
 323              	.L17:
 205:.\Generated_Source\PSoC5/cyPm.c ****     }
 206:.\Generated_Source\PSoC5/cyPm.c ****     else
 207:.\Generated_Source\PSoC5/cyPm.c ****     {
 208:.\Generated_Source\PSoC5/cyPm.c ****         /* MHz ECO is disabled - save state */
 209:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.xmhzEnableState = CY_PM_DISABLED;
 324              		.loc 1 209 0
 325 01dc 094B     		ldr	r3, .L21+4
 326 01de 0022     		movs	r2, #0
 327 01e0 DA73     		strb	r2, [r3, #15]
 328              	.L18:
 210:.\Generated_Source\PSoC5/cyPm.c ****     }
 211:.\Generated_Source\PSoC5/cyPm.c **** 
 212:.\Generated_Source\PSoC5/cyPm.c **** 
 213:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
 214:.\Generated_Source\PSoC5/cyPm.c ****     * Save enable state of delay between the system bus clock and each of the
 215:.\Generated_Source\PSoC5/cyPm.c ****     * 4 individual analog clocks. This bit non-retention and it's value should
 216:.\Generated_Source\PSoC5/cyPm.c ****     * be restored on wakeup.
 217:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
 218:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_CLKDIST_DELAY_REG & CY_PM_CLKDIST_DELAY_EN))
 329              		.loc 1 218 0
 330 01e2 144B     		ldr	r3, .L21+52
 331 01e4 1B78     		ldrb	r3, [r3]
 332 01e6 DBB2     		uxtb	r3, r3
 333 01e8 03F00403 		and	r3, r3, #4
 334 01ec 002B     		cmp	r3, #0
 335 01ee 03D0     		beq	.L19
 219:.\Generated_Source\PSoC5/cyPm.c ****     {
 220:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_ENABLED;
 336              		.loc 1 220 0
 337 01f0 044B     		ldr	r3, .L21+4
 338 01f2 0122     		movs	r2, #1
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 11


 339 01f4 1A74     		strb	r2, [r3, #16]
 340 01f6 02E0     		b	.L1
 341              	.L19:
 221:.\Generated_Source\PSoC5/cyPm.c ****     }
 222:.\Generated_Source\PSoC5/cyPm.c ****     else
 223:.\Generated_Source\PSoC5/cyPm.c ****     {
 224:.\Generated_Source\PSoC5/cyPm.c ****         cyPmClockBackup.clkDistDelay = CY_PM_DISABLED;
 342              		.loc 1 224 0
 343 01f8 024B     		ldr	r3, .L21+4
 344 01fa 0022     		movs	r2, #0
 345 01fc 1A74     		strb	r2, [r3, #16]
 346              	.L1:
 225:.\Generated_Source\PSoC5/cyPm.c ****     }
 226:.\Generated_Source\PSoC5/cyPm.c **** }
 347              		.loc 1 226 0
 348 01fe 80BD     		pop	{r7, pc}
 349              	.L22:
 350              		.align	2
 351              	.L21:
 352 0200 A1430040 		.word	1073759137
 353 0204 30000000 		.word	cyPmClockBackup
 354 0208 A2430040 		.word	1073759138
 355 020c 00480040 		.word	1073760256
 356 0210 00420040 		.word	1073758720
 357 0214 A0430040 		.word	1073759136
 358 0218 04400040 		.word	1073758212
 359 021c 05400040 		.word	1073758213
 360 0220 07400040 		.word	1073758215
 361 0224 06400040 		.word	1073758214
 362 0228 00000000 		.word	cyPmImoFreqReg2Mhz
 363 022c 20420040 		.word	1073758752
 364 0230 10420040 		.word	1073758736
 365 0234 0B400040 		.word	1073758219
 366              		.cfi_endproc
 367              	.LFE0:
 368              		.size	CyPmSaveClocks, .-CyPmSaveClocks
 369              		.section	.rodata
 370 0007 00       		.align	2
 371              	.LC0:
 372 0008 02       		.byte	2
 373 0009 01       		.byte	1
 374 000a 03       		.byte	3
 375 000b 00       		.byte	0
 376 000c 04       		.byte	4
 377 000d 05       		.byte	5
 378 000e 06       		.byte	6
 379 000f 00       		.section	.text.CyPmRestoreClocks,"ax",%progbits
 380              		.align	2
 381              		.global	CyPmRestoreClocks
 382              		.thumb
 383              		.thumb_func
 384              		.type	CyPmRestoreClocks, %function
 385              	CyPmRestoreClocks:
 386              	.LFB1:
 227:.\Generated_Source\PSoC5/cyPm.c **** 
 228:.\Generated_Source\PSoC5/cyPm.c **** 
 229:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 12


 230:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmRestoreClocks
 231:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 232:.\Generated_Source\PSoC5/cyPm.c **** *
 233:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 234:.\Generated_Source\PSoC5/cyPm.c **** *  Restores any state that was preserved by the last call to CyPmSaveClocks().
 235:.\Generated_Source\PSoC5/cyPm.c **** *  The Flash wait state setting is also restored.
 236:.\Generated_Source\PSoC5/cyPm.c **** *
 237:.\Generated_Source\PSoC5/cyPm.c **** *  Note If the Master Clock source is routed through the DSI inputs, then it
 238:.\Generated_Source\PSoC5/cyPm.c **** *  must be set manually to another source before using the
 239:.\Generated_Source\PSoC5/cyPm.c **** *  CyPmSaveClocks()/CyPmRestoreClocks() functions.
 240:.\Generated_Source\PSoC5/cyPm.c **** *
 241:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
 242:.\Generated_Source\PSoC5/cyPm.c **** *  The merge region could be used to process state when the megahertz crystal is
 243:.\Generated_Source\PSoC5/cyPm.c **** *  not ready after the hold-off timeout.
 244:.\Generated_Source\PSoC5/cyPm.c **** *
 245:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5:
 246:.\Generated_Source\PSoC5/cyPm.c **** *  The 130 ms is given for the megahertz crystal to stabilize. It's readiness is
 247:.\Generated_Source\PSoC5/cyPm.c **** *  not verified after the hold-off timeout.
 248:.\Generated_Source\PSoC5/cyPm.c **** *
 249:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 250:.\Generated_Source\PSoC5/cyPm.c **** *  None
 251:.\Generated_Source\PSoC5/cyPm.c **** *
 252:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 253:.\Generated_Source\PSoC5/cyPm.c **** *  None
 254:.\Generated_Source\PSoC5/cyPm.c **** *
 255:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 256:.\Generated_Source\PSoC5/cyPm.c **** void CyPmRestoreClocks(void) 
 257:.\Generated_Source\PSoC5/cyPm.c **** {
 387              		.loc 1 257 0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 24
 390              		@ frame_needed = 1, uses_anonymous_args = 0
 391 0000 80B5     		push	{r7, lr}
 392              		.cfi_def_cfa_offset 8
 393              		.cfi_offset 7, -8
 394              		.cfi_offset 14, -4
 395 0002 86B0     		sub	sp, sp, #24
 396              		.cfi_def_cfa_offset 32
 397 0004 00AF     		add	r7, sp, #0
 398              		.cfi_def_cfa_register 7
 258:.\Generated_Source\PSoC5/cyPm.c ****     cystatus status = CYRET_TIMEOUT;
 399              		.loc 1 258 0
 400 0006 1023     		movs	r3, #16
 401 0008 3B61     		str	r3, [r7, #16]
 259:.\Generated_Source\PSoC5/cyPm.c ****     uint16 i;
 260:.\Generated_Source\PSoC5/cyPm.c ****     uint16 clkBusDivTmp;
 261:.\Generated_Source\PSoC5/cyPm.c **** 
 262:.\Generated_Source\PSoC5/cyPm.c **** 
 263:.\Generated_Source\PSoC5/cyPm.c ****     /* Convertion table between CyIMO_SetFreq() parameters and register's value */
 264:.\Generated_Source\PSoC5/cyPm.c ****     const uint8 CYCODE cyPmImoFreqMhz2Reg[7u] = {
 402              		.loc 1 264 0
 403 000a 9F4A     		ldr	r2, .L45
 404 000c 3B1D     		adds	r3, r7, #4
 405 000e 1068     		ldr	r0, [r2]	@ unaligned
 406 0010 1860     		str	r0, [r3]	@ unaligned
 407 0012 9188     		ldrh	r1, [r2, #4]	@ unaligned
 408 0014 9279     		ldrb	r2, [r2, #6]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 13


 409 0016 9980     		strh	r1, [r3, #4]	@ unaligned
 410 0018 9A71     		strb	r2, [r3, #6]
 265:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_12MHZ, CY_IMO_FREQ_6MHZ,  CY_IMO_FREQ_24MHZ, CY_IMO_FREQ_3MHZ,
 266:.\Generated_Source\PSoC5/cyPm.c ****         CY_IMO_FREQ_48MHZ, 5u, 6u};
 267:.\Generated_Source\PSoC5/cyPm.c **** 
 268:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore enable state of delay between the system bus clock and ACLKs. */
 269:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.clkDistDelay)
 411              		.loc 1 269 0
 412 001a 9C4B     		ldr	r3, .L45+4
 413 001c 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 414 001e 012B     		cmp	r3, #1
 415 0020 17D1     		bne	.L24
 270:.\Generated_Source\PSoC5/cyPm.c ****     {
 271:.\Generated_Source\PSoC5/cyPm.c ****         /* Delay for both the bandgap and the delay line to settle out */
 272:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 273:.\Generated_Source\PSoC5/cyPm.c ****                         CY_PM_GET_CPU_FREQ_MHZ);
 416              		.loc 1 273 0
 417 0022 9B4B     		ldr	r3, .L45+8
 418 0024 1B78     		ldrb	r3, [r3]
 419 0026 DBB2     		uxtb	r3, r3
 420 0028 03F00703 		and	r3, r3, #7
 421 002c 994A     		ldr	r2, .L45+12
 422 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 272:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)(CY_PM_CLK_DELAY_BANDGAP_SETTLE_US + CY_PM_CLK_DELAY_BIAS_SETTLE_US) 
 423              		.loc 1 272 0
 424 0030 1A46     		mov	r2, r3
 425 0032 1346     		mov	r3, r2
 426 0034 9B00     		lsls	r3, r3, #2
 427 0036 1344     		add	r3, r3, r2
 428 0038 1A01     		lsls	r2, r3, #4
 429 003a D31A     		subs	r3, r2, r3
 430 003c 1846     		mov	r0, r3
 431 003e FFF7FEFF 		bl	CyDelayCycles
 274:.\Generated_Source\PSoC5/cyPm.c **** 
 275:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_DELAY_REG |= CY_PM_CLKDIST_DELAY_EN;
 432              		.loc 1 275 0
 433 0042 954B     		ldr	r3, .L45+16
 434 0044 944A     		ldr	r2, .L45+16
 435 0046 1278     		ldrb	r2, [r2]
 436 0048 D2B2     		uxtb	r2, r2
 437 004a 42F00402 		orr	r2, r2, #4
 438 004e D2B2     		uxtb	r2, r2
 439 0050 1A70     		strb	r2, [r3]
 440              	.L24:
 276:.\Generated_Source\PSoC5/cyPm.c ****     }
 277:.\Generated_Source\PSoC5/cyPm.c **** 
 278:.\Generated_Source\PSoC5/cyPm.c ****     /* MHz ECO restore state */
 279:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState)
 441              		.loc 1 279 0
 442 0052 8E4B     		ldr	r3, .L45+4
 443 0054 DB7B     		ldrb	r3, [r3, #15]	@ zero_extendqisi2
 444 0056 012B     		cmp	r3, #1
 445 0058 25D1     		bne	.L25
 280:.\Generated_Source\PSoC5/cyPm.c ****     {
 281:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 282:.\Generated_Source\PSoC5/cyPm.c ****         * Enabling XMHZ XTAL. The actual CyXTAL_Start() with non zero wait
 283:.\Generated_Source\PSoC5/cyPm.c ****         * period uses FTW for period measurement. This could cause a problem
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 14


 284:.\Generated_Source\PSoC5/cyPm.c ****         * if CTW/FTW is used as a wake up time in the low power modes APIs.
 285:.\Generated_Source\PSoC5/cyPm.c ****         * So, the XTAL wait procedure is implemented with a software delay.
 286:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 287:.\Generated_Source\PSoC5/cyPm.c **** 
 288:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable XMHZ XTAL with no wait */
 289:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyXTAL_Start(CY_PM_XTAL_MHZ_NO_WAIT);
 446              		.loc 1 289 0
 447 005a 0020     		movs	r0, #0
 448 005c FFF7FEFF 		bl	CyXTAL_Start
 290:.\Generated_Source\PSoC5/cyPm.c **** 
 291:.\Generated_Source\PSoC5/cyPm.c ****         /* Read XERR bit to clear it */
 292:.\Generated_Source\PSoC5/cyPm.c ****         (void) CY_PM_FASTCLK_XMHZ_CSR_REG;
 449              		.loc 1 292 0
 450 0060 8E4B     		ldr	r3, .L45+20
 451 0062 1B78     		ldrb	r3, [r3]
 293:.\Generated_Source\PSoC5/cyPm.c **** 
 294:.\Generated_Source\PSoC5/cyPm.c ****         /* Wait */
 295:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 452              		.loc 1 295 0
 453 0064 0523     		movs	r3, #5
 454 0066 FB82     		strh	r3, [r7, #22]	@ movhi
 455 0068 1AE0     		b	.L26
 456              	.L29:
 296:.\Generated_Source\PSoC5/cyPm.c ****         {
 297:.\Generated_Source\PSoC5/cyPm.c ****             /* Make a 200 microseconds delay */
 298:.\Generated_Source\PSoC5/cyPm.c ****             CyDelayCycles((uint32)CY_PM_WAIT_200_US * CY_PM_GET_CPU_FREQ_MHZ);
 457              		.loc 1 298 0
 458 006a 894B     		ldr	r3, .L45+8
 459 006c 1B78     		ldrb	r3, [r3]
 460 006e DBB2     		uxtb	r3, r3
 461 0070 03F00703 		and	r3, r3, #7
 462 0074 874A     		ldr	r2, .L45+12
 463 0076 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 464 0078 C822     		movs	r2, #200
 465 007a 02FB03F3 		mul	r3, r2, r3
 466 007e 1846     		mov	r0, r3
 467 0080 FFF7FEFF 		bl	CyDelayCycles
 299:.\Generated_Source\PSoC5/cyPm.c **** 
 300:.\Generated_Source\PSoC5/cyPm.c ****             /* High output indicates oscillator failure */
 301:.\Generated_Source\PSoC5/cyPm.c ****             if(0u == (CY_PM_FASTCLK_XMHZ_CSR_REG & CY_PM_XMHZ_CSR_XERR))
 468              		.loc 1 301 0
 469 0084 854B     		ldr	r3, .L45+20
 470 0086 1B78     		ldrb	r3, [r3]
 471 0088 DBB2     		uxtb	r3, r3
 472 008a DBB2     		uxtb	r3, r3
 473 008c 5BB2     		sxtb	r3, r3
 474 008e 002B     		cmp	r3, #0
 475 0090 03DB     		blt	.L27
 302:.\Generated_Source\PSoC5/cyPm.c ****             {
 303:.\Generated_Source\PSoC5/cyPm.c ****                 status = CYRET_SUCCESS;
 476              		.loc 1 303 0
 477 0092 0023     		movs	r3, #0
 478 0094 3B61     		str	r3, [r7, #16]
 304:.\Generated_Source\PSoC5/cyPm.c ****                 break;
 479              		.loc 1 304 0
 480 0096 00BF     		nop
 481 0098 05E0     		b	.L25
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 15


 482              	.L27:
 295:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 483              		.loc 1 295 0
 484 009a FB8A     		ldrh	r3, [r7, #22]
 485 009c 013B     		subs	r3, r3, #1
 486 009e FB82     		strh	r3, [r7, #22]	@ movhi
 487              	.L26:
 295:.\Generated_Source\PSoC5/cyPm.c ****         for(i = CY_PM_MHZ_XTAL_WAIT_NUM_OF_200_US; i > 0u; i--)
 488              		.loc 1 295 0 is_stmt 0 discriminator 1
 489 00a0 FB8A     		ldrh	r3, [r7, #22]
 490 00a2 002B     		cmp	r3, #0
 491 00a4 E1D1     		bne	.L29
 492              	.L25:
 305:.\Generated_Source\PSoC5/cyPm.c ****             }
 306:.\Generated_Source\PSoC5/cyPm.c ****         }
 307:.\Generated_Source\PSoC5/cyPm.c **** 
 308:.\Generated_Source\PSoC5/cyPm.c ****         if(CYRET_TIMEOUT == status)
 309:.\Generated_Source\PSoC5/cyPm.c ****         {
 310:.\Generated_Source\PSoC5/cyPm.c ****             /*******************************************************************
 311:.\Generated_Source\PSoC5/cyPm.c ****             * Process the situation when megahertz crystal is not ready.
 312:.\Generated_Source\PSoC5/cyPm.c ****             * Time to stabialize value is crystal specific.
 313:.\Generated_Source\PSoC5/cyPm.c ****             *******************************************************************/
 314:.\Generated_Source\PSoC5/cyPm.c ****            /* `#START_MHZ_ECO_TIMEOUT` */
 315:.\Generated_Source\PSoC5/cyPm.c **** 
 316:.\Generated_Source\PSoC5/cyPm.c ****            /* `#END` */
 317:.\Generated_Source\PSoC5/cyPm.c ****         }
 318:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.xmhzEnableState) */
 319:.\Generated_Source\PSoC5/cyPm.c **** 
 320:.\Generated_Source\PSoC5/cyPm.c **** 
 321:.\Generated_Source\PSoC5/cyPm.c ****     /* Temprorary set the maximum flash wait cycles */
 322:.\Generated_Source\PSoC5/cyPm.c ****     CyFlash_SetWaitCycles(CY_PM_MAX_FLASH_WAIT_CYCLES);
 493              		.loc 1 322 0 is_stmt 1
 494 00a6 3720     		movs	r0, #55
 495 00a8 FFF7FEFF 		bl	CyFlash_SetWaitCycles
 323:.\Generated_Source\PSoC5/cyPm.c **** 
 324:.\Generated_Source\PSoC5/cyPm.c ****     /* The XTAL and DSI clocks are ready to be source for Master clock. */
 325:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 496              		.loc 1 325 0
 497 00ac 774B     		ldr	r3, .L45+4
 498 00ae 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 499 00b0 022B     		cmp	r3, #2
 500 00b2 03D0     		beq	.L30
 326:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_DSI  == cyPmClockBackup.masterClkSrc))
 501              		.loc 1 326 0 discriminator 1
 502 00b4 754B     		ldr	r3, .L45+4
 503 00b6 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 325:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_XTAL == cyPmClockBackup.masterClkSrc) ||
 504              		.loc 1 325 0 discriminator 1
 505 00b8 032B     		cmp	r3, #3
 506 00ba 10D1     		bne	.L31
 507              	.L30:
 327:.\Generated_Source\PSoC5/cyPm.c ****     {
 328:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock's divider */
 329:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 508              		.loc 1 329 0
 509 00bc 784B     		ldr	r3, .L45+24
 510 00be 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 16


 511 00c0 DAB2     		uxtb	r2, r3
 512 00c2 724B     		ldr	r3, .L45+4
 513 00c4 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 514 00c6 9A42     		cmp	r2, r3
 515 00c8 04D0     		beq	.L32
 330:.\Generated_Source\PSoC5/cyPm.c ****         {
 331:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore Master clock divider */
 332:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 516              		.loc 1 332 0
 517 00ca 704B     		ldr	r3, .L45+4
 518 00cc 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 519 00ce 1846     		mov	r0, r3
 520 00d0 FFF7FEFF 		bl	CyMasterClk_SetDivider
 521              	.L32:
 333:.\Generated_Source\PSoC5/cyPm.c ****         }
 334:.\Generated_Source\PSoC5/cyPm.c **** 
 335:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 336:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 522              		.loc 1 336 0
 523 00d4 6D4B     		ldr	r3, .L45+4
 524 00d6 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 525 00d8 1846     		mov	r0, r3
 526 00da FFF7FEFF 		bl	CyMasterClk_SetSource
 527              	.L31:
 337:.\Generated_Source\PSoC5/cyPm.c ****     }
 338:.\Generated_Source\PSoC5/cyPm.c **** 
 339:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMO frequency */
 340:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 528              		.loc 1 340 0
 529 00de 6B4B     		ldr	r3, .L45+4
 530 00e0 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 531 00e2 03F04003 		and	r3, r3, #64
 532 00e6 002B     		cmp	r3, #0
 533 00e8 0CD0     		beq	.L33
 341:.\Generated_Source\PSoC5/cyPm.c ****         (CY_IMO_FREQ_24MHZ == cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]))
 534              		.loc 1 341 0 discriminator 1
 535 00ea 684B     		ldr	r3, .L45+4
 536 00ec DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 537 00ee 07F11802 		add	r2, r7, #24
 538 00f2 1344     		add	r3, r3, r2
 539 00f4 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 340:.\Generated_Source\PSoC5/cyPm.c ****     if((0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB)) &&
 540              		.loc 1 340 0 discriminator 1
 541 00f8 032B     		cmp	r3, #3
 542 00fa 03D1     		bne	.L33
 342:.\Generated_Source\PSoC5/cyPm.c ****     {
 343:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency (24 MHz) and trim it for USB */
 344:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(CY_IMO_FREQ_USB);
 543              		.loc 1 344 0
 544 00fc 0820     		movs	r0, #8
 545 00fe FFF7FEFF 		bl	CyIMO_SetFreq
 546 0102 20E0     		b	.L34
 547              	.L33:
 345:.\Generated_Source\PSoC5/cyPm.c ****     }
 346:.\Generated_Source\PSoC5/cyPm.c ****     else
 347:.\Generated_Source\PSoC5/cyPm.c ****     {
 348:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore IMO frequency */
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 17


 349:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_SetFreq(cyPmImoFreqMhz2Reg[cyPmClockBackup.imoFreq]);
 548              		.loc 1 349 0
 549 0104 614B     		ldr	r3, .L45+4
 550 0106 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 551 0108 07F11802 		add	r2, r7, #24
 552 010c 1344     		add	r3, r3, r2
 553 010e 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 554 0112 1846     		mov	r0, r3
 555 0114 FFF7FEFF 		bl	CyIMO_SetFreq
 350:.\Generated_Source\PSoC5/cyPm.c **** 
 351:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (cyPmClockBackup.imoUsbClk & CY_PM_FASTCLK_IMO_CR_USB))
 556              		.loc 1 351 0
 557 0118 5C4B     		ldr	r3, .L45+4
 558 011a 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 559 011c 03F04003 		and	r3, r3, #64
 560 0120 002B     		cmp	r3, #0
 561 0122 08D0     		beq	.L35
 352:.\Generated_Source\PSoC5/cyPm.c ****         {
 353:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG |= CY_PM_FASTCLK_IMO_CR_USB;
 562              		.loc 1 353 0
 563 0124 5A4B     		ldr	r3, .L45+8
 564 0126 5A4A     		ldr	r2, .L45+8
 565 0128 1278     		ldrb	r2, [r2]
 566 012a D2B2     		uxtb	r2, r2
 567 012c 42F04002 		orr	r2, r2, #64
 568 0130 D2B2     		uxtb	r2, r2
 569 0132 1A70     		strb	r2, [r3]
 570 0134 07E0     		b	.L34
 571              	.L35:
 354:.\Generated_Source\PSoC5/cyPm.c ****         }
 355:.\Generated_Source\PSoC5/cyPm.c ****         else
 356:.\Generated_Source\PSoC5/cyPm.c ****         {
 357:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_FASTCLK_IMO_CR_REG &= ((uint8)(~CY_PM_FASTCLK_IMO_CR_USB));
 572              		.loc 1 357 0
 573 0136 564B     		ldr	r3, .L45+8
 574 0138 554A     		ldr	r2, .L45+8
 575 013a 1278     		ldrb	r2, [r2]
 576 013c D2B2     		uxtb	r2, r2
 577 013e 22F04002 		bic	r2, r2, #64
 578 0142 D2B2     		uxtb	r2, r2
 579 0144 1A70     		strb	r2, [r3]
 580              	.L34:
 358:.\Generated_Source\PSoC5/cyPm.c ****         }
 359:.\Generated_Source\PSoC5/cyPm.c ****     }
 360:.\Generated_Source\PSoC5/cyPm.c **** 
 361:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore enable state if needed */
 362:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 581              		.loc 1 362 0
 582 0146 514B     		ldr	r3, .L45+4
 583 0148 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 584 014a 012B     		cmp	r3, #1
 585 014c 0AD1     		bne	.L36
 363:.\Generated_Source\PSoC5/cyPm.c ****        (0u == (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 586              		.loc 1 363 0 discriminator 1
 587 014e 554B     		ldr	r3, .L45+28
 588 0150 1B78     		ldrb	r3, [r3]
 589 0152 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 18


 590 0154 03F01003 		and	r3, r3, #16
 591 0158 DBB2     		uxtb	r3, r3
 362:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_ENABLED == cyPmClockBackup.imoEnable) &&
 592              		.loc 1 362 0 discriminator 1
 593 015a 002B     		cmp	r3, #0
 594 015c 02D1     		bne	.L36
 364:.\Generated_Source\PSoC5/cyPm.c ****     {
 365:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO - restore enabled state */
 366:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Start(CY_PM_IMO_NO_WAIT_TO_SETTLE);
 595              		.loc 1 366 0
 596 015e 0020     		movs	r0, #0
 597 0160 FFF7FEFF 		bl	CyIMO_Start
 598              	.L36:
 367:.\Generated_Source\PSoC5/cyPm.c ****     }
 368:.\Generated_Source\PSoC5/cyPm.c **** 
 369:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore disable state if needed */
 370:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 599              		.loc 1 370 0
 600 0164 494B     		ldr	r3, .L45+4
 601 0166 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 602 0168 002B     		cmp	r3, #0
 603 016a 09D1     		bne	.L37
 371:.\Generated_Source\PSoC5/cyPm.c ****        (0u != (CY_PM_ACT_CFG0_IMO & CY_PM_ACT_CFG0_REG)))
 604              		.loc 1 371 0 discriminator 1
 605 016c 4D4B     		ldr	r3, .L45+28
 606 016e 1B78     		ldrb	r3, [r3]
 607 0170 DBB2     		uxtb	r3, r3
 608 0172 03F01003 		and	r3, r3, #16
 609 0176 DBB2     		uxtb	r3, r3
 370:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_DISABLED == cyPmClockBackup.imoEnable) &&
 610              		.loc 1 370 0 discriminator 1
 611 0178 002B     		cmp	r3, #0
 612 017a 01D0     		beq	.L37
 372:.\Generated_Source\PSoC5/cyPm.c ****     {
 373:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_Stop();
 613              		.loc 1 373 0
 614 017c FFF7FEFF 		bl	CyIMO_Stop
 615              	.L37:
 374:.\Generated_Source\PSoC5/cyPm.c ****     }
 375:.\Generated_Source\PSoC5/cyPm.c **** 
 376:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore IMOCLK source */
 377:.\Generated_Source\PSoC5/cyPm.c ****     CyIMO_SetSource(cyPmClockBackup.imoClkSrc);
 616              		.loc 1 377 0
 617 0180 424B     		ldr	r3, .L45+4
 618 0182 DB79     		ldrb	r3, [r3, #7]	@ zero_extendqisi2
 619 0184 1846     		mov	r0, r3
 620 0186 FFF7FEFF 		bl	CyIMO_SetSource
 378:.\Generated_Source\PSoC5/cyPm.c **** 
 379:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore IMO doubler enable state (turned off by CyPmSaveClocks()) */
 380:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.imo2x)
 621              		.loc 1 380 0
 622 018a 404B     		ldr	r3, .L45+4
 623 018c 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 624 018e 012B     		cmp	r3, #1
 625 0190 01D1     		bne	.L38
 381:.\Generated_Source\PSoC5/cyPm.c ****     {
 382:.\Generated_Source\PSoC5/cyPm.c ****         CyIMO_EnableDoubler();
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 19


 626              		.loc 1 382 0
 627 0192 FFF7FEFF 		bl	CyIMO_EnableDoubler
 628              	.L38:
 383:.\Generated_Source\PSoC5/cyPm.c ****     }
 384:.\Generated_Source\PSoC5/cyPm.c **** 
 385:.\Generated_Source\PSoC5/cyPm.c ****     /* IMO - restore clk_imo source, if needed */
 386:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkImoSrc != (CY_PM_CLKDIST_CR_REG & CY_PM_CLKDIST_IMO_OUT_MASK))
 629              		.loc 1 386 0
 630 0196 3D4B     		ldr	r3, .L45+4
 631 0198 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 632 019a 1A46     		mov	r2, r3
 633 019c 4FF04023 		mov	r3, #1073758208
 634 01a0 1B78     		ldrb	r3, [r3]
 635 01a2 DBB2     		uxtb	r3, r3
 636 01a4 03F03003 		and	r3, r3, #48
 637 01a8 9A42     		cmp	r2, r3
 638 01aa 10D0     		beq	.L39
 387:.\Generated_Source\PSoC5/cyPm.c ****     {
 388:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 639              		.loc 1 388 0
 640 01ac 4FF04023 		mov	r3, #1073758208
 641 01b0 4FF04022 		mov	r2, #1073758208
 642 01b4 1278     		ldrb	r2, [r2]
 643 01b6 D2B2     		uxtb	r2, r2
 644 01b8 D2B2     		uxtb	r2, r2
 645 01ba 22F03002 		bic	r2, r2, #48
 646 01be D1B2     		uxtb	r1, r2
 389:.\Generated_Source\PSoC5/cyPm.c ****                                 cyPmClockBackup.clkImoSrc;
 647              		.loc 1 389 0
 648 01c0 324A     		ldr	r2, .L45+4
 649 01c2 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 388:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_CLKDIST_CR_REG = (CY_PM_CLKDIST_CR_REG & ((uint8)(~CY_PM_CLKDIST_IMO_OUT_MASK))) |
 650              		.loc 1 388 0
 651 01c4 D2B2     		uxtb	r2, r2
 652 01c6 0A43     		orrs	r2, r2, r1
 653 01c8 D2B2     		uxtb	r2, r2
 654 01ca D2B2     		uxtb	r2, r2
 655 01cc 1A70     		strb	r2, [r3]
 656              	.L39:
 390:.\Generated_Source\PSoC5/cyPm.c ****     }
 391:.\Generated_Source\PSoC5/cyPm.c **** 
 392:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL restore state */
 393:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmClockBackup.pllEnableState)
 657              		.loc 1 393 0
 658 01ce 2F4B     		ldr	r3, .L45+4
 659 01d0 9B7B     		ldrb	r3, [r3, #14]	@ zero_extendqisi2
 660 01d2 012B     		cmp	r3, #1
 661 01d4 0FD1     		bne	.L40
 394:.\Generated_Source\PSoC5/cyPm.c ****     {
 395:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
 396:.\Generated_Source\PSoC5/cyPm.c ****         * Enable PLL. The actual CyPLL_OUT_Start() without wait period uses FTW
 397:.\Generated_Source\PSoC5/cyPm.c ****         * for period measurement. This could cause a problem if CTW/FTW is used
 398:.\Generated_Source\PSoC5/cyPm.c ****         * as a wakeup time in the low power modes APIs. To omit this issue PLL
 399:.\Generated_Source\PSoC5/cyPm.c ****         * wait procedure is implemented with a software delay.
 400:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
 401:.\Generated_Source\PSoC5/cyPm.c **** 
 402:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable PLL */
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 20


 403:.\Generated_Source\PSoC5/cyPm.c ****         (void) CyPLL_OUT_Start(CY_PM_PLL_OUT_NO_WAIT);
 662              		.loc 1 403 0
 663 01d6 0020     		movs	r0, #0
 664 01d8 FFF7FEFF 		bl	CyPLL_OUT_Start
 404:.\Generated_Source\PSoC5/cyPm.c **** 
 405:.\Generated_Source\PSoC5/cyPm.c ****         /* Make a 250 us delay */
 406:.\Generated_Source\PSoC5/cyPm.c ****         CyDelayCycles((uint32)CY_PM_WAIT_250_US * CY_PM_GET_CPU_FREQ_MHZ);
 665              		.loc 1 406 0
 666 01dc 2C4B     		ldr	r3, .L45+8
 667 01de 1B78     		ldrb	r3, [r3]
 668 01e0 DBB2     		uxtb	r3, r3
 669 01e2 03F00703 		and	r3, r3, #7
 670 01e6 2B4A     		ldr	r2, .L45+12
 671 01e8 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 672 01ea FA22     		movs	r2, #250
 673 01ec 02FB03F3 		mul	r3, r2, r3
 674 01f0 1846     		mov	r0, r3
 675 01f2 FFF7FEFF 		bl	CyDelayCycles
 676              	.L40:
 407:.\Generated_Source\PSoC5/cyPm.c ****     }   /* (CY_PM_ENABLED == cyPmClockBackup.pllEnableState) */
 408:.\Generated_Source\PSoC5/cyPm.c **** 
 409:.\Generated_Source\PSoC5/cyPm.c **** 
 410:.\Generated_Source\PSoC5/cyPm.c ****     /* PLL and IMO is ready to be source for Master clock */
 411:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 677              		.loc 1 411 0
 678 01f6 254B     		ldr	r3, .L45+4
 679 01f8 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 680 01fa 002B     		cmp	r3, #0
 681 01fc 03D0     		beq	.L41
 412:.\Generated_Source\PSoC5/cyPm.c ****        (CY_PM_MASTER_CLK_SRC_PLL == cyPmClockBackup.masterClkSrc))
 682              		.loc 1 412 0 discriminator 1
 683 01fe 234B     		ldr	r3, .L45+4
 684 0200 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 411:.\Generated_Source\PSoC5/cyPm.c ****     if((CY_PM_MASTER_CLK_SRC_IMO == cyPmClockBackup.masterClkSrc) ||
 685              		.loc 1 411 0 discriminator 1
 686 0202 012B     		cmp	r3, #1
 687 0204 10D1     		bne	.L42
 688              	.L41:
 413:.\Generated_Source\PSoC5/cyPm.c ****     {
 414:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock divider */
 415:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_CLKDIST_MSTR0_REG != cyPmClockBackup.clkSyncDiv)
 689              		.loc 1 415 0
 690 0206 264B     		ldr	r3, .L45+24
 691 0208 1B78     		ldrb	r3, [r3]
 692 020a DAB2     		uxtb	r2, r3
 693 020c 1F4B     		ldr	r3, .L45+4
 694 020e 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 695 0210 9A42     		cmp	r2, r3
 696 0212 04D0     		beq	.L43
 416:.\Generated_Source\PSoC5/cyPm.c ****         {
 417:.\Generated_Source\PSoC5/cyPm.c ****             CyMasterClk_SetDivider(cyPmClockBackup.clkSyncDiv);
 697              		.loc 1 417 0
 698 0214 1D4B     		ldr	r3, .L45+4
 699 0216 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 700 0218 1846     		mov	r0, r3
 701 021a FFF7FEFF 		bl	CyMasterClk_SetDivider
 702              	.L43:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 21


 418:.\Generated_Source\PSoC5/cyPm.c ****         }
 419:.\Generated_Source\PSoC5/cyPm.c **** 
 420:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore Master clock source */
 421:.\Generated_Source\PSoC5/cyPm.c ****         CyMasterClk_SetSource(cyPmClockBackup.masterClkSrc);
 703              		.loc 1 421 0
 704 021e 1B4B     		ldr	r3, .L45+4
 705 0220 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 706 0222 1846     		mov	r0, r3
 707 0224 FFF7FEFF 		bl	CyMasterClk_SetSource
 708              	.L42:
 422:.\Generated_Source\PSoC5/cyPm.c ****     }
 423:.\Generated_Source\PSoC5/cyPm.c **** 
 424:.\Generated_Source\PSoC5/cyPm.c ****     /* Bus clock - restore divider, if needed */
 425:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp = (uint16) ((uint16)CY_PM_CLK_BUS_MSB_DIV_REG << 8u);
 709              		.loc 1 425 0
 710 0228 1F4B     		ldr	r3, .L45+32
 711 022a 1B78     		ldrb	r3, [r3]
 712 022c DBB2     		uxtb	r3, r3
 713 022e 1B02     		lsls	r3, r3, #8
 714 0230 FB81     		strh	r3, [r7, #14]	@ movhi
 426:.\Generated_Source\PSoC5/cyPm.c ****     clkBusDivTmp |= CY_PM_CLK_BUS_LSB_DIV_REG;
 715              		.loc 1 426 0
 716 0232 1E4B     		ldr	r3, .L45+36
 717 0234 1B78     		ldrb	r3, [r3]
 718 0236 DBB2     		uxtb	r3, r3
 719 0238 1A46     		mov	r2, r3
 720 023a FB89     		ldrh	r3, [r7, #14]	@ movhi
 721 023c 1343     		orrs	r3, r3, r2
 722 023e FB81     		strh	r3, [r7, #14]	@ movhi
 427:.\Generated_Source\PSoC5/cyPm.c ****     if(cyPmClockBackup.clkBusDiv != clkBusDivTmp)
 723              		.loc 1 427 0
 724 0240 124B     		ldr	r3, .L45+4
 725 0242 9B89     		ldrh	r3, [r3, #12]
 726 0244 FA89     		ldrh	r2, [r7, #14]
 727 0246 9A42     		cmp	r2, r3
 728 0248 04D0     		beq	.L44
 428:.\Generated_Source\PSoC5/cyPm.c ****     {
 429:.\Generated_Source\PSoC5/cyPm.c ****         CyBusClk_SetDivider(cyPmClockBackup.clkBusDiv);
 729              		.loc 1 429 0
 730 024a 104B     		ldr	r3, .L45+4
 731 024c 9B89     		ldrh	r3, [r3, #12]
 732 024e 1846     		mov	r0, r3
 733 0250 FFF7FEFF 		bl	CyBusClk_SetDivider
 734              	.L44:
 430:.\Generated_Source\PSoC5/cyPm.c ****     }
 431:.\Generated_Source\PSoC5/cyPm.c **** 
 432:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore flash wait cycles */
 433:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 735              		.loc 1 433 0
 736 0254 164B     		ldr	r3, .L45+40
 737 0256 164A     		ldr	r2, .L45+40
 738 0258 1278     		ldrb	r2, [r2]
 739 025a D2B2     		uxtb	r2, r2
 740 025c D2B2     		uxtb	r2, r2
 741 025e 02F03F02 		and	r2, r2, #63
 742 0262 D1B2     		uxtb	r1, r2
 434:.\Generated_Source\PSoC5/cyPm.c ****                            cyPmClockBackup.flashWaitCycles);
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 22


 743              		.loc 1 434 0
 744 0264 094A     		ldr	r2, .L45+4
 745 0266 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 433:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_CACHE_CR_REG = ((CY_PM_CACHE_CR_REG & ((uint8)(~CY_PM_CACHE_CR_CYCLES_MASK))) |
 746              		.loc 1 433 0
 747 0268 D2B2     		uxtb	r2, r2
 748 026a 0A43     		orrs	r2, r2, r1
 749 026c D2B2     		uxtb	r2, r2
 750 026e D2B2     		uxtb	r2, r2
 751 0270 1A70     		strb	r2, [r3]
 435:.\Generated_Source\PSoC5/cyPm.c **** 
 436:.\Generated_Source\PSoC5/cyPm.c ****     /* Digital and analog clocks - restore state */
 437:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG1_REG = cyPmClockBackup.enClkA;
 752              		.loc 1 437 0
 753 0272 104B     		ldr	r3, .L45+44
 754 0274 054A     		ldr	r2, .L45+4
 755 0276 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 756 0278 1A70     		strb	r2, [r3]
 438:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_ACT_CFG2_REG = cyPmClockBackup.enClkD;
 757              		.loc 1 438 0
 758 027a 0F4B     		ldr	r3, .L45+48
 759 027c 034A     		ldr	r2, .L45+4
 760 027e 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 761 0280 1A70     		strb	r2, [r3]
 439:.\Generated_Source\PSoC5/cyPm.c **** }
 762              		.loc 1 439 0
 763 0282 1837     		adds	r7, r7, #24
 764 0284 BD46     		mov	sp, r7
 765              		@ sp needed
 766 0286 80BD     		pop	{r7, pc}
 767              	.L46:
 768              		.align	2
 769              	.L45:
 770 0288 08000000 		.word	.LC0
 771 028c 30000000 		.word	cyPmClockBackup
 772 0290 00420040 		.word	1073758720
 773 0294 00000000 		.word	cyPmImoFreqReg2Mhz
 774 0298 0B400040 		.word	1073758219
 775 029c 10420040 		.word	1073758736
 776 02a0 04400040 		.word	1073758212
 777 02a4 A0430040 		.word	1073759136
 778 02a8 07400040 		.word	1073758215
 779 02ac 06400040 		.word	1073758214
 780 02b0 00480040 		.word	1073760256
 781 02b4 A1430040 		.word	1073759137
 782 02b8 A2430040 		.word	1073759138
 783              		.cfi_endproc
 784              	.LFE1:
 785              		.size	CyPmRestoreClocks, .-CyPmRestoreClocks
 786              		.section	.text.CyPmAltAct,"ax",%progbits
 787              		.align	2
 788              		.global	CyPmAltAct
 789              		.thumb
 790              		.thumb_func
 791              		.type	CyPmAltAct, %function
 792              	CyPmAltAct:
 793              	.LFB2:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 23


 440:.\Generated_Source\PSoC5/cyPm.c **** 
 441:.\Generated_Source\PSoC5/cyPm.c **** 
 442:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 443:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmAltAct
 444:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 445:.\Generated_Source\PSoC5/cyPm.c **** *
 446:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 447:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Alternate Active (Standby) state. The Alternate Active
 448:.\Generated_Source\PSoC5/cyPm.c **** *  state can allow for any of the capabilities of the device to be active, but
 449:.\Generated_Source\PSoC5/cyPm.c **** *  the operation of this function is dependent on the CPU being disabled during
 450:.\Generated_Source\PSoC5/cyPm.c **** *  the Alternate Active state. The configuration code and the component APIs
 451:.\Generated_Source\PSoC5/cyPm.c **** *  will configure the template for the Alternate Active state to be the same as
 452:.\Generated_Source\PSoC5/cyPm.c **** *  the Active state with the exception that the CPU will be disabled during
 453:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active.
 454:.\Generated_Source\PSoC5/cyPm.c **** *
 455:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power mode
 456:.\Generated_Source\PSoC5/cyPm.c **** *  of the source clocks for the timer that is used as the wakeup timer.
 457:.\Generated_Source\PSoC5/cyPm.c **** *
 458:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 459:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Alternate Active, if a wakeupTime other than NONE is
 460:.\Generated_Source\PSoC5/cyPm.c **** *  specified, then the appropriate timer state is configured as specified with
 461:.\Generated_Source\PSoC5/cyPm.c **** *  the interrupt for that timer disabled.  The wakeup source will be the
 462:.\Generated_Source\PSoC5/cyPm.c **** *  combination of the values specified in the wakeupSource and any timer
 463:.\Generated_Source\PSoC5/cyPm.c **** *  specified in the wakeupTime argument.  Once the wakeup condition is
 464:.\Generated_Source\PSoC5/cyPm.c **** *  satisfied, then all saved state is restored and the function returns in the
 465:.\Generated_Source\PSoC5/cyPm.c **** *  Active state.
 466:.\Generated_Source\PSoC5/cyPm.c **** *
 467:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 468:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 469:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 470:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 471:.\Generated_Source\PSoC5/cyPm.c **** *
 472:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 473:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 474:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW, FTW or One PPS is already
 475:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 476:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 477:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 478:.\Generated_Source\PSoC5/cyPm.c **** *
 479:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
 480:.\Generated_Source\PSoC5/cyPm.c **** *  This function is used to both enter the Alternate Active mode and halt the
 481:.\Generated_Source\PSoC5/cyPm.c **** *  processor.  For PSoC 3 these two actions must be paired together.  With PSoC
 482:.\Generated_Source\PSoC5/cyPm.c **** *  5LP the processor can be halted independently with the __WFI() function from
 483:.\Generated_Source\PSoC5/cyPm.c **** *  the CMSIS library that is included in Creator.  This function should be used
 484:.\Generated_Source\PSoC5/cyPm.c **** *  instead when the action required is just to halt the processor until an
 485:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs.
 486:.\Generated_Source\PSoC5/cyPm.c **** *
 487:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used for this device. It must be set to zero
 488:.\Generated_Source\PSoC5/cyPm.c **** *  (PM_ALT_ACT_TIME_NONE). The wake up time configuration can be done by a
 489:.\Generated_Source\PSoC5/cyPm.c **** *  separate component: the CTW wakeup interval should be configured with the
 490:.\Generated_Source\PSoC5/cyPm.c **** *  Sleep Timer component and one second interval should be configured with the
 491:.\Generated_Source\PSoC5/cyPm.c **** *  RTC component.
 492:.\Generated_Source\PSoC5/cyPm.c **** *
 493:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup behavior depends on wakeupSource parameter in the following
 494:.\Generated_Source\PSoC5/cyPm.c **** *  manner: upon function execution the device will be switched from Active to
 495:.\Generated_Source\PSoC5/cyPm.c **** *  Alternate Active mode and then the CPU will be halted. When an enabled wakeup
 496:.\Generated_Source\PSoC5/cyPm.c **** *  event occurs the device will return to Active mode.  Similarly when an
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 24


 497:.\Generated_Source\PSoC5/cyPm.c **** *  enabled interrupt occurs the CPU will be started. These two actions will
 498:.\Generated_Source\PSoC5/cyPm.c **** *  occur together provided that the event that occurs is an enabled wakeup
 499:.\Generated_Source\PSoC5/cyPm.c **** *  source and also generates an interrupt. If just the wakeup event occurs then
 500:.\Generated_Source\PSoC5/cyPm.c **** *  the device will be in Active mode, but the CPU will remain halted waiting for
 501:.\Generated_Source\PSoC5/cyPm.c **** *  an interrupt. If an interrupt occurs from something other than a wakeup
 502:.\Generated_Source\PSoC5/cyPm.c **** *  source, then the CPU will restart with the device in Alternate Active mode
 503:.\Generated_Source\PSoC5/cyPm.c **** *  until a wakeup event occurs.
 504:.\Generated_Source\PSoC5/cyPm.c **** *
 505:.\Generated_Source\PSoC5/cyPm.c **** *  For example, if CyPmAltAct(PM_ALT_ACT_TIME_NONE, PM_ALT_ACT_SRC_PICU) is
 506:.\Generated_Source\PSoC5/cyPm.c **** *  called and PICU interrupt occurs, the CPU will be started and device will be
 507:.\Generated_Source\PSoC5/cyPm.c **** *  switched into Active mode. And if CyPmAltAct(PM_ALT_ACT_TIME_NONE,
 508:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE) is called and PICU interrupt occurs, the CPU will be
 509:.\Generated_Source\PSoC5/cyPm.c **** *  started while device remains in Alternate Active mode.
 510:.\Generated_Source\PSoC5/cyPm.c **** *
 511:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 512:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime: Specifies a timer wakeup source and the frequency of that
 513:.\Generated_Source\PSoC5/cyPm.c **** *              source. For PSoC 5LP this parameter is ignored.
 514:.\Generated_Source\PSoC5/cyPm.c **** *
 515:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 516:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_NONE             None
 517:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_ONE_PPS          One PPS: 1 second
 518:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2MS          CTW: 2 ms
 519:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4MS          CTW: 4 ms
 520:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_8MS          CTW: 8 ms
 521:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_16MS         CTW: 16 ms
 522:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_32MS         CTW: 32 ms
 523:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_64MS         CTW: 64 ms
 524:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_128MS        CTW: 128 ms
 525:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_256MS        CTW: 256 ms
 526:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_512MS        CTW: 512 ms
 527:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_1024MS       CTW: 1024 ms
 528:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_2048MS       CTW: 2048 ms
 529:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_CTW_4096MS       CTW: 4096 ms
 530:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_TIME_FTW(1-256)*       FTW: 10us to 2.56 ms
 531:.\Generated_Source\PSoC5/cyPm.c **** *
 532:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   PM_ALT_ACT_TIME_FTW() is a macro that takes an argument that
 533:.\Generated_Source\PSoC5/cyPm.c **** *           specifies how many increments of 10 us to delay.
 534:.\Generated_Source\PSoC5/cyPm.c ****             For PSoC 3 silicon the valid range of  values is 1 to 256.
 535:.\Generated_Source\PSoC5/cyPm.c **** *
 536:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 537:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 538:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 539:.\Generated_Source\PSoC5/cyPm.c **** *
 540:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 541:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_NONE              None
 542:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR0       Comparator 0
 543:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR1       Comparator 1
 544:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR2       Comparator 2
 545:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_COMPARATOR3       Comparator 3
 546:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_INTERRUPT         Interrupt
 547:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_PICU              PICU
 548:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_I2C               I2C
 549:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_BOOSTCONVERTER    Boost Converter
 550:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_FTW               Fast Timewheel*
 551:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_VD                High and Low Voltage Detection (HVI, LVI)*
 552:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_CTW               Central Timewheel**
 553:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_ONE_PPS           One PPS**
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 25


 554:.\Generated_Source\PSoC5/cyPm.c **** *  PM_ALT_ACT_SRC_LCD               LCD
 555:.\Generated_Source\PSoC5/cyPm.c **** *
 556:.\Generated_Source\PSoC5/cyPm.c **** *  *Note : FTW and HVI/LVI wakeup signals are in the same mask bit.
 557:.\Generated_Source\PSoC5/cyPm.c **** *  **Note: CTW and One PPS wakeup signals are in the same mask bit.
 558:.\Generated_Source\PSoC5/cyPm.c **** *
 559:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 560:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 561:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example, for a Comparator instance named MyComp the
 562:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 563:.\Generated_Source\PSoC5/cyPm.c **** *
 564:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW, FTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 565:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 566:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 567:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 568:.\Generated_Source\PSoC5/cyPm.c **** *
 569:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 570:.\Generated_Source\PSoC5/cyPm.c **** *  None
 571:.\Generated_Source\PSoC5/cyPm.c **** *
 572:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 573:.\Generated_Source\PSoC5/cyPm.c **** *  No
 574:.\Generated_Source\PSoC5/cyPm.c **** *
 575:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
 576:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 577:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 578:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  Also, the ILO 1 KHz (if CTW timer is
 579:.\Generated_Source\PSoC5/cyPm.c **** *  used as wakeup time) or ILO 100 KHz (if FTW timer is used as wakeup time)
 580:.\Generated_Source\PSoC5/cyPm.c **** *  will be left started.
 581:.\Generated_Source\PSoC5/cyPm.c **** *
 582:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 583:.\Generated_Source\PSoC5/cyPm.c **** void CyPmAltAct(uint16 wakeupTime, uint16 wakeupSource) 
 584:.\Generated_Source\PSoC5/cyPm.c **** {
 794              		.loc 1 584 0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 8
 797              		@ frame_needed = 1, uses_anonymous_args = 0
 798 0000 80B5     		push	{r7, lr}
 799              		.cfi_def_cfa_offset 8
 800              		.cfi_offset 7, -8
 801              		.cfi_offset 14, -4
 802 0002 82B0     		sub	sp, sp, #8
 803              		.cfi_def_cfa_offset 16
 804 0004 00AF     		add	r7, sp, #0
 805              		.cfi_def_cfa_register 7
 806 0006 0246     		mov	r2, r0
 807 0008 0B46     		mov	r3, r1
 808 000a FA80     		strh	r2, [r7, #6]	@ movhi
 809 000c BB80     		strh	r3, [r7, #4]	@ movhi
 585:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 586:.\Generated_Source\PSoC5/cyPm.c **** 
 587:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 588:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_ALT_ACT_TIME_NONE == wakeupTime);
 810              		.loc 1 588 0
 811 000e FB88     		ldrh	r3, [r7, #6]
 812 0010 002B     		cmp	r3, #0
 813 0012 02D0     		beq	.L49
 814              		.loc 1 588 0 is_stmt 0 discriminator 1
 815 0014 0020     		movs	r0, #0
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 26


 816 0016 FFF7FEFF 		bl	CyHalt
 817              	.L49:
 589:.\Generated_Source\PSoC5/cyPm.c **** 
 590:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 591:.\Generated_Source\PSoC5/cyPm.c ****         {
 592:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 593:.\Generated_Source\PSoC5/cyPm.c ****         }
 594:.\Generated_Source\PSoC5/cyPm.c **** 
 595:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
 596:.\Generated_Source\PSoC5/cyPm.c **** 
 597:.\Generated_Source\PSoC5/cyPm.c **** 
 598:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 599:.\Generated_Source\PSoC5/cyPm.c **** 
 600:.\Generated_Source\PSoC5/cyPm.c ****         /* FTW - save current and set new configuration */
 601:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_FTW(1u)) && (wakeupTime <= PM_ALT_ACT_TIME_FTW(256u)))
 602:.\Generated_Source\PSoC5/cyPm.c ****         {
 603:.\Generated_Source\PSoC5/cyPm.c ****             CyPmFtwSetInterval(PM_ALT_ACT_FTW_INTERVAL(wakeupTime));
 604:.\Generated_Source\PSoC5/cyPm.c **** 
 605:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 606:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_FTW;
 607:.\Generated_Source\PSoC5/cyPm.c ****         }
 608:.\Generated_Source\PSoC5/cyPm.c **** 
 609:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 610:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_ALT_ACT_TIME_CTW_2MS) && (wakeupTime <= PM_ALT_ACT_TIME_CTW_4096MS))
 611:.\Generated_Source\PSoC5/cyPm.c ****         {
 612:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current CTW configuration and set new one */
 613:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 614:.\Generated_Source\PSoC5/cyPm.c **** 
 615:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 616:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_CTW;
 617:.\Generated_Source\PSoC5/cyPm.c ****         }
 618:.\Generated_Source\PSoC5/cyPm.c **** 
 619:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 620:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_ALT_ACT_TIME_ONE_PPS == wakeupTime)
 621:.\Generated_Source\PSoC5/cyPm.c ****         {
 622:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current 1PPS configuration and set new one */
 623:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 624:.\Generated_Source\PSoC5/cyPm.c **** 
 625:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 626:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_ALT_ACT_SRC_ONE_PPS;
 627:.\Generated_Source\PSoC5/cyPm.c ****         }
 628:.\Generated_Source\PSoC5/cyPm.c **** 
 629:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 630:.\Generated_Source\PSoC5/cyPm.c **** 
 631:.\Generated_Source\PSoC5/cyPm.c **** 
 632:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 633:.\Generated_Source\PSoC5/cyPm.c **** 
 634:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 635:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 818              		.loc 1 635 0 is_stmt 1
 819 001a 224B     		ldr	r3, .L50
 820 001c 1B78     		ldrb	r3, [r3]
 821 001e DAB2     		uxtb	r2, r3
 822 0020 214B     		ldr	r3, .L50+4
 823 0022 1A71     		strb	r2, [r3, #4]
 636:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 824              		.loc 1 636 0
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 27


 825 0024 1F4B     		ldr	r3, .L50
 826 0026 BA88     		ldrh	r2, [r7, #4]
 827 0028 1209     		lsrs	r2, r2, #4
 828 002a 92B2     		uxth	r2, r2
 829 002c D2B2     		uxtb	r2, r2
 830 002e 1A70     		strb	r2, [r3]
 637:.\Generated_Source\PSoC5/cyPm.c **** 
 638:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 639:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 831              		.loc 1 639 0
 832 0030 1E4B     		ldr	r3, .L50+8
 833 0032 1B78     		ldrb	r3, [r3]
 834 0034 DAB2     		uxtb	r2, r3
 835 0036 1C4B     		ldr	r3, .L50+4
 836 0038 5A71     		strb	r2, [r3, #5]
 640:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 837              		.loc 1 640 0
 838 003a 1C4B     		ldr	r3, .L50+8
 839 003c BA88     		ldrh	r2, [r7, #4]	@ movhi
 840 003e D2B2     		uxtb	r2, r2
 841 0040 02F00F02 		and	r2, r2, #15
 842 0044 D2B2     		uxtb	r2, r2
 843 0046 1A70     		strb	r2, [r3]
 641:.\Generated_Source\PSoC5/cyPm.c **** 
 642:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 643:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 844              		.loc 1 643 0
 845 0048 194B     		ldr	r3, .L50+12
 846 004a 1B78     		ldrb	r3, [r3]
 847 004c DAB2     		uxtb	r2, r3
 848 004e 164B     		ldr	r3, .L50+4
 849 0050 9A71     		strb	r2, [r3, #6]
 644:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 850              		.loc 1 644 0
 851 0052 174B     		ldr	r3, .L50+12
 852 0054 BA88     		ldrh	r2, [r7, #4]
 853 0056 120B     		lsrs	r2, r2, #12
 854 0058 92B2     		uxth	r2, r2
 855 005a D2B2     		uxtb	r2, r2
 856 005c 02F00102 		and	r2, r2, #1
 857 0060 D2B2     		uxtb	r2, r2
 858 0062 1A70     		strb	r2, [r3]
 645:.\Generated_Source\PSoC5/cyPm.c **** 
 646:.\Generated_Source\PSoC5/cyPm.c **** 
 647:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Alternate Active mode */
 648:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_A
 859              		.loc 1 648 0
 860 0064 134B     		ldr	r3, .L50+16
 861 0066 134A     		ldr	r2, .L50+16
 862 0068 1278     		ldrb	r2, [r2]
 863 006a D2B2     		uxtb	r2, r2
 864 006c 22F00702 		bic	r2, r2, #7
 865 0070 D2B2     		uxtb	r2, r2
 866 0072 42F00102 		orr	r2, r2, #1
 867 0076 D2B2     		uxtb	r2, r2
 868 0078 1A70     		strb	r2, [r3]
 649:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 28


 650:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 651:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 869              		.loc 1 651 0
 870 007a 0E4B     		ldr	r3, .L50+16
 871 007c 1B78     		ldrb	r3, [r3]
 652:.\Generated_Source\PSoC5/cyPm.c **** 
 653:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 654:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 872              		.loc 1 654 0
 873              	@ 654 ".\Generated_Source\PSoC5\cyPm.c" 1
 874 007e 00BF     		NOP
 875              	
 876              	@ 0 "" 2
 655:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 877              		.loc 1 655 0
 878              	@ 655 ".\Generated_Source\PSoC5\cyPm.c" 1
 879 0080 00BF     		NOP
 880              	
 881              	@ 0 "" 2
 656:.\Generated_Source\PSoC5/cyPm.c **** 
 657:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 658:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 882              		.loc 1 658 0
 883              	@ 658 ".\Generated_Source\PSoC5\cyPm.c" 1
 884 0082 30BF     		WFI 
 885              	
 886              	@ 0 "" 2
 659:.\Generated_Source\PSoC5/cyPm.c **** 
 660:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Alternate Active Mode */
 661:.\Generated_Source\PSoC5/cyPm.c **** 
 662:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore wake up configuration */
 663:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 887              		.loc 1 663 0
 888              		.thumb
 889 0084 074B     		ldr	r3, .L50
 890 0086 084A     		ldr	r2, .L50+4
 891 0088 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 892 008a 1A70     		strb	r2, [r3]
 664:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 893              		.loc 1 664 0
 894 008c 074B     		ldr	r3, .L50+8
 895 008e 064A     		ldr	r2, .L50+4
 896 0090 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 897 0092 1A70     		strb	r2, [r3]
 665:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 898              		.loc 1 665 0
 899 0094 064B     		ldr	r3, .L50+12
 900 0096 044A     		ldr	r2, .L50+4
 901 0098 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 902 009a 1A70     		strb	r2, [r3]
 666:.\Generated_Source\PSoC5/cyPm.c **** }
 903              		.loc 1 666 0
 904 009c 0837     		adds	r7, r7, #8
 905 009e BD46     		mov	sp, r7
 906              		@ sp needed
 907 00a0 80BD     		pop	{r7, pc}
 908              	.L51:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 29


 909 00a2 00BF     		.align	2
 910              	.L50:
 911 00a4 98430040 		.word	1073759128
 912 00a8 00000000 		.word	cyPmBackup
 913 00ac 99430040 		.word	1073759129
 914 00b0 9A430040 		.word	1073759130
 915 00b4 93430040 		.word	1073759123
 916              		.cfi_endproc
 917              	.LFE2:
 918              		.size	CyPmAltAct, .-CyPmAltAct
 919              		.section	.text.CyPmSleep,"ax",%progbits
 920              		.align	2
 921              		.global	CyPmSleep
 922              		.thumb
 923              		.thumb_func
 924              		.type	CyPmSleep, %function
 925              	CyPmSleep:
 926              	.LFB3:
 667:.\Generated_Source\PSoC5/cyPm.c **** 
 668:.\Generated_Source\PSoC5/cyPm.c **** 
 669:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
 670:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmSleep
 671:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
 672:.\Generated_Source\PSoC5/cyPm.c **** *
 673:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
 674:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Sleep state.
 675:.\Generated_Source\PSoC5/cyPm.c **** *
 676:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must manually configure the power
 677:.\Generated_Source\PSoC5/cyPm.c **** *  mode of the source clocks for the timer that is used as wakeup timer.
 678:.\Generated_Source\PSoC5/cyPm.c **** *
 679:.\Generated_Source\PSoC5/cyPm.c **** *  Note Before calling this function, you must prepare clock tree configuration
 680:.\Generated_Source\PSoC5/cyPm.c **** *  for the low power mode by calling CyPmSaveClocks(). And restore clock
 681:.\Generated_Source\PSoC5/cyPm.c **** *  configuration after CyPmSleep() execution by calling CyPmRestoreClocks(). See
 682:.\Generated_Source\PSoC5/cyPm.c **** *  Power Management section, Clock Configuration subsection of the System
 683:.\Generated_Source\PSoC5/cyPm.c **** *  Reference Guide for more information.
 684:.\Generated_Source\PSoC5/cyPm.c **** *
 685:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3:
 686:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Sleep, if a wakeupTime other than NONE is specified,
 687:.\Generated_Source\PSoC5/cyPm.c **** *  then the appropriate timer state is configured as specified with the
 688:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt for that timer disabled.  The wakeup source will be the combination
 689:.\Generated_Source\PSoC5/cyPm.c **** *  of the values specified in the wakeupSource and any timer specified in the
 690:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime argument.  Once the wakeup condition is satisfied, then all saved
 691:.\Generated_Source\PSoC5/cyPm.c **** *  state is restored and the function returns in the Active state.
 692:.\Generated_Source\PSoC5/cyPm.c **** *
 693:.\Generated_Source\PSoC5/cyPm.c **** *  Note that if the wakeupTime is made with a different value, the period before
 694:.\Generated_Source\PSoC5/cyPm.c **** *  the wakeup occurs can be significantly shorter than the specified time.  If
 695:.\Generated_Source\PSoC5/cyPm.c **** *  the next call is made with the same wakeupTime value, then the wakeup will
 696:.\Generated_Source\PSoC5/cyPm.c **** *  occur the specified period after the previous wakeup occurred.
 697:.\Generated_Source\PSoC5/cyPm.c **** *
 698:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 699:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 700:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled.  If the CTW or One PPS is already
 701:.\Generated_Source\PSoC5/cyPm.c **** *  configured for wakeup, for example with the SleepTimer or RTC components,
 702:.\Generated_Source\PSoC5/cyPm.c **** *  then specify NONE for the wakeupTime and include the appropriate source for
 703:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupSource.
 704:.\Generated_Source\PSoC5/cyPm.c **** *
 705:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 5LP:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 30


 706:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeupTime parameter is not used and the only NONE can be specified.
 707:.\Generated_Source\PSoC5/cyPm.c **** *  The wakeup time must be configured with the component, SleepTimer for CTW
 708:.\Generated_Source\PSoC5/cyPm.c **** *  intervals and RTC for 1PPS interval. The component must be configured to
 709:.\Generated_Source\PSoC5/cyPm.c **** *  generate an interrrupt.
 710:.\Generated_Source\PSoC5/cyPm.c **** *
 711:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
 712:.\Generated_Source\PSoC5/cyPm.c **** *  wakeupTime:      Specifies a timer wakeup source and the frequency of that
 713:.\Generated_Source\PSoC5/cyPm.c **** *                   source. For PSoC 5LP, this parameter is ignored.
 714:.\Generated_Source\PSoC5/cyPm.c **** *
 715:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Time
 716:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_NONE               None
 717:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_ONE_PPS            One PPS: 1 second
 718:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2MS            CTW: 2 ms
 719:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4MS            CTW: 4 ms
 720:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_8MS            CTW: 8 ms
 721:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_16MS           CTW: 16 ms
 722:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_32MS           CTW: 32 ms
 723:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_64MS           CTW: 64 ms
 724:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_128MS          CTW: 128 ms
 725:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_256MS          CTW: 256 ms
 726:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_512MS          CTW: 512 ms
 727:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_1024MS         CTW: 1024 ms
 728:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_2048MS         CTW: 2048 ms
 729:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_TIME_CTW_4096MS         CTW: 4096 ms
 730:.\Generated_Source\PSoC5/cyPm.c **** *
 731:.\Generated_Source\PSoC5/cyPm.c **** *  wakeUpSource:    Specifies a bitwise mask of wakeup sources. In addition, if
 732:.\Generated_Source\PSoC5/cyPm.c **** *                   a wakeupTime has been specified the associated timer will be
 733:.\Generated_Source\PSoC5/cyPm.c **** *                   included as a wakeup source.
 734:.\Generated_Source\PSoC5/cyPm.c **** *
 735:.\Generated_Source\PSoC5/cyPm.c **** *           Define                      Source
 736:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_NONE                None
 737:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR0         Comparator 0
 738:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR1         Comparator 1
 739:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR2         Comparator 2
 740:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_COMPARATOR3         Comparator 3
 741:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_PICU                PICU
 742:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_I2C                 I2C
 743:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_BOOSTCONVERTER      Boost Converter
 744:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_VD                  High and Low Voltage Detection (HVI, LVI)
 745:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_CTW                 Central Timewheel*
 746:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_ONE_PPS             One PPS*
 747:.\Generated_Source\PSoC5/cyPm.c **** *  PM_SLEEP_SRC_LCD                 LCD
 748:.\Generated_Source\PSoC5/cyPm.c **** *
 749:.\Generated_Source\PSoC5/cyPm.c **** *  *Note:   CTW and One PPS wakeup signals are in the same mask bit.
 750:.\Generated_Source\PSoC5/cyPm.c **** *
 751:.\Generated_Source\PSoC5/cyPm.c **** *  When specifying a Comparator as the wakeupSource an instance specific define
 752:.\Generated_Source\PSoC5/cyPm.c **** *  should be used that will track with the specific comparator that the instance
 753:.\Generated_Source\PSoC5/cyPm.c **** *  is placed into. As an example for a Comparator instance named MyComp the
 754:.\Generated_Source\PSoC5/cyPm.c **** *  value to OR into the mask is: MyComp_ctComp__CMP_MASK.
 755:.\Generated_Source\PSoC5/cyPm.c **** *
 756:.\Generated_Source\PSoC5/cyPm.c **** *  When CTW or One PPS is used as a wakeup source, the CyPmReadStatus()
 757:.\Generated_Source\PSoC5/cyPm.c **** *  function must be called upon wakeup with corresponding parameter. Please
 758:.\Generated_Source\PSoC5/cyPm.c **** *  refer to the CyPmReadStatus() API in the System Reference Guide for more
 759:.\Generated_Source\PSoC5/cyPm.c **** *  information.
 760:.\Generated_Source\PSoC5/cyPm.c **** *
 761:.\Generated_Source\PSoC5/cyPm.c **** * Return:
 762:.\Generated_Source\PSoC5/cyPm.c **** *  None
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 31


 763:.\Generated_Source\PSoC5/cyPm.c **** *
 764:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
 765:.\Generated_Source\PSoC5/cyPm.c **** *  No
 766:.\Generated_Source\PSoC5/cyPm.c **** *
 767:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects and Restrictions:
 768:.\Generated_Source\PSoC5/cyPm.c **** *  If a wakeupTime other than NONE is specified, then upon exit the state of the
 769:.\Generated_Source\PSoC5/cyPm.c **** *  specified timer will be left as specified by wakeupTime with the timer
 770:.\Generated_Source\PSoC5/cyPm.c **** *  enabled and the interrupt disabled. Also, the ILO 1 KHz (if CTW timer is
 771:.\Generated_Source\PSoC5/cyPm.c **** *  used as wake up time) will be left started.
 772:.\Generated_Source\PSoC5/cyPm.c **** *
 773:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
 774:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
 775:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
 776:.\Generated_Source\PSoC5/cyPm.c **** *
 777:.\Generated_Source\PSoC5/cyPm.c **** *  For PSoC 3 silicon hardware buzz should be disabled before entering a sleep
 778:.\Generated_Source\PSoC5/cyPm.c **** *  power mode. It is disabled by PSoC Creator during startup.
 779:.\Generated_Source\PSoC5/cyPm.c **** *  If a Low Voltage Interrupt (LVI), High Voltage Interrupt (HVI) or Brown Out
 780:.\Generated_Source\PSoC5/cyPm.c **** *  detect (power supply supervising capabilities) are required in a design
 781:.\Generated_Source\PSoC5/cyPm.c **** *  during sleep, use the Central Time Wheel (CTW) to periodically wake the
 782:.\Generated_Source\PSoC5/cyPm.c **** *  device, perform software buzz, and refresh the supervisory services. If LVI,
 783:.\Generated_Source\PSoC5/cyPm.c **** *  HVI, or Brown Out is not required, then use of the CTW is not required.
 784:.\Generated_Source\PSoC5/cyPm.c **** *  Refer to the device errata for more information.
 785:.\Generated_Source\PSoC5/cyPm.c **** *
 786:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
 787:.\Generated_Source\PSoC5/cyPm.c **** void CyPmSleep(uint8 wakeupTime, uint16 wakeupSource) 
 788:.\Generated_Source\PSoC5/cyPm.c **** {
 927              		.loc 1 788 0
 928              		.cfi_startproc
 929              		@ args = 0, pretend = 0, frame = 16
 930              		@ frame_needed = 1, uses_anonymous_args = 0
 931 0000 80B5     		push	{r7, lr}
 932              		.cfi_def_cfa_offset 8
 933              		.cfi_offset 7, -8
 934              		.cfi_offset 14, -4
 935 0002 84B0     		sub	sp, sp, #16
 936              		.cfi_def_cfa_offset 24
 937 0004 00AF     		add	r7, sp, #0
 938              		.cfi_def_cfa_register 7
 939 0006 0246     		mov	r2, r0
 940 0008 0B46     		mov	r3, r1
 941 000a FA71     		strb	r2, [r7, #7]
 942 000c BB80     		strh	r3, [r7, #4]	@ movhi
 789:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
 790:.\Generated_Source\PSoC5/cyPm.c **** 
 791:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
 792:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 943              		.loc 1 792 0
 944 000e FFF7FEFF 		bl	CyEnterCriticalSection
 945 0012 0346     		mov	r3, r0
 946 0014 FB73     		strb	r3, [r7, #15]
 793:.\Generated_Source\PSoC5/cyPm.c **** 
 794:.\Generated_Source\PSoC5/cyPm.c **** 
 795:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 796:.\Generated_Source\PSoC5/cyPm.c ****     * The Hibernate/Sleep regulator has a settling time after a reset.
 797:.\Generated_Source\PSoC5/cyPm.c ****     * During this time, the system ignores requests to enter Sleep and
 798:.\Generated_Source\PSoC5/cyPm.c ****     * Hibernate modes. The holdoff delay is measured using rising edges of
 799:.\Generated_Source\PSoC5/cyPm.c ****     * the 1 kHz ILO.
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 32


 800:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 801:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 947              		.loc 1 801 0
 948 0016 4E4B     		ldr	r3, .L62
 949 0018 1B78     		ldrb	r3, [r3]
 950 001a DBB2     		uxtb	r3, r3
 951 001c 03F00803 		and	r3, r3, #8
 952 0020 002B     		cmp	r3, #0
 953 0022 0BD1     		bne	.L53
 802:.\Generated_Source\PSoC5/cyPm.c ****     {
 803:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable hold off - no action on restore */
 804:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 954              		.loc 1 804 0
 955 0024 4B4B     		ldr	r3, .L62+4
 956 0026 4B4A     		ldr	r2, .L62+4
 957 0028 1278     		ldrb	r2, [r2]
 958 002a D2B2     		uxtb	r2, r2
 959 002c 02F01F02 		and	r2, r2, #31
 960 0030 D2B2     		uxtb	r2, r2
 961 0032 1A70     		strb	r2, [r3]
 805:.\Generated_Source\PSoC5/cyPm.c ****     }
 806:.\Generated_Source\PSoC5/cyPm.c ****     else
 807:.\Generated_Source\PSoC5/cyPm.c ****     {
 808:.\Generated_Source\PSoC5/cyPm.c ****         /* Abort, device is not ready for low power mode entry */
 809:.\Generated_Source\PSoC5/cyPm.c **** 
 810:.\Generated_Source\PSoC5/cyPm.c ****         /* Restore global interrupt enable state */
 811:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 812:.\Generated_Source\PSoC5/cyPm.c **** 
 813:.\Generated_Source\PSoC5/cyPm.c ****         return;
 814:.\Generated_Source\PSoC5/cyPm.c ****     }
 815:.\Generated_Source\PSoC5/cyPm.c **** 
 816:.\Generated_Source\PSoC5/cyPm.c **** 
 817:.\Generated_Source\PSoC5/cyPm.c ****     /***********************************************************************
 818:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 < TO6:
 819:.\Generated_Source\PSoC5/cyPm.c ****     * - Hardware buzz must be disabled before sleep mode entry.
 820:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so they must
 821:.\Generated_Source\PSoC5/cyPm.c ****     *   be aslo disabled.
 822:.\Generated_Source\PSoC5/cyPm.c ****     *
 823:.\Generated_Source\PSoC5/cyPm.c ****     * PSoC3 >= TO6:
 824:.\Generated_Source\PSoC5/cyPm.c ****     * - Voltage supervision (HVI/LVI) requires hardware buzz, so hardware buzz must be
 825:.\Generated_Source\PSoC5/cyPm.c ****     *   enabled before sleep mode entry and restored on wakeup.
 826:.\Generated_Source\PSoC5/cyPm.c ****     ***********************************************************************/
 827:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 828:.\Generated_Source\PSoC5/cyPm.c **** 
 829:.\Generated_Source\PSoC5/cyPm.c ****         /* Silicon Revision ID is below TO6 */
 830:.\Generated_Source\PSoC5/cyPm.c ****         if(CYDEV_CHIP_REV_ACTUAL < 5u)
 831:.\Generated_Source\PSoC5/cyPm.c ****         {
 832:.\Generated_Source\PSoC5/cyPm.c ****             /* Hardware buzz expected to be disabled in Sleep mode */
 833:.\Generated_Source\PSoC5/cyPm.c ****             CYASSERT(0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ));
 834:.\Generated_Source\PSoC5/cyPm.c ****         }
 835:.\Generated_Source\PSoC5/cyPm.c **** 
 836:.\Generated_Source\PSoC5/cyPm.c **** 
 837:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 838:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 839:.\Generated_Source\PSoC5/cyPm.c ****         {
 840:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL < 5u)
 841:.\Generated_Source\PSoC5/cyPm.c ****             {
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 33


 842:.\Generated_Source\PSoC5/cyPm.c ****                 /* LVI/HVI requires hardware buzz to be enabled */
 843:.\Generated_Source\PSoC5/cyPm.c ****                 CYASSERT(0u != 0u);
 844:.\Generated_Source\PSoC5/cyPm.c ****             }
 845:.\Generated_Source\PSoC5/cyPm.c ****             else
 846:.\Generated_Source\PSoC5/cyPm.c ****             {
 847:.\Generated_Source\PSoC5/cyPm.c ****                 if (0u == (CY_PM_PWRSYS_WAKE_TR2_REG & CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ))
 848:.\Generated_Source\PSoC5/cyPm.c ****                 {
 849:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_DISABLED;
 850:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG |= CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ;
 851:.\Generated_Source\PSoC5/cyPm.c ****                 }
 852:.\Generated_Source\PSoC5/cyPm.c ****                 else
 853:.\Generated_Source\PSoC5/cyPm.c ****                 {
 854:.\Generated_Source\PSoC5/cyPm.c ****                     cyPmBackup.hardwareBuzz = CY_PM_ENABLED;
 855:.\Generated_Source\PSoC5/cyPm.c ****                 }
 856:.\Generated_Source\PSoC5/cyPm.c ****             }
 857:.\Generated_Source\PSoC5/cyPm.c ****         }
 858:.\Generated_Source\PSoC5/cyPm.c **** 
 859:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 860:.\Generated_Source\PSoC5/cyPm.c **** 
 861:.\Generated_Source\PSoC5/cyPm.c **** 
 862:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************************
 863:.\Generated_Source\PSoC5/cyPm.c ****     * For ARM-based devices, an interrupt is required for the CPU to wake up. The
 864:.\Generated_Source\PSoC5/cyPm.c ****     * Power Management implementation assumes that wakeup time is configured with a
 865:.\Generated_Source\PSoC5/cyPm.c ****     * separate component (component-based wakeup time configuration) for an
 866:.\Generated_Source\PSoC5/cyPm.c ****     * interrupt to be issued on terminal count. For more information, refer to the
 867:.\Generated_Source\PSoC5/cyPm.c ****     * Wakeup Time Configuration section of System Reference Guide.
 868:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************************/
 869:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC5)
 870:.\Generated_Source\PSoC5/cyPm.c **** 
 871:.\Generated_Source\PSoC5/cyPm.c ****         /* Arguments expected to be 0 */
 872:.\Generated_Source\PSoC5/cyPm.c ****         CYASSERT(PM_SLEEP_TIME_NONE == wakeupTime);
 962              		.loc 1 872 0
 963 0034 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 964 0036 002B     		cmp	r3, #0
 965 0038 08D0     		beq	.L60
 966 003a 04E0     		b	.L61
 967              	.L53:
 811:.\Generated_Source\PSoC5/cyPm.c ****         CyExitCriticalSection(interruptState);
 968              		.loc 1 811 0
 969 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 970 003e 1846     		mov	r0, r3
 971 0040 FFF7FEFF 		bl	CyExitCriticalSection
 813:.\Generated_Source\PSoC5/cyPm.c ****         return;
 972              		.loc 1 813 0
 973 0044 81E0     		b	.L52
 974              	.L61:
 975              		.loc 1 872 0 discriminator 1
 976 0046 0020     		movs	r0, #0
 977 0048 FFF7FEFF 		bl	CyHalt
 978              	.L60:
 873:.\Generated_Source\PSoC5/cyPm.c **** 
 874:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != wakeupTime)
 875:.\Generated_Source\PSoC5/cyPm.c ****         {
 876:.\Generated_Source\PSoC5/cyPm.c ****             /* To remove unreferenced local variable warning */
 877:.\Generated_Source\PSoC5/cyPm.c ****         }
 878:.\Generated_Source\PSoC5/cyPm.c **** 
 879:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC5) */
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 34


 880:.\Generated_Source\PSoC5/cyPm.c **** 
 881:.\Generated_Source\PSoC5/cyPm.c **** 
 882:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 979              		.loc 1 882 0
 980 004c FFF7FEFF 		bl	CyPmHibSlpSaveSet
 883:.\Generated_Source\PSoC5/cyPm.c **** 
 884:.\Generated_Source\PSoC5/cyPm.c **** 
 885:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 886:.\Generated_Source\PSoC5/cyPm.c **** 
 887:.\Generated_Source\PSoC5/cyPm.c ****         /* CTW - save current and set new configuration */
 888:.\Generated_Source\PSoC5/cyPm.c ****         if((wakeupTime >= PM_SLEEP_TIME_CTW_2MS) && (wakeupTime <= PM_SLEEP_TIME_CTW_4096MS))
 889:.\Generated_Source\PSoC5/cyPm.c ****         {
 890:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the CTW */
 891:.\Generated_Source\PSoC5/cyPm.c ****             CyPmCtwSetInterval((uint8)(wakeupTime - 1u));
 892:.\Generated_Source\PSoC5/cyPm.c **** 
 893:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 894:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_CTW;
 895:.\Generated_Source\PSoC5/cyPm.c ****         }
 896:.\Generated_Source\PSoC5/cyPm.c **** 
 897:.\Generated_Source\PSoC5/cyPm.c ****         /* 1PPS - save current and set new configuration */
 898:.\Generated_Source\PSoC5/cyPm.c ****         if(PM_SLEEP_TIME_ONE_PPS == wakeupTime)
 899:.\Generated_Source\PSoC5/cyPm.c ****         {
 900:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current and set new configuration of the 1PPS */
 901:.\Generated_Source\PSoC5/cyPm.c ****             CyPmOppsSet();
 902:.\Generated_Source\PSoC5/cyPm.c **** 
 903:.\Generated_Source\PSoC5/cyPm.c ****             /* Include associated timer to the wakeupSource */
 904:.\Generated_Source\PSoC5/cyPm.c ****             wakeupSource |= PM_SLEEP_SRC_ONE_PPS;
 905:.\Generated_Source\PSoC5/cyPm.c ****         }
 906:.\Generated_Source\PSoC5/cyPm.c **** 
 907:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
 908:.\Generated_Source\PSoC5/cyPm.c **** 
 909:.\Generated_Source\PSoC5/cyPm.c **** 
 910:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and set new wake up configuration */
 911:.\Generated_Source\PSoC5/cyPm.c **** 
 912:.\Generated_Source\PSoC5/cyPm.c ****     /* Interrupt, PICU, I2C, Boost converter, CTW/1PPS */
 913:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 981              		.loc 1 913 0
 982 0050 414B     		ldr	r3, .L62+8
 983 0052 1B78     		ldrb	r3, [r3]
 984 0054 DAB2     		uxtb	r2, r3
 985 0056 414B     		ldr	r3, .L62+12
 986 0058 1A71     		strb	r2, [r3, #4]
 914:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = (uint8) (wakeupSource >> 4u);
 987              		.loc 1 914 0
 988 005a 3F4B     		ldr	r3, .L62+8
 989 005c BA88     		ldrh	r2, [r7, #4]
 990 005e 1209     		lsrs	r2, r2, #4
 991 0060 92B2     		uxth	r2, r2
 992 0062 D2B2     		uxtb	r2, r2
 993 0064 1A70     		strb	r2, [r3]
 915:.\Generated_Source\PSoC5/cyPm.c **** 
 916:.\Generated_Source\PSoC5/cyPm.c ****     /* Comparators */
 917:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 994              		.loc 1 917 0
 995 0066 3E4B     		ldr	r3, .L62+16
 996 0068 1B78     		ldrb	r3, [r3]
 997 006a DAB2     		uxtb	r2, r3
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 35


 998 006c 3B4B     		ldr	r3, .L62+12
 999 006e 5A71     		strb	r2, [r3, #5]
 918:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = (((uint8) wakeupSource) & CY_PM_WAKEUP_SRC_CMPS_MASK);
 1000              		.loc 1 918 0
 1001 0070 3B4B     		ldr	r3, .L62+16
 1002 0072 BA88     		ldrh	r2, [r7, #4]	@ movhi
 1003 0074 D2B2     		uxtb	r2, r2
 1004 0076 02F00F02 		and	r2, r2, #15
 1005 007a D2B2     		uxtb	r2, r2
 1006 007c 1A70     		strb	r2, [r3]
 919:.\Generated_Source\PSoC5/cyPm.c **** 
 920:.\Generated_Source\PSoC5/cyPm.c ****     /* LCD */
 921:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1007              		.loc 1 921 0
 1008 007e 394B     		ldr	r3, .L62+20
 1009 0080 1B78     		ldrb	r3, [r3]
 1010 0082 DAB2     		uxtb	r2, r3
 1011 0084 354B     		ldr	r3, .L62+12
 1012 0086 9A71     		strb	r2, [r3, #6]
 922:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = ((uint8) ((wakeupSource >> 12u) & 0x01u));
 1013              		.loc 1 922 0
 1014 0088 364B     		ldr	r3, .L62+20
 1015 008a BA88     		ldrh	r2, [r7, #4]
 1016 008c 120B     		lsrs	r2, r2, #12
 1017 008e 92B2     		uxth	r2, r2
 1018 0090 D2B2     		uxtb	r2, r2
 1019 0092 02F00102 		and	r2, r2, #1
 1020 0096 D2B2     		uxtb	r2, r2
 1021 0098 1A70     		strb	r2, [r3]
 923:.\Generated_Source\PSoC5/cyPm.c **** 
 924:.\Generated_Source\PSoC5/cyPm.c **** 
 925:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 926:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
 927:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
 928:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 929:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_BEFORE_SLEEP` */
 930:.\Generated_Source\PSoC5/cyPm.c **** 
 931:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 932:.\Generated_Source\PSoC5/cyPm.c **** 
 933:.\Generated_Source\PSoC5/cyPm.c **** 
 934:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
 935:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1022              		.loc 1 935 0
 1023 009a 334B     		ldr	r3, .L62+24
 1024 009c 1B78     		ldrb	r3, [r3]
 1025 009e DBB2     		uxtb	r3, r3
 1026 00a0 03F00703 		and	r3, r3, #7
 1027 00a4 002B     		cmp	r3, #0
 1028 00a6 04D1     		bne	.L57
 936:.\Generated_Source\PSoC5/cyPm.c ****     {
 937:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
 938:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1029              		.loc 1 938 0
 1030 00a8 2C4B     		ldr	r3, .L62+12
 1031 00aa 0122     		movs	r2, #1
 1032 00ac 83F82D20 		strb	r2, [r3, #45]
 1033 00b0 14E0     		b	.L58
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 36


 1034              	.L57:
 939:.\Generated_Source\PSoC5/cyPm.c ****     }
 940:.\Generated_Source\PSoC5/cyPm.c ****     else
 941:.\Generated_Source\PSoC5/cyPm.c ****     {
 942:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
 943:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1035              		.loc 1 943 0
 1036 00b2 2A4B     		ldr	r3, .L62+12
 1037 00b4 0022     		movs	r2, #0
 1038 00b6 83F82D20 		strb	r2, [r3, #45]
 944:.\Generated_Source\PSoC5/cyPm.c **** 
 945:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
 946:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1039              		.loc 1 946 0
 1040 00ba 2B4B     		ldr	r3, .L62+24
 1041 00bc 1B78     		ldrb	r3, [r3]
 1042 00be DBB2     		uxtb	r3, r3
 1043 00c0 03F00703 		and	r3, r3, #7
 1044 00c4 DAB2     		uxtb	r2, r3
 1045 00c6 254B     		ldr	r3, .L62+12
 1046 00c8 83F82C20 		strb	r2, [r3, #44]
 947:.\Generated_Source\PSoC5/cyPm.c **** 
 948:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
 949:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1047              		.loc 1 949 0
 1048 00cc 264B     		ldr	r3, .L62+24
 1049 00ce 264A     		ldr	r2, .L62+24
 1050 00d0 1278     		ldrb	r2, [r2]
 1051 00d2 D2B2     		uxtb	r2, r2
 1052 00d4 22F00702 		bic	r2, r2, #7
 1053 00d8 D2B2     		uxtb	r2, r2
 1054 00da 1A70     		strb	r2, [r3]
 1055              	.L58:
 950:.\Generated_Source\PSoC5/cyPm.c ****     }
 951:.\Generated_Source\PSoC5/cyPm.c **** 
 952:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to the Sleep mode */
 953:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = ((CY_PM_MODE_CSR_REG & ((uint8)(~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_S
 1056              		.loc 1 953 0
 1057 00dc 1C4B     		ldr	r3, .L62
 1058 00de 1C4A     		ldr	r2, .L62
 1059 00e0 1278     		ldrb	r2, [r2]
 1060 00e2 D2B2     		uxtb	r2, r2
 1061 00e4 22F00702 		bic	r2, r2, #7
 1062 00e8 D2B2     		uxtb	r2, r2
 1063 00ea 42F00302 		orr	r2, r2, #3
 1064 00ee D2B2     		uxtb	r2, r2
 1065 00f0 1A70     		strb	r2, [r3]
 954:.\Generated_Source\PSoC5/cyPm.c **** 
 955:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
 956:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1066              		.loc 1 956 0
 1067 00f2 174B     		ldr	r3, .L62
 1068 00f4 1B78     		ldrb	r3, [r3]
 957:.\Generated_Source\PSoC5/cyPm.c **** 
 958:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
 959:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1069              		.loc 1 959 0
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 37


 1070              	@ 959 ".\Generated_Source\PSoC5\cyPm.c" 1
 1071 00f6 00BF     		NOP
 1072              	
 1073              	@ 0 "" 2
 960:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1074              		.loc 1 960 0
 1075              	@ 960 ".\Generated_Source\PSoC5\cyPm.c" 1
 1076 00f8 00BF     		NOP
 1077              	
 1078              	@ 0 "" 2
 961:.\Generated_Source\PSoC5/cyPm.c **** 
 962:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
 963:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1079              		.loc 1 963 0
 1080              	@ 963 ".\Generated_Source\PSoC5\cyPm.c" 1
 1081 00fa 30BF     		WFI 
 1082              	
 1083              	@ 0 "" 2
 964:.\Generated_Source\PSoC5/cyPm.c **** 
 965:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Sleep Mode */
 966:.\Generated_Source\PSoC5/cyPm.c **** 
 967:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
 968:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1084              		.loc 1 968 0
 1085              		.thumb
 1086 00fc 174B     		ldr	r3, .L62+12
 1087 00fe 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1088 0102 012B     		cmp	r3, #1
 1089 0104 0FD0     		beq	.L59
 969:.\Generated_Source\PSoC5/cyPm.c ****     {
 970:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1090              		.loc 1 970 0
 1091 0106 184B     		ldr	r3, .L62+24
 1092 0108 174A     		ldr	r2, .L62+24
 1093 010a 1278     		ldrb	r2, [r2]
 1094 010c D2B2     		uxtb	r2, r2
 1095 010e D2B2     		uxtb	r2, r2
 1096 0110 22F00702 		bic	r2, r2, #7
 1097 0114 D1B2     		uxtb	r1, r2
 971:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1098              		.loc 1 971 0
 1099 0116 114A     		ldr	r2, .L62+12
 1100 0118 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
 970:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1101              		.loc 1 970 0
 1102 011c D2B2     		uxtb	r2, r2
 1103 011e 0A43     		orrs	r2, r2, r1
 1104 0120 D2B2     		uxtb	r2, r2
 1105 0122 D2B2     		uxtb	r2, r2
 1106 0124 1A70     		strb	r2, [r3]
 1107              	.L59:
 972:.\Generated_Source\PSoC5/cyPm.c ****     }
 973:.\Generated_Source\PSoC5/cyPm.c **** 
 974:.\Generated_Source\PSoC5/cyPm.c **** 
 975:.\Generated_Source\PSoC5/cyPm.c ****     /*******************************************************************
 976:.\Generated_Source\PSoC5/cyPm.c ****     * Do not use merge region below unless any component datasheet
 977:.\Generated_Source\PSoC5/cyPm.c ****     * suggest to do so.
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 38


 978:.\Generated_Source\PSoC5/cyPm.c ****     *******************************************************************/
 979:.\Generated_Source\PSoC5/cyPm.c ****     /* `#START CY_PM_JUST_AFTER_WAKEUP_FROM_SLEEP` */
 980:.\Generated_Source\PSoC5/cyPm.c **** 
 981:.\Generated_Source\PSoC5/cyPm.c ****     /* `#END` */
 982:.\Generated_Source\PSoC5/cyPm.c **** 
 983:.\Generated_Source\PSoC5/cyPm.c **** 
 984:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore hardware configuration */
 985:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1108              		.loc 1 985 0
 1109 0126 FFF7FEFF 		bl	CyPmHibSlpRestore
 986:.\Generated_Source\PSoC5/cyPm.c **** 
 987:.\Generated_Source\PSoC5/cyPm.c **** 
 988:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable hardware buzz, if it was previously enabled */
 989:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
 990:.\Generated_Source\PSoC5/cyPm.c **** 
 991:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_RESET_CR1_REG & (CY_PM_RESET_CR1_HVIA_EN |
 992:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_RESET_CR1_LVIA_EN | CY_PM_RESET_CR1_LVID_EN)))
 993:.\Generated_Source\PSoC5/cyPm.c ****         {
 994:.\Generated_Source\PSoC5/cyPm.c ****             if(CYDEV_CHIP_REV_ACTUAL >= 5u)
 995:.\Generated_Source\PSoC5/cyPm.c ****             {
 996:.\Generated_Source\PSoC5/cyPm.c ****                 if (CY_PM_DISABLED == cyPmBackup.hardwareBuzz)
 997:.\Generated_Source\PSoC5/cyPm.c ****                 {
 998:.\Generated_Source\PSoC5/cyPm.c ****                     CY_PM_PWRSYS_WAKE_TR2_REG &= (uint8)(~CY_PM_PWRSYS_WAKE_TR2_EN_BUZZ);
 999:.\Generated_Source\PSoC5/cyPm.c ****                 }
1000:.\Generated_Source\PSoC5/cyPm.c ****             }
1001:.\Generated_Source\PSoC5/cyPm.c ****         }
1002:.\Generated_Source\PSoC5/cyPm.c **** 
1003:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1004:.\Generated_Source\PSoC5/cyPm.c **** 
1005:.\Generated_Source\PSoC5/cyPm.c **** 
1006:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1007:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1110              		.loc 1 1007 0
 1111 012a 0B4B     		ldr	r3, .L62+8
 1112 012c 0B4A     		ldr	r2, .L62+12
 1113 012e 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1114 0130 1A70     		strb	r2, [r3]
1008:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1115              		.loc 1 1008 0
 1116 0132 0B4B     		ldr	r3, .L62+16
 1117 0134 094A     		ldr	r2, .L62+12
 1118 0136 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1119 0138 1A70     		strb	r2, [r3]
1009:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1120              		.loc 1 1009 0
 1121 013a 0A4B     		ldr	r3, .L62+20
 1122 013c 074A     		ldr	r2, .L62+12
 1123 013e 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 1124 0140 1A70     		strb	r2, [r3]
1010:.\Generated_Source\PSoC5/cyPm.c **** 
1011:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1012:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1125              		.loc 1 1012 0
 1126 0142 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1127 0144 1846     		mov	r0, r3
 1128 0146 FFF7FEFF 		bl	CyExitCriticalSection
 1129              	.L52:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 39


1013:.\Generated_Source\PSoC5/cyPm.c **** }
 1130              		.loc 1 1013 0
 1131 014a 1037     		adds	r7, r7, #16
 1132 014c BD46     		mov	sp, r7
 1133              		@ sp needed
 1134 014e 80BD     		pop	{r7, pc}
 1135              	.L63:
 1136              		.align	2
 1137              	.L62:
 1138 0150 93430040 		.word	1073759123
 1139 0154 83460040 		.word	1073759875
 1140 0158 98430040 		.word	1073759128
 1141 015c 00000000 		.word	cyPmBackup
 1142 0160 99430040 		.word	1073759129
 1143 0164 9A430040 		.word	1073759130
 1144 0168 00420040 		.word	1073758720
 1145              		.cfi_endproc
 1146              	.LFE3:
 1147              		.size	CyPmSleep, .-CyPmSleep
 1148              		.section	.text.CyPmHibernate,"ax",%progbits
 1149              		.align	2
 1150              		.global	CyPmHibernate
 1151              		.thumb
 1152              		.thumb_func
 1153              		.type	CyPmHibernate, %function
 1154              	CyPmHibernate:
 1155              	.LFB4:
1014:.\Generated_Source\PSoC5/cyPm.c **** 
1015:.\Generated_Source\PSoC5/cyPm.c **** 
1016:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1017:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibernate
1018:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1019:.\Generated_Source\PSoC5/cyPm.c **** *
1020:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1021:.\Generated_Source\PSoC5/cyPm.c **** *  Puts the part into the Hibernate state.
1022:.\Generated_Source\PSoC5/cyPm.c **** *
1023:.\Generated_Source\PSoC5/cyPm.c **** *  PSoC 3 and PSoC 5LP:
1024:.\Generated_Source\PSoC5/cyPm.c **** *  Before switching to Hibernate, the current status of the PICU wakeup source
1025:.\Generated_Source\PSoC5/cyPm.c **** *  bit is saved and then set. This configures the device to wake up from the
1026:.\Generated_Source\PSoC5/cyPm.c **** *  PICU. Make sure you have at least one pin configured to generate a PICU
1027:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt. For pin Px.y, the register "PICU_INTTYPE_PICUx_INTTYPEy" controls
1028:.\Generated_Source\PSoC5/cyPm.c **** *  the PICU behavior. In the TRM, this register is "PICU[0..15]_INTTYPE[0..7]."
1029:.\Generated_Source\PSoC5/cyPm.c **** *  In the Pins component datasheet, this register is referred to as the IRQ
1030:.\Generated_Source\PSoC5/cyPm.c **** *  option. Once the wakeup occurs, the PICU wakeup source bit is restored and
1031:.\Generated_Source\PSoC5/cyPm.c **** *  the PSoC returns to the Active state.
1032:.\Generated_Source\PSoC5/cyPm.c **** *
1033:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1034:.\Generated_Source\PSoC5/cyPm.c **** *  None
1035:.\Generated_Source\PSoC5/cyPm.c **** *
1036:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1037:.\Generated_Source\PSoC5/cyPm.c **** *  None
1038:.\Generated_Source\PSoC5/cyPm.c **** *
1039:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1040:.\Generated_Source\PSoC5/cyPm.c **** *  No
1041:.\Generated_Source\PSoC5/cyPm.c **** *
1042:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1043:.\Generated_Source\PSoC5/cyPm.c **** *  Applications must wait 20 us before re-entering hibernate or sleep after
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 40


1044:.\Generated_Source\PSoC5/cyPm.c **** *  waking up from hibernate. The 20 us allows the sleep regulator time to
1045:.\Generated_Source\PSoC5/cyPm.c **** *  stabilize before the next hibernate / sleep event occurs. The 20 us
1046:.\Generated_Source\PSoC5/cyPm.c **** *  requirement begins when the device wakes up. There is no hardware check that
1047:.\Generated_Source\PSoC5/cyPm.c **** *  this requirement is met. The specified delay should be done on ISR entry.
1048:.\Generated_Source\PSoC5/cyPm.c **** *
1049:.\Generated_Source\PSoC5/cyPm.c **** *  After wakeup PICU interrupt occurs, the Pin_ClearInterrupt() (where Pin is
1050:.\Generated_Source\PSoC5/cyPm.c **** *  instance name of the Pins component) function must be called to clear the
1051:.\Generated_Source\PSoC5/cyPm.c **** *  latched pin events to allow proper Hibernate mode entry andd to enable
1052:.\Generated_Source\PSoC5/cyPm.c **** *  detection of future events.
1053:.\Generated_Source\PSoC5/cyPm.c **** *
1054:.\Generated_Source\PSoC5/cyPm.c **** *  The 1 kHz ILO clock is expected to be enabled for PSoC 3 and PSoC 5LP to
1055:.\Generated_Source\PSoC5/cyPm.c **** *  measure Hibernate/Sleep regulator settling time after a reset. The holdoff
1056:.\Generated_Source\PSoC5/cyPm.c **** *  delay is measured using rising edges of the 1 kHz ILO.
1057:.\Generated_Source\PSoC5/cyPm.c **** *
1058:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1059:.\Generated_Source\PSoC5/cyPm.c **** void CyPmHibernate(void) 
1060:.\Generated_Source\PSoC5/cyPm.c **** {
 1156              		.loc 1 1060 0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 8
 1159              		@ frame_needed = 1, uses_anonymous_args = 0
 1160 0000 80B5     		push	{r7, lr}
 1161              		.cfi_def_cfa_offset 8
 1162              		.cfi_offset 7, -8
 1163              		.cfi_offset 14, -4
 1164 0002 82B0     		sub	sp, sp, #8
 1165              		.cfi_def_cfa_offset 16
 1166 0004 00AF     		add	r7, sp, #0
 1167              		.cfi_def_cfa_register 7
1061:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1062:.\Generated_Source\PSoC5/cyPm.c **** 
1063:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current global interrupt enable and disable it */
1064:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1168              		.loc 1 1064 0
 1169 0006 FFF7FEFF 		bl	CyEnterCriticalSection
 1170 000a 0346     		mov	r3, r0
 1171 000c FB71     		strb	r3, [r7, #7]
1065:.\Generated_Source\PSoC5/cyPm.c **** 
1066:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1067:.\Generated_Source\PSoC5/cyPm.c ****         * The Hibernate/Sleep regulator has a settling time after a reset.
1068:.\Generated_Source\PSoC5/cyPm.c ****         * During this time, the system ignores requests to enter Sleep and
1069:.\Generated_Source\PSoC5/cyPm.c ****         * Hibernate modes. The holdoff delay is measured using rising edges of
1070:.\Generated_Source\PSoC5/cyPm.c ****         * the 1 kHz ILO.
1071:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1072:.\Generated_Source\PSoC5/cyPm.c ****         if(0u == (CY_PM_MODE_CSR_REG & CY_PM_MODE_CSR_PWRUP_PULSE_Q))
 1172              		.loc 1 1072 0
 1173 000e 454B     		ldr	r3, .L72
 1174 0010 1B78     		ldrb	r3, [r3]
 1175 0012 DBB2     		uxtb	r3, r3
 1176 0014 03F00803 		and	r3, r3, #8
 1177 0018 002B     		cmp	r3, #0
 1178 001a 29D1     		bne	.L65
1073:.\Generated_Source\PSoC5/cyPm.c ****         {
1074:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable hold off - no action on restore */
1075:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PWRSYS_SLP_TR_REG &= CY_PM_PWRSYS_SLP_TR_HIBSLP_HOLDOFF_MASK;
 1179              		.loc 1 1075 0
 1180 001c 424B     		ldr	r3, .L72+4
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 41


 1181 001e 424A     		ldr	r2, .L72+4
 1182 0020 1278     		ldrb	r2, [r2]
 1183 0022 D2B2     		uxtb	r2, r2
 1184 0024 02F01F02 		and	r2, r2, #31
 1185 0028 D2B2     		uxtb	r2, r2
 1186 002a 1A70     		strb	r2, [r3]
1076:.\Generated_Source\PSoC5/cyPm.c ****         }
1077:.\Generated_Source\PSoC5/cyPm.c ****         else
1078:.\Generated_Source\PSoC5/cyPm.c ****         {
1079:.\Generated_Source\PSoC5/cyPm.c ****             /* Abort, device is not ready for low power mode entry */
1080:.\Generated_Source\PSoC5/cyPm.c **** 
1081:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore global interrupt enable state */
1082:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
1083:.\Generated_Source\PSoC5/cyPm.c **** 
1084:.\Generated_Source\PSoC5/cyPm.c ****             return;
1085:.\Generated_Source\PSoC5/cyPm.c ****         }
1086:.\Generated_Source\PSoC5/cyPm.c **** 
1087:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSaveSet();
 1187              		.loc 1 1087 0
 1188 002c FFF7FEFF 		bl	CyPmHibSaveSet
1088:.\Generated_Source\PSoC5/cyPm.c **** 
1089:.\Generated_Source\PSoC5/cyPm.c **** 
1090:.\Generated_Source\PSoC5/cyPm.c ****     /* Save and enable only wakeup on PICU */
1091:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg0 = CY_PM_WAKEUP_CFG0_REG;
 1189              		.loc 1 1091 0
 1190 0030 3E4B     		ldr	r3, .L72+8
 1191 0032 1B78     		ldrb	r3, [r3]
 1192 0034 DAB2     		uxtb	r2, r3
 1193 0036 3E4B     		ldr	r3, .L72+12
 1194 0038 1A71     		strb	r2, [r3, #4]
1092:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = CY_PM_WAKEUP_PICU;
 1195              		.loc 1 1092 0
 1196 003a 3C4B     		ldr	r3, .L72+8
 1197 003c 0422     		movs	r2, #4
 1198 003e 1A70     		strb	r2, [r3]
1093:.\Generated_Source\PSoC5/cyPm.c **** 
1094:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg1 = CY_PM_WAKEUP_CFG1_REG;
 1199              		.loc 1 1094 0
 1200 0040 3C4B     		ldr	r3, .L72+16
 1201 0042 1B78     		ldrb	r3, [r3]
 1202 0044 DAB2     		uxtb	r2, r3
 1203 0046 3A4B     		ldr	r3, .L72+12
 1204 0048 5A71     		strb	r2, [r3, #5]
1095:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = 0x00u;
 1205              		.loc 1 1095 0
 1206 004a 3A4B     		ldr	r3, .L72+16
 1207 004c 0022     		movs	r2, #0
 1208 004e 1A70     		strb	r2, [r3]
1096:.\Generated_Source\PSoC5/cyPm.c **** 
1097:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupCfg2 = CY_PM_WAKEUP_CFG2_REG;
 1209              		.loc 1 1097 0
 1210 0050 394B     		ldr	r3, .L72+20
 1211 0052 1B78     		ldrb	r3, [r3]
 1212 0054 DAB2     		uxtb	r2, r3
 1213 0056 364B     		ldr	r3, .L72+12
 1214 0058 9A71     		strb	r2, [r3, #6]
1098:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = 0x00u;
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 42


 1215              		.loc 1 1098 0
 1216 005a 374B     		ldr	r3, .L72+20
 1217 005c 0022     		movs	r2, #0
 1218 005e 1A70     		strb	r2, [r3]
1099:.\Generated_Source\PSoC5/cyPm.c **** 
1100:.\Generated_Source\PSoC5/cyPm.c **** 
1101:.\Generated_Source\PSoC5/cyPm.c ****     /* Last moment IMO frequency change */
1102:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK))
 1219              		.loc 1 1102 0
 1220 0060 364B     		ldr	r3, .L72+24
 1221 0062 1B78     		ldrb	r3, [r3]
 1222 0064 DBB2     		uxtb	r3, r3
 1223 0066 03F00703 		and	r3, r3, #7
 1224 006a 002B     		cmp	r3, #0
 1225 006c 0AD1     		bne	.L68
 1226 006e 04E0     		b	.L71
 1227              	.L65:
1082:.\Generated_Source\PSoC5/cyPm.c ****             CyExitCriticalSection(interruptState);
 1228              		.loc 1 1082 0
 1229 0070 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1230 0072 1846     		mov	r0, r3
 1231 0074 FFF7FEFF 		bl	CyExitCriticalSection
1084:.\Generated_Source\PSoC5/cyPm.c ****             return;
 1232              		.loc 1 1084 0
 1233 0078 50E0     		b	.L64
 1234              	.L71:
1103:.\Generated_Source\PSoC5/cyPm.c ****     {
1104:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is 12 MHz */
1105:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_ENABLED;
 1235              		.loc 1 1105 0
 1236 007a 2D4B     		ldr	r3, .L72+12
 1237 007c 0122     		movs	r2, #1
 1238 007e 83F82D20 		strb	r2, [r3, #45]
 1239 0082 14E0     		b	.L69
 1240              	.L68:
1106:.\Generated_Source\PSoC5/cyPm.c ****     }
1107:.\Generated_Source\PSoC5/cyPm.c ****     else
1108:.\Generated_Source\PSoC5/cyPm.c ****     {
1109:.\Generated_Source\PSoC5/cyPm.c ****         /* IMO frequency is not 12 MHz */
1110:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq12Mhz = CY_PM_DISABLED;
 1241              		.loc 1 1110 0
 1242 0084 2A4B     		ldr	r3, .L72+12
 1243 0086 0022     		movs	r2, #0
 1244 0088 83F82D20 		strb	r2, [r3, #45]
1111:.\Generated_Source\PSoC5/cyPm.c **** 
1112:.\Generated_Source\PSoC5/cyPm.c ****         /* Save IMO frequency */
1113:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.imoActFreq = CY_PM_FASTCLK_IMO_CR_REG & CY_PM_FASTCLK_IMO_CR_FREQ_MASK;
 1245              		.loc 1 1113 0
 1246 008c 2B4B     		ldr	r3, .L72+24
 1247 008e 1B78     		ldrb	r3, [r3]
 1248 0090 DBB2     		uxtb	r3, r3
 1249 0092 03F00703 		and	r3, r3, #7
 1250 0096 DAB2     		uxtb	r2, r3
 1251 0098 254B     		ldr	r3, .L72+12
 1252 009a 83F82C20 		strb	r2, [r3, #44]
1114:.\Generated_Source\PSoC5/cyPm.c **** 
1115:.\Generated_Source\PSoC5/cyPm.c ****         /* Set IMO frequency to 12 MHz */
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 43


1116:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG &= ((uint8) (~CY_PM_FASTCLK_IMO_CR_FREQ_MASK));
 1253              		.loc 1 1116 0
 1254 009e 274B     		ldr	r3, .L72+24
 1255 00a0 264A     		ldr	r2, .L72+24
 1256 00a2 1278     		ldrb	r2, [r2]
 1257 00a4 D2B2     		uxtb	r2, r2
 1258 00a6 22F00702 		bic	r2, r2, #7
 1259 00aa D2B2     		uxtb	r2, r2
 1260 00ac 1A70     		strb	r2, [r3]
 1261              	.L69:
1117:.\Generated_Source\PSoC5/cyPm.c ****     }
1118:.\Generated_Source\PSoC5/cyPm.c **** 
1119:.\Generated_Source\PSoC5/cyPm.c **** 
1120:.\Generated_Source\PSoC5/cyPm.c ****     /* Switch to Hibernate Mode */
1121:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_MODE_CSR_REG = (CY_PM_MODE_CSR_REG & ((uint8) (~CY_PM_MODE_CSR_MASK))) | CY_PM_MODE_CSR_H
 1262              		.loc 1 1121 0
 1263 00ae 1D4B     		ldr	r3, .L72
 1264 00b0 1C4A     		ldr	r2, .L72
 1265 00b2 1278     		ldrb	r2, [r2]
 1266 00b4 D2B2     		uxtb	r2, r2
 1267 00b6 22F00702 		bic	r2, r2, #7
 1268 00ba D2B2     		uxtb	r2, r2
 1269 00bc 42F00402 		orr	r2, r2, #4
 1270 00c0 D2B2     		uxtb	r2, r2
 1271 00c2 1A70     		strb	r2, [r3]
1122:.\Generated_Source\PSoC5/cyPm.c **** 
1123:.\Generated_Source\PSoC5/cyPm.c ****     /* Recommended readback. */
1124:.\Generated_Source\PSoC5/cyPm.c ****     (void) CY_PM_MODE_CSR_REG;
 1272              		.loc 1 1124 0
 1273 00c4 174B     		ldr	r3, .L72
 1274 00c6 1B78     		ldrb	r3, [r3]
1125:.\Generated_Source\PSoC5/cyPm.c **** 
1126:.\Generated_Source\PSoC5/cyPm.c ****     /* Two recommended NOPs to get into the mode. */
1127:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1275              		.loc 1 1127 0
 1276              	@ 1127 ".\Generated_Source\PSoC5\cyPm.c" 1
 1277 00c8 00BF     		NOP
 1278              	
 1279              	@ 0 "" 2
1128:.\Generated_Source\PSoC5/cyPm.c ****     CY_NOP;
 1280              		.loc 1 1128 0
 1281              	@ 1128 ".\Generated_Source\PSoC5\cyPm.c" 1
 1282 00ca 00BF     		NOP
 1283              	
 1284              	@ 0 "" 2
1129:.\Generated_Source\PSoC5/cyPm.c **** 
1130:.\Generated_Source\PSoC5/cyPm.c ****     /* Execute WFI instruction (for ARM-based devices only) */
1131:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WFI;
 1285              		.loc 1 1131 0
 1286              	@ 1131 ".\Generated_Source\PSoC5\cyPm.c" 1
 1287 00cc 30BF     		WFI 
 1288              	
 1289              	@ 0 "" 2
1132:.\Generated_Source\PSoC5/cyPm.c **** 
1133:.\Generated_Source\PSoC5/cyPm.c **** 
1134:.\Generated_Source\PSoC5/cyPm.c ****     /* Point of return from Hibernate mode */
1135:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 44


1136:.\Generated_Source\PSoC5/cyPm.c **** 
1137:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore last moment IMO frequency change */
1138:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED != cyPmBackup.imoActFreq12Mhz)
 1290              		.loc 1 1138 0
 1291              		.thumb
 1292 00ce 184B     		ldr	r3, .L72+12
 1293 00d0 93F82D30 		ldrb	r3, [r3, #45]	@ zero_extendqisi2
 1294 00d4 012B     		cmp	r3, #1
 1295 00d6 0FD0     		beq	.L70
1139:.\Generated_Source\PSoC5/cyPm.c ****     {
1140:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1296              		.loc 1 1140 0
 1297 00d8 184B     		ldr	r3, .L72+24
 1298 00da 184A     		ldr	r2, .L72+24
 1299 00dc 1278     		ldrb	r2, [r2]
 1300 00de D2B2     		uxtb	r2, r2
 1301 00e0 D2B2     		uxtb	r2, r2
 1302 00e2 22F00702 		bic	r2, r2, #7
 1303 00e6 D1B2     		uxtb	r1, r2
1141:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.imoActFreq;
 1304              		.loc 1 1141 0
 1305 00e8 114A     		ldr	r2, .L72+12
 1306 00ea 92F82C20 		ldrb	r2, [r2, #44]	@ zero_extendqisi2
1140:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_FASTCLK_IMO_CR_REG  = (CY_PM_FASTCLK_IMO_CR_REG & ((uint8)(~CY_PM_FASTCLK_IMO_CR_FREQ
 1307              		.loc 1 1140 0
 1308 00ee D2B2     		uxtb	r2, r2
 1309 00f0 0A43     		orrs	r2, r2, r1
 1310 00f2 D2B2     		uxtb	r2, r2
 1311 00f4 D2B2     		uxtb	r2, r2
 1312 00f6 1A70     		strb	r2, [r3]
 1313              	.L70:
1142:.\Generated_Source\PSoC5/cyPm.c ****     }
1143:.\Generated_Source\PSoC5/cyPm.c **** 
1144:.\Generated_Source\PSoC5/cyPm.c **** 
1145:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore device for proper Hibernate mode exit*/
1146:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibRestore();
 1314              		.loc 1 1146 0
 1315 00f8 FFF7FEFF 		bl	CyPmHibRestore
1147:.\Generated_Source\PSoC5/cyPm.c **** 
1148:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore current wake up configuration */
1149:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG0_REG = cyPmBackup.wakeupCfg0;
 1316              		.loc 1 1149 0
 1317 00fc 0B4B     		ldr	r3, .L72+8
 1318 00fe 0C4A     		ldr	r2, .L72+12
 1319 0100 1279     		ldrb	r2, [r2, #4]	@ zero_extendqisi2
 1320 0102 1A70     		strb	r2, [r3]
1150:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG1_REG = cyPmBackup.wakeupCfg1;
 1321              		.loc 1 1150 0
 1322 0104 0B4B     		ldr	r3, .L72+16
 1323 0106 0A4A     		ldr	r2, .L72+12
 1324 0108 5279     		ldrb	r2, [r2, #5]	@ zero_extendqisi2
 1325 010a 1A70     		strb	r2, [r3]
1151:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_WAKEUP_CFG2_REG = cyPmBackup.wakeupCfg2;
 1326              		.loc 1 1151 0
 1327 010c 0A4B     		ldr	r3, .L72+20
 1328 010e 084A     		ldr	r2, .L72+12
 1329 0110 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 45


 1330 0112 1A70     		strb	r2, [r3]
1152:.\Generated_Source\PSoC5/cyPm.c **** 
1153:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore global interrupt enable state */
1154:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1331              		.loc 1 1154 0
 1332 0114 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1333 0116 1846     		mov	r0, r3
 1334 0118 FFF7FEFF 		bl	CyExitCriticalSection
 1335              	.L64:
1155:.\Generated_Source\PSoC5/cyPm.c **** }
 1336              		.loc 1 1155 0
 1337 011c 0837     		adds	r7, r7, #8
 1338 011e BD46     		mov	sp, r7
 1339              		@ sp needed
 1340 0120 80BD     		pop	{r7, pc}
 1341              	.L73:
 1342 0122 00BF     		.align	2
 1343              	.L72:
 1344 0124 93430040 		.word	1073759123
 1345 0128 83460040 		.word	1073759875
 1346 012c 98430040 		.word	1073759128
 1347 0130 00000000 		.word	cyPmBackup
 1348 0134 99430040 		.word	1073759129
 1349 0138 9A430040 		.word	1073759130
 1350 013c 00420040 		.word	1073758720
 1351              		.cfi_endproc
 1352              	.LFE4:
 1353              		.size	CyPmHibernate, .-CyPmHibernate
 1354              		.section	.text.CyPmReadStatus,"ax",%progbits
 1355              		.align	2
 1356              		.global	CyPmReadStatus
 1357              		.thumb
 1358              		.thumb_func
 1359              		.type	CyPmReadStatus, %function
 1360              	CyPmReadStatus:
 1361              	.LFB5:
1156:.\Generated_Source\PSoC5/cyPm.c **** 
1157:.\Generated_Source\PSoC5/cyPm.c **** 
1158:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1159:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmReadStatus
1160:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1161:.\Generated_Source\PSoC5/cyPm.c **** *
1162:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1163:.\Generated_Source\PSoC5/cyPm.c **** *  Manages the Power Manager Interrupt Status Register.  This register has the
1164:.\Generated_Source\PSoC5/cyPm.c **** *  interrupt status for the one pulse per second, central timewheel and fast
1165:.\Generated_Source\PSoC5/cyPm.c **** *  timewheel timers.  This hardware register clears on read.  To allow for only
1166:.\Generated_Source\PSoC5/cyPm.c **** *  clearing the bits of interest and preserving the other bits, this function
1167:.\Generated_Source\PSoC5/cyPm.c **** *  uses a shadow register that retains the state.  This function reads the
1168:.\Generated_Source\PSoC5/cyPm.c **** *  status register and ORs that value with the shadow register.  That is the
1169:.\Generated_Source\PSoC5/cyPm.c **** *  value that is returned.  Then the bits in the mask that are set are cleared
1170:.\Generated_Source\PSoC5/cyPm.c **** *  from this value and written back to the shadow register.
1171:.\Generated_Source\PSoC5/cyPm.c **** *
1172:.\Generated_Source\PSoC5/cyPm.c **** *  Note You must call this function within 1 ms (1 clock cycle of the ILO)
1173:.\Generated_Source\PSoC5/cyPm.c **** *  after a CTW event has occurred.
1174:.\Generated_Source\PSoC5/cyPm.c **** *
1175:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1176:.\Generated_Source\PSoC5/cyPm.c **** *  mask: Bits in the shadow register to clear.
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 46


1177:.\Generated_Source\PSoC5/cyPm.c **** *
1178:.\Generated_Source\PSoC5/cyPm.c **** *       Define                      Source
1179:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_FTW_INT                Fast Timewheel
1180:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_CTW_INT                Central Timewheel
1181:.\Generated_Source\PSoC5/cyPm.c **** *  CY_PM_ONEPPS_INT             One Pulse Per Second
1182:.\Generated_Source\PSoC5/cyPm.c **** *
1183:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1184:.\Generated_Source\PSoC5/cyPm.c **** *  Status.  Same bits values as the mask parameter.
1185:.\Generated_Source\PSoC5/cyPm.c **** *
1186:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1187:.\Generated_Source\PSoC5/cyPm.c **** uint8 CyPmReadStatus(uint8 mask) 
1188:.\Generated_Source\PSoC5/cyPm.c **** {
 1362              		.loc 1 1188 0
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 16
 1365              		@ frame_needed = 1, uses_anonymous_args = 0
 1366 0000 80B5     		push	{r7, lr}
 1367              		.cfi_def_cfa_offset 8
 1368              		.cfi_offset 7, -8
 1369              		.cfi_offset 14, -4
 1370 0002 84B0     		sub	sp, sp, #16
 1371              		.cfi_def_cfa_offset 24
 1372 0004 00AF     		add	r7, sp, #0
 1373              		.cfi_def_cfa_register 7
 1374 0006 0346     		mov	r3, r0
 1375 0008 FB71     		strb	r3, [r7, #7]
1189:.\Generated_Source\PSoC5/cyPm.c ****     static uint8 interruptStatus;
1190:.\Generated_Source\PSoC5/cyPm.c ****     uint8 interruptState;
1191:.\Generated_Source\PSoC5/cyPm.c ****     uint8 tmpStatus;
1192:.\Generated_Source\PSoC5/cyPm.c **** 
1193:.\Generated_Source\PSoC5/cyPm.c ****     /* Enter critical section */
1194:.\Generated_Source\PSoC5/cyPm.c ****     interruptState = CyEnterCriticalSection();
 1376              		.loc 1 1194 0
 1377 000a FFF7FEFF 		bl	CyEnterCriticalSection
 1378 000e 0346     		mov	r3, r0
 1379 0010 FB73     		strb	r3, [r7, #15]
1195:.\Generated_Source\PSoC5/cyPm.c **** 
1196:.\Generated_Source\PSoC5/cyPm.c ****     /* Save value of the register, copy it and clear desired bit */
1197:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus |= CY_PM_INT_SR_REG;
 1380              		.loc 1 1197 0
 1381 0012 0F4B     		ldr	r3, .L76
 1382 0014 1B78     		ldrb	r3, [r3]
 1383 0016 DAB2     		uxtb	r2, r3
 1384 0018 0E4B     		ldr	r3, .L76+4
 1385 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1386 001c 1343     		orrs	r3, r3, r2
 1387 001e DAB2     		uxtb	r2, r3
 1388 0020 0C4B     		ldr	r3, .L76+4
 1389 0022 1A70     		strb	r2, [r3]
1198:.\Generated_Source\PSoC5/cyPm.c ****     tmpStatus = interruptStatus;
 1390              		.loc 1 1198 0
 1391 0024 0B4B     		ldr	r3, .L76+4
 1392 0026 1B78     		ldrb	r3, [r3]
 1393 0028 BB73     		strb	r3, [r7, #14]
1199:.\Generated_Source\PSoC5/cyPm.c ****     interruptStatus &= ((uint8)(~mask));
 1394              		.loc 1 1199 0
 1395 002a FB79     		ldrb	r3, [r7, #7]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 47


 1396 002c DB43     		mvns	r3, r3
 1397 002e DAB2     		uxtb	r2, r3
 1398 0030 084B     		ldr	r3, .L76+4
 1399 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1400 0034 1340     		ands	r3, r3, r2
 1401 0036 DAB2     		uxtb	r2, r3
 1402 0038 064B     		ldr	r3, .L76+4
 1403 003a 1A70     		strb	r2, [r3]
1200:.\Generated_Source\PSoC5/cyPm.c **** 
1201:.\Generated_Source\PSoC5/cyPm.c ****     /* Exit critical section */
1202:.\Generated_Source\PSoC5/cyPm.c ****     CyExitCriticalSection(interruptState);
 1404              		.loc 1 1202 0
 1405 003c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 1406 003e 1846     		mov	r0, r3
 1407 0040 FFF7FEFF 		bl	CyExitCriticalSection
1203:.\Generated_Source\PSoC5/cyPm.c **** 
1204:.\Generated_Source\PSoC5/cyPm.c ****     return(tmpStatus);
 1408              		.loc 1 1204 0
 1409 0044 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
1205:.\Generated_Source\PSoC5/cyPm.c **** }
 1410              		.loc 1 1205 0
 1411 0046 1846     		mov	r0, r3
 1412 0048 1037     		adds	r7, r7, #16
 1413 004a BD46     		mov	sp, r7
 1414              		@ sp needed
 1415 004c 80BD     		pop	{r7, pc}
 1416              	.L77:
 1417 004e 00BF     		.align	2
 1418              	.L76:
 1419 0050 90430040 		.word	1073759120
 1420 0054 42000000 		.word	interruptStatus.4800
 1421              		.cfi_endproc
 1422              	.LFE5:
 1423              		.size	CyPmReadStatus, .-CyPmReadStatus
 1424              		.section	.text.CyPmHibSaveSet,"ax",%progbits
 1425              		.align	2
 1426              		.thumb
 1427              		.thumb_func
 1428              		.type	CyPmHibSaveSet, %function
 1429              	CyPmHibSaveSet:
 1430              	.LFB6:
1206:.\Generated_Source\PSoC5/cyPm.c **** 
1207:.\Generated_Source\PSoC5/cyPm.c **** 
1208:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1209:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSaveSet
1210:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1211:.\Generated_Source\PSoC5/cyPm.c **** *
1212:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1213:.\Generated_Source\PSoC5/cyPm.c **** *  Prepare device for proper Hibernate low power mode entry:
1214:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables I2C backup regulator
1215:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves ILO power down mode state and enable it
1216:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves state of 1 kHz and 100 kHz ILO and disable them
1217:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables sleep regulator and shorts vccd to vpwrsleep
1218:.\Generated_Source\PSoC5/cyPm.c **** *  - Save LVI/HVI configuration and disable them - CyPmHviLviSaveDisable()
1219:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveSet() function is called
1220:.\Generated_Source\PSoC5/cyPm.c **** *
1221:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 48


1222:.\Generated_Source\PSoC5/cyPm.c **** *  None
1223:.\Generated_Source\PSoC5/cyPm.c **** *
1224:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1225:.\Generated_Source\PSoC5/cyPm.c **** *  None
1226:.\Generated_Source\PSoC5/cyPm.c **** *
1227:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1228:.\Generated_Source\PSoC5/cyPm.c **** *  No
1229:.\Generated_Source\PSoC5/cyPm.c **** *
1230:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1231:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSaveSet(void) 
1232:.\Generated_Source\PSoC5/cyPm.c **** {
 1431              		.loc 1 1232 0
 1432              		.cfi_startproc
 1433              		@ args = 0, pretend = 0, frame = 0
 1434              		@ frame_needed = 1, uses_anonymous_args = 0
 1435 0000 80B5     		push	{r7, lr}
 1436              		.cfi_def_cfa_offset 8
 1437              		.cfi_offset 7, -8
 1438              		.cfi_offset 14, -4
 1439 0002 00AF     		add	r7, sp, #0
 1440              		.cfi_def_cfa_register 7
1233:.\Generated_Source\PSoC5/cyPm.c ****     /* I2C backup reg must be off when the sleep regulator is unavailable */
1234:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_PWRSYS_CR1_REG & CY_PM_PWRSYS_CR1_I2CREG_BACKUP))
 1441              		.loc 1 1234 0
 1442 0004 2D4B     		ldr	r3, .L82
 1443 0006 1B78     		ldrb	r3, [r3]
 1444 0008 DBB2     		uxtb	r3, r3
 1445 000a 03F00403 		and	r3, r3, #4
 1446 000e 002B     		cmp	r3, #0
 1447 0010 07D0     		beq	.L79
1235:.\Generated_Source\PSoC5/cyPm.c ****     {
1236:.\Generated_Source\PSoC5/cyPm.c ****         /***********************************************************************
1237:.\Generated_Source\PSoC5/cyPm.c ****         * If I2C backup regulator is enabled, all the fixed-function registers
1238:.\Generated_Source\PSoC5/cyPm.c ****         * store their values while device is in low power mode, otherwise their
1239:.\Generated_Source\PSoC5/cyPm.c ****         * configuration is lost. The I2C API makes a decision to restore or not
1240:.\Generated_Source\PSoC5/cyPm.c ****         * to restore I2C registers based on this. If this regulator will be
1241:.\Generated_Source\PSoC5/cyPm.c ****         * disabled and then enabled, I2C API will suppose that I2C block
1242:.\Generated_Source\PSoC5/cyPm.c ****         * registers preserved their values, while this is not true. So, the
1243:.\Generated_Source\PSoC5/cyPm.c ****         * backup regulator is disabled. The I2C sleep APIs is responsible for
1244:.\Generated_Source\PSoC5/cyPm.c ****         * restoration.
1245:.\Generated_Source\PSoC5/cyPm.c ****         ***********************************************************************/
1246:.\Generated_Source\PSoC5/cyPm.c **** 
1247:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable I2C backup register */
1248:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_CR1_REG &= ((uint8)(~CY_PM_PWRSYS_CR1_I2CREG_BACKUP));
 1448              		.loc 1 1248 0
 1449 0012 2A4B     		ldr	r3, .L82
 1450 0014 294A     		ldr	r2, .L82
 1451 0016 1278     		ldrb	r2, [r2]
 1452 0018 D2B2     		uxtb	r2, r2
 1453 001a 22F00402 		bic	r2, r2, #4
 1454 001e D2B2     		uxtb	r2, r2
 1455 0020 1A70     		strb	r2, [r3]
 1456              	.L79:
1249:.\Generated_Source\PSoC5/cyPm.c ****     }
1250:.\Generated_Source\PSoC5/cyPm.c **** 
1251:.\Generated_Source\PSoC5/cyPm.c **** 
1252:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current ILO power mode and ensure low power mode */
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 49


1253:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.iloPowerMode = CyILO_SetPowerMode(CY_PM_POWERDOWN_MODE);
 1457              		.loc 1 1253 0
 1458 0022 0120     		movs	r0, #1
 1459 0024 FFF7FEFF 		bl	CyILO_SetPowerMode
 1460 0028 0346     		mov	r3, r0
 1461 002a 1A46     		mov	r2, r3
 1462 002c 244B     		ldr	r3, .L82+4
 1463 002e 1A70     		strb	r2, [r3]
1254:.\Generated_Source\PSoC5/cyPm.c **** 
1255:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 1kHz ILO enable state. Disabled automatically. */
1256:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1464              		.loc 1 1256 0
 1465 0030 244B     		ldr	r3, .L82+8
 1466 0032 1B78     		ldrb	r3, [r3]
 1467 0034 DBB2     		uxtb	r3, r3
 1468 0036 03F00203 		and	r3, r3, #2
1257:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1469              		.loc 1 1257 0
 1470 003a 002B     		cmp	r3, #0
 1471 003c 0CBF     		ite	eq
 1472 003e 0023     		moveq	r3, #0
 1473 0040 0123     		movne	r3, #1
 1474 0042 DBB2     		uxtb	r3, r3
 1475 0044 1A46     		mov	r2, r3
1256:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo1kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_1K)) ?
 1476              		.loc 1 1256 0
 1477 0046 1E4B     		ldr	r3, .L82+4
 1478 0048 5A70     		strb	r2, [r3, #1]
1258:.\Generated_Source\PSoC5/cyPm.c **** 
1259:.\Generated_Source\PSoC5/cyPm.c ****     /* Save current 100kHz ILO enable state. Disabled automatically. */
1260:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1479              		.loc 1 1260 0
 1480 004a 1E4B     		ldr	r3, .L82+8
 1481 004c 1B78     		ldrb	r3, [r3]
 1482 004e DBB2     		uxtb	r3, r3
 1483 0050 03F00403 		and	r3, r3, #4
1261:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_DISABLED : CY_PM_ENABLED;
 1484              		.loc 1 1261 0
 1485 0054 002B     		cmp	r3, #0
 1486 0056 0CBF     		ite	eq
 1487 0058 0023     		moveq	r3, #0
 1488 005a 0123     		movne	r3, #1
 1489 005c DBB2     		uxtb	r3, r3
 1490 005e 1A46     		mov	r2, r3
1260:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.ilo100kEnable = (0u == (CY_PM_SLOWCLK_ILO_CR0_REG & CY_PM_ILO_CR0_EN_100K)) ?
 1491              		.loc 1 1260 0
 1492 0060 174B     		ldr	r3, .L82+4
 1493 0062 9A70     		strb	r2, [r3, #2]
1262:.\Generated_Source\PSoC5/cyPm.c **** 
1263:.\Generated_Source\PSoC5/cyPm.c **** 
1264:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable the sleep regulator and shorts vccd to vpwrsleep */
1265:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_PWRSYS_SLP_TR_REG & CY_PM_PWRSYS_SLP_TR_BYPASS))
 1494              		.loc 1 1265 0
 1495 0064 184B     		ldr	r3, .L82+12
 1496 0066 1B78     		ldrb	r3, [r3]
 1497 0068 DBB2     		uxtb	r3, r3
 1498 006a 03F01003 		and	r3, r3, #16
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 50


 1499 006e 002B     		cmp	r3, #0
 1500 0070 0BD1     		bne	.L80
1266:.\Generated_Source\PSoC5/cyPm.c ****     {
1267:.\Generated_Source\PSoC5/cyPm.c ****         /* Save current bypass state */
1268:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_DISABLED;
 1501              		.loc 1 1268 0
 1502 0072 134B     		ldr	r3, .L82+4
 1503 0074 0022     		movs	r2, #0
 1504 0076 DA70     		strb	r2, [r3, #3]
1269:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG |= CY_PM_PWRSYS_SLP_TR_BYPASS;
 1505              		.loc 1 1269 0
 1506 0078 134B     		ldr	r3, .L82+12
 1507 007a 134A     		ldr	r2, .L82+12
 1508 007c 1278     		ldrb	r2, [r2]
 1509 007e D2B2     		uxtb	r2, r2
 1510 0080 42F01002 		orr	r2, r2, #16
 1511 0084 D2B2     		uxtb	r2, r2
 1512 0086 1A70     		strb	r2, [r3]
 1513 0088 02E0     		b	.L81
 1514              	.L80:
1270:.\Generated_Source\PSoC5/cyPm.c ****     }
1271:.\Generated_Source\PSoC5/cyPm.c ****     else
1272:.\Generated_Source\PSoC5/cyPm.c ****     {
1273:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.slpTrBypass = CY_PM_ENABLED;
 1515              		.loc 1 1273 0
 1516 008a 0D4B     		ldr	r3, .L82+4
 1517 008c 0122     		movs	r2, #1
 1518 008e DA70     		strb	r2, [r3, #3]
 1519              	.L81:
1274:.\Generated_Source\PSoC5/cyPm.c ****     }
1275:.\Generated_Source\PSoC5/cyPm.c **** 
1276:.\Generated_Source\PSoC5/cyPm.c ****     /* LPCOMPs are always enabled (even when BOTH ext_vccd=1 and ext_vcca=1)*/
1277:.\Generated_Source\PSoC5/cyPm.c **** 
1278:.\Generated_Source\PSoC5/cyPm.c **** 
1279:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1280:.\Generated_Source\PSoC5/cyPm.c ****     * LVI/HVI must be disabled in Hibernate
1281:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1282:.\Generated_Source\PSoC5/cyPm.c **** 
1283:.\Generated_Source\PSoC5/cyPm.c ****     /* Save LVI/HVI configuration and disable them */
1284:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviSaveDisable();
 1520              		.loc 1 1284 0
 1521 0090 FFF7FEFF 		bl	CyPmHviLviSaveDisable
1285:.\Generated_Source\PSoC5/cyPm.c **** 
1286:.\Generated_Source\PSoC5/cyPm.c **** 
1287:.\Generated_Source\PSoC5/cyPm.c ****     /* Make the same preparations for Hibernate and Sleep modes */
1288:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpSaveSet();
 1522              		.loc 1 1288 0
 1523 0094 FFF7FEFF 		bl	CyPmHibSlpSaveSet
1289:.\Generated_Source\PSoC5/cyPm.c **** 
1290:.\Generated_Source\PSoC5/cyPm.c **** 
1291:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1292:.\Generated_Source\PSoC5/cyPm.c ****     * Save and set power mode wakeup trim registers
1293:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1294:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim0 = CY_PM_PWRSYS_WAKE_TR0_REG;
 1524              		.loc 1 1294 0
 1525 0098 0C4B     		ldr	r3, .L82+16
 1526 009a 1B78     		ldrb	r3, [r3]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 51


 1527 009c DAB2     		uxtb	r2, r3
 1528 009e 084B     		ldr	r3, .L82+4
 1529 00a0 DA71     		strb	r2, [r3, #7]
1295:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.wakeupTrim1 = CY_PM_PWRSYS_WAKE_TR1_REG;
 1530              		.loc 1 1295 0
 1531 00a2 0B4B     		ldr	r3, .L82+20
 1532 00a4 1B78     		ldrb	r3, [r3]
 1533 00a6 DAB2     		uxtb	r2, r3
 1534 00a8 054B     		ldr	r3, .L82+4
 1535 00aa 1A72     		strb	r2, [r3, #8]
1296:.\Generated_Source\PSoC5/cyPm.c **** 
1297:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = CY_PM_PWRSYS_WAKE_TR0;
 1536              		.loc 1 1297 0
 1537 00ac 074B     		ldr	r3, .L82+16
 1538 00ae FF22     		movs	r2, #255
 1539 00b0 1A70     		strb	r2, [r3]
1298:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = CY_PM_PWRSYS_WAKE_TR1;
 1540              		.loc 1 1298 0
 1541 00b2 074B     		ldr	r3, .L82+20
 1542 00b4 B022     		movs	r2, #176
 1543 00b6 1A70     		strb	r2, [r3]
1299:.\Generated_Source\PSoC5/cyPm.c **** }
 1544              		.loc 1 1299 0
 1545 00b8 80BD     		pop	{r7, pc}
 1546              	.L83:
 1547 00ba 00BF     		.align	2
 1548              	.L82:
 1549 00bc 31430040 		.word	1073759025
 1550 00c0 00000000 		.word	cyPmBackup
 1551 00c4 00430040 		.word	1073758976
 1552 00c8 83460040 		.word	1073759875
 1553 00cc 85460040 		.word	1073759877
 1554 00d0 86460040 		.word	1073759878
 1555              		.cfi_endproc
 1556              	.LFE6:
 1557              		.size	CyPmHibSaveSet, .-CyPmHibSaveSet
 1558              		.section	.text.CyPmHibRestore,"ax",%progbits
 1559              		.align	2
 1560              		.thumb
 1561              		.thumb_func
 1562              		.type	CyPmHibRestore, %function
 1563              	CyPmHibRestore:
 1564              	.LFB7:
1300:.\Generated_Source\PSoC5/cyPm.c **** 
1301:.\Generated_Source\PSoC5/cyPm.c **** 
1302:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1303:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibRestore
1304:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1305:.\Generated_Source\PSoC5/cyPm.c **** *
1306:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1307:.\Generated_Source\PSoC5/cyPm.c **** *  Restore device for proper Hibernate mode exit:
1308:.\Generated_Source\PSoC5/cyPm.c **** *  - Restore LVI/HVI configuration - call CyPmHviLviRestore()
1309:.\Generated_Source\PSoC5/cyPm.c **** *  - CyPmHibSlpSaveRestore() function is called
1310:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores ILO power down mode state and enable it
1311:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores state of 1 kHz and 100 kHz ILO and disable them
1312:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores sleep regulator settings
1313:.\Generated_Source\PSoC5/cyPm.c **** *
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 52


1314:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1315:.\Generated_Source\PSoC5/cyPm.c **** *  None
1316:.\Generated_Source\PSoC5/cyPm.c **** *
1317:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1318:.\Generated_Source\PSoC5/cyPm.c **** *  None
1319:.\Generated_Source\PSoC5/cyPm.c **** *
1320:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1321:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibRestore(void) 
1322:.\Generated_Source\PSoC5/cyPm.c **** {
 1565              		.loc 1 1322 0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 0
 1568              		@ frame_needed = 1, uses_anonymous_args = 0
 1569 0000 80B5     		push	{r7, lr}
 1570              		.cfi_def_cfa_offset 8
 1571              		.cfi_offset 7, -8
 1572              		.cfi_offset 14, -4
 1573 0002 00AF     		add	r7, sp, #0
 1574              		.cfi_def_cfa_register 7
1323:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1324:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHviLviRestore();
 1575              		.loc 1 1324 0
 1576 0004 FFF7FEFF 		bl	CyPmHviLviRestore
1325:.\Generated_Source\PSoC5/cyPm.c **** 
1326:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore the same configuration for Hibernate and Sleep modes */
1327:.\Generated_Source\PSoC5/cyPm.c ****     CyPmHibSlpRestore();
 1577              		.loc 1 1327 0
 1578 0008 FFF7FEFF 		bl	CyPmHibSlpRestore
1328:.\Generated_Source\PSoC5/cyPm.c **** 
1329:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 1kHz ILO enable state */
1330:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo1kEnable)
 1579              		.loc 1 1330 0
 1580 000c 124B     		ldr	r3, .L88
 1581 000e 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1582 0010 012B     		cmp	r3, #1
 1583 0012 01D1     		bne	.L85
1331:.\Generated_Source\PSoC5/cyPm.c ****     {
1332:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 1kHz ILO */
1333:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start1K();
 1584              		.loc 1 1333 0
 1585 0014 FFF7FEFF 		bl	CyILO_Start1K
 1586              	.L85:
1334:.\Generated_Source\PSoC5/cyPm.c ****     }
1335:.\Generated_Source\PSoC5/cyPm.c **** 
1336:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore 100kHz ILO enable state */
1337:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.ilo100kEnable)
 1587              		.loc 1 1337 0
 1588 0018 0F4B     		ldr	r3, .L88
 1589 001a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 1590 001c 012B     		cmp	r3, #1
 1591 001e 01D1     		bne	.L86
1338:.\Generated_Source\PSoC5/cyPm.c ****     {
1339:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 100kHz ILO */
1340:.\Generated_Source\PSoC5/cyPm.c ****         CyILO_Start100K();
 1592              		.loc 1 1340 0
 1593 0020 FFF7FEFF 		bl	CyILO_Start100K
 1594              	.L86:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 53


1341:.\Generated_Source\PSoC5/cyPm.c ****     }
1342:.\Generated_Source\PSoC5/cyPm.c **** 
1343:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore ILO power mode */
1344:.\Generated_Source\PSoC5/cyPm.c ****     (void) CyILO_SetPowerMode(cyPmBackup.iloPowerMode);
 1595              		.loc 1 1344 0
 1596 0024 0C4B     		ldr	r3, .L88
 1597 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1598 0028 1846     		mov	r0, r3
 1599 002a FFF7FEFF 		bl	CyILO_SetPowerMode
1345:.\Generated_Source\PSoC5/cyPm.c **** 
1346:.\Generated_Source\PSoC5/cyPm.c **** 
1347:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_DISABLED == cyPmBackup.slpTrBypass)
 1600              		.loc 1 1347 0
 1601 002e 0A4B     		ldr	r3, .L88
 1602 0030 DB78     		ldrb	r3, [r3, #3]	@ zero_extendqisi2
 1603 0032 002B     		cmp	r3, #0
 1604 0034 07D1     		bne	.L87
1348:.\Generated_Source\PSoC5/cyPm.c ****     {
1349:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the sleep regulator */
1350:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_PWRSYS_SLP_TR_REG &= ((uint8)(~CY_PM_PWRSYS_SLP_TR_BYPASS));
 1605              		.loc 1 1350 0
 1606 0036 094B     		ldr	r3, .L88+4
 1607 0038 084A     		ldr	r2, .L88+4
 1608 003a 1278     		ldrb	r2, [r2]
 1609 003c D2B2     		uxtb	r2, r2
 1610 003e 22F01002 		bic	r2, r2, #16
 1611 0042 D2B2     		uxtb	r2, r2
 1612 0044 1A70     		strb	r2, [r3]
 1613              	.L87:
1351:.\Generated_Source\PSoC5/cyPm.c ****     }
1352:.\Generated_Source\PSoC5/cyPm.c **** 
1353:.\Generated_Source\PSoC5/cyPm.c **** 
1354:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1355:.\Generated_Source\PSoC5/cyPm.c ****     * Restore power mode wakeup trim registers
1356:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1357:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR0_REG = cyPmBackup.wakeupTrim0;
 1614              		.loc 1 1357 0
 1615 0046 064B     		ldr	r3, .L88+8
 1616 0048 034A     		ldr	r2, .L88
 1617 004a D279     		ldrb	r2, [r2, #7]	@ zero_extendqisi2
 1618 004c 1A70     		strb	r2, [r3]
1358:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_PWRSYS_WAKE_TR1_REG = cyPmBackup.wakeupTrim1;
 1619              		.loc 1 1358 0
 1620 004e 054B     		ldr	r3, .L88+12
 1621 0050 014A     		ldr	r2, .L88
 1622 0052 127A     		ldrb	r2, [r2, #8]	@ zero_extendqisi2
 1623 0054 1A70     		strb	r2, [r3]
1359:.\Generated_Source\PSoC5/cyPm.c **** }
 1624              		.loc 1 1359 0
 1625 0056 80BD     		pop	{r7, pc}
 1626              	.L89:
 1627              		.align	2
 1628              	.L88:
 1629 0058 00000000 		.word	cyPmBackup
 1630 005c 83460040 		.word	1073759875
 1631 0060 85460040 		.word	1073759877
 1632 0064 86460040 		.word	1073759878
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 54


 1633              		.cfi_endproc
 1634              	.LFE7:
 1635              		.size	CyPmHibRestore, .-CyPmHibRestore
 1636              		.section	.text.CyPmCtwSetInterval,"ax",%progbits
 1637              		.align	2
 1638              		.global	CyPmCtwSetInterval
 1639              		.thumb
 1640              		.thumb_func
 1641              		.type	CyPmCtwSetInterval, %function
 1642              	CyPmCtwSetInterval:
 1643              	.LFB8:
1360:.\Generated_Source\PSoC5/cyPm.c **** 
1361:.\Generated_Source\PSoC5/cyPm.c **** 
1362:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1363:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmCtwSetInterval
1364:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1365:.\Generated_Source\PSoC5/cyPm.c **** *
1366:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1367:.\Generated_Source\PSoC5/cyPm.c **** *  Performs CTW configuration:
1368:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables CTW interrupt
1369:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1 kHz ILO
1370:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets new CTW interval
1371:.\Generated_Source\PSoC5/cyPm.c **** *
1372:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1373:.\Generated_Source\PSoC5/cyPm.c **** *  ctwInterval: the CTW interval to be set.
1374:.\Generated_Source\PSoC5/cyPm.c **** *
1375:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1376:.\Generated_Source\PSoC5/cyPm.c **** *  None
1377:.\Generated_Source\PSoC5/cyPm.c **** *
1378:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1379:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 1 KHz clock and leaves it enabled.
1380:.\Generated_Source\PSoC5/cyPm.c **** *
1381:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1382:.\Generated_Source\PSoC5/cyPm.c **** void CyPmCtwSetInterval(uint8 ctwInterval) 
1383:.\Generated_Source\PSoC5/cyPm.c **** {
 1644              		.loc 1 1383 0
 1645              		.cfi_startproc
 1646              		@ args = 0, pretend = 0, frame = 8
 1647              		@ frame_needed = 1, uses_anonymous_args = 0
 1648 0000 80B5     		push	{r7, lr}
 1649              		.cfi_def_cfa_offset 8
 1650              		.cfi_offset 7, -8
 1651              		.cfi_offset 14, -4
 1652 0002 82B0     		sub	sp, sp, #8
 1653              		.cfi_def_cfa_offset 16
 1654 0004 00AF     		add	r7, sp, #0
 1655              		.cfi_def_cfa_register 7
 1656 0006 0346     		mov	r3, r0
 1657 0008 FB71     		strb	r3, [r7, #7]
1384:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable CTW interrupt enable */
1385:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_IE));
 1658              		.loc 1 1385 0
 1659 000a 1F4B     		ldr	r3, .L95
 1660 000c 1E4A     		ldr	r2, .L95
 1661 000e 1278     		ldrb	r2, [r2]
 1662 0010 D2B2     		uxtb	r2, r2
 1663 0012 22F00802 		bic	r2, r2, #8
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 55


 1664 0016 D2B2     		uxtb	r2, r2
 1665 0018 1A70     		strb	r2, [r3]
1386:.\Generated_Source\PSoC5/cyPm.c **** 
1387:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1kHz ILO (required for CTW operation) */
1388:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start1K();
 1666              		.loc 1 1388 0
 1667 001a FFF7FEFF 		bl	CyILO_Start1K
1389:.\Generated_Source\PSoC5/cyPm.c **** 
1390:.\Generated_Source\PSoC5/cyPm.c ****     /* Interval could be set only while CTW is disabled */
1391:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_CTW_EN))
 1668              		.loc 1 1391 0
 1669 001e 1A4B     		ldr	r3, .L95
 1670 0020 1B78     		ldrb	r3, [r3]
 1671 0022 DBB2     		uxtb	r3, r3
 1672 0024 03F00403 		and	r3, r3, #4
 1673 0028 002B     		cmp	r3, #0
 1674 002a 19D0     		beq	.L91
1392:.\Generated_Source\PSoC5/cyPm.c ****     {
1393:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1394:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1675              		.loc 1 1394 0
 1676 002c 174B     		ldr	r3, .L95+4
 1677 002e 1B78     		ldrb	r3, [r3]
 1678 0030 DBB2     		uxtb	r3, r3
 1679 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1680 0034 9A42     		cmp	r2, r3
 1681 0036 24D0     		beq	.L90
1395:.\Generated_Source\PSoC5/cyPm.c ****         {
1396:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1397:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_CTW_EN));
 1682              		.loc 1 1397 0
 1683 0038 134B     		ldr	r3, .L95
 1684 003a 134A     		ldr	r2, .L95
 1685 003c 1278     		ldrb	r2, [r2]
 1686 003e D2B2     		uxtb	r2, r2
 1687 0040 22F00402 		bic	r2, r2, #4
 1688 0044 D2B2     		uxtb	r2, r2
 1689 0046 1A70     		strb	r2, [r3]
1398:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1690              		.loc 1 1398 0
 1691 0048 104B     		ldr	r3, .L95+4
 1692 004a FA79     		ldrb	r2, [r7, #7]
 1693 004c 1A70     		strb	r2, [r3]
1399:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1694              		.loc 1 1399 0
 1695 004e 0E4B     		ldr	r3, .L95
 1696 0050 0D4A     		ldr	r2, .L95
 1697 0052 1278     		ldrb	r2, [r2]
 1698 0054 D2B2     		uxtb	r2, r2
 1699 0056 42F00402 		orr	r2, r2, #4
 1700 005a D2B2     		uxtb	r2, r2
 1701 005c 1A70     		strb	r2, [r3]
 1702 005e 10E0     		b	.L90
 1703              	.L91:
1400:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1401:.\Generated_Source\PSoC5/cyPm.c ****     }
1402:.\Generated_Source\PSoC5/cyPm.c ****     else
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 56


1403:.\Generated_Source\PSoC5/cyPm.c ****     {
1404:.\Generated_Source\PSoC5/cyPm.c ****         /* Set CTW interval if needed */
1405:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG1_REG != ctwInterval)
 1704              		.loc 1 1405 0
 1705 0060 0A4B     		ldr	r3, .L95+4
 1706 0062 1B78     		ldrb	r3, [r3]
 1707 0064 DBB2     		uxtb	r3, r3
 1708 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1709 0068 9A42     		cmp	r2, r3
 1710 006a 02D0     		beq	.L94
1406:.\Generated_Source\PSoC5/cyPm.c ****         {
1407:.\Generated_Source\PSoC5/cyPm.c ****             /* Set the new CTW interval. Could be changed if CTW is disabled */
1408:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG1_REG = ctwInterval;
 1711              		.loc 1 1408 0
 1712 006c 074B     		ldr	r3, .L95+4
 1713 006e FA79     		ldrb	r2, [r7, #7]
 1714 0070 1A70     		strb	r2, [r3]
 1715              	.L94:
1409:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1410:.\Generated_Source\PSoC5/cyPm.c **** 
1411:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the CTW */
1412:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_CTW_EN;
 1716              		.loc 1 1412 0
 1717 0072 054B     		ldr	r3, .L95
 1718 0074 044A     		ldr	r2, .L95
 1719 0076 1278     		ldrb	r2, [r2]
 1720 0078 D2B2     		uxtb	r2, r2
 1721 007a 42F00402 		orr	r2, r2, #4
 1722 007e D2B2     		uxtb	r2, r2
 1723 0080 1A70     		strb	r2, [r3]
 1724              	.L90:
1413:.\Generated_Source\PSoC5/cyPm.c ****     }
1414:.\Generated_Source\PSoC5/cyPm.c **** }
 1725              		.loc 1 1414 0
 1726 0082 0837     		adds	r7, r7, #8
 1727 0084 BD46     		mov	sp, r7
 1728              		@ sp needed
 1729 0086 80BD     		pop	{r7, pc}
 1730              	.L96:
 1731              		.align	2
 1732              	.L95:
 1733 0088 82430040 		.word	1073759106
 1734 008c 81430040 		.word	1073759105
 1735              		.cfi_endproc
 1736              	.LFE8:
 1737              		.size	CyPmCtwSetInterval, .-CyPmCtwSetInterval
 1738              		.section	.text.CyPmOppsSet,"ax",%progbits
 1739              		.align	2
 1740              		.global	CyPmOppsSet
 1741              		.thumb
 1742              		.thumb_func
 1743              		.type	CyPmOppsSet, %function
 1744              	CyPmOppsSet:
 1745              	.LFB9:
1415:.\Generated_Source\PSoC5/cyPm.c **** 
1416:.\Generated_Source\PSoC5/cyPm.c **** 
1417:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 57


1418:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmOppsSet
1419:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1420:.\Generated_Source\PSoC5/cyPm.c **** *
1421:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1422:.\Generated_Source\PSoC5/cyPm.c **** *  Performs 1PPS configuration:
1423:.\Generated_Source\PSoC5/cyPm.c **** *  - Starts 32 KHz XTAL
1424:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables 1PPS interupts
1425:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 1PPS
1426:.\Generated_Source\PSoC5/cyPm.c **** *
1427:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1428:.\Generated_Source\PSoC5/cyPm.c **** *  None
1429:.\Generated_Source\PSoC5/cyPm.c **** *
1430:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1431:.\Generated_Source\PSoC5/cyPm.c **** *  None
1432:.\Generated_Source\PSoC5/cyPm.c **** *
1433:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1434:.\Generated_Source\PSoC5/cyPm.c **** void CyPmOppsSet(void) 
1435:.\Generated_Source\PSoC5/cyPm.c **** {
 1746              		.loc 1 1435 0
 1747              		.cfi_startproc
 1748              		@ args = 0, pretend = 0, frame = 0
 1749              		@ frame_needed = 1, uses_anonymous_args = 0
 1750 0000 80B5     		push	{r7, lr}
 1751              		.cfi_def_cfa_offset 8
 1752              		.cfi_offset 7, -8
 1753              		.cfi_offset 14, -4
 1754 0002 00AF     		add	r7, sp, #0
 1755              		.cfi_def_cfa_register 7
1436:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 32kHz XTAL if needed */
1437:.\Generated_Source\PSoC5/cyPm.c ****     if(0u == (CY_PM_SLOWCLK_X32_CR_REG & CY_PM_X32_CR_X32EN))
 1756              		.loc 1 1437 0
 1757 0004 0C4B     		ldr	r3, .L99
 1758 0006 1B78     		ldrb	r3, [r3]
 1759 0008 DBB2     		uxtb	r3, r3
 1760 000a 03F00103 		and	r3, r3, #1
 1761 000e 002B     		cmp	r3, #0
 1762 0010 01D1     		bne	.L98
1438:.\Generated_Source\PSoC5/cyPm.c ****     {
1439:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable 32kHz XTAL */
1440:.\Generated_Source\PSoC5/cyPm.c ****         CyXTAL_32KHZ_Start();
 1763              		.loc 1 1440 0
 1764 0012 FFF7FEFF 		bl	CyXTAL_32KHZ_Start
 1765              	.L98:
1441:.\Generated_Source\PSoC5/cyPm.c ****     }
1442:.\Generated_Source\PSoC5/cyPm.c **** 
1443:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable 1PPS interrupt enable */
1444:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_1PPS_IE));
 1766              		.loc 1 1444 0
 1767 0016 094B     		ldr	r3, .L99+4
 1768 0018 084A     		ldr	r2, .L99+4
 1769 001a 1278     		ldrb	r2, [r2]
 1770 001c D2B2     		uxtb	r2, r2
 1771 001e 22F02002 		bic	r2, r2, #32
 1772 0022 D2B2     		uxtb	r2, r2
 1773 0024 1A70     		strb	r2, [r3]
1445:.\Generated_Source\PSoC5/cyPm.c **** 
1446:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 1PPS operation */
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 58


1447:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG |= CY_PM_1PPS_EN;
 1774              		.loc 1 1447 0
 1775 0026 054B     		ldr	r3, .L99+4
 1776 0028 044A     		ldr	r2, .L99+4
 1777 002a 1278     		ldrb	r2, [r2]
 1778 002c D2B2     		uxtb	r2, r2
 1779 002e 42F01002 		orr	r2, r2, #16
 1780 0032 D2B2     		uxtb	r2, r2
 1781 0034 1A70     		strb	r2, [r3]
1448:.\Generated_Source\PSoC5/cyPm.c **** }
 1782              		.loc 1 1448 0
 1783 0036 80BD     		pop	{r7, pc}
 1784              	.L100:
 1785              		.align	2
 1786              	.L99:
 1787 0038 08430040 		.word	1073758984
 1788 003c 82430040 		.word	1073759106
 1789              		.cfi_endproc
 1790              	.LFE9:
 1791              		.size	CyPmOppsSet, .-CyPmOppsSet
 1792              		.section	.text.CyPmFtwSetInterval,"ax",%progbits
 1793              		.align	2
 1794              		.global	CyPmFtwSetInterval
 1795              		.thumb
 1796              		.thumb_func
 1797              		.type	CyPmFtwSetInterval, %function
 1798              	CyPmFtwSetInterval:
 1799              	.LFB10:
1449:.\Generated_Source\PSoC5/cyPm.c **** 
1450:.\Generated_Source\PSoC5/cyPm.c **** 
1451:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1452:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmFtwSetInterval
1453:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1454:.\Generated_Source\PSoC5/cyPm.c **** *
1455:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1456:.\Generated_Source\PSoC5/cyPm.c **** *  Performs FTW configuration:
1457:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables FTW interrupt
1458:.\Generated_Source\PSoC5/cyPm.c **** *  - Enables 100 kHz ILO
1459:.\Generated_Source\PSoC5/cyPm.c **** *  - Sets new FTW interval.
1460:.\Generated_Source\PSoC5/cyPm.c **** *
1461:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1462:.\Generated_Source\PSoC5/cyPm.c **** *  ftwInterval - FTW counter interval.
1463:.\Generated_Source\PSoC5/cyPm.c **** *
1464:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1465:.\Generated_Source\PSoC5/cyPm.c **** *  None
1466:.\Generated_Source\PSoC5/cyPm.c **** *
1467:.\Generated_Source\PSoC5/cyPm.c **** * Side Effects:
1468:.\Generated_Source\PSoC5/cyPm.c **** *  Enables ILO 100 KHz clock and leaves it enabled.
1469:.\Generated_Source\PSoC5/cyPm.c **** *
1470:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1471:.\Generated_Source\PSoC5/cyPm.c **** void CyPmFtwSetInterval(uint8 ftwInterval) 
1472:.\Generated_Source\PSoC5/cyPm.c **** {
 1800              		.loc 1 1472 0
 1801              		.cfi_startproc
 1802              		@ args = 0, pretend = 0, frame = 8
 1803              		@ frame_needed = 1, uses_anonymous_args = 0
 1804 0000 80B5     		push	{r7, lr}
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 59


 1805              		.cfi_def_cfa_offset 8
 1806              		.cfi_offset 7, -8
 1807              		.cfi_offset 14, -4
 1808 0002 82B0     		sub	sp, sp, #8
 1809              		.cfi_def_cfa_offset 16
 1810 0004 00AF     		add	r7, sp, #0
 1811              		.cfi_def_cfa_register 7
 1812 0006 0346     		mov	r3, r0
 1813 0008 FB71     		strb	r3, [r7, #7]
1473:.\Generated_Source\PSoC5/cyPm.c ****     /* Disable FTW interrupt enable */
1474:.\Generated_Source\PSoC5/cyPm.c ****     CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_IE));
 1814              		.loc 1 1474 0
 1815 000a 1F4B     		ldr	r3, .L106
 1816 000c 1E4A     		ldr	r2, .L106
 1817 000e 1278     		ldrb	r2, [r2]
 1818 0010 D2B2     		uxtb	r2, r2
 1819 0012 22F00202 		bic	r2, r2, #2
 1820 0016 D2B2     		uxtb	r2, r2
 1821 0018 1A70     		strb	r2, [r3]
1475:.\Generated_Source\PSoC5/cyPm.c **** 
1476:.\Generated_Source\PSoC5/cyPm.c ****     /* Enable 100kHz ILO */
1477:.\Generated_Source\PSoC5/cyPm.c ****     CyILO_Start100K();
 1822              		.loc 1 1477 0
 1823 001a FFF7FEFF 		bl	CyILO_Start100K
1478:.\Generated_Source\PSoC5/cyPm.c **** 
1479:.\Generated_Source\PSoC5/cyPm.c ****     /* Iterval could be set only while FTW is disabled */
1480:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_TW_CFG2_REG & CY_PM_FTW_EN))
 1824              		.loc 1 1480 0
 1825 001e 1A4B     		ldr	r3, .L106
 1826 0020 1B78     		ldrb	r3, [r3]
 1827 0022 DBB2     		uxtb	r3, r3
 1828 0024 03F00103 		and	r3, r3, #1
 1829 0028 002B     		cmp	r3, #0
 1830 002a 19D0     		beq	.L102
1481:.\Generated_Source\PSoC5/cyPm.c ****     {
1482:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable FTW, set new FTW interval if needed and enable it again */
1483:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1831              		.loc 1 1483 0
 1832 002c 174B     		ldr	r3, .L106+4
 1833 002e 1B78     		ldrb	r3, [r3]
 1834 0030 DBB2     		uxtb	r3, r3
 1835 0032 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1836 0034 9A42     		cmp	r2, r3
 1837 0036 24D0     		beq	.L101
1484:.\Generated_Source\PSoC5/cyPm.c ****         {
1485:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable the CTW, set new CTW interval and enable it again */
1486:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG &= ((uint8)(~CY_PM_FTW_EN));
 1838              		.loc 1 1486 0
 1839 0038 134B     		ldr	r3, .L106
 1840 003a 134A     		ldr	r2, .L106
 1841 003c 1278     		ldrb	r2, [r2]
 1842 003e D2B2     		uxtb	r2, r2
 1843 0040 22F00102 		bic	r2, r2, #1
 1844 0044 D2B2     		uxtb	r2, r2
 1845 0046 1A70     		strb	r2, [r3]
1487:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1846              		.loc 1 1487 0
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 60


 1847 0048 104B     		ldr	r3, .L106+4
 1848 004a FA79     		ldrb	r2, [r7, #7]
 1849 004c 1A70     		strb	r2, [r3]
1488:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1850              		.loc 1 1488 0
 1851 004e 0E4B     		ldr	r3, .L106
 1852 0050 0D4A     		ldr	r2, .L106
 1853 0052 1278     		ldrb	r2, [r2]
 1854 0054 D2B2     		uxtb	r2, r2
 1855 0056 42F00102 		orr	r2, r2, #1
 1856 005a D2B2     		uxtb	r2, r2
 1857 005c 1A70     		strb	r2, [r3]
 1858 005e 10E0     		b	.L101
 1859              	.L102:
1489:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1490:.\Generated_Source\PSoC5/cyPm.c ****     }
1491:.\Generated_Source\PSoC5/cyPm.c ****     else
1492:.\Generated_Source\PSoC5/cyPm.c ****     {
1493:.\Generated_Source\PSoC5/cyPm.c ****         /* Set new FTW counter interval if needed. FTW is disabled. */
1494:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_TW_CFG0_REG != ftwInterval)
 1860              		.loc 1 1494 0
 1861 0060 0A4B     		ldr	r3, .L106+4
 1862 0062 1B78     		ldrb	r3, [r3]
 1863 0064 DBB2     		uxtb	r3, r3
 1864 0066 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1865 0068 9A42     		cmp	r2, r3
 1866 006a 02D0     		beq	.L105
1495:.\Generated_Source\PSoC5/cyPm.c ****         {
1496:.\Generated_Source\PSoC5/cyPm.c ****             /* Set the new CTW interval. Could be changed if CTW is disabled */
1497:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_TW_CFG0_REG = ftwInterval;
 1867              		.loc 1 1497 0
 1868 006c 074B     		ldr	r3, .L106+4
 1869 006e FA79     		ldrb	r2, [r7, #7]
 1870 0070 1A70     		strb	r2, [r3]
 1871              	.L105:
1498:.\Generated_Source\PSoC5/cyPm.c ****         }   /* Required interval is already set */
1499:.\Generated_Source\PSoC5/cyPm.c **** 
1500:.\Generated_Source\PSoC5/cyPm.c ****         /* Enable the FTW */
1501:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_TW_CFG2_REG |= CY_PM_FTW_EN;
 1872              		.loc 1 1501 0
 1873 0072 054B     		ldr	r3, .L106
 1874 0074 044A     		ldr	r2, .L106
 1875 0076 1278     		ldrb	r2, [r2]
 1876 0078 D2B2     		uxtb	r2, r2
 1877 007a 42F00102 		orr	r2, r2, #1
 1878 007e D2B2     		uxtb	r2, r2
 1879 0080 1A70     		strb	r2, [r3]
 1880              	.L101:
1502:.\Generated_Source\PSoC5/cyPm.c ****     }
1503:.\Generated_Source\PSoC5/cyPm.c **** }
 1881              		.loc 1 1503 0
 1882 0082 0837     		adds	r7, r7, #8
 1883 0084 BD46     		mov	sp, r7
 1884              		@ sp needed
 1885 0086 80BD     		pop	{r7, pc}
 1886              	.L107:
 1887              		.align	2
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 61


 1888              	.L106:
 1889 0088 82430040 		.word	1073759106
 1890 008c 80430040 		.word	1073759104
 1891              		.cfi_endproc
 1892              	.LFE10:
 1893              		.size	CyPmFtwSetInterval, .-CyPmFtwSetInterval
 1894              		.section	.text.CyPmHibSlpSaveSet,"ax",%progbits
 1895              		.align	2
 1896              		.thumb
 1897              		.thumb_func
 1898              		.type	CyPmHibSlpSaveSet, %function
 1899              	CyPmHibSlpSaveSet:
 1900              	.LFB11:
1504:.\Generated_Source\PSoC5/cyPm.c **** 
1505:.\Generated_Source\PSoC5/cyPm.c **** 
1506:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1507:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpSaveSet
1508:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1509:.\Generated_Source\PSoC5/cyPm.c **** *
1510:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1511:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for preparing device for Sleep and Hibernate low power
1512:.\Generated_Source\PSoC5/cyPm.c **** *  modes entry:
1513:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves COMP, VIDAC, DSM and SAR routing connections (PSoC 5)
1514:.\Generated_Source\PSoC5/cyPm.c **** *  - Saves SC/CT routing connections (PSoC 3/5/5LP)
1515:.\Generated_Source\PSoC5/cyPm.c **** *  - Disables Serial Wire Viewer (SWV) (PSoC 3)
1516:.\Generated_Source\PSoC5/cyPm.c **** *  - Save boost reference selection and set it to internal
1517:.\Generated_Source\PSoC5/cyPm.c **** *
1518:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1519:.\Generated_Source\PSoC5/cyPm.c **** *  None
1520:.\Generated_Source\PSoC5/cyPm.c **** *
1521:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1522:.\Generated_Source\PSoC5/cyPm.c **** *  None
1523:.\Generated_Source\PSoC5/cyPm.c **** *
1524:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1525:.\Generated_Source\PSoC5/cyPm.c **** *  No
1526:.\Generated_Source\PSoC5/cyPm.c **** *
1527:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1528:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpSaveSet(void) 
1529:.\Generated_Source\PSoC5/cyPm.c **** {
 1901              		.loc 1 1529 0
 1902              		.cfi_startproc
 1903              		@ args = 0, pretend = 0, frame = 0
 1904              		@ frame_needed = 1, uses_anonymous_args = 0
 1905              		@ link register save eliminated.
 1906 0000 80B4     		push	{r7}
 1907              		.cfi_def_cfa_offset 4
 1908              		.cfi_offset 7, -4
 1909 0002 00AF     		add	r7, sp, #0
 1910              		.cfi_def_cfa_register 7
1530:.\Generated_Source\PSoC5/cyPm.c ****     /* Save SC/CT routing registers */
1531:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[0u]   = CY_GET_REG8(CYREG_SC0_SW0 );
 1911              		.loc 1 1531 0
 1912 0004 804B     		ldr	r3, .L111
 1913 0006 1B78     		ldrb	r3, [r3]
 1914 0008 DAB2     		uxtb	r2, r3
 1915 000a 804B     		ldr	r3, .L111+4
 1916 000c 5A72     		strb	r2, [r3, #9]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 62


1532:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[1u]   = CY_GET_REG8(CYREG_SC0_SW2 );
 1917              		.loc 1 1532 0
 1918 000e 804B     		ldr	r3, .L111+8
 1919 0010 1B78     		ldrb	r3, [r3]
 1920 0012 DAB2     		uxtb	r2, r3
 1921 0014 7D4B     		ldr	r3, .L111+4
 1922 0016 9A72     		strb	r2, [r3, #10]
1533:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[2u]   = CY_GET_REG8(CYREG_SC0_SW3 );
 1923              		.loc 1 1533 0
 1924 0018 7E4B     		ldr	r3, .L111+12
 1925 001a 1B78     		ldrb	r3, [r3]
 1926 001c DAB2     		uxtb	r2, r3
 1927 001e 7B4B     		ldr	r3, .L111+4
 1928 0020 DA72     		strb	r2, [r3, #11]
1534:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[3u]   = CY_GET_REG8(CYREG_SC0_SW4 );
 1929              		.loc 1 1534 0
 1930 0022 7D4B     		ldr	r3, .L111+16
 1931 0024 1B78     		ldrb	r3, [r3]
 1932 0026 DAB2     		uxtb	r2, r3
 1933 0028 784B     		ldr	r3, .L111+4
 1934 002a 1A73     		strb	r2, [r3, #12]
1535:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[4u]   = CY_GET_REG8(CYREG_SC0_SW6 );
 1935              		.loc 1 1535 0
 1936 002c 7B4B     		ldr	r3, .L111+20
 1937 002e 1B78     		ldrb	r3, [r3]
 1938 0030 DAB2     		uxtb	r2, r3
 1939 0032 764B     		ldr	r3, .L111+4
 1940 0034 5A73     		strb	r2, [r3, #13]
1536:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[5u]   = CY_GET_REG8(CYREG_SC0_SW8 );
 1941              		.loc 1 1536 0
 1942 0036 7A4B     		ldr	r3, .L111+24
 1943 0038 1B78     		ldrb	r3, [r3]
 1944 003a DAB2     		uxtb	r2, r3
 1945 003c 734B     		ldr	r3, .L111+4
 1946 003e 9A73     		strb	r2, [r3, #14]
1537:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[6u]   = CY_GET_REG8(CYREG_SC0_SW10);
 1947              		.loc 1 1537 0
 1948 0040 784B     		ldr	r3, .L111+28
 1949 0042 1B78     		ldrb	r3, [r3]
 1950 0044 DAB2     		uxtb	r2, r3
 1951 0046 714B     		ldr	r3, .L111+4
 1952 0048 DA73     		strb	r2, [r3, #15]
1538:.\Generated_Source\PSoC5/cyPm.c **** 
1539:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[7u]   = CY_GET_REG8(CYREG_SC1_SW0 );
 1953              		.loc 1 1539 0
 1954 004a 774B     		ldr	r3, .L111+32
 1955 004c 1B78     		ldrb	r3, [r3]
 1956 004e DAB2     		uxtb	r2, r3
 1957 0050 6E4B     		ldr	r3, .L111+4
 1958 0052 1A74     		strb	r2, [r3, #16]
1540:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[8u]   = CY_GET_REG8(CYREG_SC1_SW2 );
 1959              		.loc 1 1540 0
 1960 0054 754B     		ldr	r3, .L111+36
 1961 0056 1B78     		ldrb	r3, [r3]
 1962 0058 DAB2     		uxtb	r2, r3
 1963 005a 6C4B     		ldr	r3, .L111+4
 1964 005c 5A74     		strb	r2, [r3, #17]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 63


1541:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[9u]   = CY_GET_REG8(CYREG_SC1_SW3 );
 1965              		.loc 1 1541 0
 1966 005e 744B     		ldr	r3, .L111+40
 1967 0060 1B78     		ldrb	r3, [r3]
 1968 0062 DAB2     		uxtb	r2, r3
 1969 0064 694B     		ldr	r3, .L111+4
 1970 0066 9A74     		strb	r2, [r3, #18]
1542:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[10u]  = CY_GET_REG8(CYREG_SC1_SW4 );
 1971              		.loc 1 1542 0
 1972 0068 724B     		ldr	r3, .L111+44
 1973 006a 1B78     		ldrb	r3, [r3]
 1974 006c DAB2     		uxtb	r2, r3
 1975 006e 674B     		ldr	r3, .L111+4
 1976 0070 DA74     		strb	r2, [r3, #19]
1543:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[11u]  = CY_GET_REG8(CYREG_SC1_SW6 );
 1977              		.loc 1 1543 0
 1978 0072 714B     		ldr	r3, .L111+48
 1979 0074 1B78     		ldrb	r3, [r3]
 1980 0076 DAB2     		uxtb	r2, r3
 1981 0078 644B     		ldr	r3, .L111+4
 1982 007a 1A75     		strb	r2, [r3, #20]
1544:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[12u]  = CY_GET_REG8(CYREG_SC1_SW8 );
 1983              		.loc 1 1544 0
 1984 007c 6F4B     		ldr	r3, .L111+52
 1985 007e 1B78     		ldrb	r3, [r3]
 1986 0080 DAB2     		uxtb	r2, r3
 1987 0082 624B     		ldr	r3, .L111+4
 1988 0084 5A75     		strb	r2, [r3, #21]
1545:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[13u]  = CY_GET_REG8(CYREG_SC1_SW10);
 1989              		.loc 1 1545 0
 1990 0086 6E4B     		ldr	r3, .L111+56
 1991 0088 1B78     		ldrb	r3, [r3]
 1992 008a DAB2     		uxtb	r2, r3
 1993 008c 5F4B     		ldr	r3, .L111+4
 1994 008e 9A75     		strb	r2, [r3, #22]
1546:.\Generated_Source\PSoC5/cyPm.c **** 
1547:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[14u]  = CY_GET_REG8(CYREG_SC2_SW0 );
 1995              		.loc 1 1547 0
 1996 0090 6C4B     		ldr	r3, .L111+60
 1997 0092 1B78     		ldrb	r3, [r3]
 1998 0094 DAB2     		uxtb	r2, r3
 1999 0096 5D4B     		ldr	r3, .L111+4
 2000 0098 DA75     		strb	r2, [r3, #23]
1548:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[15u]  = CY_GET_REG8(CYREG_SC2_SW2 );
 2001              		.loc 1 1548 0
 2002 009a 6B4B     		ldr	r3, .L111+64
 2003 009c 1B78     		ldrb	r3, [r3]
 2004 009e DAB2     		uxtb	r2, r3
 2005 00a0 5A4B     		ldr	r3, .L111+4
 2006 00a2 1A76     		strb	r2, [r3, #24]
1549:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[16u]  = CY_GET_REG8(CYREG_SC2_SW3 );
 2007              		.loc 1 1549 0
 2008 00a4 694B     		ldr	r3, .L111+68
 2009 00a6 1B78     		ldrb	r3, [r3]
 2010 00a8 DAB2     		uxtb	r2, r3
 2011 00aa 584B     		ldr	r3, .L111+4
 2012 00ac 5A76     		strb	r2, [r3, #25]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 64


1550:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[17u]  = CY_GET_REG8(CYREG_SC2_SW4 );
 2013              		.loc 1 1550 0
 2014 00ae 684B     		ldr	r3, .L111+72
 2015 00b0 1B78     		ldrb	r3, [r3]
 2016 00b2 DAB2     		uxtb	r2, r3
 2017 00b4 554B     		ldr	r3, .L111+4
 2018 00b6 9A76     		strb	r2, [r3, #26]
1551:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[18u]  = CY_GET_REG8(CYREG_SC2_SW6 );
 2019              		.loc 1 1551 0
 2020 00b8 664B     		ldr	r3, .L111+76
 2021 00ba 1B78     		ldrb	r3, [r3]
 2022 00bc DAB2     		uxtb	r2, r3
 2023 00be 534B     		ldr	r3, .L111+4
 2024 00c0 DA76     		strb	r2, [r3, #27]
1552:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[19u]  = CY_GET_REG8(CYREG_SC2_SW8 );
 2025              		.loc 1 1552 0
 2026 00c2 654B     		ldr	r3, .L111+80
 2027 00c4 1B78     		ldrb	r3, [r3]
 2028 00c6 DAB2     		uxtb	r2, r3
 2029 00c8 504B     		ldr	r3, .L111+4
 2030 00ca 1A77     		strb	r2, [r3, #28]
1553:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[20u]  = CY_GET_REG8(CYREG_SC2_SW10);
 2031              		.loc 1 1553 0
 2032 00cc 634B     		ldr	r3, .L111+84
 2033 00ce 1B78     		ldrb	r3, [r3]
 2034 00d0 DAB2     		uxtb	r2, r3
 2035 00d2 4E4B     		ldr	r3, .L111+4
 2036 00d4 5A77     		strb	r2, [r3, #29]
1554:.\Generated_Source\PSoC5/cyPm.c **** 
1555:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[21u]  = CY_GET_REG8(CYREG_SC3_SW0 );
 2037              		.loc 1 1555 0
 2038 00d6 624B     		ldr	r3, .L111+88
 2039 00d8 1B78     		ldrb	r3, [r3]
 2040 00da DAB2     		uxtb	r2, r3
 2041 00dc 4B4B     		ldr	r3, .L111+4
 2042 00de 9A77     		strb	r2, [r3, #30]
1556:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[22u]  = CY_GET_REG8(CYREG_SC3_SW2 );
 2043              		.loc 1 1556 0
 2044 00e0 604B     		ldr	r3, .L111+92
 2045 00e2 1B78     		ldrb	r3, [r3]
 2046 00e4 DAB2     		uxtb	r2, r3
 2047 00e6 494B     		ldr	r3, .L111+4
 2048 00e8 DA77     		strb	r2, [r3, #31]
1557:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[23u]  = CY_GET_REG8(CYREG_SC3_SW3 );
 2049              		.loc 1 1557 0
 2050 00ea 5F4B     		ldr	r3, .L111+96
 2051 00ec 1B78     		ldrb	r3, [r3]
 2052 00ee DAB2     		uxtb	r2, r3
 2053 00f0 464B     		ldr	r3, .L111+4
 2054 00f2 83F82020 		strb	r2, [r3, #32]
1558:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[24u]  = CY_GET_REG8(CYREG_SC3_SW4 );
 2055              		.loc 1 1558 0
 2056 00f6 5D4B     		ldr	r3, .L111+100
 2057 00f8 1B78     		ldrb	r3, [r3]
 2058 00fa DAB2     		uxtb	r2, r3
 2059 00fc 434B     		ldr	r3, .L111+4
 2060 00fe 83F82120 		strb	r2, [r3, #33]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 65


1559:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[25u]  = CY_GET_REG8(CYREG_SC3_SW6 );
 2061              		.loc 1 1559 0
 2062 0102 5B4B     		ldr	r3, .L111+104
 2063 0104 1B78     		ldrb	r3, [r3]
 2064 0106 DAB2     		uxtb	r2, r3
 2065 0108 404B     		ldr	r3, .L111+4
 2066 010a 83F82220 		strb	r2, [r3, #34]
1560:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[26u]  = CY_GET_REG8(CYREG_SC3_SW8 );
 2067              		.loc 1 1560 0
 2068 010e 594B     		ldr	r3, .L111+108
 2069 0110 1B78     		ldrb	r3, [r3]
 2070 0112 DAB2     		uxtb	r2, r3
 2071 0114 3D4B     		ldr	r3, .L111+4
 2072 0116 83F82320 		strb	r2, [r3, #35]
1561:.\Generated_Source\PSoC5/cyPm.c ****     cyPmBackup.scctData[27u]  = CY_GET_REG8(CYREG_SC3_SW10);
 2073              		.loc 1 1561 0
 2074 011a 574B     		ldr	r3, .L111+112
 2075 011c 1B78     		ldrb	r3, [r3]
 2076 011e DAB2     		uxtb	r2, r3
 2077 0120 3A4B     		ldr	r3, .L111+4
 2078 0122 83F82420 		strb	r2, [r3, #36]
1562:.\Generated_Source\PSoC5/cyPm.c **** 
1563:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , 0u);
 2079              		.loc 1 1563 0
 2080 0126 384B     		ldr	r3, .L111
 2081 0128 0022     		movs	r2, #0
 2082 012a 1A70     		strb	r2, [r3]
1564:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , 0u);
 2083              		.loc 1 1564 0
 2084 012c 384B     		ldr	r3, .L111+8
 2085 012e 0022     		movs	r2, #0
 2086 0130 1A70     		strb	r2, [r3]
1565:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , 0u);
 2087              		.loc 1 1565 0
 2088 0132 384B     		ldr	r3, .L111+12
 2089 0134 0022     		movs	r2, #0
 2090 0136 1A70     		strb	r2, [r3]
1566:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , 0u);
 2091              		.loc 1 1566 0
 2092 0138 374B     		ldr	r3, .L111+16
 2093 013a 0022     		movs	r2, #0
 2094 013c 1A70     		strb	r2, [r3]
1567:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , 0u);
 2095              		.loc 1 1567 0
 2096 013e 374B     		ldr	r3, .L111+20
 2097 0140 0022     		movs	r2, #0
 2098 0142 1A70     		strb	r2, [r3]
1568:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , 0u);
 2099              		.loc 1 1568 0
 2100 0144 364B     		ldr	r3, .L111+24
 2101 0146 0022     		movs	r2, #0
 2102 0148 1A70     		strb	r2, [r3]
1569:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, 0u);
 2103              		.loc 1 1569 0
 2104 014a 364B     		ldr	r3, .L111+28
 2105 014c 0022     		movs	r2, #0
 2106 014e 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 66


1570:.\Generated_Source\PSoC5/cyPm.c **** 
1571:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , 0u);
 2107              		.loc 1 1571 0
 2108 0150 354B     		ldr	r3, .L111+32
 2109 0152 0022     		movs	r2, #0
 2110 0154 1A70     		strb	r2, [r3]
1572:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , 0u);
 2111              		.loc 1 1572 0
 2112 0156 354B     		ldr	r3, .L111+36
 2113 0158 0022     		movs	r2, #0
 2114 015a 1A70     		strb	r2, [r3]
1573:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , 0u);
 2115              		.loc 1 1573 0
 2116 015c 344B     		ldr	r3, .L111+40
 2117 015e 0022     		movs	r2, #0
 2118 0160 1A70     		strb	r2, [r3]
1574:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , 0u);
 2119              		.loc 1 1574 0
 2120 0162 344B     		ldr	r3, .L111+44
 2121 0164 0022     		movs	r2, #0
 2122 0166 1A70     		strb	r2, [r3]
1575:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , 0u);
 2123              		.loc 1 1575 0
 2124 0168 334B     		ldr	r3, .L111+48
 2125 016a 0022     		movs	r2, #0
 2126 016c 1A70     		strb	r2, [r3]
1576:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , 0u);
 2127              		.loc 1 1576 0
 2128 016e 334B     		ldr	r3, .L111+52
 2129 0170 0022     		movs	r2, #0
 2130 0172 1A70     		strb	r2, [r3]
1577:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, 0u);
 2131              		.loc 1 1577 0
 2132 0174 324B     		ldr	r3, .L111+56
 2133 0176 0022     		movs	r2, #0
 2134 0178 1A70     		strb	r2, [r3]
1578:.\Generated_Source\PSoC5/cyPm.c **** 
1579:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , 0u);
 2135              		.loc 1 1579 0
 2136 017a 324B     		ldr	r3, .L111+60
 2137 017c 0022     		movs	r2, #0
 2138 017e 1A70     		strb	r2, [r3]
1580:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , 0u);
 2139              		.loc 1 1580 0
 2140 0180 314B     		ldr	r3, .L111+64
 2141 0182 0022     		movs	r2, #0
 2142 0184 1A70     		strb	r2, [r3]
1581:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , 0u);
 2143              		.loc 1 1581 0
 2144 0186 314B     		ldr	r3, .L111+68
 2145 0188 0022     		movs	r2, #0
 2146 018a 1A70     		strb	r2, [r3]
1582:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , 0u);
 2147              		.loc 1 1582 0
 2148 018c 304B     		ldr	r3, .L111+72
 2149 018e 0022     		movs	r2, #0
 2150 0190 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 67


1583:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , 0u);
 2151              		.loc 1 1583 0
 2152 0192 304B     		ldr	r3, .L111+76
 2153 0194 0022     		movs	r2, #0
 2154 0196 1A70     		strb	r2, [r3]
1584:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , 0u);
 2155              		.loc 1 1584 0
 2156 0198 2F4B     		ldr	r3, .L111+80
 2157 019a 0022     		movs	r2, #0
 2158 019c 1A70     		strb	r2, [r3]
1585:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, 0u);
 2159              		.loc 1 1585 0
 2160 019e 2F4B     		ldr	r3, .L111+84
 2161 01a0 0022     		movs	r2, #0
 2162 01a2 1A70     		strb	r2, [r3]
1586:.\Generated_Source\PSoC5/cyPm.c **** 
1587:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , 0u);
 2163              		.loc 1 1587 0
 2164 01a4 2E4B     		ldr	r3, .L111+88
 2165 01a6 0022     		movs	r2, #0
 2166 01a8 1A70     		strb	r2, [r3]
1588:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , 0u);
 2167              		.loc 1 1588 0
 2168 01aa 2E4B     		ldr	r3, .L111+92
 2169 01ac 0022     		movs	r2, #0
 2170 01ae 1A70     		strb	r2, [r3]
1589:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , 0u);
 2171              		.loc 1 1589 0
 2172 01b0 2D4B     		ldr	r3, .L111+96
 2173 01b2 0022     		movs	r2, #0
 2174 01b4 1A70     		strb	r2, [r3]
1590:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , 0u);
 2175              		.loc 1 1590 0
 2176 01b6 2D4B     		ldr	r3, .L111+100
 2177 01b8 0022     		movs	r2, #0
 2178 01ba 1A70     		strb	r2, [r3]
1591:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , 0u);
 2179              		.loc 1 1591 0
 2180 01bc 2C4B     		ldr	r3, .L111+104
 2181 01be 0022     		movs	r2, #0
 2182 01c0 1A70     		strb	r2, [r3]
1592:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , 0u);
 2183              		.loc 1 1592 0
 2184 01c2 2C4B     		ldr	r3, .L111+108
 2185 01c4 0022     		movs	r2, #0
 2186 01c6 1A70     		strb	r2, [r3]
1593:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, 0u);
 2187              		.loc 1 1593 0
 2188 01c8 2B4B     		ldr	r3, .L111+112
 2189 01ca 0022     		movs	r2, #0
 2190 01cc 1A70     		strb	r2, [r3]
1594:.\Generated_Source\PSoC5/cyPm.c **** 
1595:.\Generated_Source\PSoC5/cyPm.c **** 
1596:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1597:.\Generated_Source\PSoC5/cyPm.c **** 
1598:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1599:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 68


1600:.\Generated_Source\PSoC5/cyPm.c ****         /* Disable SWV before entering low power mode */
1601:.\Generated_Source\PSoC5/cyPm.c ****         if(0u != (CY_PM_MLOGIC_DBG_REG & CY_PM_MLOGIC_DBG_SWV_CLK_EN))
1602:.\Generated_Source\PSoC5/cyPm.c ****         {
1603:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock enabled state */
1604:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_ENABLED;
1605:.\Generated_Source\PSoC5/cyPm.c **** 
1606:.\Generated_Source\PSoC5/cyPm.c ****             /* Save current ports drive mode settings */
1607:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.prt1Dm = CY_PM_PRT1_PC3_REG & ((uint8)(~CY_PM_PRT1_PC3_DM_MASK));
1608:.\Generated_Source\PSoC5/cyPm.c **** 
1609:.\Generated_Source\PSoC5/cyPm.c ****             /* Set drive mode to strong output */
1610:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1611:.\Generated_Source\PSoC5/cyPm.c ****                                 CY_PM_PRT1_PC3_DM_STRONG;
1612:.\Generated_Source\PSoC5/cyPm.c **** 
1613:.\Generated_Source\PSoC5/cyPm.c ****             /* Disable SWV clocks */
1614:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG &= ((uint8)(~CY_PM_MLOGIC_DBG_SWV_CLK_EN));
1615:.\Generated_Source\PSoC5/cyPm.c ****         }
1616:.\Generated_Source\PSoC5/cyPm.c ****         else
1617:.\Generated_Source\PSoC5/cyPm.c ****         {
1618:.\Generated_Source\PSoC5/cyPm.c ****             /* Save SWV clock disabled state */
1619:.\Generated_Source\PSoC5/cyPm.c ****             cyPmBackup.swvClkEnabled = CY_PM_DISABLED;
1620:.\Generated_Source\PSoC5/cyPm.c ****         }
1621:.\Generated_Source\PSoC5/cyPm.c **** 
1622:.\Generated_Source\PSoC5/cyPm.c ****     #endif  /* (CY_PSOC3) */
1623:.\Generated_Source\PSoC5/cyPm.c **** 
1624:.\Generated_Source\PSoC5/cyPm.c **** 
1625:.\Generated_Source\PSoC5/cyPm.c ****     /***************************************************************************
1626:.\Generated_Source\PSoC5/cyPm.c ****     * Save boost reference and set it to boost's internal by clearing the bit.
1627:.\Generated_Source\PSoC5/cyPm.c ****     * External (chip bandgap) reference is not available in Sleep and Hibernate.
1628:.\Generated_Source\PSoC5/cyPm.c ****     ***************************************************************************/
1629:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_PM_BOOST_CR2_REG & CY_PM_BOOST_CR2_EREFSEL_EXT))
 2191              		.loc 1 1629 0
 2192 01ce 2B4B     		ldr	r3, .L111+116
 2193 01d0 1B78     		ldrb	r3, [r3]
 2194 01d2 DBB2     		uxtb	r3, r3
 2195 01d4 03F00803 		and	r3, r3, #8
 2196 01d8 002B     		cmp	r3, #0
 2197 01da 0CD0     		beq	.L109
1630:.\Generated_Source\PSoC5/cyPm.c ****     {
1631:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_ENABLED;
 2198              		.loc 1 1631 0
 2199 01dc 0B4B     		ldr	r3, .L111+4
 2200 01de 0122     		movs	r2, #1
 2201 01e0 83F82E20 		strb	r2, [r3, #46]
1632:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG &= ((uint8)(~CY_PM_BOOST_CR2_EREFSEL_EXT));
 2202              		.loc 1 1632 0
 2203 01e4 254B     		ldr	r3, .L111+116
 2204 01e6 254A     		ldr	r2, .L111+116
 2205 01e8 1278     		ldrb	r2, [r2]
 2206 01ea D2B2     		uxtb	r2, r2
 2207 01ec 22F00802 		bic	r2, r2, #8
 2208 01f0 D2B2     		uxtb	r2, r2
 2209 01f2 1A70     		strb	r2, [r3]
 2210 01f4 03E0     		b	.L108
 2211              	.L109:
1633:.\Generated_Source\PSoC5/cyPm.c ****     }
1634:.\Generated_Source\PSoC5/cyPm.c ****     else
1635:.\Generated_Source\PSoC5/cyPm.c ****     {
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 69


1636:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.boostRefExt = CY_PM_DISABLED;
 2212              		.loc 1 1636 0
 2213 01f6 054B     		ldr	r3, .L111+4
 2214 01f8 0022     		movs	r2, #0
 2215 01fa 83F82E20 		strb	r2, [r3, #46]
 2216              	.L108:
1637:.\Generated_Source\PSoC5/cyPm.c ****     }
1638:.\Generated_Source\PSoC5/cyPm.c **** }
 2217              		.loc 1 1638 0
 2218 01fe BD46     		mov	sp, r7
 2219              		@ sp needed
 2220 0200 5DF8047B 		ldr	r7, [sp], #4
 2221 0204 7047     		bx	lr
 2222              	.L112:
 2223 0206 00BF     		.align	2
 2224              	.L111:
 2225 0208 005A0040 		.word	1073764864
 2226 020c 00000000 		.word	cyPmBackup
 2227 0210 025A0040 		.word	1073764866
 2228 0214 035A0040 		.word	1073764867
 2229 0218 045A0040 		.word	1073764868
 2230 021c 065A0040 		.word	1073764870
 2231 0220 085A0040 		.word	1073764872
 2232 0224 0A5A0040 		.word	1073764874
 2233 0228 105A0040 		.word	1073764880
 2234 022c 125A0040 		.word	1073764882
 2235 0230 135A0040 		.word	1073764883
 2236 0234 145A0040 		.word	1073764884
 2237 0238 165A0040 		.word	1073764886
 2238 023c 185A0040 		.word	1073764888
 2239 0240 1A5A0040 		.word	1073764890
 2240 0244 205A0040 		.word	1073764896
 2241 0248 225A0040 		.word	1073764898
 2242 024c 235A0040 		.word	1073764899
 2243 0250 245A0040 		.word	1073764900
 2244 0254 265A0040 		.word	1073764902
 2245 0258 285A0040 		.word	1073764904
 2246 025c 2A5A0040 		.word	1073764906
 2247 0260 305A0040 		.word	1073764912
 2248 0264 325A0040 		.word	1073764914
 2249 0268 335A0040 		.word	1073764915
 2250 026c 345A0040 		.word	1073764916
 2251 0270 365A0040 		.word	1073764918
 2252 0274 385A0040 		.word	1073764920
 2253 0278 3A5A0040 		.word	1073764922
 2254 027c 22430040 		.word	1073759010
 2255              		.cfi_endproc
 2256              	.LFE11:
 2257              		.size	CyPmHibSlpSaveSet, .-CyPmHibSlpSaveSet
 2258              		.section	.text.CyPmHibSlpRestore,"ax",%progbits
 2259              		.align	2
 2260              		.thumb
 2261              		.thumb_func
 2262              		.type	CyPmHibSlpRestore, %function
 2263              	CyPmHibSlpRestore:
 2264              	.LFB12:
1639:.\Generated_Source\PSoC5/cyPm.c **** 
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 70


1640:.\Generated_Source\PSoC5/cyPm.c **** 
1641:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1642:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHibSlpRestore
1643:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1644:.\Generated_Source\PSoC5/cyPm.c **** *
1645:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1646:.\Generated_Source\PSoC5/cyPm.c **** *  This API is used for restoring device configurations after wakeup from Sleep
1647:.\Generated_Source\PSoC5/cyPm.c **** *  and Hibernate low power modes:
1648:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores SC/CT routing connections
1649:.\Generated_Source\PSoC5/cyPm.c **** *  - Restores enable state of Serial Wire Viewer (SWV) (PSoC 3)
1650:.\Generated_Source\PSoC5/cyPm.c **** *  - Restore boost reference selection
1651:.\Generated_Source\PSoC5/cyPm.c **** *
1652:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1653:.\Generated_Source\PSoC5/cyPm.c **** *  None
1654:.\Generated_Source\PSoC5/cyPm.c **** *
1655:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1656:.\Generated_Source\PSoC5/cyPm.c **** *  None
1657:.\Generated_Source\PSoC5/cyPm.c **** *
1658:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1659:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHibSlpRestore(void) 
1660:.\Generated_Source\PSoC5/cyPm.c **** {
 2265              		.loc 1 1660 0
 2266              		.cfi_startproc
 2267              		@ args = 0, pretend = 0, frame = 0
 2268              		@ frame_needed = 1, uses_anonymous_args = 0
 2269              		@ link register save eliminated.
 2270 0000 80B4     		push	{r7}
 2271              		.cfi_def_cfa_offset 4
 2272              		.cfi_offset 7, -4
 2273 0002 00AF     		add	r7, sp, #0
 2274              		.cfi_def_cfa_register 7
1661:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore SC/CT routing registers */
1662:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW0 , cyPmBackup.scctData[0u] );
 2275              		.loc 1 1662 0
 2276 0004 424B     		ldr	r3, .L115
 2277 0006 434A     		ldr	r2, .L115+4
 2278 0008 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 2279 000a 1A70     		strb	r2, [r3]
1663:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW2 , cyPmBackup.scctData[1u] );
 2280              		.loc 1 1663 0
 2281 000c 424B     		ldr	r3, .L115+8
 2282 000e 414A     		ldr	r2, .L115+4
 2283 0010 927A     		ldrb	r2, [r2, #10]	@ zero_extendqisi2
 2284 0012 1A70     		strb	r2, [r3]
1664:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW3 , cyPmBackup.scctData[2u] );
 2285              		.loc 1 1664 0
 2286 0014 414B     		ldr	r3, .L115+12
 2287 0016 3F4A     		ldr	r2, .L115+4
 2288 0018 D27A     		ldrb	r2, [r2, #11]	@ zero_extendqisi2
 2289 001a 1A70     		strb	r2, [r3]
1665:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW4 , cyPmBackup.scctData[3u] );
 2290              		.loc 1 1665 0
 2291 001c 404B     		ldr	r3, .L115+16
 2292 001e 3D4A     		ldr	r2, .L115+4
 2293 0020 127B     		ldrb	r2, [r2, #12]	@ zero_extendqisi2
 2294 0022 1A70     		strb	r2, [r3]
1666:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW6 , cyPmBackup.scctData[4u] );
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 71


 2295              		.loc 1 1666 0
 2296 0024 3F4B     		ldr	r3, .L115+20
 2297 0026 3B4A     		ldr	r2, .L115+4
 2298 0028 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 2299 002a 1A70     		strb	r2, [r3]
1667:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW8 , cyPmBackup.scctData[5u] );
 2300              		.loc 1 1667 0
 2301 002c 3E4B     		ldr	r3, .L115+24
 2302 002e 394A     		ldr	r2, .L115+4
 2303 0030 927B     		ldrb	r2, [r2, #14]	@ zero_extendqisi2
 2304 0032 1A70     		strb	r2, [r3]
1668:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC0_SW10, cyPmBackup.scctData[6u] );
 2305              		.loc 1 1668 0
 2306 0034 3D4B     		ldr	r3, .L115+28
 2307 0036 374A     		ldr	r2, .L115+4
 2308 0038 D27B     		ldrb	r2, [r2, #15]	@ zero_extendqisi2
 2309 003a 1A70     		strb	r2, [r3]
1669:.\Generated_Source\PSoC5/cyPm.c **** 
1670:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW0 , cyPmBackup.scctData[7u] );
 2310              		.loc 1 1670 0
 2311 003c 3C4B     		ldr	r3, .L115+32
 2312 003e 354A     		ldr	r2, .L115+4
 2313 0040 127C     		ldrb	r2, [r2, #16]	@ zero_extendqisi2
 2314 0042 1A70     		strb	r2, [r3]
1671:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW2 , cyPmBackup.scctData[8u] );
 2315              		.loc 1 1671 0
 2316 0044 3B4B     		ldr	r3, .L115+36
 2317 0046 334A     		ldr	r2, .L115+4
 2318 0048 527C     		ldrb	r2, [r2, #17]	@ zero_extendqisi2
 2319 004a 1A70     		strb	r2, [r3]
1672:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW3 , cyPmBackup.scctData[9u] );
 2320              		.loc 1 1672 0
 2321 004c 3A4B     		ldr	r3, .L115+40
 2322 004e 314A     		ldr	r2, .L115+4
 2323 0050 927C     		ldrb	r2, [r2, #18]	@ zero_extendqisi2
 2324 0052 1A70     		strb	r2, [r3]
1673:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW4 , cyPmBackup.scctData[10u]);
 2325              		.loc 1 1673 0
 2326 0054 394B     		ldr	r3, .L115+44
 2327 0056 2F4A     		ldr	r2, .L115+4
 2328 0058 D27C     		ldrb	r2, [r2, #19]	@ zero_extendqisi2
 2329 005a 1A70     		strb	r2, [r3]
1674:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW6 , cyPmBackup.scctData[11u]);
 2330              		.loc 1 1674 0
 2331 005c 384B     		ldr	r3, .L115+48
 2332 005e 2D4A     		ldr	r2, .L115+4
 2333 0060 127D     		ldrb	r2, [r2, #20]	@ zero_extendqisi2
 2334 0062 1A70     		strb	r2, [r3]
1675:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW8 , cyPmBackup.scctData[12u]);
 2335              		.loc 1 1675 0
 2336 0064 374B     		ldr	r3, .L115+52
 2337 0066 2B4A     		ldr	r2, .L115+4
 2338 0068 527D     		ldrb	r2, [r2, #21]	@ zero_extendqisi2
 2339 006a 1A70     		strb	r2, [r3]
1676:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC1_SW10, cyPmBackup.scctData[13u]);
 2340              		.loc 1 1676 0
 2341 006c 364B     		ldr	r3, .L115+56
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 72


 2342 006e 294A     		ldr	r2, .L115+4
 2343 0070 927D     		ldrb	r2, [r2, #22]	@ zero_extendqisi2
 2344 0072 1A70     		strb	r2, [r3]
1677:.\Generated_Source\PSoC5/cyPm.c **** 
1678:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW0 , cyPmBackup.scctData[14u]);
 2345              		.loc 1 1678 0
 2346 0074 354B     		ldr	r3, .L115+60
 2347 0076 274A     		ldr	r2, .L115+4
 2348 0078 D27D     		ldrb	r2, [r2, #23]	@ zero_extendqisi2
 2349 007a 1A70     		strb	r2, [r3]
1679:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW2 , cyPmBackup.scctData[15u]);
 2350              		.loc 1 1679 0
 2351 007c 344B     		ldr	r3, .L115+64
 2352 007e 254A     		ldr	r2, .L115+4
 2353 0080 127E     		ldrb	r2, [r2, #24]	@ zero_extendqisi2
 2354 0082 1A70     		strb	r2, [r3]
1680:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW3 , cyPmBackup.scctData[16u]);
 2355              		.loc 1 1680 0
 2356 0084 334B     		ldr	r3, .L115+68
 2357 0086 234A     		ldr	r2, .L115+4
 2358 0088 527E     		ldrb	r2, [r2, #25]	@ zero_extendqisi2
 2359 008a 1A70     		strb	r2, [r3]
1681:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW4 , cyPmBackup.scctData[17u]);
 2360              		.loc 1 1681 0
 2361 008c 324B     		ldr	r3, .L115+72
 2362 008e 214A     		ldr	r2, .L115+4
 2363 0090 927E     		ldrb	r2, [r2, #26]	@ zero_extendqisi2
 2364 0092 1A70     		strb	r2, [r3]
1682:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW6 , cyPmBackup.scctData[18u]);
 2365              		.loc 1 1682 0
 2366 0094 314B     		ldr	r3, .L115+76
 2367 0096 1F4A     		ldr	r2, .L115+4
 2368 0098 D27E     		ldrb	r2, [r2, #27]	@ zero_extendqisi2
 2369 009a 1A70     		strb	r2, [r3]
1683:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW8 , cyPmBackup.scctData[19u]);
 2370              		.loc 1 1683 0
 2371 009c 304B     		ldr	r3, .L115+80
 2372 009e 1D4A     		ldr	r2, .L115+4
 2373 00a0 127F     		ldrb	r2, [r2, #28]	@ zero_extendqisi2
 2374 00a2 1A70     		strb	r2, [r3]
1684:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC2_SW10, cyPmBackup.scctData[20u]);
 2375              		.loc 1 1684 0
 2376 00a4 2F4B     		ldr	r3, .L115+84
 2377 00a6 1B4A     		ldr	r2, .L115+4
 2378 00a8 527F     		ldrb	r2, [r2, #29]	@ zero_extendqisi2
 2379 00aa 1A70     		strb	r2, [r3]
1685:.\Generated_Source\PSoC5/cyPm.c **** 
1686:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW0 , cyPmBackup.scctData[21u]);
 2380              		.loc 1 1686 0
 2381 00ac 2E4B     		ldr	r3, .L115+88
 2382 00ae 194A     		ldr	r2, .L115+4
 2383 00b0 927F     		ldrb	r2, [r2, #30]	@ zero_extendqisi2
 2384 00b2 1A70     		strb	r2, [r3]
1687:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW2 , cyPmBackup.scctData[22u]);
 2385              		.loc 1 1687 0
 2386 00b4 2D4B     		ldr	r3, .L115+92
 2387 00b6 174A     		ldr	r2, .L115+4
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 73


 2388 00b8 D27F     		ldrb	r2, [r2, #31]	@ zero_extendqisi2
 2389 00ba 1A70     		strb	r2, [r3]
1688:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW3 , cyPmBackup.scctData[23u]);
 2390              		.loc 1 1688 0
 2391 00bc 2C4B     		ldr	r3, .L115+96
 2392 00be 154A     		ldr	r2, .L115+4
 2393 00c0 92F82020 		ldrb	r2, [r2, #32]	@ zero_extendqisi2
 2394 00c4 1A70     		strb	r2, [r3]
1689:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW4 , cyPmBackup.scctData[24u]);
 2395              		.loc 1 1689 0
 2396 00c6 2B4B     		ldr	r3, .L115+100
 2397 00c8 124A     		ldr	r2, .L115+4
 2398 00ca 92F82120 		ldrb	r2, [r2, #33]	@ zero_extendqisi2
 2399 00ce 1A70     		strb	r2, [r3]
1690:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW6 , cyPmBackup.scctData[25u]);
 2400              		.loc 1 1690 0
 2401 00d0 294B     		ldr	r3, .L115+104
 2402 00d2 104A     		ldr	r2, .L115+4
 2403 00d4 92F82220 		ldrb	r2, [r2, #34]	@ zero_extendqisi2
 2404 00d8 1A70     		strb	r2, [r3]
1691:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW8 , cyPmBackup.scctData[26u]);
 2405              		.loc 1 1691 0
 2406 00da 284B     		ldr	r3, .L115+108
 2407 00dc 0D4A     		ldr	r2, .L115+4
 2408 00de 92F82320 		ldrb	r2, [r2, #35]	@ zero_extendqisi2
 2409 00e2 1A70     		strb	r2, [r3]
1692:.\Generated_Source\PSoC5/cyPm.c ****     CY_SET_REG8(CYREG_SC3_SW10, cyPmBackup.scctData[27u]);
 2410              		.loc 1 1692 0
 2411 00e4 264B     		ldr	r3, .L115+112
 2412 00e6 0B4A     		ldr	r2, .L115+4
 2413 00e8 92F82420 		ldrb	r2, [r2, #36]	@ zero_extendqisi2
 2414 00ec 1A70     		strb	r2, [r3]
1693:.\Generated_Source\PSoC5/cyPm.c **** 
1694:.\Generated_Source\PSoC5/cyPm.c **** 
1695:.\Generated_Source\PSoC5/cyPm.c ****     #if(CY_PSOC3)
1696:.\Generated_Source\PSoC5/cyPm.c **** 
1697:.\Generated_Source\PSoC5/cyPm.c ****         /* Serial Wire Viewer (SWV) workaround */
1698:.\Generated_Source\PSoC5/cyPm.c ****         if(CY_PM_ENABLED == cyPmBackup.swvClkEnabled)
1699:.\Generated_Source\PSoC5/cyPm.c ****         {
1700:.\Generated_Source\PSoC5/cyPm.c ****             /* Restore ports drive mode */
1701:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_PRT1_PC3_REG = (CY_PM_PRT1_PC3_REG & CY_PM_PRT1_PC3_DM_MASK) |
1702:.\Generated_Source\PSoC5/cyPm.c ****                                     cyPmBackup.prt1Dm;
1703:.\Generated_Source\PSoC5/cyPm.c **** 
1704:.\Generated_Source\PSoC5/cyPm.c ****             /* Enable SWV clocks */
1705:.\Generated_Source\PSoC5/cyPm.c ****             CY_PM_MLOGIC_DBG_REG |= CY_PM_MLOGIC_DBG_SWV_CLK_EN;
1706:.\Generated_Source\PSoC5/cyPm.c ****         }
1707:.\Generated_Source\PSoC5/cyPm.c **** 
1708:.\Generated_Source\PSoC5/cyPm.c ****     #endif /* (CY_PSOC3) */
1709:.\Generated_Source\PSoC5/cyPm.c **** 
1710:.\Generated_Source\PSoC5/cyPm.c **** 
1711:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore boost reference */
1712:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.boostRefExt)
 2415              		.loc 1 1712 0
 2416 00ee 094B     		ldr	r3, .L115+4
 2417 00f0 93F82E30 		ldrb	r3, [r3, #46]	@ zero_extendqisi2
 2418 00f4 012B     		cmp	r3, #1
 2419 00f6 07D1     		bne	.L113
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 74


1713:.\Generated_Source\PSoC5/cyPm.c ****     {
1714:.\Generated_Source\PSoC5/cyPm.c ****         CY_PM_BOOST_CR2_REG |= CY_PM_BOOST_CR2_EREFSEL_EXT;
 2420              		.loc 1 1714 0
 2421 00f8 224B     		ldr	r3, .L115+116
 2422 00fa 224A     		ldr	r2, .L115+116
 2423 00fc 1278     		ldrb	r2, [r2]
 2424 00fe D2B2     		uxtb	r2, r2
 2425 0100 42F00802 		orr	r2, r2, #8
 2426 0104 D2B2     		uxtb	r2, r2
 2427 0106 1A70     		strb	r2, [r3]
 2428              	.L113:
1715:.\Generated_Source\PSoC5/cyPm.c ****     }
1716:.\Generated_Source\PSoC5/cyPm.c **** }
 2429              		.loc 1 1716 0
 2430 0108 BD46     		mov	sp, r7
 2431              		@ sp needed
 2432 010a 5DF8047B 		ldr	r7, [sp], #4
 2433 010e 7047     		bx	lr
 2434              	.L116:
 2435              		.align	2
 2436              	.L115:
 2437 0110 005A0040 		.word	1073764864
 2438 0114 00000000 		.word	cyPmBackup
 2439 0118 025A0040 		.word	1073764866
 2440 011c 035A0040 		.word	1073764867
 2441 0120 045A0040 		.word	1073764868
 2442 0124 065A0040 		.word	1073764870
 2443 0128 085A0040 		.word	1073764872
 2444 012c 0A5A0040 		.word	1073764874
 2445 0130 105A0040 		.word	1073764880
 2446 0134 125A0040 		.word	1073764882
 2447 0138 135A0040 		.word	1073764883
 2448 013c 145A0040 		.word	1073764884
 2449 0140 165A0040 		.word	1073764886
 2450 0144 185A0040 		.word	1073764888
 2451 0148 1A5A0040 		.word	1073764890
 2452 014c 205A0040 		.word	1073764896
 2453 0150 225A0040 		.word	1073764898
 2454 0154 235A0040 		.word	1073764899
 2455 0158 245A0040 		.word	1073764900
 2456 015c 265A0040 		.word	1073764902
 2457 0160 285A0040 		.word	1073764904
 2458 0164 2A5A0040 		.word	1073764906
 2459 0168 305A0040 		.word	1073764912
 2460 016c 325A0040 		.word	1073764914
 2461 0170 335A0040 		.word	1073764915
 2462 0174 345A0040 		.word	1073764916
 2463 0178 365A0040 		.word	1073764918
 2464 017c 385A0040 		.word	1073764920
 2465 0180 3A5A0040 		.word	1073764922
 2466 0184 22430040 		.word	1073759010
 2467              		.cfi_endproc
 2468              	.LFE12:
 2469              		.size	CyPmHibSlpRestore, .-CyPmHibSlpRestore
 2470              		.section	.text.CyPmHviLviSaveDisable,"ax",%progbits
 2471              		.align	2
 2472              		.thumb
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 75


 2473              		.thumb_func
 2474              		.type	CyPmHviLviSaveDisable, %function
 2475              	CyPmHviLviSaveDisable:
 2476              	.LFB13:
1717:.\Generated_Source\PSoC5/cyPm.c **** 
1718:.\Generated_Source\PSoC5/cyPm.c **** 
1719:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1720:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviSaveDisable
1721:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1722:.\Generated_Source\PSoC5/cyPm.c **** *
1723:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1724:.\Generated_Source\PSoC5/cyPm.c **** *  Saves analog and digital LVI and HVI configuration and disables them.
1725:.\Generated_Source\PSoC5/cyPm.c **** *
1726:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1727:.\Generated_Source\PSoC5/cyPm.c **** *  None
1728:.\Generated_Source\PSoC5/cyPm.c **** *
1729:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1730:.\Generated_Source\PSoC5/cyPm.c **** *  None
1731:.\Generated_Source\PSoC5/cyPm.c **** *
1732:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1733:.\Generated_Source\PSoC5/cyPm.c **** *  No
1734:.\Generated_Source\PSoC5/cyPm.c **** *
1735:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1736:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviSaveDisable(void) 
1737:.\Generated_Source\PSoC5/cyPm.c **** {
 2477              		.loc 1 1737 0
 2478              		.cfi_startproc
 2479              		@ args = 0, pretend = 0, frame = 0
 2480              		@ frame_needed = 1, uses_anonymous_args = 0
 2481 0000 80B5     		push	{r7, lr}
 2482              		.cfi_def_cfa_offset 8
 2483              		.cfi_offset 7, -8
 2484              		.cfi_offset 14, -4
 2485 0002 00AF     		add	r7, sp, #0
 2486              		.cfi_def_cfa_register 7
1738:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVID_EN))
 2487              		.loc 1 1738 0
 2488 0004 2F4B     		ldr	r3, .L124
 2489 0006 1B78     		ldrb	r3, [r3]
 2490 0008 DBB2     		uxtb	r3, r3
 2491 000a 03F00103 		and	r3, r3, #1
 2492 000e 002B     		cmp	r3, #0
 2493 0010 1DD0     		beq	.L118
1739:.\Generated_Source\PSoC5/cyPm.c ****     {
1740:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_ENABLED;
 2494              		.loc 1 1740 0
 2495 0012 2D4B     		ldr	r3, .L124+4
 2496 0014 0122     		movs	r2, #1
 2497 0016 83F82520 		strb	r2, [r3, #37]
1741:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidTrip = CY_VD_LVI_TRIP_REG & CY_VD_LVI_TRIP_LVID_MASK;
 2498              		.loc 1 1741 0
 2499 001a 2C4B     		ldr	r3, .L124+8
 2500 001c 1B78     		ldrb	r3, [r3]
 2501 001e DBB2     		uxtb	r3, r3
 2502 0020 03F00F03 		and	r3, r3, #15
 2503 0024 DAB2     		uxtb	r2, r3
 2504 0026 284B     		ldr	r3, .L124+4
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 76


 2505 0028 83F82620 		strb	r2, [r3, #38]
1742:.\Generated_Source\PSoC5/cyPm.c **** 
1743:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at a specified Vddd threshold */
1744:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2506              		.loc 1 1744 0
 2507 002c 284B     		ldr	r3, .L124+12
 2508 002e 1B78     		ldrb	r3, [r3]
 2509 0030 DBB2     		uxtb	r3, r3
 2510 0032 03F04003 		and	r3, r3, #64
1745:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2511              		.loc 1 1745 0
 2512 0036 002B     		cmp	r3, #0
 2513 0038 0CBF     		ite	eq
 2514 003a 0023     		moveq	r3, #0
 2515 003c 0123     		movne	r3, #1
 2516 003e DBB2     		uxtb	r3, r3
 2517 0040 1A46     		mov	r2, r3
1744:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESD_EN)) ? \
 2518              		.loc 1 1744 0
 2519 0042 214B     		ldr	r3, .L124+4
 2520 0044 83F82A20 		strb	r2, [r3, #42]
1746:.\Generated_Source\PSoC5/cyPm.c **** 
1747:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitDisable();
 2521              		.loc 1 1747 0
 2522 0048 FFF7FEFF 		bl	CyVdLvDigitDisable
 2523 004c 03E0     		b	.L119
 2524              	.L118:
1748:.\Generated_Source\PSoC5/cyPm.c ****     }
1749:.\Generated_Source\PSoC5/cyPm.c ****     else
1750:.\Generated_Source\PSoC5/cyPm.c ****     {
1751:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lvidEn = CY_PM_DISABLED;
 2525              		.loc 1 1751 0
 2526 004e 1E4B     		ldr	r3, .L124+4
 2527 0050 0022     		movs	r2, #0
 2528 0052 83F82520 		strb	r2, [r3, #37]
 2529              	.L119:
1752:.\Generated_Source\PSoC5/cyPm.c ****     }
1753:.\Generated_Source\PSoC5/cyPm.c **** 
1754:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_LVIA_EN))
 2530              		.loc 1 1754 0
 2531 0056 1B4B     		ldr	r3, .L124
 2532 0058 1B78     		ldrb	r3, [r3]
 2533 005a DBB2     		uxtb	r3, r3
 2534 005c 03F00203 		and	r3, r3, #2
 2535 0060 002B     		cmp	r3, #0
 2536 0062 18D0     		beq	.L120
1755:.\Generated_Source\PSoC5/cyPm.c ****     {
1756:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_ENABLED;
 2537              		.loc 1 1756 0
 2538 0064 184B     		ldr	r3, .L124+4
 2539 0066 0122     		movs	r2, #1
 2540 0068 83F82720 		strb	r2, [r3, #39]
1757:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaTrip = CY_VD_LVI_TRIP_REG >> 4u;
 2541              		.loc 1 1757 0
 2542 006c 174B     		ldr	r3, .L124+8
 2543 006e 1B78     		ldrb	r3, [r3]
 2544 0070 DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 77


 2545 0072 1B09     		lsrs	r3, r3, #4
 2546 0074 DAB2     		uxtb	r2, r3
 2547 0076 144B     		ldr	r3, .L124+4
 2548 0078 83F82820 		strb	r2, [r3, #40]
1758:.\Generated_Source\PSoC5/cyPm.c **** 
1759:.\Generated_Source\PSoC5/cyPm.c ****         /* Save state of reset device at a specified Vdda threshold */
1760:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2549              		.loc 1 1760 0
 2550 007c 144B     		ldr	r3, .L124+12
 2551 007e 1B78     		ldrb	r3, [r3]
 2552 0080 DBB2     		uxtb	r3, r3
 2553 0082 DBB2     		uxtb	r3, r3
1761:.\Generated_Source\PSoC5/cyPm.c ****                              CY_PM_DISABLED : CY_PM_ENABLED;
 2554              		.loc 1 1761 0
 2555 0084 DB09     		lsrs	r3, r3, #7
 2556 0086 DBB2     		uxtb	r3, r3
 2557 0088 1A46     		mov	r2, r3
1760:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaRst = (0u == (CY_VD_PRES_CONTROL_REG & CY_VD_PRESA_EN)) ? \
 2558              		.loc 1 1760 0
 2559 008a 0F4B     		ldr	r3, .L124+4
 2560 008c 83F82B20 		strb	r2, [r3, #43]
1762:.\Generated_Source\PSoC5/cyPm.c **** 
1763:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogDisable();
 2561              		.loc 1 1763 0
 2562 0090 FFF7FEFF 		bl	CyVdLvAnalogDisable
 2563 0094 03E0     		b	.L121
 2564              	.L120:
1764:.\Generated_Source\PSoC5/cyPm.c ****     }
1765:.\Generated_Source\PSoC5/cyPm.c ****     else
1766:.\Generated_Source\PSoC5/cyPm.c ****     {
1767:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.lviaEn = CY_PM_DISABLED;
 2565              		.loc 1 1767 0
 2566 0096 0C4B     		ldr	r3, .L124+4
 2567 0098 0022     		movs	r2, #0
 2568 009a 83F82720 		strb	r2, [r3, #39]
 2569              	.L121:
1768:.\Generated_Source\PSoC5/cyPm.c ****     }
1769:.\Generated_Source\PSoC5/cyPm.c **** 
1770:.\Generated_Source\PSoC5/cyPm.c ****     if(0u != (CY_VD_LVI_HVI_CONTROL_REG & CY_VD_HVIA_EN))
 2570              		.loc 1 1770 0
 2571 009e 094B     		ldr	r3, .L124
 2572 00a0 1B78     		ldrb	r3, [r3]
 2573 00a2 DBB2     		uxtb	r3, r3
 2574 00a4 03F00403 		and	r3, r3, #4
 2575 00a8 002B     		cmp	r3, #0
 2576 00aa 06D0     		beq	.L122
1771:.\Generated_Source\PSoC5/cyPm.c ****     {
1772:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_ENABLED;
 2577              		.loc 1 1772 0
 2578 00ac 064B     		ldr	r3, .L124+4
 2579 00ae 0122     		movs	r2, #1
 2580 00b0 83F82920 		strb	r2, [r3, #41]
1773:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogDisable();
 2581              		.loc 1 1773 0
 2582 00b4 FFF7FEFF 		bl	CyVdHvAnalogDisable
 2583 00b8 03E0     		b	.L117
 2584              	.L122:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 78


1774:.\Generated_Source\PSoC5/cyPm.c ****     }
1775:.\Generated_Source\PSoC5/cyPm.c ****     else
1776:.\Generated_Source\PSoC5/cyPm.c ****     {
1777:.\Generated_Source\PSoC5/cyPm.c ****         cyPmBackup.hviaEn = CY_PM_DISABLED;
 2585              		.loc 1 1777 0
 2586 00ba 034B     		ldr	r3, .L124+4
 2587 00bc 0022     		movs	r2, #0
 2588 00be 83F82920 		strb	r2, [r3, #41]
 2589              	.L117:
1778:.\Generated_Source\PSoC5/cyPm.c ****     }
1779:.\Generated_Source\PSoC5/cyPm.c **** }
 2590              		.loc 1 1779 0
 2591 00c2 80BD     		pop	{r7, pc}
 2592              	.L125:
 2593              		.align	2
 2594              	.L124:
 2595 00c4 F5460040 		.word	1073759989
 2596 00c8 00000000 		.word	cyPmBackup
 2597 00cc F4460040 		.word	1073759988
 2598 00d0 F7460040 		.word	1073759991
 2599              		.cfi_endproc
 2600              	.LFE13:
 2601              		.size	CyPmHviLviSaveDisable, .-CyPmHviLviSaveDisable
 2602              		.section	.text.CyPmHviLviRestore,"ax",%progbits
 2603              		.align	2
 2604              		.thumb
 2605              		.thumb_func
 2606              		.type	CyPmHviLviRestore, %function
 2607              	CyPmHviLviRestore:
 2608              	.LFB14:
1780:.\Generated_Source\PSoC5/cyPm.c **** 
1781:.\Generated_Source\PSoC5/cyPm.c **** 
1782:.\Generated_Source\PSoC5/cyPm.c **** /*******************************************************************************
1783:.\Generated_Source\PSoC5/cyPm.c **** * Function Name: CyPmHviLviRestore
1784:.\Generated_Source\PSoC5/cyPm.c **** ********************************************************************************
1785:.\Generated_Source\PSoC5/cyPm.c **** *
1786:.\Generated_Source\PSoC5/cyPm.c **** * Summary:
1787:.\Generated_Source\PSoC5/cyPm.c **** *  Restores analog and digital LVI and HVI configuration.
1788:.\Generated_Source\PSoC5/cyPm.c **** *
1789:.\Generated_Source\PSoC5/cyPm.c **** * Parameters:
1790:.\Generated_Source\PSoC5/cyPm.c **** *  None
1791:.\Generated_Source\PSoC5/cyPm.c **** *
1792:.\Generated_Source\PSoC5/cyPm.c **** * Return:
1793:.\Generated_Source\PSoC5/cyPm.c **** *  None
1794:.\Generated_Source\PSoC5/cyPm.c **** *
1795:.\Generated_Source\PSoC5/cyPm.c **** * Reentrant:
1796:.\Generated_Source\PSoC5/cyPm.c **** *  No
1797:.\Generated_Source\PSoC5/cyPm.c **** *
1798:.\Generated_Source\PSoC5/cyPm.c **** *******************************************************************************/
1799:.\Generated_Source\PSoC5/cyPm.c **** static void CyPmHviLviRestore(void) 
1800:.\Generated_Source\PSoC5/cyPm.c **** {
 2609              		.loc 1 1800 0
 2610              		.cfi_startproc
 2611              		@ args = 0, pretend = 0, frame = 0
 2612              		@ frame_needed = 1, uses_anonymous_args = 0
 2613 0000 80B5     		push	{r7, lr}
 2614              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 79


 2615              		.cfi_offset 7, -8
 2616              		.cfi_offset 14, -4
 2617 0002 00AF     		add	r7, sp, #0
 2618              		.cfi_def_cfa_register 7
1801:.\Generated_Source\PSoC5/cyPm.c ****     /* Restore LVI/HVI configuration */
1802:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lvidEn)
 2619              		.loc 1 1802 0
 2620 0004 124B     		ldr	r3, .L130
 2621 0006 93F82530 		ldrb	r3, [r3, #37]	@ zero_extendqisi2
 2622 000a 012B     		cmp	r3, #1
 2623 000c 09D1     		bne	.L127
1803:.\Generated_Source\PSoC5/cyPm.c ****     {
1804:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvDigitEnable(cyPmBackup.lvidRst, cyPmBackup.lvidTrip);
 2624              		.loc 1 1804 0
 2625 000e 104B     		ldr	r3, .L130
 2626 0010 93F82A20 		ldrb	r2, [r3, #42]	@ zero_extendqisi2
 2627 0014 0E4B     		ldr	r3, .L130
 2628 0016 93F82630 		ldrb	r3, [r3, #38]	@ zero_extendqisi2
 2629 001a 1046     		mov	r0, r2
 2630 001c 1946     		mov	r1, r3
 2631 001e FFF7FEFF 		bl	CyVdLvDigitEnable
 2632              	.L127:
1805:.\Generated_Source\PSoC5/cyPm.c ****     }
1806:.\Generated_Source\PSoC5/cyPm.c **** 
1807:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.lviaEn)
 2633              		.loc 1 1807 0
 2634 0022 0B4B     		ldr	r3, .L130
 2635 0024 93F82730 		ldrb	r3, [r3, #39]	@ zero_extendqisi2
 2636 0028 012B     		cmp	r3, #1
 2637 002a 09D1     		bne	.L128
1808:.\Generated_Source\PSoC5/cyPm.c ****     {
1809:.\Generated_Source\PSoC5/cyPm.c ****         CyVdLvAnalogEnable(cyPmBackup.lviaRst, cyPmBackup.lviaTrip);
 2638              		.loc 1 1809 0
 2639 002c 084B     		ldr	r3, .L130
 2640 002e 93F82B20 		ldrb	r2, [r3, #43]	@ zero_extendqisi2
 2641 0032 074B     		ldr	r3, .L130
 2642 0034 93F82830 		ldrb	r3, [r3, #40]	@ zero_extendqisi2
 2643 0038 1046     		mov	r0, r2
 2644 003a 1946     		mov	r1, r3
 2645 003c FFF7FEFF 		bl	CyVdLvAnalogEnable
 2646              	.L128:
1810:.\Generated_Source\PSoC5/cyPm.c ****     }
1811:.\Generated_Source\PSoC5/cyPm.c **** 
1812:.\Generated_Source\PSoC5/cyPm.c ****     if(CY_PM_ENABLED == cyPmBackup.hviaEn)
 2647              		.loc 1 1812 0
 2648 0040 034B     		ldr	r3, .L130
 2649 0042 93F82930 		ldrb	r3, [r3, #41]	@ zero_extendqisi2
 2650 0046 012B     		cmp	r3, #1
 2651 0048 01D1     		bne	.L126
1813:.\Generated_Source\PSoC5/cyPm.c ****     {
1814:.\Generated_Source\PSoC5/cyPm.c ****         CyVdHvAnalogEnable();
 2652              		.loc 1 1814 0
 2653 004a FFF7FEFF 		bl	CyVdHvAnalogEnable
 2654              	.L126:
1815:.\Generated_Source\PSoC5/cyPm.c ****     }
1816:.\Generated_Source\PSoC5/cyPm.c **** }
 2655              		.loc 1 1816 0
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 80


 2656 004e 80BD     		pop	{r7, pc}
 2657              	.L131:
 2658              		.align	2
 2659              	.L130:
 2660 0050 00000000 		.word	cyPmBackup
 2661              		.cfi_endproc
 2662              	.LFE14:
 2663              		.size	CyPmHviLviRestore, .-CyPmHviLviRestore
 2664              		.bss
 2665              	interruptStatus.4800:
 2666 0042 00       		.space	1
 2667 0043 00       		.text
 2668              	.Letext0:
 2669              		.file 2 ".\\Generated_Source\\PSoC5\\cytypes.h"
 2670              		.file 3 ".\\Generated_Source\\PSoC5\\cyPm.h"
 2671              		.section	.debug_info,"",%progbits
 2672              	.Ldebug_info0:
 2673 0000 30050000 		.4byte	0x530
 2674 0004 0400     		.2byte	0x4
 2675 0006 00000000 		.4byte	.Ldebug_abbrev0
 2676 000a 04       		.byte	0x4
 2677 000b 01       		.uleb128 0x1
 2678 000c 31030000 		.4byte	.LASF85
 2679 0010 01       		.byte	0x1
 2680 0011 41010000 		.4byte	.LASF86
 2681 0015 4F020000 		.4byte	.LASF87
 2682 0019 00000000 		.4byte	.Ldebug_ranges0+0
 2683 001d 00000000 		.4byte	0
 2684 0021 00000000 		.4byte	.Ldebug_line0
 2685 0025 02       		.uleb128 0x2
 2686 0026 01       		.byte	0x1
 2687 0027 06       		.byte	0x6
 2688 0028 EE000000 		.4byte	.LASF0
 2689 002c 02       		.uleb128 0x2
 2690 002d 01       		.byte	0x1
 2691 002e 08       		.byte	0x8
 2692 002f F8030000 		.4byte	.LASF1
 2693 0033 02       		.uleb128 0x2
 2694 0034 02       		.byte	0x2
 2695 0035 05       		.byte	0x5
 2696 0036 31040000 		.4byte	.LASF2
 2697 003a 02       		.uleb128 0x2
 2698 003b 02       		.byte	0x2
 2699 003c 07       		.byte	0x7
 2700 003d 0F020000 		.4byte	.LASF3
 2701 0041 02       		.uleb128 0x2
 2702 0042 04       		.byte	0x4
 2703 0043 05       		.byte	0x5
 2704 0044 19010000 		.4byte	.LASF4
 2705 0048 02       		.uleb128 0x2
 2706 0049 04       		.byte	0x4
 2707 004a 07       		.byte	0x7
 2708 004b B5010000 		.4byte	.LASF5
 2709 004f 02       		.uleb128 0x2
 2710 0050 08       		.byte	0x8
 2711 0051 05       		.byte	0x5
 2712 0052 E0000000 		.4byte	.LASF6
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 81


 2713 0056 02       		.uleb128 0x2
 2714 0057 08       		.byte	0x8
 2715 0058 07       		.byte	0x7
 2716 0059 6F000000 		.4byte	.LASF7
 2717 005d 03       		.uleb128 0x3
 2718 005e 04       		.byte	0x4
 2719 005f 05       		.byte	0x5
 2720 0060 696E7400 		.ascii	"int\000"
 2721 0064 02       		.uleb128 0x2
 2722 0065 04       		.byte	0x4
 2723 0066 07       		.byte	0x7
 2724 0067 97010000 		.4byte	.LASF8
 2725 006b 04       		.uleb128 0x4
 2726 006c 34010000 		.4byte	.LASF9
 2727 0070 02       		.byte	0x2
 2728 0071 5B       		.byte	0x5b
 2729 0072 2C000000 		.4byte	0x2c
 2730 0076 04       		.uleb128 0x4
 2731 0077 00000000 		.4byte	.LASF10
 2732 007b 02       		.byte	0x2
 2733 007c 5C       		.byte	0x5c
 2734 007d 3A000000 		.4byte	0x3a
 2735 0081 04       		.uleb128 0x4
 2736 0082 61010000 		.4byte	.LASF11
 2737 0086 02       		.byte	0x2
 2738 0087 5D       		.byte	0x5d
 2739 0088 48000000 		.4byte	0x48
 2740 008c 02       		.uleb128 0x2
 2741 008d 04       		.byte	0x4
 2742 008e 04       		.byte	0x4
 2743 008f C4030000 		.4byte	.LASF12
 2744 0093 02       		.uleb128 0x2
 2745 0094 08       		.byte	0x8
 2746 0095 04       		.byte	0x4
 2747 0096 3A010000 		.4byte	.LASF13
 2748 009a 02       		.uleb128 0x2
 2749 009b 01       		.byte	0x1
 2750 009c 08       		.byte	0x8
 2751 009d 5B040000 		.4byte	.LASF14
 2752 00a1 04       		.uleb128 0x4
 2753 00a2 F4040000 		.4byte	.LASF15
 2754 00a6 02       		.byte	0x2
 2755 00a7 E8       		.byte	0xe8
 2756 00a8 48000000 		.4byte	0x48
 2757 00ac 04       		.uleb128 0x4
 2758 00ad E7030000 		.4byte	.LASF16
 2759 00b1 02       		.byte	0x2
 2760 00b2 F0       		.byte	0xf0
 2761 00b3 B7000000 		.4byte	0xb7
 2762 00b7 05       		.uleb128 0x5
 2763 00b8 6B000000 		.4byte	0x6b
 2764 00bc 02       		.uleb128 0x2
 2765 00bd 04       		.byte	0x4
 2766 00be 07       		.byte	0x7
 2767 00bf 07030000 		.4byte	.LASF17
 2768 00c3 06       		.uleb128 0x6
 2769 00c4 CE010000 		.4byte	.LASF34
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 82


 2770 00c8 12       		.byte	0x12
 2771 00c9 03       		.byte	0x3
 2772 00ca F1       		.byte	0xf1
 2773 00cb 87010000 		.4byte	0x187
 2774 00cf 07       		.uleb128 0x7
 2775 00d0 23030000 		.4byte	.LASF18
 2776 00d4 03       		.byte	0x3
 2777 00d5 F4       		.byte	0xf4
 2778 00d6 6B000000 		.4byte	0x6b
 2779 00da 00       		.byte	0
 2780 00db 07       		.uleb128 0x7
 2781 00dc 2A030000 		.4byte	.LASF19
 2782 00e0 03       		.byte	0x3
 2783 00e1 F5       		.byte	0xf5
 2784 00e2 6B000000 		.4byte	0x6b
 2785 00e6 01       		.byte	0x1
 2786 00e7 07       		.uleb128 0x7
 2787 00e8 31000000 		.4byte	.LASF20
 2788 00ec 03       		.byte	0x3
 2789 00ed F6       		.byte	0xf6
 2790 00ee 6B000000 		.4byte	0x6b
 2791 00f2 02       		.byte	0x2
 2792 00f3 07       		.uleb128 0x7
 2793 00f4 AD010000 		.4byte	.LASF21
 2794 00f8 03       		.byte	0x3
 2795 00f9 F7       		.byte	0xf7
 2796 00fa 6B000000 		.4byte	0x6b
 2797 00fe 03       		.byte	0x3
 2798 00ff 07       		.uleb128 0x7
 2799 0100 AF000000 		.4byte	.LASF22
 2800 0104 03       		.byte	0x3
 2801 0105 F8       		.byte	0xf8
 2802 0106 6B000000 		.4byte	0x6b
 2803 010a 04       		.byte	0x4
 2804 010b 07       		.uleb128 0x7
 2805 010c FD040000 		.4byte	.LASF23
 2806 0110 03       		.byte	0x3
 2807 0111 F9       		.byte	0xf9
 2808 0112 6B000000 		.4byte	0x6b
 2809 0116 05       		.byte	0x5
 2810 0117 07       		.uleb128 0x7
 2811 0118 29050000 		.4byte	.LASF24
 2812 011c 03       		.byte	0x3
 2813 011d FA       		.byte	0xfa
 2814 011e 6B000000 		.4byte	0x6b
 2815 0122 06       		.byte	0x6
 2816 0123 07       		.uleb128 0x7
 2817 0124 BA030000 		.4byte	.LASF25
 2818 0128 03       		.byte	0x3
 2819 0129 FB       		.byte	0xfb
 2820 012a 6B000000 		.4byte	0x6b
 2821 012e 07       		.byte	0x7
 2822 012f 07       		.uleb128 0x7
 2823 0130 E2020000 		.4byte	.LASF26
 2824 0134 03       		.byte	0x3
 2825 0135 FC       		.byte	0xfc
 2826 0136 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 83


 2827 013a 08       		.byte	0x8
 2828 013b 07       		.uleb128 0x7
 2829 013c 13010000 		.4byte	.LASF27
 2830 0140 03       		.byte	0x3
 2831 0141 FD       		.byte	0xfd
 2832 0142 6B000000 		.4byte	0x6b
 2833 0146 09       		.byte	0x9
 2834 0147 07       		.uleb128 0x7
 2835 0148 52000000 		.4byte	.LASF28
 2836 014c 03       		.byte	0x3
 2837 014d FE       		.byte	0xfe
 2838 014e 6B000000 		.4byte	0x6b
 2839 0152 0A       		.byte	0xa
 2840 0153 07       		.uleb128 0x7
 2841 0154 FA000000 		.4byte	.LASF29
 2842 0158 03       		.byte	0x3
 2843 0159 FF       		.byte	0xff
 2844 015a 76000000 		.4byte	0x76
 2845 015e 0C       		.byte	0xc
 2846 015f 08       		.uleb128 0x8
 2847 0160 16040000 		.4byte	.LASF30
 2848 0164 03       		.byte	0x3
 2849 0165 0001     		.2byte	0x100
 2850 0167 6B000000 		.4byte	0x6b
 2851 016b 0E       		.byte	0xe
 2852 016c 08       		.uleb128 0x8
 2853 016d 68010000 		.4byte	.LASF31
 2854 0171 03       		.byte	0x3
 2855 0172 0101     		.2byte	0x101
 2856 0174 6B000000 		.4byte	0x6b
 2857 0178 0F       		.byte	0xf
 2858 0179 08       		.uleb128 0x8
 2859 017a AC040000 		.4byte	.LASF32
 2860 017e 03       		.byte	0x3
 2861 017f 0201     		.2byte	0x102
 2862 0181 6B000000 		.4byte	0x6b
 2863 0185 10       		.byte	0x10
 2864 0186 00       		.byte	0
 2865 0187 09       		.uleb128 0x9
 2866 0188 F5010000 		.4byte	.LASF33
 2867 018c 03       		.byte	0x3
 2868 018d 0401     		.2byte	0x104
 2869 018f C3000000 		.4byte	0xc3
 2870 0193 0A       		.uleb128 0xa
 2871 0194 E4010000 		.4byte	.LASF35
 2872 0198 2F       		.byte	0x2f
 2873 0199 03       		.byte	0x3
 2874 019a 0701     		.2byte	0x107
 2875 019c A5020000 		.4byte	0x2a5
 2876 01a0 08       		.uleb128 0x8
 2877 01a1 D3000000 		.4byte	.LASF36
 2878 01a5 03       		.byte	0x3
 2879 01a6 0901     		.2byte	0x109
 2880 01a8 6B000000 		.4byte	0x6b
 2881 01ac 00       		.byte	0
 2882 01ad 08       		.uleb128 0x8
 2883 01ae 25040000 		.4byte	.LASF37
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 84


 2884 01b2 03       		.byte	0x3
 2885 01b3 0A01     		.2byte	0x10a
 2886 01b5 6B000000 		.4byte	0x6b
 2887 01b9 01       		.byte	0x1
 2888 01ba 08       		.uleb128 0x8
 2889 01bb 4D040000 		.4byte	.LASF38
 2890 01bf 03       		.byte	0x3
 2891 01c0 0B01     		.2byte	0x10b
 2892 01c2 6B000000 		.4byte	0x6b
 2893 01c6 02       		.byte	0x2
 2894 01c7 08       		.uleb128 0x8
 2895 01c8 FB020000 		.4byte	.LASF39
 2896 01cc 03       		.byte	0x3
 2897 01cd 0D01     		.2byte	0x10d
 2898 01cf 6B000000 		.4byte	0x6b
 2899 01d3 03       		.byte	0x3
 2900 01d4 08       		.uleb128 0x8
 2901 01d5 2E020000 		.4byte	.LASF40
 2902 01d9 03       		.byte	0x3
 2903 01da 1701     		.2byte	0x117
 2904 01dc 6B000000 		.4byte	0x6b
 2905 01e0 04       		.byte	0x4
 2906 01e1 08       		.uleb128 0x8
 2907 01e2 39020000 		.4byte	.LASF41
 2908 01e6 03       		.byte	0x3
 2909 01e7 1801     		.2byte	0x118
 2910 01e9 6B000000 		.4byte	0x6b
 2911 01ed 05       		.byte	0x5
 2912 01ee 08       		.uleb128 0x8
 2913 01ef 44020000 		.4byte	.LASF42
 2914 01f3 03       		.byte	0x3
 2915 01f4 1901     		.2byte	0x119
 2916 01f6 6B000000 		.4byte	0x6b
 2917 01fa 06       		.byte	0x6
 2918 01fb 08       		.uleb128 0x8
 2919 01fc 19000000 		.4byte	.LASF43
 2920 0200 03       		.byte	0x3
 2921 0201 1B01     		.2byte	0x11b
 2922 0203 6B000000 		.4byte	0x6b
 2923 0207 07       		.byte	0x7
 2924 0208 08       		.uleb128 0x8
 2925 0209 25000000 		.4byte	.LASF44
 2926 020d 03       		.byte	0x3
 2927 020e 1C01     		.2byte	0x11c
 2928 0210 6B000000 		.4byte	0x6b
 2929 0214 08       		.byte	0x8
 2930 0215 08       		.uleb128 0x8
 2931 0216 A4010000 		.4byte	.LASF45
 2932 021a 03       		.byte	0x3
 2933 021b 1E01     		.2byte	0x11e
 2934 021d A5020000 		.4byte	0x2a5
 2935 0221 09       		.byte	0x9
 2936 0222 08       		.uleb128 0x8
 2937 0223 C7010000 		.4byte	.LASF46
 2938 0227 03       		.byte	0x3
 2939 0228 2101     		.2byte	0x121
 2940 022a 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 85


 2941 022e 25       		.byte	0x25
 2942 022f 08       		.uleb128 0x8
 2943 0230 20050000 		.4byte	.LASF47
 2944 0234 03       		.byte	0x3
 2945 0235 2201     		.2byte	0x122
 2946 0237 6B000000 		.4byte	0x6b
 2947 023b 26       		.byte	0x26
 2948 023c 08       		.uleb128 0x8
 2949 023d D3040000 		.4byte	.LASF48
 2950 0241 03       		.byte	0x3
 2951 0242 2301     		.2byte	0x123
 2952 0244 6B000000 		.4byte	0x6b
 2953 0248 27       		.byte	0x27
 2954 0249 08       		.uleb128 0x8
 2955 024a A6000000 		.4byte	.LASF49
 2956 024e 03       		.byte	0x3
 2957 024f 2401     		.2byte	0x124
 2958 0251 6B000000 		.4byte	0x6b
 2959 0255 28       		.byte	0x28
 2960 0256 08       		.uleb128 0x8
 2961 0257 CC000000 		.4byte	.LASF50
 2962 025b 03       		.byte	0x3
 2963 025c 2501     		.2byte	0x125
 2964 025e 6B000000 		.4byte	0x6b
 2965 0262 29       		.byte	0x29
 2966 0263 08       		.uleb128 0x8
 2967 0264 D4030000 		.4byte	.LASF51
 2968 0268 03       		.byte	0x3
 2969 0269 2601     		.2byte	0x126
 2970 026b 6B000000 		.4byte	0x6b
 2971 026f 2A       		.byte	0x2a
 2972 0270 08       		.uleb128 0x8
 2973 0271 0D050000 		.4byte	.LASF52
 2974 0275 03       		.byte	0x3
 2975 0276 2701     		.2byte	0x127
 2976 0278 6B000000 		.4byte	0x6b
 2977 027c 2B       		.byte	0x2b
 2978 027d 08       		.uleb128 0x8
 2979 027e 8C010000 		.4byte	.LASF53
 2980 0282 03       		.byte	0x3
 2981 0283 2901     		.2byte	0x129
 2982 0285 6B000000 		.4byte	0x6b
 2983 0289 2C       		.byte	0x2c
 2984 028a 08       		.uleb128 0x8
 2985 028b 60040000 		.4byte	.LASF54
 2986 028f 03       		.byte	0x3
 2987 0290 2A01     		.2byte	0x12a
 2988 0292 6B000000 		.4byte	0x6b
 2989 0296 2D       		.byte	0x2d
 2990 0297 08       		.uleb128 0x8
 2991 0298 D6020000 		.4byte	.LASF55
 2992 029c 03       		.byte	0x3
 2993 029d 2C01     		.2byte	0x12c
 2994 029f 6B000000 		.4byte	0x6b
 2995 02a3 2E       		.byte	0x2e
 2996 02a4 00       		.byte	0
 2997 02a5 0B       		.uleb128 0xb
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 86


 2998 02a6 6B000000 		.4byte	0x6b
 2999 02aa B5020000 		.4byte	0x2b5
 3000 02ae 0C       		.uleb128 0xc
 3001 02af BC000000 		.4byte	0xbc
 3002 02b3 1B       		.byte	0x1b
 3003 02b4 00       		.byte	0
 3004 02b5 09       		.uleb128 0x9
 3005 02b6 3E000000 		.4byte	.LASF56
 3006 02ba 03       		.byte	0x3
 3007 02bb 2E01     		.2byte	0x12e
 3008 02bd 93010000 		.4byte	0x193
 3009 02c1 0D       		.uleb128 0xd
 3010 02c2 EC020000 		.4byte	.LASF74
 3011 02c6 01       		.byte	0x1
 3012 02c7 50       		.byte	0x50
 3013 02c8 00000000 		.4byte	.LFB0
 3014 02cc 38020000 		.4byte	.LFE0-.LFB0
 3015 02d0 01       		.uleb128 0x1
 3016 02d1 9C       		.byte	0x9c
 3017 02d2 0E       		.uleb128 0xe
 3018 02d3 5D000000 		.4byte	.LASF60
 3019 02d7 01       		.byte	0x1
 3020 02d8 0001     		.2byte	0x100
 3021 02da 00000000 		.4byte	.LFB1
 3022 02de BC020000 		.4byte	.LFE1-.LFB1
 3023 02e2 01       		.uleb128 0x1
 3024 02e3 9C       		.byte	0x9c
 3025 02e4 23030000 		.4byte	0x323
 3026 02e8 0F       		.uleb128 0xf
 3027 02e9 CC040000 		.4byte	.LASF57
 3028 02ed 01       		.byte	0x1
 3029 02ee 0201     		.2byte	0x102
 3030 02f0 A1000000 		.4byte	0xa1
 3031 02f4 02       		.uleb128 0x2
 3032 02f5 91       		.byte	0x91
 3033 02f6 70       		.sleb128 -16
 3034 02f7 10       		.uleb128 0x10
 3035 02f8 6900     		.ascii	"i\000"
 3036 02fa 01       		.byte	0x1
 3037 02fb 0301     		.2byte	0x103
 3038 02fd 76000000 		.4byte	0x76
 3039 0301 02       		.uleb128 0x2
 3040 0302 91       		.byte	0x91
 3041 0303 76       		.sleb128 -10
 3042 0304 0F       		.uleb128 0xf
 3043 0305 C9020000 		.4byte	.LASF58
 3044 0309 01       		.byte	0x1
 3045 030a 0401     		.2byte	0x104
 3046 030c 76000000 		.4byte	0x76
 3047 0310 02       		.uleb128 0x2
 3048 0311 91       		.byte	0x91
 3049 0312 6E       		.sleb128 -18
 3050 0313 0F       		.uleb128 0xf
 3051 0314 10030000 		.4byte	.LASF59
 3052 0318 01       		.byte	0x1
 3053 0319 0801     		.2byte	0x108
 3054 031b 33030000 		.4byte	0x333
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 87


 3055 031f 02       		.uleb128 0x2
 3056 0320 91       		.byte	0x91
 3057 0321 64       		.sleb128 -28
 3058 0322 00       		.byte	0
 3059 0323 0B       		.uleb128 0xb
 3060 0324 6B000000 		.4byte	0x6b
 3061 0328 33030000 		.4byte	0x333
 3062 032c 0C       		.uleb128 0xc
 3063 032d BC000000 		.4byte	0xbc
 3064 0331 06       		.byte	0x6
 3065 0332 00       		.byte	0
 3066 0333 11       		.uleb128 0x11
 3067 0334 23030000 		.4byte	0x323
 3068 0338 0E       		.uleb128 0xe
 3069 0339 DC030000 		.4byte	.LASF61
 3070 033d 01       		.byte	0x1
 3071 033e 4702     		.2byte	0x247
 3072 0340 00000000 		.4byte	.LFB2
 3073 0344 B8000000 		.4byte	.LFE2-.LFB2
 3074 0348 01       		.uleb128 0x1
 3075 0349 9C       		.byte	0x9c
 3076 034a 6D030000 		.4byte	0x36d
 3077 034e 12       		.uleb128 0x12
 3078 034f E9040000 		.4byte	.LASF62
 3079 0353 01       		.byte	0x1
 3080 0354 4702     		.2byte	0x247
 3081 0356 76000000 		.4byte	0x76
 3082 035a 02       		.uleb128 0x2
 3083 035b 91       		.byte	0x91
 3084 035c 76       		.sleb128 -10
 3085 035d 12       		.uleb128 0x12
 3086 035e AD030000 		.4byte	.LASF63
 3087 0362 01       		.byte	0x1
 3088 0363 4702     		.2byte	0x247
 3089 0365 76000000 		.4byte	0x76
 3090 0369 02       		.uleb128 0x2
 3091 036a 91       		.byte	0x91
 3092 036b 74       		.sleb128 -12
 3093 036c 00       		.byte	0
 3094 036d 0E       		.uleb128 0xe
 3095 036e CA030000 		.4byte	.LASF64
 3096 0372 01       		.byte	0x1
 3097 0373 1303     		.2byte	0x313
 3098 0375 00000000 		.4byte	.LFB3
 3099 0379 6C010000 		.4byte	.LFE3-.LFB3
 3100 037d 01       		.uleb128 0x1
 3101 037e 9C       		.byte	0x9c
 3102 037f B1030000 		.4byte	0x3b1
 3103 0383 12       		.uleb128 0x12
 3104 0384 E9040000 		.4byte	.LASF62
 3105 0388 01       		.byte	0x1
 3106 0389 1303     		.2byte	0x313
 3107 038b 6B000000 		.4byte	0x6b
 3108 038f 02       		.uleb128 0x2
 3109 0390 91       		.byte	0x91
 3110 0391 6F       		.sleb128 -17
 3111 0392 12       		.uleb128 0x12
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 88


 3112 0393 AD030000 		.4byte	.LASF63
 3113 0397 01       		.byte	0x1
 3114 0398 1303     		.2byte	0x313
 3115 039a 76000000 		.4byte	0x76
 3116 039e 02       		.uleb128 0x2
 3117 039f 91       		.byte	0x91
 3118 03a0 6C       		.sleb128 -20
 3119 03a1 0F       		.uleb128 0xf
 3120 03a2 04010000 		.4byte	.LASF65
 3121 03a6 01       		.byte	0x1
 3122 03a7 1503     		.2byte	0x315
 3123 03a9 6B000000 		.4byte	0x6b
 3124 03ad 02       		.uleb128 0x2
 3125 03ae 91       		.byte	0x91
 3126 03af 77       		.sleb128 -9
 3127 03b0 00       		.byte	0
 3128 03b1 0E       		.uleb128 0xe
 3129 03b2 70040000 		.4byte	.LASF66
 3130 03b6 01       		.byte	0x1
 3131 03b7 2304     		.2byte	0x423
 3132 03b9 00000000 		.4byte	.LFB4
 3133 03bd 40010000 		.4byte	.LFE4-.LFB4
 3134 03c1 01       		.uleb128 0x1
 3135 03c2 9C       		.byte	0x9c
 3136 03c3 D7030000 		.4byte	0x3d7
 3137 03c7 0F       		.uleb128 0xf
 3138 03c8 04010000 		.4byte	.LASF65
 3139 03cc 01       		.byte	0x1
 3140 03cd 2504     		.2byte	0x425
 3141 03cf 6B000000 		.4byte	0x6b
 3142 03d3 02       		.uleb128 0x2
 3143 03d4 91       		.byte	0x91
 3144 03d5 77       		.sleb128 -9
 3145 03d6 00       		.byte	0
 3146 03d7 13       		.uleb128 0x13
 3147 03d8 9D040000 		.4byte	.LASF88
 3148 03dc 01       		.byte	0x1
 3149 03dd A304     		.2byte	0x4a3
 3150 03df 6B000000 		.4byte	0x6b
 3151 03e3 00000000 		.4byte	.LFB5
 3152 03e7 58000000 		.4byte	.LFE5-.LFB5
 3153 03eb 01       		.uleb128 0x1
 3154 03ec 9C       		.byte	0x9c
 3155 03ed 31040000 		.4byte	0x431
 3156 03f1 12       		.uleb128 0x12
 3157 03f2 87010000 		.4byte	.LASF67
 3158 03f6 01       		.byte	0x1
 3159 03f7 A304     		.2byte	0x4a3
 3160 03f9 6B000000 		.4byte	0x6b
 3161 03fd 02       		.uleb128 0x2
 3162 03fe 91       		.byte	0x91
 3163 03ff 6F       		.sleb128 -17
 3164 0400 0F       		.uleb128 0xf
 3165 0401 33050000 		.4byte	.LASF68
 3166 0405 01       		.byte	0x1
 3167 0406 A504     		.2byte	0x4a5
 3168 0408 6B000000 		.4byte	0x6b
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 89


 3169 040c 05       		.uleb128 0x5
 3170 040d 03       		.byte	0x3
 3171 040e 42000000 		.4byte	interruptStatus.4800
 3172 0412 0F       		.uleb128 0xf
 3173 0413 04010000 		.4byte	.LASF65
 3174 0417 01       		.byte	0x1
 3175 0418 A604     		.2byte	0x4a6
 3176 041a 6B000000 		.4byte	0x6b
 3177 041e 02       		.uleb128 0x2
 3178 041f 91       		.byte	0x91
 3179 0420 77       		.sleb128 -9
 3180 0421 0F       		.uleb128 0xf
 3181 0422 9C000000 		.4byte	.LASF69
 3182 0426 01       		.byte	0x1
 3183 0427 A704     		.2byte	0x4a7
 3184 0429 6B000000 		.4byte	0x6b
 3185 042d 02       		.uleb128 0x2
 3186 042e 91       		.byte	0x91
 3187 042f 76       		.sleb128 -10
 3188 0430 00       		.byte	0
 3189 0431 14       		.uleb128 0x14
 3190 0432 DA040000 		.4byte	.LASF70
 3191 0436 01       		.byte	0x1
 3192 0437 CF04     		.2byte	0x4cf
 3193 0439 00000000 		.4byte	.LFB6
 3194 043d D4000000 		.4byte	.LFE6-.LFB6
 3195 0441 01       		.uleb128 0x1
 3196 0442 9C       		.byte	0x9c
 3197 0443 14       		.uleb128 0x14
 3198 0444 78010000 		.4byte	.LASF71
 3199 0448 01       		.byte	0x1
 3200 0449 2905     		.2byte	0x529
 3201 044b 00000000 		.4byte	.LFB7
 3202 044f 68000000 		.4byte	.LFE7-.LFB7
 3203 0453 01       		.uleb128 0x1
 3204 0454 9C       		.byte	0x9c
 3205 0455 0E       		.uleb128 0xe
 3206 0456 B9040000 		.4byte	.LASF72
 3207 045a 01       		.byte	0x1
 3208 045b 6605     		.2byte	0x566
 3209 045d 00000000 		.4byte	.LFB8
 3210 0461 90000000 		.4byte	.LFE8-.LFB8
 3211 0465 01       		.uleb128 0x1
 3212 0466 9C       		.byte	0x9c
 3213 0467 7B040000 		.4byte	0x47b
 3214 046b 12       		.uleb128 0x12
 3215 046c 22020000 		.4byte	.LASF73
 3216 0470 01       		.byte	0x1
 3217 0471 6605     		.2byte	0x566
 3218 0473 6B000000 		.4byte	0x6b
 3219 0477 02       		.uleb128 0x2
 3220 0478 91       		.byte	0x91
 3221 0479 77       		.sleb128 -9
 3222 047a 00       		.byte	0
 3223 047b 15       		.uleb128 0x15
 3224 047c EC030000 		.4byte	.LASF75
 3225 0480 01       		.byte	0x1
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 90


 3226 0481 9A05     		.2byte	0x59a
 3227 0483 00000000 		.4byte	.LFB9
 3228 0487 40000000 		.4byte	.LFE9-.LFB9
 3229 048b 01       		.uleb128 0x1
 3230 048c 9C       		.byte	0x9c
 3231 048d 0E       		.uleb128 0xe
 3232 048e B9000000 		.4byte	.LASF76
 3233 0492 01       		.byte	0x1
 3234 0493 BF05     		.2byte	0x5bf
 3235 0495 00000000 		.4byte	.LFB10
 3236 0499 90000000 		.4byte	.LFE10-.LFB10
 3237 049d 01       		.uleb128 0x1
 3238 049e 9C       		.byte	0x9c
 3239 049f B3040000 		.4byte	0x4b3
 3240 04a3 12       		.uleb128 0x12
 3241 04a4 7E040000 		.4byte	.LASF77
 3242 04a8 01       		.byte	0x1
 3243 04a9 BF05     		.2byte	0x5bf
 3244 04ab 6B000000 		.4byte	0x6b
 3245 04af 02       		.uleb128 0x2
 3246 04b0 91       		.byte	0x91
 3247 04b1 77       		.sleb128 -9
 3248 04b2 00       		.byte	0
 3249 04b3 16       		.uleb128 0x16
 3250 04b4 3B040000 		.4byte	.LASF78
 3251 04b8 01       		.byte	0x1
 3252 04b9 F805     		.2byte	0x5f8
 3253 04bb 00000000 		.4byte	.LFB11
 3254 04bf 80020000 		.4byte	.LFE11-.LFB11
 3255 04c3 01       		.uleb128 0x1
 3256 04c4 9C       		.byte	0x9c
 3257 04c5 16       		.uleb128 0x16
 3258 04c6 07000000 		.4byte	.LASF79
 3259 04ca 01       		.byte	0x1
 3260 04cb 7B06     		.2byte	0x67b
 3261 04cd 00000000 		.4byte	.LFB12
 3262 04d1 88010000 		.4byte	.LFE12-.LFB12
 3263 04d5 01       		.uleb128 0x1
 3264 04d6 9C       		.byte	0x9c
 3265 04d7 14       		.uleb128 0x14
 3266 04d8 86000000 		.4byte	.LASF80
 3267 04dc 01       		.byte	0x1
 3268 04dd C806     		.2byte	0x6c8
 3269 04df 00000000 		.4byte	.LFB13
 3270 04e3 D4000000 		.4byte	.LFE13-.LFB13
 3271 04e7 01       		.uleb128 0x1
 3272 04e8 9C       		.byte	0x9c
 3273 04e9 14       		.uleb128 0x14
 3274 04ea 22010000 		.4byte	.LASF81
 3275 04ee 01       		.byte	0x1
 3276 04ef 0707     		.2byte	0x707
 3277 04f1 00000000 		.4byte	.LFB14
 3278 04f5 54000000 		.4byte	.LFE14-.LFB14
 3279 04f9 01       		.uleb128 0x1
 3280 04fa 9C       		.byte	0x9c
 3281 04fb 17       		.uleb128 0x17
 3282 04fc 15050000 		.4byte	.LASF82
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 91


 3283 0500 01       		.byte	0x1
 3284 0501 1F       		.byte	0x1f
 3285 0502 B5020000 		.4byte	0x2b5
 3286 0506 05       		.uleb128 0x5
 3287 0507 03       		.byte	0x3
 3288 0508 00000000 		.4byte	cyPmBackup
 3289 050c 17       		.uleb128 0x17
 3290 050d 06040000 		.4byte	.LASF83
 3291 0511 01       		.byte	0x1
 3292 0512 20       		.byte	0x20
 3293 0513 87010000 		.4byte	0x187
 3294 0517 05       		.uleb128 0x5
 3295 0518 03       		.byte	0x3
 3296 0519 30000000 		.4byte	cyPmClockBackup
 3297 051d 17       		.uleb128 0x17
 3298 051e 8A040000 		.4byte	.LASF84
 3299 0522 01       		.byte	0x1
 3300 0523 23       		.byte	0x23
 3301 0524 2E050000 		.4byte	0x52e
 3302 0528 05       		.uleb128 0x5
 3303 0529 03       		.byte	0x3
 3304 052a 00000000 		.4byte	cyPmImoFreqReg2Mhz
 3305 052e 11       		.uleb128 0x11
 3306 052f 23030000 		.4byte	0x323
 3307 0533 00       		.byte	0
 3308              		.section	.debug_abbrev,"",%progbits
 3309              	.Ldebug_abbrev0:
 3310 0000 01       		.uleb128 0x1
 3311 0001 11       		.uleb128 0x11
 3312 0002 01       		.byte	0x1
 3313 0003 25       		.uleb128 0x25
 3314 0004 0E       		.uleb128 0xe
 3315 0005 13       		.uleb128 0x13
 3316 0006 0B       		.uleb128 0xb
 3317 0007 03       		.uleb128 0x3
 3318 0008 0E       		.uleb128 0xe
 3319 0009 1B       		.uleb128 0x1b
 3320 000a 0E       		.uleb128 0xe
 3321 000b 55       		.uleb128 0x55
 3322 000c 17       		.uleb128 0x17
 3323 000d 11       		.uleb128 0x11
 3324 000e 01       		.uleb128 0x1
 3325 000f 10       		.uleb128 0x10
 3326 0010 17       		.uleb128 0x17
 3327 0011 00       		.byte	0
 3328 0012 00       		.byte	0
 3329 0013 02       		.uleb128 0x2
 3330 0014 24       		.uleb128 0x24
 3331 0015 00       		.byte	0
 3332 0016 0B       		.uleb128 0xb
 3333 0017 0B       		.uleb128 0xb
 3334 0018 3E       		.uleb128 0x3e
 3335 0019 0B       		.uleb128 0xb
 3336 001a 03       		.uleb128 0x3
 3337 001b 0E       		.uleb128 0xe
 3338 001c 00       		.byte	0
 3339 001d 00       		.byte	0
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 92


 3340 001e 03       		.uleb128 0x3
 3341 001f 24       		.uleb128 0x24
 3342 0020 00       		.byte	0
 3343 0021 0B       		.uleb128 0xb
 3344 0022 0B       		.uleb128 0xb
 3345 0023 3E       		.uleb128 0x3e
 3346 0024 0B       		.uleb128 0xb
 3347 0025 03       		.uleb128 0x3
 3348 0026 08       		.uleb128 0x8
 3349 0027 00       		.byte	0
 3350 0028 00       		.byte	0
 3351 0029 04       		.uleb128 0x4
 3352 002a 16       		.uleb128 0x16
 3353 002b 00       		.byte	0
 3354 002c 03       		.uleb128 0x3
 3355 002d 0E       		.uleb128 0xe
 3356 002e 3A       		.uleb128 0x3a
 3357 002f 0B       		.uleb128 0xb
 3358 0030 3B       		.uleb128 0x3b
 3359 0031 0B       		.uleb128 0xb
 3360 0032 49       		.uleb128 0x49
 3361 0033 13       		.uleb128 0x13
 3362 0034 00       		.byte	0
 3363 0035 00       		.byte	0
 3364 0036 05       		.uleb128 0x5
 3365 0037 35       		.uleb128 0x35
 3366 0038 00       		.byte	0
 3367 0039 49       		.uleb128 0x49
 3368 003a 13       		.uleb128 0x13
 3369 003b 00       		.byte	0
 3370 003c 00       		.byte	0
 3371 003d 06       		.uleb128 0x6
 3372 003e 13       		.uleb128 0x13
 3373 003f 01       		.byte	0x1
 3374 0040 03       		.uleb128 0x3
 3375 0041 0E       		.uleb128 0xe
 3376 0042 0B       		.uleb128 0xb
 3377 0043 0B       		.uleb128 0xb
 3378 0044 3A       		.uleb128 0x3a
 3379 0045 0B       		.uleb128 0xb
 3380 0046 3B       		.uleb128 0x3b
 3381 0047 0B       		.uleb128 0xb
 3382 0048 01       		.uleb128 0x1
 3383 0049 13       		.uleb128 0x13
 3384 004a 00       		.byte	0
 3385 004b 00       		.byte	0
 3386 004c 07       		.uleb128 0x7
 3387 004d 0D       		.uleb128 0xd
 3388 004e 00       		.byte	0
 3389 004f 03       		.uleb128 0x3
 3390 0050 0E       		.uleb128 0xe
 3391 0051 3A       		.uleb128 0x3a
 3392 0052 0B       		.uleb128 0xb
 3393 0053 3B       		.uleb128 0x3b
 3394 0054 0B       		.uleb128 0xb
 3395 0055 49       		.uleb128 0x49
 3396 0056 13       		.uleb128 0x13
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 93


 3397 0057 38       		.uleb128 0x38
 3398 0058 0B       		.uleb128 0xb
 3399 0059 00       		.byte	0
 3400 005a 00       		.byte	0
 3401 005b 08       		.uleb128 0x8
 3402 005c 0D       		.uleb128 0xd
 3403 005d 00       		.byte	0
 3404 005e 03       		.uleb128 0x3
 3405 005f 0E       		.uleb128 0xe
 3406 0060 3A       		.uleb128 0x3a
 3407 0061 0B       		.uleb128 0xb
 3408 0062 3B       		.uleb128 0x3b
 3409 0063 05       		.uleb128 0x5
 3410 0064 49       		.uleb128 0x49
 3411 0065 13       		.uleb128 0x13
 3412 0066 38       		.uleb128 0x38
 3413 0067 0B       		.uleb128 0xb
 3414 0068 00       		.byte	0
 3415 0069 00       		.byte	0
 3416 006a 09       		.uleb128 0x9
 3417 006b 16       		.uleb128 0x16
 3418 006c 00       		.byte	0
 3419 006d 03       		.uleb128 0x3
 3420 006e 0E       		.uleb128 0xe
 3421 006f 3A       		.uleb128 0x3a
 3422 0070 0B       		.uleb128 0xb
 3423 0071 3B       		.uleb128 0x3b
 3424 0072 05       		.uleb128 0x5
 3425 0073 49       		.uleb128 0x49
 3426 0074 13       		.uleb128 0x13
 3427 0075 00       		.byte	0
 3428 0076 00       		.byte	0
 3429 0077 0A       		.uleb128 0xa
 3430 0078 13       		.uleb128 0x13
 3431 0079 01       		.byte	0x1
 3432 007a 03       		.uleb128 0x3
 3433 007b 0E       		.uleb128 0xe
 3434 007c 0B       		.uleb128 0xb
 3435 007d 0B       		.uleb128 0xb
 3436 007e 3A       		.uleb128 0x3a
 3437 007f 0B       		.uleb128 0xb
 3438 0080 3B       		.uleb128 0x3b
 3439 0081 05       		.uleb128 0x5
 3440 0082 01       		.uleb128 0x1
 3441 0083 13       		.uleb128 0x13
 3442 0084 00       		.byte	0
 3443 0085 00       		.byte	0
 3444 0086 0B       		.uleb128 0xb
 3445 0087 01       		.uleb128 0x1
 3446 0088 01       		.byte	0x1
 3447 0089 49       		.uleb128 0x49
 3448 008a 13       		.uleb128 0x13
 3449 008b 01       		.uleb128 0x1
 3450 008c 13       		.uleb128 0x13
 3451 008d 00       		.byte	0
 3452 008e 00       		.byte	0
 3453 008f 0C       		.uleb128 0xc
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 94


 3454 0090 21       		.uleb128 0x21
 3455 0091 00       		.byte	0
 3456 0092 49       		.uleb128 0x49
 3457 0093 13       		.uleb128 0x13
 3458 0094 2F       		.uleb128 0x2f
 3459 0095 0B       		.uleb128 0xb
 3460 0096 00       		.byte	0
 3461 0097 00       		.byte	0
 3462 0098 0D       		.uleb128 0xd
 3463 0099 2E       		.uleb128 0x2e
 3464 009a 00       		.byte	0
 3465 009b 3F       		.uleb128 0x3f
 3466 009c 19       		.uleb128 0x19
 3467 009d 03       		.uleb128 0x3
 3468 009e 0E       		.uleb128 0xe
 3469 009f 3A       		.uleb128 0x3a
 3470 00a0 0B       		.uleb128 0xb
 3471 00a1 3B       		.uleb128 0x3b
 3472 00a2 0B       		.uleb128 0xb
 3473 00a3 27       		.uleb128 0x27
 3474 00a4 19       		.uleb128 0x19
 3475 00a5 11       		.uleb128 0x11
 3476 00a6 01       		.uleb128 0x1
 3477 00a7 12       		.uleb128 0x12
 3478 00a8 06       		.uleb128 0x6
 3479 00a9 40       		.uleb128 0x40
 3480 00aa 18       		.uleb128 0x18
 3481 00ab 9642     		.uleb128 0x2116
 3482 00ad 19       		.uleb128 0x19
 3483 00ae 00       		.byte	0
 3484 00af 00       		.byte	0
 3485 00b0 0E       		.uleb128 0xe
 3486 00b1 2E       		.uleb128 0x2e
 3487 00b2 01       		.byte	0x1
 3488 00b3 3F       		.uleb128 0x3f
 3489 00b4 19       		.uleb128 0x19
 3490 00b5 03       		.uleb128 0x3
 3491 00b6 0E       		.uleb128 0xe
 3492 00b7 3A       		.uleb128 0x3a
 3493 00b8 0B       		.uleb128 0xb
 3494 00b9 3B       		.uleb128 0x3b
 3495 00ba 05       		.uleb128 0x5
 3496 00bb 27       		.uleb128 0x27
 3497 00bc 19       		.uleb128 0x19
 3498 00bd 11       		.uleb128 0x11
 3499 00be 01       		.uleb128 0x1
 3500 00bf 12       		.uleb128 0x12
 3501 00c0 06       		.uleb128 0x6
 3502 00c1 40       		.uleb128 0x40
 3503 00c2 18       		.uleb128 0x18
 3504 00c3 9642     		.uleb128 0x2116
 3505 00c5 19       		.uleb128 0x19
 3506 00c6 01       		.uleb128 0x1
 3507 00c7 13       		.uleb128 0x13
 3508 00c8 00       		.byte	0
 3509 00c9 00       		.byte	0
 3510 00ca 0F       		.uleb128 0xf
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 95


 3511 00cb 34       		.uleb128 0x34
 3512 00cc 00       		.byte	0
 3513 00cd 03       		.uleb128 0x3
 3514 00ce 0E       		.uleb128 0xe
 3515 00cf 3A       		.uleb128 0x3a
 3516 00d0 0B       		.uleb128 0xb
 3517 00d1 3B       		.uleb128 0x3b
 3518 00d2 05       		.uleb128 0x5
 3519 00d3 49       		.uleb128 0x49
 3520 00d4 13       		.uleb128 0x13
 3521 00d5 02       		.uleb128 0x2
 3522 00d6 18       		.uleb128 0x18
 3523 00d7 00       		.byte	0
 3524 00d8 00       		.byte	0
 3525 00d9 10       		.uleb128 0x10
 3526 00da 34       		.uleb128 0x34
 3527 00db 00       		.byte	0
 3528 00dc 03       		.uleb128 0x3
 3529 00dd 08       		.uleb128 0x8
 3530 00de 3A       		.uleb128 0x3a
 3531 00df 0B       		.uleb128 0xb
 3532 00e0 3B       		.uleb128 0x3b
 3533 00e1 05       		.uleb128 0x5
 3534 00e2 49       		.uleb128 0x49
 3535 00e3 13       		.uleb128 0x13
 3536 00e4 02       		.uleb128 0x2
 3537 00e5 18       		.uleb128 0x18
 3538 00e6 00       		.byte	0
 3539 00e7 00       		.byte	0
 3540 00e8 11       		.uleb128 0x11
 3541 00e9 26       		.uleb128 0x26
 3542 00ea 00       		.byte	0
 3543 00eb 49       		.uleb128 0x49
 3544 00ec 13       		.uleb128 0x13
 3545 00ed 00       		.byte	0
 3546 00ee 00       		.byte	0
 3547 00ef 12       		.uleb128 0x12
 3548 00f0 05       		.uleb128 0x5
 3549 00f1 00       		.byte	0
 3550 00f2 03       		.uleb128 0x3
 3551 00f3 0E       		.uleb128 0xe
 3552 00f4 3A       		.uleb128 0x3a
 3553 00f5 0B       		.uleb128 0xb
 3554 00f6 3B       		.uleb128 0x3b
 3555 00f7 05       		.uleb128 0x5
 3556 00f8 49       		.uleb128 0x49
 3557 00f9 13       		.uleb128 0x13
 3558 00fa 02       		.uleb128 0x2
 3559 00fb 18       		.uleb128 0x18
 3560 00fc 00       		.byte	0
 3561 00fd 00       		.byte	0
 3562 00fe 13       		.uleb128 0x13
 3563 00ff 2E       		.uleb128 0x2e
 3564 0100 01       		.byte	0x1
 3565 0101 3F       		.uleb128 0x3f
 3566 0102 19       		.uleb128 0x19
 3567 0103 03       		.uleb128 0x3
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 96


 3568 0104 0E       		.uleb128 0xe
 3569 0105 3A       		.uleb128 0x3a
 3570 0106 0B       		.uleb128 0xb
 3571 0107 3B       		.uleb128 0x3b
 3572 0108 05       		.uleb128 0x5
 3573 0109 27       		.uleb128 0x27
 3574 010a 19       		.uleb128 0x19
 3575 010b 49       		.uleb128 0x49
 3576 010c 13       		.uleb128 0x13
 3577 010d 11       		.uleb128 0x11
 3578 010e 01       		.uleb128 0x1
 3579 010f 12       		.uleb128 0x12
 3580 0110 06       		.uleb128 0x6
 3581 0111 40       		.uleb128 0x40
 3582 0112 18       		.uleb128 0x18
 3583 0113 9642     		.uleb128 0x2116
 3584 0115 19       		.uleb128 0x19
 3585 0116 01       		.uleb128 0x1
 3586 0117 13       		.uleb128 0x13
 3587 0118 00       		.byte	0
 3588 0119 00       		.byte	0
 3589 011a 14       		.uleb128 0x14
 3590 011b 2E       		.uleb128 0x2e
 3591 011c 00       		.byte	0
 3592 011d 03       		.uleb128 0x3
 3593 011e 0E       		.uleb128 0xe
 3594 011f 3A       		.uleb128 0x3a
 3595 0120 0B       		.uleb128 0xb
 3596 0121 3B       		.uleb128 0x3b
 3597 0122 05       		.uleb128 0x5
 3598 0123 27       		.uleb128 0x27
 3599 0124 19       		.uleb128 0x19
 3600 0125 11       		.uleb128 0x11
 3601 0126 01       		.uleb128 0x1
 3602 0127 12       		.uleb128 0x12
 3603 0128 06       		.uleb128 0x6
 3604 0129 40       		.uleb128 0x40
 3605 012a 18       		.uleb128 0x18
 3606 012b 9642     		.uleb128 0x2116
 3607 012d 19       		.uleb128 0x19
 3608 012e 00       		.byte	0
 3609 012f 00       		.byte	0
 3610 0130 15       		.uleb128 0x15
 3611 0131 2E       		.uleb128 0x2e
 3612 0132 00       		.byte	0
 3613 0133 3F       		.uleb128 0x3f
 3614 0134 19       		.uleb128 0x19
 3615 0135 03       		.uleb128 0x3
 3616 0136 0E       		.uleb128 0xe
 3617 0137 3A       		.uleb128 0x3a
 3618 0138 0B       		.uleb128 0xb
 3619 0139 3B       		.uleb128 0x3b
 3620 013a 05       		.uleb128 0x5
 3621 013b 27       		.uleb128 0x27
 3622 013c 19       		.uleb128 0x19
 3623 013d 11       		.uleb128 0x11
 3624 013e 01       		.uleb128 0x1
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 97


 3625 013f 12       		.uleb128 0x12
 3626 0140 06       		.uleb128 0x6
 3627 0141 40       		.uleb128 0x40
 3628 0142 18       		.uleb128 0x18
 3629 0143 9642     		.uleb128 0x2116
 3630 0145 19       		.uleb128 0x19
 3631 0146 00       		.byte	0
 3632 0147 00       		.byte	0
 3633 0148 16       		.uleb128 0x16
 3634 0149 2E       		.uleb128 0x2e
 3635 014a 00       		.byte	0
 3636 014b 03       		.uleb128 0x3
 3637 014c 0E       		.uleb128 0xe
 3638 014d 3A       		.uleb128 0x3a
 3639 014e 0B       		.uleb128 0xb
 3640 014f 3B       		.uleb128 0x3b
 3641 0150 05       		.uleb128 0x5
 3642 0151 27       		.uleb128 0x27
 3643 0152 19       		.uleb128 0x19
 3644 0153 11       		.uleb128 0x11
 3645 0154 01       		.uleb128 0x1
 3646 0155 12       		.uleb128 0x12
 3647 0156 06       		.uleb128 0x6
 3648 0157 40       		.uleb128 0x40
 3649 0158 18       		.uleb128 0x18
 3650 0159 9742     		.uleb128 0x2117
 3651 015b 19       		.uleb128 0x19
 3652 015c 00       		.byte	0
 3653 015d 00       		.byte	0
 3654 015e 17       		.uleb128 0x17
 3655 015f 34       		.uleb128 0x34
 3656 0160 00       		.byte	0
 3657 0161 03       		.uleb128 0x3
 3658 0162 0E       		.uleb128 0xe
 3659 0163 3A       		.uleb128 0x3a
 3660 0164 0B       		.uleb128 0xb
 3661 0165 3B       		.uleb128 0x3b
 3662 0166 0B       		.uleb128 0xb
 3663 0167 49       		.uleb128 0x49
 3664 0168 13       		.uleb128 0x13
 3665 0169 02       		.uleb128 0x2
 3666 016a 18       		.uleb128 0x18
 3667 016b 00       		.byte	0
 3668 016c 00       		.byte	0
 3669 016d 00       		.byte	0
 3670              		.section	.debug_aranges,"",%progbits
 3671 0000 8C000000 		.4byte	0x8c
 3672 0004 0200     		.2byte	0x2
 3673 0006 00000000 		.4byte	.Ldebug_info0
 3674 000a 04       		.byte	0x4
 3675 000b 00       		.byte	0
 3676 000c 0000     		.2byte	0
 3677 000e 0000     		.2byte	0
 3678 0010 00000000 		.4byte	.LFB0
 3679 0014 38020000 		.4byte	.LFE0-.LFB0
 3680 0018 00000000 		.4byte	.LFB1
 3681 001c BC020000 		.4byte	.LFE1-.LFB1
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 98


 3682 0020 00000000 		.4byte	.LFB2
 3683 0024 B8000000 		.4byte	.LFE2-.LFB2
 3684 0028 00000000 		.4byte	.LFB3
 3685 002c 6C010000 		.4byte	.LFE3-.LFB3
 3686 0030 00000000 		.4byte	.LFB4
 3687 0034 40010000 		.4byte	.LFE4-.LFB4
 3688 0038 00000000 		.4byte	.LFB5
 3689 003c 58000000 		.4byte	.LFE5-.LFB5
 3690 0040 00000000 		.4byte	.LFB6
 3691 0044 D4000000 		.4byte	.LFE6-.LFB6
 3692 0048 00000000 		.4byte	.LFB7
 3693 004c 68000000 		.4byte	.LFE7-.LFB7
 3694 0050 00000000 		.4byte	.LFB8
 3695 0054 90000000 		.4byte	.LFE8-.LFB8
 3696 0058 00000000 		.4byte	.LFB9
 3697 005c 40000000 		.4byte	.LFE9-.LFB9
 3698 0060 00000000 		.4byte	.LFB10
 3699 0064 90000000 		.4byte	.LFE10-.LFB10
 3700 0068 00000000 		.4byte	.LFB11
 3701 006c 80020000 		.4byte	.LFE11-.LFB11
 3702 0070 00000000 		.4byte	.LFB12
 3703 0074 88010000 		.4byte	.LFE12-.LFB12
 3704 0078 00000000 		.4byte	.LFB13
 3705 007c D4000000 		.4byte	.LFE13-.LFB13
 3706 0080 00000000 		.4byte	.LFB14
 3707 0084 54000000 		.4byte	.LFE14-.LFB14
 3708 0088 00000000 		.4byte	0
 3709 008c 00000000 		.4byte	0
 3710              		.section	.debug_ranges,"",%progbits
 3711              	.Ldebug_ranges0:
 3712 0000 00000000 		.4byte	.LFB0
 3713 0004 38020000 		.4byte	.LFE0
 3714 0008 00000000 		.4byte	.LFB1
 3715 000c BC020000 		.4byte	.LFE1
 3716 0010 00000000 		.4byte	.LFB2
 3717 0014 B8000000 		.4byte	.LFE2
 3718 0018 00000000 		.4byte	.LFB3
 3719 001c 6C010000 		.4byte	.LFE3
 3720 0020 00000000 		.4byte	.LFB4
 3721 0024 40010000 		.4byte	.LFE4
 3722 0028 00000000 		.4byte	.LFB5
 3723 002c 58000000 		.4byte	.LFE5
 3724 0030 00000000 		.4byte	.LFB6
 3725 0034 D4000000 		.4byte	.LFE6
 3726 0038 00000000 		.4byte	.LFB7
 3727 003c 68000000 		.4byte	.LFE7
 3728 0040 00000000 		.4byte	.LFB8
 3729 0044 90000000 		.4byte	.LFE8
 3730 0048 00000000 		.4byte	.LFB9
 3731 004c 40000000 		.4byte	.LFE9
 3732 0050 00000000 		.4byte	.LFB10
 3733 0054 90000000 		.4byte	.LFE10
 3734 0058 00000000 		.4byte	.LFB11
 3735 005c 80020000 		.4byte	.LFE11
 3736 0060 00000000 		.4byte	.LFB12
 3737 0064 88010000 		.4byte	.LFE12
 3738 0068 00000000 		.4byte	.LFB13
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 99


 3739 006c D4000000 		.4byte	.LFE13
 3740 0070 00000000 		.4byte	.LFB14
 3741 0074 54000000 		.4byte	.LFE14
 3742 0078 00000000 		.4byte	0
 3743 007c 00000000 		.4byte	0
 3744              		.section	.debug_line,"",%progbits
 3745              	.Ldebug_line0:
 3746 0000 3B030000 		.section	.debug_str,"MS",%progbits,1
 3746      02004D00 
 3746      00000201 
 3746      FB0E0D00 
 3746      01010101 
 3747              	.LASF10:
 3748 0000 75696E74 		.ascii	"uint16\000"
 3748      313600
 3749              	.LASF79:
 3750 0007 4379506D 		.ascii	"CyPmHibSlpRestore\000"
 3750      48696253 
 3750      6C705265 
 3750      73746F72 
 3750      6500
 3751              	.LASF43:
 3752 0019 77616B65 		.ascii	"wakeupTrim0\000"
 3752      75705472 
 3752      696D3000 
 3753              	.LASF44:
 3754 0025 77616B65 		.ascii	"wakeupTrim1\000"
 3754      75705472 
 3754      696D3100 
 3755              	.LASF20:
 3756 0031 6D617374 		.ascii	"masterClkSrc\000"
 3756      6572436C 
 3756      6B537263 
 3756      00
 3757              	.LASF56:
 3758 003e 43595F50 		.ascii	"CY_PM_BACKUP_STRUCT\000"
 3758      4D5F4241 
 3758      434B5550 
 3758      5F535452 
 3758      55435400 
 3759              	.LASF28:
 3760 0052 636C6B53 		.ascii	"clkSyncDiv\000"
 3760      796E6344 
 3760      697600
 3761              	.LASF60:
 3762 005d 4379506D 		.ascii	"CyPmRestoreClocks\000"
 3762      52657374 
 3762      6F726543 
 3762      6C6F636B 
 3762      7300
 3763              	.LASF7:
 3764 006f 6C6F6E67 		.ascii	"long long unsigned int\000"
 3764      206C6F6E 
 3764      6720756E 
 3764      7369676E 
 3764      65642069 
 3765              	.LASF80:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 100


 3766 0086 4379506D 		.ascii	"CyPmHviLviSaveDisable\000"
 3766      4876694C 
 3766      76695361 
 3766      76654469 
 3766      7361626C 
 3767              	.LASF69:
 3768 009c 746D7053 		.ascii	"tmpStatus\000"
 3768      74617475 
 3768      7300
 3769              	.LASF49:
 3770 00a6 6C766961 		.ascii	"lviaTrip\000"
 3770      54726970 
 3770      00
 3771              	.LASF22:
 3772 00af 696D6F55 		.ascii	"imoUsbClk\000"
 3772      7362436C 
 3772      6B00
 3773              	.LASF76:
 3774 00b9 4379506D 		.ascii	"CyPmFtwSetInterval\000"
 3774      46747753 
 3774      6574496E 
 3774      74657276 
 3774      616C00
 3775              	.LASF50:
 3776 00cc 68766961 		.ascii	"hviaEn\000"
 3776      456E00
 3777              	.LASF36:
 3778 00d3 696C6F50 		.ascii	"iloPowerMode\000"
 3778      6F776572 
 3778      4D6F6465 
 3778      00
 3779              	.LASF6:
 3780 00e0 6C6F6E67 		.ascii	"long long int\000"
 3780      206C6F6E 
 3780      6720696E 
 3780      7400
 3781              	.LASF0:
 3782 00ee 7369676E 		.ascii	"signed char\000"
 3782      65642063 
 3782      68617200 
 3783              	.LASF29:
 3784 00fa 636C6B42 		.ascii	"clkBusDiv\000"
 3784      75734469 
 3784      7600
 3785              	.LASF65:
 3786 0104 696E7465 		.ascii	"interruptState\000"
 3786      72727570 
 3786      74537461 
 3786      746500
 3787              	.LASF27:
 3788 0113 696D6F32 		.ascii	"imo2x\000"
 3788      7800
 3789              	.LASF4:
 3790 0119 6C6F6E67 		.ascii	"long int\000"
 3790      20696E74 
 3790      00
 3791              	.LASF81:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 101


 3792 0122 4379506D 		.ascii	"CyPmHviLviRestore\000"
 3792      4876694C 
 3792      76695265 
 3792      73746F72 
 3792      6500
 3793              	.LASF9:
 3794 0134 75696E74 		.ascii	"uint8\000"
 3794      3800
 3795              	.LASF13:
 3796 013a 646F7562 		.ascii	"double\000"
 3796      6C6500
 3797              	.LASF86:
 3798 0141 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\cyPm.c\000"
 3798      6E657261 
 3798      7465645F 
 3798      536F7572 
 3798      63655C50 
 3799              	.LASF11:
 3800 0161 75696E74 		.ascii	"uint32\000"
 3800      333200
 3801              	.LASF31:
 3802 0168 786D687A 		.ascii	"xmhzEnableState\000"
 3802      456E6162 
 3802      6C655374 
 3802      61746500 
 3803              	.LASF71:
 3804 0178 4379506D 		.ascii	"CyPmHibRestore\000"
 3804      48696252 
 3804      6573746F 
 3804      726500
 3805              	.LASF67:
 3806 0187 6D61736B 		.ascii	"mask\000"
 3806      00
 3807              	.LASF53:
 3808 018c 696D6F41 		.ascii	"imoActFreq\000"
 3808      63744672 
 3808      657100
 3809              	.LASF8:
 3810 0197 756E7369 		.ascii	"unsigned int\000"
 3810      676E6564 
 3810      20696E74 
 3810      00
 3811              	.LASF45:
 3812 01a4 73636374 		.ascii	"scctData\000"
 3812      44617461 
 3812      00
 3813              	.LASF21:
 3814 01ad 696D6F46 		.ascii	"imoFreq\000"
 3814      72657100 
 3815              	.LASF5:
 3816 01b5 6C6F6E67 		.ascii	"long unsigned int\000"
 3816      20756E73 
 3816      69676E65 
 3816      6420696E 
 3816      7400
 3817              	.LASF46:
 3818 01c7 6C766964 		.ascii	"lvidEn\000"
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 102


 3818      456E00
 3819              	.LASF34:
 3820 01ce 6379506D 		.ascii	"cyPmClockBackupStruct\000"
 3820      436C6F63 
 3820      6B426163 
 3820      6B757053 
 3820      74727563 
 3821              	.LASF35:
 3822 01e4 6379506D 		.ascii	"cyPmBackupStruct\000"
 3822      4261636B 
 3822      75705374 
 3822      72756374 
 3822      00
 3823              	.LASF33:
 3824 01f5 43595F50 		.ascii	"CY_PM_CLOCK_BACKUP_STRUCT\000"
 3824      4D5F434C 
 3824      4F434B5F 
 3824      4241434B 
 3824      55505F53 
 3825              	.LASF3:
 3826 020f 73686F72 		.ascii	"short unsigned int\000"
 3826      7420756E 
 3826      7369676E 
 3826      65642069 
 3826      6E7400
 3827              	.LASF73:
 3828 0222 63747749 		.ascii	"ctwInterval\000"
 3828      6E746572 
 3828      76616C00 
 3829              	.LASF40:
 3830 022e 77616B65 		.ascii	"wakeupCfg0\000"
 3830      75704366 
 3830      673000
 3831              	.LASF41:
 3832 0239 77616B65 		.ascii	"wakeupCfg1\000"
 3832      75704366 
 3832      673100
 3833              	.LASF42:
 3834 0244 77616B65 		.ascii	"wakeupCfg2\000"
 3834      75704366 
 3834      673200
 3835              	.LASF87:
 3836 024f 5C5C766D 		.ascii	"\\\\vmware-host\\Shared Folders\\scottcarlson On My"
 3836      77617265 
 3836      2D686F73 
 3836      745C5368 
 3836      61726564 
 3837 027e 204D6163 		.ascii	" Mac\\Code\\repos\\MagField_LowFreq_Detector\\DelSi"
 3837      5C436F64 
 3837      655C7265 
 3837      706F735C 
 3837      4D616746 
 3838 02ad 675F3136 		.ascii	"g_16Channel-20bit-DMA.cydsn\000"
 3838      4368616E 
 3838      6E656C2D 
 3838      32306269 
 3838      742D444D 
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 103


 3839              	.LASF58:
 3840 02c9 636C6B42 		.ascii	"clkBusDivTmp\000"
 3840      75734469 
 3840      76546D70 
 3840      00
 3841              	.LASF55:
 3842 02d6 626F6F73 		.ascii	"boostRefExt\000"
 3842      74526566 
 3842      45787400 
 3843              	.LASF26:
 3844 02e2 636C6B49 		.ascii	"clkImoSrc\000"
 3844      6D6F5372 
 3844      6300
 3845              	.LASF74:
 3846 02ec 4379506D 		.ascii	"CyPmSaveClocks\000"
 3846      53617665 
 3846      436C6F63 
 3846      6B7300
 3847              	.LASF39:
 3848 02fb 736C7054 		.ascii	"slpTrBypass\000"
 3848      72427970 
 3848      61737300 
 3849              	.LASF17:
 3850 0307 73697A65 		.ascii	"sizetype\000"
 3850      74797065 
 3850      00
 3851              	.LASF59:
 3852 0310 6379506D 		.ascii	"cyPmImoFreqMhz2Reg\000"
 3852      496D6F46 
 3852      7265714D 
 3852      687A3252 
 3852      656700
 3853              	.LASF18:
 3854 0323 656E436C 		.ascii	"enClkA\000"
 3854      6B4100
 3855              	.LASF19:
 3856 032a 656E436C 		.ascii	"enClkD\000"
 3856      6B4400
 3857              	.LASF85:
 3858 0331 474E5520 		.ascii	"GNU C 4.8.4 20140526 (release) [ARM/embedded-4_8-br"
 3858      4320342E 
 3858      382E3420 
 3858      32303134 
 3858      30353236 
 3859 0364 616E6368 		.ascii	"anch revision 211358] -mcpu=cortex-m3 -mthumb -g -O"
 3859      20726576 
 3859      6973696F 
 3859      6E203231 
 3859      31333538 
 3860 0397 30202D66 		.ascii	"0 -ffunction-sections\000"
 3860      66756E63 
 3860      74696F6E 
 3860      2D736563 
 3860      74696F6E 
 3861              	.LASF63:
 3862 03ad 77616B65 		.ascii	"wakeupSource\000"
 3862      7570536F 
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 104


 3862      75726365 
 3862      00
 3863              	.LASF25:
 3864 03ba 696D6F43 		.ascii	"imoClkSrc\000"
 3864      6C6B5372 
 3864      6300
 3865              	.LASF12:
 3866 03c4 666C6F61 		.ascii	"float\000"
 3866      7400
 3867              	.LASF64:
 3868 03ca 4379506D 		.ascii	"CyPmSleep\000"
 3868      536C6565 
 3868      7000
 3869              	.LASF51:
 3870 03d4 6C766964 		.ascii	"lvidRst\000"
 3870      52737400 
 3871              	.LASF61:
 3872 03dc 4379506D 		.ascii	"CyPmAltAct\000"
 3872      416C7441 
 3872      637400
 3873              	.LASF16:
 3874 03e7 72656738 		.ascii	"reg8\000"
 3874      00
 3875              	.LASF75:
 3876 03ec 4379506D 		.ascii	"CyPmOppsSet\000"
 3876      4F707073 
 3876      53657400 
 3877              	.LASF1:
 3878 03f8 756E7369 		.ascii	"unsigned char\000"
 3878      676E6564 
 3878      20636861 
 3878      7200
 3879              	.LASF83:
 3880 0406 6379506D 		.ascii	"cyPmClockBackup\000"
 3880      436C6F63 
 3880      6B426163 
 3880      6B757000 
 3881              	.LASF30:
 3882 0416 706C6C45 		.ascii	"pllEnableState\000"
 3882      6E61626C 
 3882      65537461 
 3882      746500
 3883              	.LASF37:
 3884 0425 696C6F31 		.ascii	"ilo1kEnable\000"
 3884      6B456E61 
 3884      626C6500 
 3885              	.LASF2:
 3886 0431 73686F72 		.ascii	"short int\000"
 3886      7420696E 
 3886      7400
 3887              	.LASF78:
 3888 043b 4379506D 		.ascii	"CyPmHibSlpSaveSet\000"
 3888      48696253 
 3888      6C705361 
 3888      76655365 
 3888      7400
 3889              	.LASF38:
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 105


 3890 044d 696C6F31 		.ascii	"ilo100kEnable\000"
 3890      30306B45 
 3890      6E61626C 
 3890      6500
 3891              	.LASF14:
 3892 045b 63686172 		.ascii	"char\000"
 3892      00
 3893              	.LASF54:
 3894 0460 696D6F41 		.ascii	"imoActFreq12Mhz\000"
 3894      63744672 
 3894      65713132 
 3894      4D687A00 
 3895              	.LASF66:
 3896 0470 4379506D 		.ascii	"CyPmHibernate\000"
 3896      48696265 
 3896      726E6174 
 3896      6500
 3897              	.LASF77:
 3898 047e 66747749 		.ascii	"ftwInterval\000"
 3898      6E746572 
 3898      76616C00 
 3899              	.LASF84:
 3900 048a 6379506D 		.ascii	"cyPmImoFreqReg2Mhz\000"
 3900      496D6F46 
 3900      72657152 
 3900      6567324D 
 3900      687A00
 3901              	.LASF88:
 3902 049d 4379506D 		.ascii	"CyPmReadStatus\000"
 3902      52656164 
 3902      53746174 
 3902      757300
 3903              	.LASF32:
 3904 04ac 636C6B44 		.ascii	"clkDistDelay\000"
 3904      69737444 
 3904      656C6179 
 3904      00
 3905              	.LASF72:
 3906 04b9 4379506D 		.ascii	"CyPmCtwSetInterval\000"
 3906      43747753 
 3906      6574496E 
 3906      74657276 
 3906      616C00
 3907              	.LASF57:
 3908 04cc 73746174 		.ascii	"status\000"
 3908      757300
 3909              	.LASF48:
 3910 04d3 6C766961 		.ascii	"lviaEn\000"
 3910      456E00
 3911              	.LASF70:
 3912 04da 4379506D 		.ascii	"CyPmHibSaveSet\000"
 3912      48696253 
 3912      61766553 
 3912      657400
 3913              	.LASF62:
 3914 04e9 77616B65 		.ascii	"wakeupTime\000"
 3914      75705469 
ARM GAS  C:\Users\SCOTTC~1\AppData\Local\Temp\ccPBchMm.s 			page 106


 3914      6D6500
 3915              	.LASF15:
 3916 04f4 63797374 		.ascii	"cystatus\000"
 3916      61747573 
 3916      00
 3917              	.LASF23:
 3918 04fd 666C6173 		.ascii	"flashWaitCycles\000"
 3918      68576169 
 3918      74437963 
 3918      6C657300 
 3919              	.LASF52:
 3920 050d 6C766961 		.ascii	"lviaRst\000"
 3920      52737400 
 3921              	.LASF82:
 3922 0515 6379506D 		.ascii	"cyPmBackup\000"
 3922      4261636B 
 3922      757000
 3923              	.LASF47:
 3924 0520 6C766964 		.ascii	"lvidTrip\000"
 3924      54726970 
 3924      00
 3925              	.LASF24:
 3926 0529 696D6F45 		.ascii	"imoEnable\000"
 3926      6E61626C 
 3926      6500
 3927              	.LASF68:
 3928 0533 696E7465 		.ascii	"interruptStatus\000"
 3928      72727570 
 3928      74537461 
 3928      74757300 
 3929              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.4 20140526 (release) [ARM/embedded-4_8-br
