--Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
--Date        : Wed May  8 09:25:05 2024
--Host        : tesla.bu.edu running 64-bit AlmaLinux release 8.8 (Sapphire Caracal)
--Command     : generate_target zynq_bd.bd
--Design      : zynq_bd
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_8K6YBX is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_8K6YBX;

architecture STRUCTURE of m00_couplers_imp_8K6YBX is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_m00_couplers_ARLOCK : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_m00_couplers_AWLOCK : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RLAST : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WLAST : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= m00_couplers_to_m00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= m00_couplers_to_m00_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= m00_couplers_to_m00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= m00_couplers_to_m00_couplers_ARLOCK;
  M_AXI_arprot(2 downto 0) <= m00_couplers_to_m00_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= m00_couplers_to_m00_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= m00_couplers_to_m00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= m00_couplers_to_m00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= m00_couplers_to_m00_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= m00_couplers_to_m00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= m00_couplers_to_m00_couplers_AWLOCK;
  M_AXI_awprot(2 downto 0) <= m00_couplers_to_m00_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= m00_couplers_to_m00_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= m00_couplers_to_m00_couplers_AWVALID;
  M_AXI_bready <= m00_couplers_to_m00_couplers_BREADY;
  M_AXI_rready <= m00_couplers_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= m00_couplers_to_m00_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m00_couplers_to_m00_couplers_WVALID;
  S_AXI_arready <= m00_couplers_to_m00_couplers_ARREADY;
  S_AXI_awready <= m00_couplers_to_m00_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_m00_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rlast <= m00_couplers_to_m00_couplers_RLAST;
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_m00_couplers_RVALID;
  S_AXI_wready <= m00_couplers_to_m00_couplers_WREADY;
  m00_couplers_to_m00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m00_couplers_to_m00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m00_couplers_to_m00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m00_couplers_to_m00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m00_couplers_to_m00_couplers_ARLOCK <= S_AXI_arlock;
  m00_couplers_to_m00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_m00_couplers_ARREADY <= M_AXI_arready;
  m00_couplers_to_m00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m00_couplers_to_m00_couplers_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_m00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m00_couplers_to_m00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m00_couplers_to_m00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m00_couplers_to_m00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m00_couplers_to_m00_couplers_AWLOCK <= S_AXI_awlock;
  m00_couplers_to_m00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_m00_couplers_AWREADY <= M_AXI_awready;
  m00_couplers_to_m00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m00_couplers_to_m00_couplers_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_m00_couplers_BREADY <= S_AXI_bready;
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID <= M_AXI_bvalid;
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RLAST <= M_AXI_rlast;
  m00_couplers_to_m00_couplers_RREADY <= S_AXI_rready;
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID <= M_AXI_rvalid;
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WLAST <= S_AXI_wlast;
  m00_couplers_to_m00_couplers_WREADY <= M_AXI_wready;
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_8LAE4E is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_8LAE4E;

architecture STRUCTURE of m00_couplers_imp_8LAE4E is
  component zynq_bd_auto_pc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_0;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m00_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m00_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m00_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m00_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m00_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m00_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m00_couplers_WVALID : STD_LOGIC;
  signal m00_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m00_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m00_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m00_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m00_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m00_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m00_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m00_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m00_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m00_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m00_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m00_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m00_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m00_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m00_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m00_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m00_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m00_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m00_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m00_couplers_to_auto_pc_WREADY;
  auto_pc_to_m00_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m00_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m00_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m00_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m00_couplers_WREADY <= M_AXI_wready;
  m00_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m00_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m00_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m00_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m00_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m00_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m00_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m00_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m00_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m00_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m00_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m00_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m00_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m00_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m00_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m00_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m00_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m00_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m00_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m00_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_0
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m00_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m00_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m00_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m00_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m00_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m00_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m00_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m00_couplers_WVALID,
      s_axi_araddr(39 downto 0) => m00_couplers_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m00_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m00_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m00_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m00_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m00_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m00_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m00_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m00_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m00_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m00_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => m00_couplers_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m00_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m00_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m00_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m00_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m00_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m00_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m00_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m00_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m00_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m00_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m00_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m00_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m00_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m00_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m00_couplers_to_auto_pc_RLAST,
      s_axi_rready => m00_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m00_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m00_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m00_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m00_couplers_to_auto_pc_WLAST,
      s_axi_wready => m00_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m00_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m00_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_OH7BMC is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m00_couplers_imp_OH7BMC;

architecture STRUCTURE of m00_couplers_imp_OH7BMC is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RLAST : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WLAST : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC;
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= m00_couplers_to_m00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= m00_couplers_to_m00_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= m00_couplers_to_m00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= m00_couplers_to_m00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= m00_couplers_to_m00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= m00_couplers_to_m00_couplers_ARQOS(3 downto 0);
  M_AXI_arregion(3 downto 0) <= m00_couplers_to_m00_couplers_ARREGION(3 downto 0);
  M_AXI_arsize(2 downto 0) <= m00_couplers_to_m00_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= m00_couplers_to_m00_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid <= m00_couplers_to_m00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= m00_couplers_to_m00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= m00_couplers_to_m00_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= m00_couplers_to_m00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= m00_couplers_to_m00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= m00_couplers_to_m00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= m00_couplers_to_m00_couplers_AWQOS(3 downto 0);
  M_AXI_awregion(3 downto 0) <= m00_couplers_to_m00_couplers_AWREGION(3 downto 0);
  M_AXI_awsize(2 downto 0) <= m00_couplers_to_m00_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= m00_couplers_to_m00_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid <= m00_couplers_to_m00_couplers_AWVALID;
  M_AXI_bready <= m00_couplers_to_m00_couplers_BREADY;
  M_AXI_rready <= m00_couplers_to_m00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= m00_couplers_to_m00_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m00_couplers_to_m00_couplers_WVALID;
  S_AXI_arready <= m00_couplers_to_m00_couplers_ARREADY;
  S_AXI_awready <= m00_couplers_to_m00_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m00_couplers_to_m00_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rlast <= m00_couplers_to_m00_couplers_RLAST;
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m00_couplers_to_m00_couplers_RVALID;
  S_AXI_wready <= m00_couplers_to_m00_couplers_WREADY;
  m00_couplers_to_m00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m00_couplers_to_m00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m00_couplers_to_m00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m00_couplers_to_m00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m00_couplers_to_m00_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  m00_couplers_to_m00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_m00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m00_couplers_to_m00_couplers_ARREADY <= M_AXI_arready;
  m00_couplers_to_m00_couplers_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m00_couplers_to_m00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m00_couplers_to_m00_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m00_couplers_to_m00_couplers_ARVALID <= S_AXI_arvalid;
  m00_couplers_to_m00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m00_couplers_to_m00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m00_couplers_to_m00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m00_couplers_to_m00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m00_couplers_to_m00_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  m00_couplers_to_m00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_m00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m00_couplers_to_m00_couplers_AWREADY <= M_AXI_awready;
  m00_couplers_to_m00_couplers_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m00_couplers_to_m00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m00_couplers_to_m00_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m00_couplers_to_m00_couplers_AWVALID <= S_AXI_awvalid;
  m00_couplers_to_m00_couplers_BREADY <= S_AXI_bready;
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID <= M_AXI_bvalid;
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RLAST <= M_AXI_rlast;
  m00_couplers_to_m00_couplers_RREADY <= S_AXI_rready;
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID <= M_AXI_rvalid;
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WLAST <= S_AXI_wlast;
  m00_couplers_to_m00_couplers_WREADY <= M_AXI_wready;
  m00_couplers_to_m00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m00_couplers_to_m00_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_XD5PHP is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_XD5PHP;

architecture STRUCTURE of m00_couplers_imp_XD5PHP is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m00_couplers_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_ARID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m00_couplers_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_AWID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m00_couplers_to_m00_couplers_RID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m00_couplers_to_m00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m00_couplers_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(63 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(63 downto 0);
  M_AXI_arburst(1 downto 0) <= m00_couplers_to_m00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= m00_couplers_to_m00_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(1 downto 0) <= m00_couplers_to_m00_couplers_ARID(1 downto 0);
  M_AXI_arlen(7 downto 0) <= m00_couplers_to_m00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= m00_couplers_to_m00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= m00_couplers_to_m00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= m00_couplers_to_m00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= m00_couplers_to_m00_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(63 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(63 downto 0);
  M_AXI_awburst(1 downto 0) <= m00_couplers_to_m00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= m00_couplers_to_m00_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(1 downto 0) <= m00_couplers_to_m00_couplers_AWID(1 downto 0);
  M_AXI_awlen(7 downto 0) <= m00_couplers_to_m00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= m00_couplers_to_m00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= m00_couplers_to_m00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= m00_couplers_to_m00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= m00_couplers_to_m00_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(127 downto 0) <= m00_couplers_to_m00_couplers_WDATA(127 downto 0);
  M_AXI_wlast(0) <= m00_couplers_to_m00_couplers_WLAST(0);
  M_AXI_wstrb(15 downto 0) <= m00_couplers_to_m00_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bid(5 downto 0) <= m00_couplers_to_m00_couplers_BID(5 downto 0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(127 downto 0) <= m00_couplers_to_m00_couplers_RDATA(127 downto 0);
  S_AXI_rid(5 downto 0) <= m00_couplers_to_m00_couplers_RID(5 downto 0);
  S_AXI_rlast(0) <= m00_couplers_to_m00_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(63 downto 0) <= S_AXI_araddr(63 downto 0);
  m00_couplers_to_m00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m00_couplers_to_m00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m00_couplers_to_m00_couplers_ARID(1 downto 0) <= S_AXI_arid(1 downto 0);
  m00_couplers_to_m00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m00_couplers_to_m00_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  m00_couplers_to_m00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m00_couplers_to_m00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(63 downto 0) <= S_AXI_awaddr(63 downto 0);
  m00_couplers_to_m00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m00_couplers_to_m00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m00_couplers_to_m00_couplers_AWID(1 downto 0) <= S_AXI_awid(1 downto 0);
  m00_couplers_to_m00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m00_couplers_to_m00_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  m00_couplers_to_m00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m00_couplers_to_m00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BID(5 downto 0) <= M_AXI_bid(5 downto 0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  m00_couplers_to_m00_couplers_RID(5 downto 0) <= M_AXI_rid(5 downto 0);
  m00_couplers_to_m00_couplers_RLAST(0) <= M_AXI_rlast(0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  m00_couplers_to_m00_couplers_WLAST(0) <= S_AXI_wlast(0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_16JEVGD is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m01_couplers_imp_16JEVGD;

architecture STRUCTURE of m01_couplers_imp_16JEVGD is
  component zynq_bd_auto_pc_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_1;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m01_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m01_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m01_couplers_WVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m01_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m01_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(11 downto 0) <= auto_pc_to_m01_couplers_ARADDR(11 downto 0);
  M_AXI_arvalid <= auto_pc_to_m01_couplers_ARVALID;
  M_AXI_awaddr(11 downto 0) <= auto_pc_to_m01_couplers_AWADDR(11 downto 0);
  M_AXI_awvalid <= auto_pc_to_m01_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m01_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m01_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m01_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m01_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m01_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m01_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m01_couplers_to_auto_pc_WREADY;
  auto_pc_to_m01_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m01_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m01_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m01_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m01_couplers_WREADY <= M_AXI_wready;
  m01_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m01_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m01_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m01_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m01_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m01_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m01_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m01_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m01_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m01_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m01_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m01_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m01_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m01_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m01_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m01_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m01_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m01_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m01_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m01_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m01_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m01_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m01_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m01_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_1
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(11 downto 0) => auto_pc_to_m01_couplers_ARADDR(11 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m01_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m01_couplers_ARVALID,
      m_axi_awaddr(11 downto 0) => auto_pc_to_m01_couplers_AWADDR(11 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m01_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m01_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m01_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m01_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m01_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m01_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m01_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m01_couplers_WVALID,
      s_axi_araddr(11 downto 0) => m01_couplers_to_auto_pc_ARADDR(11 downto 0),
      s_axi_arburst(1 downto 0) => m01_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m01_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m01_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m01_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m01_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m01_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m01_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m01_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m01_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m01_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(11 downto 0) => m01_couplers_to_auto_pc_AWADDR(11 downto 0),
      s_axi_awburst(1 downto 0) => m01_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m01_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m01_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m01_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m01_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m01_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m01_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m01_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m01_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m01_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m01_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m01_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m01_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m01_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m01_couplers_to_auto_pc_RLAST,
      s_axi_rready => m01_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m01_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m01_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m01_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m01_couplers_to_auto_pc_WLAST,
      s_axi_wready => m01_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m01_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m01_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_16L4NBI is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC;
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC;
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC;
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC;
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m01_couplers_imp_16L4NBI;

architecture STRUCTURE of m01_couplers_imp_16L4NBI is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_m01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_m01_couplers_ARLOCK : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_m01_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_m01_couplers_AWLOCK : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RLAST : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WLAST : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC;
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= m01_couplers_to_m01_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= m01_couplers_to_m01_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= m01_couplers_to_m01_couplers_ARLEN(7 downto 0);
  M_AXI_arlock <= m01_couplers_to_m01_couplers_ARLOCK;
  M_AXI_arprot(2 downto 0) <= m01_couplers_to_m01_couplers_ARPROT(2 downto 0);
  M_AXI_arsize(2 downto 0) <= m01_couplers_to_m01_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= m01_couplers_to_m01_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= m01_couplers_to_m01_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= m01_couplers_to_m01_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= m01_couplers_to_m01_couplers_AWLEN(7 downto 0);
  M_AXI_awlock <= m01_couplers_to_m01_couplers_AWLOCK;
  M_AXI_awprot(2 downto 0) <= m01_couplers_to_m01_couplers_AWPROT(2 downto 0);
  M_AXI_awsize(2 downto 0) <= m01_couplers_to_m01_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= m01_couplers_to_m01_couplers_AWVALID;
  M_AXI_bready <= m01_couplers_to_m01_couplers_BREADY;
  M_AXI_rready <= m01_couplers_to_m01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= m01_couplers_to_m01_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m01_couplers_to_m01_couplers_WVALID;
  S_AXI_arready <= m01_couplers_to_m01_couplers_ARREADY;
  S_AXI_awready <= m01_couplers_to_m01_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m01_couplers_to_m01_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rlast <= m01_couplers_to_m01_couplers_RLAST;
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m01_couplers_to_m01_couplers_RVALID;
  S_AXI_wready <= m01_couplers_to_m01_couplers_WREADY;
  m01_couplers_to_m01_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m01_couplers_to_m01_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m01_couplers_to_m01_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m01_couplers_to_m01_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m01_couplers_to_m01_couplers_ARLOCK <= S_AXI_arlock;
  m01_couplers_to_m01_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m01_couplers_to_m01_couplers_ARREADY <= M_AXI_arready;
  m01_couplers_to_m01_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m01_couplers_to_m01_couplers_ARVALID <= S_AXI_arvalid;
  m01_couplers_to_m01_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m01_couplers_to_m01_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m01_couplers_to_m01_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m01_couplers_to_m01_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m01_couplers_to_m01_couplers_AWLOCK <= S_AXI_awlock;
  m01_couplers_to_m01_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m01_couplers_to_m01_couplers_AWREADY <= M_AXI_awready;
  m01_couplers_to_m01_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m01_couplers_to_m01_couplers_AWVALID <= S_AXI_awvalid;
  m01_couplers_to_m01_couplers_BREADY <= S_AXI_bready;
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID <= M_AXI_bvalid;
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RLAST <= M_AXI_rlast;
  m01_couplers_to_m01_couplers_RREADY <= S_AXI_rready;
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID <= M_AXI_rvalid;
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WLAST <= S_AXI_wlast;
  m01_couplers_to_m01_couplers_WREADY <= M_AXI_wready;
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_1Q1O5W7 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m01_couplers_imp_1Q1O5W7;

architecture STRUCTURE of m01_couplers_imp_1Q1O5W7 is
  component zynq_bd_auto_pc_15 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_15;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m01_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m01_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m01_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m01_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m01_couplers_WVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m01_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m01_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m01_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m01_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_auto_pc_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_m01_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m01_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_m01_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m01_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m01_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m01_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m01_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m01_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m01_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m01_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m01_couplers_to_auto_pc_WREADY;
  auto_pc_to_m01_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m01_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m01_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m01_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m01_couplers_WREADY <= M_AXI_wready;
  m01_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m01_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m01_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m01_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m01_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m01_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m01_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m01_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m01_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m01_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m01_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m01_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m01_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m01_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m01_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m01_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m01_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m01_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m01_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m01_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m01_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m01_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m01_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m01_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_15
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_m01_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m01_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m01_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m01_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_m01_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m01_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m01_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m01_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m01_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m01_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m01_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m01_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m01_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m01_couplers_WVALID,
      s_axi_araddr(31 downto 0) => m01_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => m01_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m01_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m01_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m01_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m01_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m01_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m01_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m01_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m01_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m01_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => m01_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => m01_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m01_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m01_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m01_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m01_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m01_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m01_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m01_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m01_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m01_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m01_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m01_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m01_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m01_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m01_couplers_to_auto_pc_RLAST,
      s_axi_rready => m01_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m01_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m01_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m01_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m01_couplers_to_auto_pc_WLAST,
      s_axi_wready => m01_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m01_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m01_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_12ULYDV is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_12ULYDV;

architecture STRUCTURE of m02_couplers_imp_12ULYDV is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_m02_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_m02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_m02_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_m02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RLAST : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WLAST : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= m02_couplers_to_m02_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= m02_couplers_to_m02_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= m02_couplers_to_m02_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= m02_couplers_to_m02_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= m02_couplers_to_m02_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= m02_couplers_to_m02_couplers_ARQOS(3 downto 0);
  M_AXI_arregion(3 downto 0) <= m02_couplers_to_m02_couplers_ARREGION(3 downto 0);
  M_AXI_arsize(2 downto 0) <= m02_couplers_to_m02_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= m02_couplers_to_m02_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid <= m02_couplers_to_m02_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= m02_couplers_to_m02_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= m02_couplers_to_m02_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= m02_couplers_to_m02_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= m02_couplers_to_m02_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= m02_couplers_to_m02_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= m02_couplers_to_m02_couplers_AWQOS(3 downto 0);
  M_AXI_awregion(3 downto 0) <= m02_couplers_to_m02_couplers_AWREGION(3 downto 0);
  M_AXI_awsize(2 downto 0) <= m02_couplers_to_m02_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= m02_couplers_to_m02_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid <= m02_couplers_to_m02_couplers_AWVALID;
  M_AXI_bready <= m02_couplers_to_m02_couplers_BREADY;
  M_AXI_rready <= m02_couplers_to_m02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= m02_couplers_to_m02_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m02_couplers_to_m02_couplers_WVALID;
  S_AXI_arready <= m02_couplers_to_m02_couplers_ARREADY;
  S_AXI_awready <= m02_couplers_to_m02_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_m02_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rlast <= m02_couplers_to_m02_couplers_RLAST;
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_m02_couplers_RVALID;
  S_AXI_wready <= m02_couplers_to_m02_couplers_WREADY;
  m02_couplers_to_m02_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m02_couplers_to_m02_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m02_couplers_to_m02_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m02_couplers_to_m02_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m02_couplers_to_m02_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  m02_couplers_to_m02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_m02_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m02_couplers_to_m02_couplers_ARREADY <= M_AXI_arready;
  m02_couplers_to_m02_couplers_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m02_couplers_to_m02_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m02_couplers_to_m02_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m02_couplers_to_m02_couplers_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_m02_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m02_couplers_to_m02_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m02_couplers_to_m02_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m02_couplers_to_m02_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m02_couplers_to_m02_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  m02_couplers_to_m02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_m02_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m02_couplers_to_m02_couplers_AWREADY <= M_AXI_awready;
  m02_couplers_to_m02_couplers_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m02_couplers_to_m02_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m02_couplers_to_m02_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m02_couplers_to_m02_couplers_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_m02_couplers_BREADY <= S_AXI_bready;
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID <= M_AXI_bvalid;
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RLAST <= M_AXI_rlast;
  m02_couplers_to_m02_couplers_RREADY <= S_AXI_rready;
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID <= M_AXI_rvalid;
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WLAST <= S_AXI_wlast;
  m02_couplers_to_m02_couplers_WREADY <= M_AXI_wready;
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_1K9LYD5 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_1K9LYD5;

architecture STRUCTURE of m02_couplers_imp_1K9LYD5 is
  component zynq_bd_auto_pc_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_2;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m02_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m02_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m02_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m02_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m02_couplers_WVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m02_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m02_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(11 downto 0) <= auto_pc_to_m02_couplers_ARADDR(11 downto 0);
  M_AXI_arvalid <= auto_pc_to_m02_couplers_ARVALID;
  M_AXI_awaddr(11 downto 0) <= auto_pc_to_m02_couplers_AWADDR(11 downto 0);
  M_AXI_awvalid <= auto_pc_to_m02_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m02_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m02_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m02_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m02_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m02_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m02_couplers_to_auto_pc_WREADY;
  auto_pc_to_m02_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m02_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m02_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m02_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m02_couplers_WREADY <= M_AXI_wready;
  m02_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m02_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m02_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m02_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m02_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m02_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m02_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m02_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m02_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m02_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m02_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m02_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m02_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m02_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m02_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m02_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m02_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m02_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m02_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m02_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_2
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(11 downto 0) => auto_pc_to_m02_couplers_ARADDR(11 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m02_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m02_couplers_ARVALID,
      m_axi_awaddr(11 downto 0) => auto_pc_to_m02_couplers_AWADDR(11 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m02_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m02_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m02_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m02_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m02_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m02_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m02_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m02_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m02_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m02_couplers_WVALID,
      s_axi_araddr(11 downto 0) => m02_couplers_to_auto_pc_ARADDR(11 downto 0),
      s_axi_arburst(1 downto 0) => m02_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m02_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m02_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m02_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m02_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m02_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m02_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m02_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m02_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m02_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(11 downto 0) => m02_couplers_to_auto_pc_AWADDR(11 downto 0),
      s_axi_awburst(1 downto 0) => m02_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m02_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m02_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m02_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m02_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m02_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m02_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m02_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m02_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m02_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m02_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m02_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m02_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m02_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m02_couplers_to_auto_pc_RLAST,
      s_axi_rready => m02_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m02_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m02_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m02_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m02_couplers_to_auto_pc_WLAST,
      s_axi_wready => m02_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m02_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m02_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_1KAPCWA is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_1KAPCWA;

architecture STRUCTURE of m02_couplers_imp_1KAPCWA is
  component zynq_bd_auto_pc_21 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_21;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m02_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m02_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m02_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m02_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m02_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m02_couplers_WVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m02_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m02_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m02_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m02_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_auto_pc_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_m02_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m02_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_m02_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m02_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m02_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m02_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m02_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m02_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m02_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m02_couplers_to_auto_pc_WREADY;
  auto_pc_to_m02_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m02_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m02_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m02_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m02_couplers_WREADY <= M_AXI_wready;
  m02_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m02_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m02_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m02_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m02_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m02_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m02_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m02_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m02_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m02_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m02_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m02_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m02_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m02_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m02_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m02_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m02_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m02_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m02_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m02_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_21
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_m02_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m02_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m02_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m02_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_m02_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m02_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m02_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m02_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m02_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m02_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m02_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m02_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m02_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m02_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m02_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m02_couplers_WVALID,
      s_axi_araddr(31 downto 0) => m02_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => m02_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m02_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m02_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m02_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m02_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m02_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m02_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m02_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m02_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m02_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => m02_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => m02_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m02_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m02_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m02_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m02_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m02_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m02_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m02_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m02_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m02_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m02_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m02_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m02_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m02_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m02_couplers_to_auto_pc_RLAST,
      s_axi_rready => m02_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m02_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m02_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m02_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m02_couplers_to_auto_pc_WLAST,
      s_axi_wready => m02_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m02_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m02_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_3878R4 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_3878R4;

architecture STRUCTURE of m03_couplers_imp_3878R4 is
  component zynq_bd_auto_pc_16 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_16;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m03_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m03_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m03_couplers_WVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m03_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m03_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m03_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m03_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m03_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m03_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m03_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m03_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m03_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m03_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m03_couplers_to_auto_pc_WREADY;
  auto_pc_to_m03_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m03_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m03_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m03_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m03_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m03_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m03_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m03_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m03_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m03_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m03_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m03_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m03_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m03_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m03_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m03_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m03_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m03_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m03_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m03_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m03_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m03_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m03_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_16
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_m03_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m03_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m03_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m03_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_m03_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m03_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m03_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m03_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m03_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m03_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m03_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m03_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m03_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m03_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m03_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m03_couplers_WVALID,
      s_axi_araddr(31 downto 0) => m03_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => m03_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m03_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m03_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m03_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m03_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m03_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m03_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m03_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m03_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m03_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => m03_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => m03_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m03_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m03_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m03_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m03_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m03_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m03_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m03_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m03_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m03_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m03_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m03_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m03_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m03_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m03_couplers_to_auto_pc_RLAST,
      s_axi_rready => m03_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m03_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m03_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m03_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m03_couplers_to_auto_pc_WLAST,
      s_axi_wready => m03_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m03_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m03_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_LFO0QX is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_LFO0QX;

architecture STRUCTURE of m03_couplers_imp_LFO0QX is
  component zynq_bd_auto_pc_22 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_22;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m03_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m03_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m03_couplers_WVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m03_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m03_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_m03_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m03_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_m03_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m03_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m03_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m03_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m03_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m03_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m03_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m03_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m03_couplers_to_auto_pc_WREADY;
  auto_pc_to_m03_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m03_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m03_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m03_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m03_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m03_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m03_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m03_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m03_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m03_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m03_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m03_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m03_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m03_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m03_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m03_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m03_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m03_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m03_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m03_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m03_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m03_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m03_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_22
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_m03_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m03_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m03_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m03_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_m03_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m03_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m03_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m03_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m03_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m03_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m03_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m03_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m03_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m03_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m03_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m03_couplers_WVALID,
      s_axi_araddr(31 downto 0) => m03_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => m03_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m03_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m03_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m03_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m03_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m03_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m03_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m03_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m03_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m03_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => m03_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => m03_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m03_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m03_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m03_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m03_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m03_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m03_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m03_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m03_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m03_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m03_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m03_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m03_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m03_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m03_couplers_to_auto_pc_RLAST,
      s_axi_rready => m03_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m03_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m03_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m03_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m03_couplers_to_auto_pc_WLAST,
      s_axi_wready => m03_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m03_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m03_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_LHDOCA is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_LHDOCA;

architecture STRUCTURE of m03_couplers_imp_LHDOCA is
  component zynq_bd_auto_pc_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_3;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m03_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m03_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m03_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m03_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m03_couplers_WVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m03_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m03_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m03_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m03_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m03_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m03_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(11 downto 0) <= auto_pc_to_m03_couplers_ARADDR(11 downto 0);
  M_AXI_arvalid <= auto_pc_to_m03_couplers_ARVALID;
  M_AXI_awaddr(11 downto 0) <= auto_pc_to_m03_couplers_AWADDR(11 downto 0);
  M_AXI_awvalid <= auto_pc_to_m03_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m03_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m03_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m03_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m03_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m03_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m03_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m03_couplers_to_auto_pc_WREADY;
  auto_pc_to_m03_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m03_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m03_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m03_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m03_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m03_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m03_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m03_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m03_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m03_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m03_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m03_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m03_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m03_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m03_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m03_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m03_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m03_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m03_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m03_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m03_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m03_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m03_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_3
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(11 downto 0) => auto_pc_to_m03_couplers_ARADDR(11 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m03_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m03_couplers_ARVALID,
      m_axi_awaddr(11 downto 0) => auto_pc_to_m03_couplers_AWADDR(11 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m03_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m03_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m03_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m03_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m03_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m03_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m03_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m03_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m03_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m03_couplers_WVALID,
      s_axi_araddr(11 downto 0) => m03_couplers_to_auto_pc_ARADDR(11 downto 0),
      s_axi_arburst(1 downto 0) => m03_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m03_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m03_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m03_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m03_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m03_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m03_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m03_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m03_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m03_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(11 downto 0) => m03_couplers_to_auto_pc_AWADDR(11 downto 0),
      s_axi_awburst(1 downto 0) => m03_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m03_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m03_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m03_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m03_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m03_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m03_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m03_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m03_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m03_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m03_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m03_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m03_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m03_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m03_couplers_to_auto_pc_RLAST,
      s_axi_rready => m03_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m03_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m03_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m03_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m03_couplers_to_auto_pc_WLAST,
      s_axi_wready => m03_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m03_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m03_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_BZEHQZ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_BZEHQZ;

architecture STRUCTURE of m04_couplers_imp_BZEHQZ is
  component zynq_bd_auto_pc_17 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_17;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m04_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m04_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m04_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m04_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m04_couplers_WVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m04_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m04_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(11 downto 0) <= auto_pc_to_m04_couplers_ARADDR(11 downto 0);
  M_AXI_arvalid <= auto_pc_to_m04_couplers_ARVALID;
  M_AXI_awaddr(11 downto 0) <= auto_pc_to_m04_couplers_AWADDR(11 downto 0);
  M_AXI_awvalid <= auto_pc_to_m04_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m04_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m04_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m04_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m04_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m04_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m04_couplers_to_auto_pc_WREADY;
  auto_pc_to_m04_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m04_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m04_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m04_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m04_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m04_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m04_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m04_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m04_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m04_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m04_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m04_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m04_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m04_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m04_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m04_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m04_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m04_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m04_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m04_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m04_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m04_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m04_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_17
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(11 downto 0) => auto_pc_to_m04_couplers_ARADDR(11 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m04_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m04_couplers_ARVALID,
      m_axi_awaddr(11 downto 0) => auto_pc_to_m04_couplers_AWADDR(11 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m04_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m04_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m04_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m04_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m04_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m04_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m04_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m04_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m04_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m04_couplers_WVALID,
      s_axi_araddr(11 downto 0) => m04_couplers_to_auto_pc_ARADDR(11 downto 0),
      s_axi_arburst(1 downto 0) => m04_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m04_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m04_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m04_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m04_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m04_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m04_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m04_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m04_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m04_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(11 downto 0) => m04_couplers_to_auto_pc_AWADDR(11 downto 0),
      s_axi_awburst(1 downto 0) => m04_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m04_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m04_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m04_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m04_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m04_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m04_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m04_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m04_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m04_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m04_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m04_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m04_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m04_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m04_couplers_to_auto_pc_RLAST,
      s_axi_rready => m04_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m04_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m04_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m04_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m04_couplers_to_auto_pc_WLAST,
      s_axi_wready => m04_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m04_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m04_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_UGZFCY is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_UGZFCY;

architecture STRUCTURE of m04_couplers_imp_UGZFCY is
  component zynq_bd_auto_pc_23 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_23;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m04_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m04_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m04_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m04_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m04_couplers_WVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m04_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m04_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_m04_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m04_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_m04_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m04_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m04_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m04_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m04_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m04_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m04_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m04_couplers_to_auto_pc_WREADY;
  auto_pc_to_m04_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m04_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m04_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m04_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m04_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m04_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m04_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m04_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m04_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m04_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m04_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m04_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m04_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m04_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m04_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m04_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m04_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m04_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m04_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m04_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m04_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m04_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m04_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_23
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_m04_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m04_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m04_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m04_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_m04_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m04_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m04_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m04_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m04_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m04_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m04_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m04_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m04_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m04_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m04_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m04_couplers_WVALID,
      s_axi_araddr(31 downto 0) => m04_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => m04_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m04_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m04_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m04_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m04_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m04_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m04_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m04_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m04_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m04_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => m04_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => m04_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m04_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m04_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m04_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m04_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m04_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m04_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m04_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m04_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m04_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m04_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m04_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m04_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m04_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m04_couplers_to_auto_pc_RLAST,
      s_axi_rready => m04_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m04_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m04_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m04_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m04_couplers_to_auto_pc_WLAST,
      s_axi_wready => m04_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m04_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m04_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_UIPE0H is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_UIPE0H;

architecture STRUCTURE of m04_couplers_imp_UIPE0H is
  component zynq_bd_auto_pc_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_4;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m04_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m04_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m04_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m04_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m04_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m04_couplers_WVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m04_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m04_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m04_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m04_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m04_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m04_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(11 downto 0) <= auto_pc_to_m04_couplers_ARADDR(11 downto 0);
  M_AXI_arvalid <= auto_pc_to_m04_couplers_ARVALID;
  M_AXI_awaddr(11 downto 0) <= auto_pc_to_m04_couplers_AWADDR(11 downto 0);
  M_AXI_awvalid <= auto_pc_to_m04_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m04_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m04_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m04_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m04_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m04_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m04_couplers_to_auto_pc_WREADY;
  auto_pc_to_m04_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m04_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m04_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m04_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m04_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m04_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m04_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m04_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m04_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m04_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m04_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m04_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m04_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m04_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m04_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m04_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m04_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m04_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m04_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m04_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m04_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m04_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m04_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_4
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(11 downto 0) => auto_pc_to_m04_couplers_ARADDR(11 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m04_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m04_couplers_ARVALID,
      m_axi_awaddr(11 downto 0) => auto_pc_to_m04_couplers_AWADDR(11 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m04_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m04_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m04_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m04_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m04_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m04_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m04_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m04_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m04_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m04_couplers_WVALID,
      s_axi_araddr(11 downto 0) => m04_couplers_to_auto_pc_ARADDR(11 downto 0),
      s_axi_arburst(1 downto 0) => m04_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m04_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m04_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m04_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m04_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m04_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m04_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m04_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m04_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m04_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(11 downto 0) => m04_couplers_to_auto_pc_AWADDR(11 downto 0),
      s_axi_awburst(1 downto 0) => m04_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m04_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m04_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m04_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m04_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m04_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m04_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m04_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m04_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m04_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m04_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m04_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m04_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m04_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m04_couplers_to_auto_pc_RLAST,
      s_axi_rready => m04_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m04_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m04_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m04_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m04_couplers_to_auto_pc_WLAST,
      s_axi_wready => m04_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m04_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m04_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_1BVXST4 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_1BVXST4;

architecture STRUCTURE of m05_couplers_imp_1BVXST4 is
  component zynq_bd_auto_pc_18 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_18;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_pc_to_m05_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_pc_to_m05_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m05_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m05_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m05_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m05_couplers_WVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m05_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m05_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m05_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m05_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(15 downto 0) <= auto_pc_to_m05_couplers_ARADDR(15 downto 0);
  M_AXI_arvalid <= auto_pc_to_m05_couplers_ARVALID;
  M_AXI_awaddr(15 downto 0) <= auto_pc_to_m05_couplers_AWADDR(15 downto 0);
  M_AXI_awvalid <= auto_pc_to_m05_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m05_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m05_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m05_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m05_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m05_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m05_couplers_to_auto_pc_WREADY;
  auto_pc_to_m05_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m05_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m05_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m05_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m05_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m05_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m05_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m05_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m05_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m05_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m05_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m05_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m05_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m05_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m05_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m05_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m05_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m05_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m05_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m05_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m05_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m05_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m05_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_18
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(15 downto 0) => auto_pc_to_m05_couplers_ARADDR(15 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m05_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m05_couplers_ARVALID,
      m_axi_awaddr(15 downto 0) => auto_pc_to_m05_couplers_AWADDR(15 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m05_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m05_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m05_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m05_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m05_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m05_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m05_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m05_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m05_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m05_couplers_WVALID,
      s_axi_araddr(15 downto 0) => m05_couplers_to_auto_pc_ARADDR(15 downto 0),
      s_axi_arburst(1 downto 0) => m05_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m05_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m05_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m05_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m05_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m05_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m05_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m05_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m05_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m05_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(15 downto 0) => m05_couplers_to_auto_pc_AWADDR(15 downto 0),
      s_axi_awburst(1 downto 0) => m05_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m05_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m05_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m05_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m05_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m05_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m05_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m05_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m05_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m05_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m05_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m05_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m05_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m05_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m05_couplers_to_auto_pc_RLAST,
      s_axi_rready => m05_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m05_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m05_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m05_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m05_couplers_to_auto_pc_WLAST,
      s_axi_wready => m05_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m05_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m05_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_1T0T2LU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m05_couplers_imp_1T0T2LU;

architecture STRUCTURE of m05_couplers_imp_1T0T2LU is
  signal m05_couplers_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_m05_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_m05_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_m05_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_m05_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= m05_couplers_to_m05_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= m05_couplers_to_m05_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= m05_couplers_to_m05_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= m05_couplers_to_m05_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= m05_couplers_to_m05_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= m05_couplers_to_m05_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= m05_couplers_to_m05_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= m05_couplers_to_m05_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= m05_couplers_to_m05_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid(0) <= m05_couplers_to_m05_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= m05_couplers_to_m05_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= m05_couplers_to_m05_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= m05_couplers_to_m05_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= m05_couplers_to_m05_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= m05_couplers_to_m05_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= m05_couplers_to_m05_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= m05_couplers_to_m05_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= m05_couplers_to_m05_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= m05_couplers_to_m05_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid(0) <= m05_couplers_to_m05_couplers_AWVALID(0);
  M_AXI_bready(0) <= m05_couplers_to_m05_couplers_BREADY(0);
  M_AXI_rready(0) <= m05_couplers_to_m05_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m05_couplers_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wlast(0) <= m05_couplers_to_m05_couplers_WLAST(0);
  M_AXI_wstrb(3 downto 0) <= m05_couplers_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m05_couplers_to_m05_couplers_WVALID(0);
  S_AXI_arready(0) <= m05_couplers_to_m05_couplers_ARREADY(0);
  S_AXI_awready(0) <= m05_couplers_to_m05_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_m05_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m05_couplers_to_m05_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_m05_couplers_RDATA(31 downto 0);
  S_AXI_rlast(0) <= m05_couplers_to_m05_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_m05_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m05_couplers_to_m05_couplers_RVALID(0);
  S_AXI_wready(0) <= m05_couplers_to_m05_couplers_WREADY(0);
  m05_couplers_to_m05_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m05_couplers_to_m05_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m05_couplers_to_m05_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m05_couplers_to_m05_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m05_couplers_to_m05_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  m05_couplers_to_m05_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_m05_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m05_couplers_to_m05_couplers_ARREADY(0) <= M_AXI_arready(0);
  m05_couplers_to_m05_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m05_couplers_to_m05_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  m05_couplers_to_m05_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m05_couplers_to_m05_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m05_couplers_to_m05_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m05_couplers_to_m05_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m05_couplers_to_m05_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m05_couplers_to_m05_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  m05_couplers_to_m05_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_m05_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m05_couplers_to_m05_couplers_AWREADY(0) <= M_AXI_awready(0);
  m05_couplers_to_m05_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m05_couplers_to_m05_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  m05_couplers_to_m05_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m05_couplers_to_m05_couplers_BREADY(0) <= S_AXI_bready(0);
  m05_couplers_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m05_couplers_to_m05_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m05_couplers_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m05_couplers_to_m05_couplers_RLAST(0) <= M_AXI_rlast(0);
  m05_couplers_to_m05_couplers_RREADY(0) <= S_AXI_rready(0);
  m05_couplers_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m05_couplers_to_m05_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m05_couplers_to_m05_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_m05_couplers_WLAST(0) <= S_AXI_wlast(0);
  m05_couplers_to_m05_couplers_WREADY(0) <= M_AXI_wready(0);
  m05_couplers_to_m05_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_m05_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_1FJHGQE is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m06_couplers_imp_1FJHGQE;

architecture STRUCTURE of m06_couplers_imp_1FJHGQE is
  component zynq_bd_auto_pc_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_5;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_pc_to_m06_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal auto_pc_to_m06_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m06_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m06_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m06_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m06_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m06_couplers_WVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m06_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m06_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(12 downto 0) <= auto_pc_to_m06_couplers_ARADDR(12 downto 0);
  M_AXI_arvalid <= auto_pc_to_m06_couplers_ARVALID;
  M_AXI_awaddr(12 downto 0) <= auto_pc_to_m06_couplers_AWADDR(12 downto 0);
  M_AXI_awvalid <= auto_pc_to_m06_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m06_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m06_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m06_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m06_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m06_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m06_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m06_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m06_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m06_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m06_couplers_to_auto_pc_WREADY;
  auto_pc_to_m06_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m06_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m06_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m06_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m06_couplers_WREADY <= M_AXI_wready;
  m06_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m06_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m06_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m06_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m06_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m06_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m06_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m06_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m06_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m06_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m06_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m06_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m06_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m06_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m06_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m06_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m06_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m06_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m06_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m06_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m06_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m06_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m06_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m06_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m06_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m06_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_5
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(12 downto 0) => auto_pc_to_m06_couplers_ARADDR(12 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m06_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m06_couplers_ARVALID,
      m_axi_awaddr(12 downto 0) => auto_pc_to_m06_couplers_AWADDR(12 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m06_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m06_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m06_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m06_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m06_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m06_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m06_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m06_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m06_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m06_couplers_WVALID,
      s_axi_araddr(12 downto 0) => m06_couplers_to_auto_pc_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => m06_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m06_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m06_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m06_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m06_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m06_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m06_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m06_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m06_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m06_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(12 downto 0) => m06_couplers_to_auto_pc_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => m06_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m06_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m06_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m06_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m06_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m06_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m06_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m06_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m06_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m06_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m06_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m06_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m06_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m06_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m06_couplers_to_auto_pc_RLAST,
      s_axi_rready => m06_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m06_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m06_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m06_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m06_couplers_to_auto_pc_WLAST,
      s_axi_wready => m06_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m06_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m06_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_1YRMMXO is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m06_couplers_imp_1YRMMXO;

architecture STRUCTURE of m06_couplers_imp_1YRMMXO is
  component zynq_bd_auto_pc_19 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_19;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m06_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal auto_pc_to_m06_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m06_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m06_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m06_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m06_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m06_couplers_WVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m06_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m06_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m06_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m06_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m06_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(11 downto 0) <= auto_pc_to_m06_couplers_ARADDR(11 downto 0);
  M_AXI_arvalid <= auto_pc_to_m06_couplers_ARVALID;
  M_AXI_awaddr(11 downto 0) <= auto_pc_to_m06_couplers_AWADDR(11 downto 0);
  M_AXI_awvalid <= auto_pc_to_m06_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m06_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m06_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m06_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m06_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m06_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m06_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m06_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m06_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m06_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m06_couplers_to_auto_pc_WREADY;
  auto_pc_to_m06_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m06_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m06_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m06_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m06_couplers_WREADY <= M_AXI_wready;
  m06_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m06_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m06_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m06_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m06_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m06_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m06_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m06_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m06_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m06_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m06_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m06_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m06_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m06_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m06_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m06_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m06_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m06_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m06_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m06_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m06_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m06_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m06_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m06_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m06_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m06_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_19
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(11 downto 0) => auto_pc_to_m06_couplers_ARADDR(11 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m06_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m06_couplers_ARVALID,
      m_axi_awaddr(11 downto 0) => auto_pc_to_m06_couplers_AWADDR(11 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m06_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m06_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m06_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m06_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m06_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m06_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m06_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m06_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m06_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m06_couplers_WVALID,
      s_axi_araddr(11 downto 0) => m06_couplers_to_auto_pc_ARADDR(11 downto 0),
      s_axi_arburst(1 downto 0) => m06_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m06_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m06_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m06_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m06_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m06_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m06_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m06_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m06_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m06_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(11 downto 0) => m06_couplers_to_auto_pc_AWADDR(11 downto 0),
      s_axi_awburst(1 downto 0) => m06_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m06_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m06_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m06_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m06_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m06_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m06_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m06_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m06_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m06_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m06_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m06_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m06_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m06_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m06_couplers_to_auto_pc_RLAST,
      s_axi_rready => m06_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m06_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m06_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m06_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m06_couplers_to_auto_pc_WLAST,
      s_axi_wready => m06_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m06_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m06_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_HB8DRP is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m07_couplers_imp_HB8DRP;

architecture STRUCTURE of m07_couplers_imp_HB8DRP is
  component zynq_bd_auto_pc_6 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_6;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m07_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m07_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m07_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m07_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m07_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m07_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m07_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m07_couplers_WVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m07_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m07_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m07_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m07_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m07_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m07_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m07_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m07_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m07_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m07_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m07_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m07_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m07_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m07_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m07_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m07_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m07_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m07_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m07_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m07_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m07_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m07_couplers_to_auto_pc_WREADY;
  auto_pc_to_m07_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m07_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m07_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m07_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m07_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m07_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m07_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m07_couplers_WREADY <= M_AXI_wready;
  m07_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m07_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m07_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m07_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m07_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m07_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m07_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m07_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m07_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m07_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m07_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m07_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m07_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m07_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m07_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m07_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m07_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m07_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m07_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m07_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m07_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m07_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m07_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m07_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m07_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m07_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_6
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m07_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m07_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m07_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m07_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m07_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m07_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m07_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m07_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m07_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m07_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m07_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m07_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m07_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m07_couplers_WVALID,
      s_axi_araddr(39 downto 0) => m07_couplers_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m07_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m07_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m07_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m07_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m07_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m07_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m07_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m07_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m07_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m07_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => m07_couplers_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m07_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m07_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m07_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m07_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m07_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m07_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m07_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m07_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m07_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m07_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m07_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m07_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m07_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m07_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m07_couplers_to_auto_pc_RLAST,
      s_axi_rready => m07_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m07_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m07_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m07_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m07_couplers_to_auto_pc_WLAST,
      s_axi_wready => m07_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m07_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m07_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_XHAEAN is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m07_couplers_imp_XHAEAN;

architecture STRUCTURE of m07_couplers_imp_XHAEAN is
  component zynq_bd_auto_pc_20 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_20;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m07_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m07_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m07_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m07_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m07_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m07_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m07_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m07_couplers_WVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m07_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m07_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m07_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m07_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m07_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m07_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m07_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m07_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m07_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m07_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m07_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m07_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m07_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m07_couplers_WDATA(31 downto 0);
  M_AXI_wvalid <= auto_pc_to_m07_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m07_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m07_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m07_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m07_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m07_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m07_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m07_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m07_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m07_couplers_to_auto_pc_WREADY;
  auto_pc_to_m07_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m07_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m07_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m07_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m07_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m07_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m07_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m07_couplers_WREADY <= M_AXI_wready;
  m07_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m07_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m07_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m07_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m07_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m07_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m07_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m07_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m07_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m07_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m07_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m07_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m07_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m07_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m07_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m07_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m07_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m07_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m07_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m07_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m07_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m07_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m07_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m07_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m07_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m07_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_20
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m07_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m07_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m07_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m07_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m07_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m07_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m07_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m07_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m07_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m07_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m07_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m07_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => NLW_auto_pc_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wvalid => auto_pc_to_m07_couplers_WVALID,
      s_axi_araddr(39 downto 0) => m07_couplers_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m07_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m07_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m07_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m07_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m07_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m07_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m07_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m07_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m07_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m07_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => m07_couplers_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m07_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m07_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m07_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m07_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m07_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m07_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m07_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m07_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m07_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m07_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m07_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m07_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m07_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m07_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m07_couplers_to_auto_pc_RLAST,
      s_axi_rready => m07_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m07_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m07_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m07_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m07_couplers_to_auto_pc_WLAST,
      s_axi_wready => m07_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m07_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m07_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m08_couplers_imp_1X27Q00 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m08_couplers_imp_1X27Q00;

architecture STRUCTURE of m08_couplers_imp_1X27Q00 is
  component zynq_bd_auto_pc_7 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_7;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m08_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m08_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m08_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m08_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m08_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m08_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m08_couplers_WVALID : STD_LOGIC;
  signal m08_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m08_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m08_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m08_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m08_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m08_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m08_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m08_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m08_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m08_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m08_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m08_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m08_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m08_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m08_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_auto_pc_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_m08_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m08_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m08_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_m08_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m08_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m08_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m08_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m08_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m08_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m08_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m08_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m08_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m08_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m08_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m08_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m08_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m08_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m08_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m08_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m08_couplers_to_auto_pc_WREADY;
  auto_pc_to_m08_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m08_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m08_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m08_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m08_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m08_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m08_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m08_couplers_WREADY <= M_AXI_wready;
  m08_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m08_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m08_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m08_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m08_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m08_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m08_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m08_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m08_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m08_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m08_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m08_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m08_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m08_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m08_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m08_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m08_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m08_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m08_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m08_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m08_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m08_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m08_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m08_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m08_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m08_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_7
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_m08_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m08_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m08_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m08_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_m08_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m08_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m08_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m08_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m08_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m08_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m08_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m08_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m08_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m08_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m08_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m08_couplers_WVALID,
      s_axi_araddr(31 downto 0) => m08_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => m08_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m08_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m08_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m08_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m08_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m08_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m08_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m08_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m08_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m08_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => m08_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => m08_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m08_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m08_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m08_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m08_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m08_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m08_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m08_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m08_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m08_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m08_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m08_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m08_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m08_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m08_couplers_to_auto_pc_RLAST,
      s_axi_rready => m08_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m08_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m08_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m08_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m08_couplers_to_auto_pc_WLAST,
      s_axi_wready => m08_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m08_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m08_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m09_couplers_imp_ZB2O83 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m09_couplers_imp_ZB2O83;

architecture STRUCTURE of m09_couplers_imp_ZB2O83 is
  component zynq_bd_auto_pc_8 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_8;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m09_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_m09_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m09_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m09_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m09_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m09_couplers_WVALID : STD_LOGIC;
  signal m09_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m09_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m09_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m09_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m09_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m09_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m09_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m09_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m09_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m09_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m09_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m09_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m09_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m09_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m09_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_auto_pc_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_m09_couplers_ARADDR(31 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_m09_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_m09_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_m09_couplers_AWADDR(31 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_m09_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_m09_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m09_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m09_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m09_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m09_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m09_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m09_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m09_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m09_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m09_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m09_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m09_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m09_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m09_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m09_couplers_to_auto_pc_WREADY;
  auto_pc_to_m09_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m09_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m09_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m09_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m09_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m09_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m09_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m09_couplers_WREADY <= M_AXI_wready;
  m09_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m09_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m09_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m09_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m09_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m09_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m09_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m09_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m09_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m09_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m09_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m09_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m09_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m09_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m09_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m09_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m09_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m09_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m09_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m09_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m09_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m09_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m09_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m09_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m09_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m09_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_8
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_m09_couplers_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_m09_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_m09_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m09_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_m09_couplers_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_m09_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_m09_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m09_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m09_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m09_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m09_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m09_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m09_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m09_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m09_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m09_couplers_WVALID,
      s_axi_araddr(31 downto 0) => m09_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => m09_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m09_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m09_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m09_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m09_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m09_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m09_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m09_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m09_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m09_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => m09_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => m09_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m09_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m09_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m09_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m09_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m09_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m09_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m09_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m09_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m09_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m09_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m09_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m09_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m09_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m09_couplers_to_auto_pc_RLAST,
      s_axi_rready => m09_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m09_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m09_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m09_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m09_couplers_to_auto_pc_WLAST,
      s_axi_wready => m09_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m09_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m09_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m10_couplers_imp_1V1OKRJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m10_couplers_imp_1V1OKRJ;

architecture STRUCTURE of m10_couplers_imp_1V1OKRJ is
  component zynq_bd_auto_pc_9 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_9;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m10_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m10_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m10_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m10_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m10_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m10_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m10_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m10_couplers_WVALID : STD_LOGIC;
  signal m10_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m10_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m10_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m10_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m10_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m10_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m10_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m10_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m10_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m10_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m10_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m10_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m10_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m10_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m10_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m10_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m10_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m10_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m10_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m10_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m10_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m10_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m10_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m10_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m10_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m10_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m10_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m10_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m10_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m10_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m10_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m10_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m10_couplers_to_auto_pc_WREADY;
  auto_pc_to_m10_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m10_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m10_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m10_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m10_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m10_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m10_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m10_couplers_WREADY <= M_AXI_wready;
  m10_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m10_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m10_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m10_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m10_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m10_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m10_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m10_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m10_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m10_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m10_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m10_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m10_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m10_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m10_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m10_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m10_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m10_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m10_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m10_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m10_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m10_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m10_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m10_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m10_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m10_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_9
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m10_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m10_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m10_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m10_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m10_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m10_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m10_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m10_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m10_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m10_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m10_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m10_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m10_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m10_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m10_couplers_WVALID,
      s_axi_araddr(39 downto 0) => m10_couplers_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m10_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m10_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m10_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m10_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m10_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m10_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m10_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m10_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m10_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m10_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => m10_couplers_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m10_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m10_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m10_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m10_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m10_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m10_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m10_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m10_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m10_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m10_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m10_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m10_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m10_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m10_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m10_couplers_to_auto_pc_RLAST,
      s_axi_rready => m10_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m10_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m10_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m10_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m10_couplers_to_auto_pc_WLAST,
      s_axi_wready => m10_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m10_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m10_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m11_couplers_imp_WQRZOC is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m11_couplers_imp_WQRZOC;

architecture STRUCTURE of m11_couplers_imp_WQRZOC is
  component zynq_bd_auto_pc_10 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_10;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m11_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m11_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m11_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m11_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m11_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m11_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m11_couplers_WVALID : STD_LOGIC;
  signal m11_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m11_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m11_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m11_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m11_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m11_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m11_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m11_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m11_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m11_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m11_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m11_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m11_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m11_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m11_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m11_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m11_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m11_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m11_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m11_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m11_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m11_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m11_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m11_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m11_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m11_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m11_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m11_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m11_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m11_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m11_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m11_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m11_couplers_to_auto_pc_WREADY;
  auto_pc_to_m11_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m11_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m11_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m11_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m11_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m11_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m11_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m11_couplers_WREADY <= M_AXI_wready;
  m11_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m11_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m11_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m11_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m11_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m11_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m11_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m11_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m11_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m11_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m11_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m11_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m11_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m11_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m11_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m11_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m11_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m11_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m11_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m11_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m11_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m11_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m11_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m11_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m11_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m11_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_10
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m11_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m11_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m11_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m11_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m11_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m11_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m11_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m11_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m11_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m11_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m11_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m11_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m11_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m11_couplers_WVALID,
      s_axi_araddr(39 downto 0) => m11_couplers_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m11_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m11_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m11_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m11_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m11_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m11_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m11_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m11_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m11_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m11_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => m11_couplers_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m11_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m11_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m11_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m11_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m11_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m11_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m11_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m11_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m11_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m11_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m11_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m11_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m11_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m11_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m11_couplers_to_auto_pc_RLAST,
      s_axi_rready => m11_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m11_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m11_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m11_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m11_couplers_to_auto_pc_WLAST,
      s_axi_wready => m11_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m11_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m11_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m12_couplers_imp_AFJCGO is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m12_couplers_imp_AFJCGO;

architecture STRUCTURE of m12_couplers_imp_AFJCGO is
  component zynq_bd_auto_pc_11 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_11;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m12_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m12_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m12_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m12_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m12_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m12_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m12_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m12_couplers_WVALID : STD_LOGIC;
  signal m12_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m12_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m12_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m12_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m12_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m12_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m12_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m12_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m12_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m12_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m12_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m12_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m12_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m12_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m12_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m12_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m12_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m12_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m12_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m12_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m12_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m12_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m12_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m12_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m12_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m12_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m12_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m12_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m12_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m12_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m12_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m12_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m12_couplers_to_auto_pc_WREADY;
  auto_pc_to_m12_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m12_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m12_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m12_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m12_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m12_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m12_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m12_couplers_WREADY <= M_AXI_wready;
  m12_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m12_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m12_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m12_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m12_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m12_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m12_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m12_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m12_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m12_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m12_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m12_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m12_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m12_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m12_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m12_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m12_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m12_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m12_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m12_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m12_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m12_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m12_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m12_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m12_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m12_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_11
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m12_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m12_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m12_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m12_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m12_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m12_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m12_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m12_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m12_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m12_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m12_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m12_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m12_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m12_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m12_couplers_WVALID,
      s_axi_araddr(39 downto 0) => m12_couplers_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m12_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m12_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m12_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m12_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m12_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m12_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m12_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m12_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m12_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m12_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => m12_couplers_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m12_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m12_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m12_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m12_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m12_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m12_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m12_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m12_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m12_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m12_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m12_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m12_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m12_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m12_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m12_couplers_to_auto_pc_RLAST,
      s_axi_rready => m12_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m12_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m12_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m12_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m12_couplers_to_auto_pc_WLAST,
      s_axi_wready => m12_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m12_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m12_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m13_couplers_imp_190LSIJ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m13_couplers_imp_190LSIJ;

architecture STRUCTURE of m13_couplers_imp_190LSIJ is
  component zynq_bd_auto_pc_12 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_12;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m13_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m13_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m13_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m13_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m13_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m13_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m13_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m13_couplers_WVALID : STD_LOGIC;
  signal m13_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m13_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m13_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m13_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m13_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m13_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m13_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m13_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m13_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m13_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m13_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m13_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m13_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m13_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m13_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m13_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m13_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m13_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m13_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m13_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m13_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m13_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m13_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m13_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m13_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m13_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m13_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m13_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m13_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m13_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m13_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m13_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m13_couplers_to_auto_pc_WREADY;
  auto_pc_to_m13_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m13_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m13_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m13_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m13_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m13_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m13_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m13_couplers_WREADY <= M_AXI_wready;
  m13_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m13_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m13_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m13_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m13_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m13_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m13_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m13_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m13_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m13_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m13_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m13_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m13_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m13_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m13_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m13_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m13_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m13_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m13_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m13_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m13_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m13_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m13_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m13_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m13_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m13_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_12
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m13_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m13_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m13_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m13_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m13_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m13_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m13_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m13_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m13_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m13_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m13_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m13_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m13_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m13_couplers_WVALID,
      s_axi_araddr(39 downto 0) => m13_couplers_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m13_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m13_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m13_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m13_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m13_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m13_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m13_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m13_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m13_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m13_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => m13_couplers_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m13_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m13_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m13_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m13_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m13_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m13_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m13_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m13_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m13_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m13_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m13_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m13_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m13_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m13_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m13_couplers_to_auto_pc_RLAST,
      s_axi_rready => m13_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m13_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m13_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m13_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m13_couplers_to_auto_pc_WLAST,
      s_axi_wready => m13_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m13_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m13_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m14_couplers_imp_1099234 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m14_couplers_imp_1099234;

architecture STRUCTURE of m14_couplers_imp_1099234 is
  component zynq_bd_auto_pc_13 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_13;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m14_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_m14_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m14_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m14_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_m14_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_m14_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_m14_couplers_WVALID : STD_LOGIC;
  signal m14_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal m14_couplers_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal m14_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m14_couplers_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m14_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal m14_couplers_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal m14_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal m14_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal m14_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_auto_pc_RLAST : STD_LOGIC;
  signal m14_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal m14_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal m14_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_auto_pc_WLAST : STD_LOGIC;
  signal m14_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal m14_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_auto_pc_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_m14_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid <= auto_pc_to_m14_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_m14_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid <= auto_pc_to_m14_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_m14_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_m14_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_m14_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_m14_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_m14_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= m14_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= m14_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= m14_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= m14_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= m14_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rlast <= m14_couplers_to_auto_pc_RLAST;
  S_AXI_rresp(1 downto 0) <= m14_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= m14_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= m14_couplers_to_auto_pc_WREADY;
  auto_pc_to_m14_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_m14_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_m14_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_m14_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_m14_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_m14_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_m14_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_m14_couplers_WREADY <= M_AXI_wready;
  m14_couplers_to_auto_pc_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m14_couplers_to_auto_pc_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  m14_couplers_to_auto_pc_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  m14_couplers_to_auto_pc_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  m14_couplers_to_auto_pc_ARLOCK(0) <= S_AXI_arlock(0);
  m14_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m14_couplers_to_auto_pc_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  m14_couplers_to_auto_pc_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  m14_couplers_to_auto_pc_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  m14_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  m14_couplers_to_auto_pc_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m14_couplers_to_auto_pc_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  m14_couplers_to_auto_pc_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  m14_couplers_to_auto_pc_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  m14_couplers_to_auto_pc_AWLOCK(0) <= S_AXI_awlock(0);
  m14_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m14_couplers_to_auto_pc_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  m14_couplers_to_auto_pc_AWREGION(3 downto 0) <= S_AXI_awregion(3 downto 0);
  m14_couplers_to_auto_pc_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  m14_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  m14_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  m14_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  m14_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m14_couplers_to_auto_pc_WLAST <= S_AXI_wlast;
  m14_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m14_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_13
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_m14_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => NLW_auto_pc_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => auto_pc_to_m14_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_m14_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_m14_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => NLW_auto_pc_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => auto_pc_to_m14_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_m14_couplers_AWVALID,
      m_axi_bready => auto_pc_to_m14_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_m14_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_m14_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_m14_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_m14_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_m14_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_m14_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_m14_couplers_WVALID,
      s_axi_araddr(39 downto 0) => m14_couplers_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => m14_couplers_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => m14_couplers_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => m14_couplers_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => m14_couplers_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => m14_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => m14_couplers_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => m14_couplers_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => m14_couplers_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => m14_couplers_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => m14_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => m14_couplers_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => m14_couplers_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => m14_couplers_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => m14_couplers_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => m14_couplers_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => m14_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => m14_couplers_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => m14_couplers_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => m14_couplers_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => m14_couplers_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => m14_couplers_to_auto_pc_AWVALID,
      s_axi_bready => m14_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => m14_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => m14_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => m14_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => m14_couplers_to_auto_pc_RLAST,
      s_axi_rready => m14_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => m14_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => m14_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => m14_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => m14_couplers_to_auto_pc_WLAST,
      s_axi_wready => m14_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => m14_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => m14_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_16O51LU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bid : in STD_LOGIC_VECTOR ( 16 downto 0 );
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 16 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s00_couplers_imp_16O51LU;

architecture STRUCTURE of s00_couplers_imp_16O51LU is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal s00_couplers_to_s00_couplers_RLAST : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WLAST : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= s00_couplers_to_s00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= s00_couplers_to_s00_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(15 downto 0) <= s00_couplers_to_s00_couplers_ARID(15 downto 0);
  M_AXI_arlen(7 downto 0) <= s00_couplers_to_s00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= s00_couplers_to_s00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= s00_couplers_to_s00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= s00_couplers_to_s00_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= s00_couplers_to_s00_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid <= s00_couplers_to_s00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= s00_couplers_to_s00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= s00_couplers_to_s00_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(15 downto 0) <= s00_couplers_to_s00_couplers_AWID(15 downto 0);
  M_AXI_awlen(7 downto 0) <= s00_couplers_to_s00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= s00_couplers_to_s00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= s00_couplers_to_s00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= s00_couplers_to_s00_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= s00_couplers_to_s00_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid <= s00_couplers_to_s00_couplers_AWVALID;
  M_AXI_bready <= s00_couplers_to_s00_couplers_BREADY;
  M_AXI_rready <= s00_couplers_to_s00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= s00_couplers_to_s00_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= s00_couplers_to_s00_couplers_WVALID;
  S_AXI_arready <= s00_couplers_to_s00_couplers_ARREADY;
  S_AXI_awready <= s00_couplers_to_s00_couplers_AWREADY;
  S_AXI_bid(16 downto 0) <= s00_couplers_to_s00_couplers_BID(16 downto 0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= s00_couplers_to_s00_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rid(16 downto 0) <= s00_couplers_to_s00_couplers_RID(16 downto 0);
  S_AXI_rlast <= s00_couplers_to_s00_couplers_RLAST;
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= s00_couplers_to_s00_couplers_RVALID;
  S_AXI_wready <= s00_couplers_to_s00_couplers_WREADY;
  s00_couplers_to_s00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  s00_couplers_to_s00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_s00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_s00_couplers_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  s00_couplers_to_s00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_s00_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_s00_couplers_ARREADY <= M_AXI_arready;
  s00_couplers_to_s00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_s00_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  s00_couplers_to_s00_couplers_ARVALID <= S_AXI_arvalid;
  s00_couplers_to_s00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  s00_couplers_to_s00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_s00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_s00_couplers_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  s00_couplers_to_s00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_s00_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_s00_couplers_AWREADY <= M_AXI_awready;
  s00_couplers_to_s00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_s00_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  s00_couplers_to_s00_couplers_AWVALID <= S_AXI_awvalid;
  s00_couplers_to_s00_couplers_BID(16 downto 0) <= M_AXI_bid(16 downto 0);
  s00_couplers_to_s00_couplers_BREADY <= S_AXI_bready;
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID <= M_AXI_bvalid;
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RID(16 downto 0) <= M_AXI_rid(16 downto 0);
  s00_couplers_to_s00_couplers_RLAST <= M_AXI_rlast;
  s00_couplers_to_s00_couplers_RREADY <= S_AXI_rready;
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID <= M_AXI_rvalid;
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WLAST <= S_AXI_wlast;
  s00_couplers_to_s00_couplers_WREADY <= M_AXI_wready;
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_16P8B0X is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end s00_couplers_imp_16P8B0X;

architecture STRUCTURE of s00_couplers_imp_16P8B0X is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= s00_couplers_to_s00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= s00_couplers_to_s00_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= s00_couplers_to_s00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= s00_couplers_to_s00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= s00_couplers_to_s00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= s00_couplers_to_s00_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= s00_couplers_to_s00_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid(0) <= s00_couplers_to_s00_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= s00_couplers_to_s00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= s00_couplers_to_s00_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= s00_couplers_to_s00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= s00_couplers_to_s00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= s00_couplers_to_s00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= s00_couplers_to_s00_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= s00_couplers_to_s00_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid(0) <= s00_couplers_to_s00_couplers_AWVALID(0);
  M_AXI_bready(0) <= s00_couplers_to_s00_couplers_BREADY(0);
  M_AXI_rready(0) <= s00_couplers_to_s00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wlast(0) <= s00_couplers_to_s00_couplers_WLAST(0);
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= s00_couplers_to_s00_couplers_WVALID(0);
  S_AXI_arready(0) <= s00_couplers_to_s00_couplers_ARREADY(0);
  S_AXI_awready(0) <= s00_couplers_to_s00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= s00_couplers_to_s00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rlast(0) <= s00_couplers_to_s00_couplers_RLAST(0);
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= s00_couplers_to_s00_couplers_RVALID(0);
  S_AXI_wready(0) <= s00_couplers_to_s00_couplers_WREADY(0);
  s00_couplers_to_s00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  s00_couplers_to_s00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_s00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_s00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_s00_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_s00_couplers_ARREADY(0) <= M_AXI_arready(0);
  s00_couplers_to_s00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_s00_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  s00_couplers_to_s00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  s00_couplers_to_s00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  s00_couplers_to_s00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_s00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_s00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_s00_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_s00_couplers_AWREADY(0) <= M_AXI_awready(0);
  s00_couplers_to_s00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_s00_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  s00_couplers_to_s00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  s00_couplers_to_s00_couplers_BREADY(0) <= S_AXI_bready(0);
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RLAST(0) <= M_AXI_rlast(0);
  s00_couplers_to_s00_couplers_RREADY(0) <= S_AXI_rready(0);
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WLAST(0) <= S_AXI_wlast(0);
  s00_couplers_to_s00_couplers_WREADY(0) <= M_AXI_wready(0);
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_1PVRV9K is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s00_couplers_imp_1PVRV9K;

architecture STRUCTURE of s00_couplers_imp_1PVRV9K is
  signal s00_couplers_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_ARREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_ARVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_AWREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_AWVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_BREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_BVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_s00_couplers_RLAST : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_s00_couplers_RVALID : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_s00_couplers_WLAST : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WREADY : STD_LOGIC;
  signal s00_couplers_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_s00_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= s00_couplers_to_s00_couplers_ARADDR(39 downto 0);
  M_AXI_arburst(1 downto 0) <= s00_couplers_to_s00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= s00_couplers_to_s00_couplers_ARCACHE(3 downto 0);
  M_AXI_arid(15 downto 0) <= s00_couplers_to_s00_couplers_ARID(15 downto 0);
  M_AXI_arlen(7 downto 0) <= s00_couplers_to_s00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= s00_couplers_to_s00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= s00_couplers_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= s00_couplers_to_s00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= s00_couplers_to_s00_couplers_ARSIZE(2 downto 0);
  M_AXI_aruser(15 downto 0) <= s00_couplers_to_s00_couplers_ARUSER(15 downto 0);
  M_AXI_arvalid <= s00_couplers_to_s00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= s00_couplers_to_s00_couplers_AWADDR(39 downto 0);
  M_AXI_awburst(1 downto 0) <= s00_couplers_to_s00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= s00_couplers_to_s00_couplers_AWCACHE(3 downto 0);
  M_AXI_awid(15 downto 0) <= s00_couplers_to_s00_couplers_AWID(15 downto 0);
  M_AXI_awlen(7 downto 0) <= s00_couplers_to_s00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= s00_couplers_to_s00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= s00_couplers_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= s00_couplers_to_s00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= s00_couplers_to_s00_couplers_AWSIZE(2 downto 0);
  M_AXI_awuser(15 downto 0) <= s00_couplers_to_s00_couplers_AWUSER(15 downto 0);
  M_AXI_awvalid <= s00_couplers_to_s00_couplers_AWVALID;
  M_AXI_bready <= s00_couplers_to_s00_couplers_BREADY;
  M_AXI_rready <= s00_couplers_to_s00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= s00_couplers_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= s00_couplers_to_s00_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= s00_couplers_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= s00_couplers_to_s00_couplers_WVALID;
  S_AXI_arready <= s00_couplers_to_s00_couplers_ARREADY;
  S_AXI_awready <= s00_couplers_to_s00_couplers_AWREADY;
  S_AXI_bid(15 downto 0) <= s00_couplers_to_s00_couplers_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_s00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= s00_couplers_to_s00_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_s00_couplers_RDATA(31 downto 0);
  S_AXI_rid(15 downto 0) <= s00_couplers_to_s00_couplers_RID(15 downto 0);
  S_AXI_rlast <= s00_couplers_to_s00_couplers_RLAST;
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_s00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= s00_couplers_to_s00_couplers_RVALID;
  S_AXI_wready <= s00_couplers_to_s00_couplers_WREADY;
  s00_couplers_to_s00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  s00_couplers_to_s00_couplers_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_s00_couplers_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_s00_couplers_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  s00_couplers_to_s00_couplers_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_s00_couplers_ARLOCK(0) <= S_AXI_arlock(0);
  s00_couplers_to_s00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_s00_couplers_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_s00_couplers_ARREADY <= M_AXI_arready;
  s00_couplers_to_s00_couplers_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_s00_couplers_ARUSER(15 downto 0) <= S_AXI_aruser(15 downto 0);
  s00_couplers_to_s00_couplers_ARVALID <= S_AXI_arvalid;
  s00_couplers_to_s00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  s00_couplers_to_s00_couplers_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_s00_couplers_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_s00_couplers_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  s00_couplers_to_s00_couplers_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_s00_couplers_AWLOCK(0) <= S_AXI_awlock(0);
  s00_couplers_to_s00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_s00_couplers_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_s00_couplers_AWREADY <= M_AXI_awready;
  s00_couplers_to_s00_couplers_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_s00_couplers_AWUSER(15 downto 0) <= S_AXI_awuser(15 downto 0);
  s00_couplers_to_s00_couplers_AWVALID <= S_AXI_awvalid;
  s00_couplers_to_s00_couplers_BID(15 downto 0) <= M_AXI_bid(15 downto 0);
  s00_couplers_to_s00_couplers_BREADY <= S_AXI_bready;
  s00_couplers_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  s00_couplers_to_s00_couplers_BVALID <= M_AXI_bvalid;
  s00_couplers_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  s00_couplers_to_s00_couplers_RID(15 downto 0) <= M_AXI_rid(15 downto 0);
  s00_couplers_to_s00_couplers_RLAST <= M_AXI_rlast;
  s00_couplers_to_s00_couplers_RREADY <= S_AXI_rready;
  s00_couplers_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  s00_couplers_to_s00_couplers_RVALID <= M_AXI_rvalid;
  s00_couplers_to_s00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_s00_couplers_WLAST <= S_AXI_wlast;
  s00_couplers_to_s00_couplers_WREADY <= M_AXI_wready;
  s00_couplers_to_s00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_s00_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_1YW39W1 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s00_couplers_imp_1YW39W1;

architecture STRUCTURE of s00_couplers_imp_1YW39W1 is
  component zynq_bd_auto_us_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_us_0;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_us_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_us_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_us_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_us_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s00_couplers_ARREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s00_couplers_ARVALID : STD_LOGIC;
  signal auto_us_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_us_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_us_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_us_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s00_couplers_AWREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s00_couplers_AWVALID : STD_LOGIC;
  signal auto_us_to_s00_couplers_BREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s00_couplers_BVALID : STD_LOGIC;
  signal auto_us_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_us_to_s00_couplers_RLAST : STD_LOGIC;
  signal auto_us_to_s00_couplers_RREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s00_couplers_RVALID : STD_LOGIC;
  signal auto_us_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_us_to_s00_couplers_WLAST : STD_LOGIC;
  signal auto_us_to_s00_couplers_WREADY : STD_LOGIC;
  signal auto_us_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_us_to_s00_couplers_WVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s00_couplers_to_auto_us_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_us_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_us_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_auto_us_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_auto_us_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_us_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_us_ARREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_us_ARVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s00_couplers_to_auto_us_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_us_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_us_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_auto_us_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_auto_us_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_us_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_us_AWREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_us_AWVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_BREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_us_BVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_auto_us_RLAST : STD_LOGIC;
  signal s00_couplers_to_auto_us_RREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_us_RVALID : STD_LOGIC;
  signal s00_couplers_to_auto_us_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_auto_us_WLAST : STD_LOGIC;
  signal s00_couplers_to_auto_us_WREADY : STD_LOGIC;
  signal s00_couplers_to_auto_us_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_us_WVALID : STD_LOGIC;
  signal NLW_auto_us_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_us_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_AXI_araddr(63 downto 0) <= auto_us_to_s00_couplers_ARADDR(63 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_us_to_s00_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_us_to_s00_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_us_to_s00_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= auto_us_to_s00_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_us_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= auto_us_to_s00_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_us_to_s00_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_us_to_s00_couplers_ARVALID;
  M_AXI_awaddr(63 downto 0) <= auto_us_to_s00_couplers_AWADDR(63 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_us_to_s00_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_us_to_s00_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_us_to_s00_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= auto_us_to_s00_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_us_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= auto_us_to_s00_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_us_to_s00_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_us_to_s00_couplers_AWVALID;
  M_AXI_bready <= auto_us_to_s00_couplers_BREADY;
  M_AXI_rready <= auto_us_to_s00_couplers_RREADY;
  M_AXI_wdata(127 downto 0) <= auto_us_to_s00_couplers_WDATA(127 downto 0);
  M_AXI_wlast <= auto_us_to_s00_couplers_WLAST;
  M_AXI_wstrb(15 downto 0) <= auto_us_to_s00_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid <= auto_us_to_s00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s00_couplers_to_auto_us_ARREADY;
  S_AXI_awready <= s00_couplers_to_auto_us_AWREADY;
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_auto_us_BRESP(1 downto 0);
  S_AXI_bvalid <= s00_couplers_to_auto_us_BVALID;
  S_AXI_rdata(31 downto 0) <= s00_couplers_to_auto_us_RDATA(31 downto 0);
  S_AXI_rlast <= s00_couplers_to_auto_us_RLAST;
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_auto_us_RRESP(1 downto 0);
  S_AXI_rvalid <= s00_couplers_to_auto_us_RVALID;
  S_AXI_wready <= s00_couplers_to_auto_us_WREADY;
  auto_us_to_s00_couplers_ARREADY <= M_AXI_arready;
  auto_us_to_s00_couplers_AWREADY <= M_AXI_awready;
  auto_us_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_us_to_s00_couplers_BVALID <= M_AXI_bvalid;
  auto_us_to_s00_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  auto_us_to_s00_couplers_RLAST <= M_AXI_rlast;
  auto_us_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_us_to_s00_couplers_RVALID <= M_AXI_rvalid;
  auto_us_to_s00_couplers_WREADY <= M_AXI_wready;
  s00_couplers_to_auto_us_ARADDR(63 downto 0) <= S_AXI_araddr(63 downto 0);
  s00_couplers_to_auto_us_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_auto_us_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_auto_us_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_auto_us_ARLOCK(0) <= S_AXI_arlock(0);
  s00_couplers_to_auto_us_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_auto_us_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_auto_us_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_auto_us_ARVALID <= S_AXI_arvalid;
  s00_couplers_to_auto_us_AWADDR(63 downto 0) <= S_AXI_awaddr(63 downto 0);
  s00_couplers_to_auto_us_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_auto_us_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_auto_us_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_auto_us_AWLOCK(0) <= S_AXI_awlock(0);
  s00_couplers_to_auto_us_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_auto_us_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_auto_us_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_auto_us_AWVALID <= S_AXI_awvalid;
  s00_couplers_to_auto_us_BREADY <= S_AXI_bready;
  s00_couplers_to_auto_us_RREADY <= S_AXI_rready;
  s00_couplers_to_auto_us_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s00_couplers_to_auto_us_WLAST <= S_AXI_wlast;
  s00_couplers_to_auto_us_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s00_couplers_to_auto_us_WVALID <= S_AXI_wvalid;
auto_us: component zynq_bd_auto_us_0
     port map (
      m_axi_araddr(63 downto 0) => auto_us_to_s00_couplers_ARADDR(63 downto 0),
      m_axi_arburst(1 downto 0) => auto_us_to_s00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_us_to_s00_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_us_to_s00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_us_to_s00_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_us_to_s00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_us_to_s00_couplers_ARQOS(3 downto 0),
      m_axi_arready => auto_us_to_s00_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_us_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_us_to_s00_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_us_to_s00_couplers_ARVALID,
      m_axi_awaddr(63 downto 0) => auto_us_to_s00_couplers_AWADDR(63 downto 0),
      m_axi_awburst(1 downto 0) => auto_us_to_s00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_us_to_s00_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_us_to_s00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_us_to_s00_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_us_to_s00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_us_to_s00_couplers_AWQOS(3 downto 0),
      m_axi_awready => auto_us_to_s00_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_us_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_us_to_s00_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_us_to_s00_couplers_AWVALID,
      m_axi_bready => auto_us_to_s00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_us_to_s00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_us_to_s00_couplers_BVALID,
      m_axi_rdata(127 downto 0) => auto_us_to_s00_couplers_RDATA(127 downto 0),
      m_axi_rlast => auto_us_to_s00_couplers_RLAST,
      m_axi_rready => auto_us_to_s00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_us_to_s00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_us_to_s00_couplers_RVALID,
      m_axi_wdata(127 downto 0) => auto_us_to_s00_couplers_WDATA(127 downto 0),
      m_axi_wlast => auto_us_to_s00_couplers_WLAST,
      m_axi_wready => auto_us_to_s00_couplers_WREADY,
      m_axi_wstrb(15 downto 0) => auto_us_to_s00_couplers_WSTRB(15 downto 0),
      m_axi_wvalid => auto_us_to_s00_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(63 downto 0) => s00_couplers_to_auto_us_ARADDR(63 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_auto_us_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_auto_us_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => s00_couplers_to_auto_us_ARLEN(7 downto 0),
      s_axi_arlock(0) => s00_couplers_to_auto_us_ARLOCK(0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_auto_us_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_auto_us_ARQOS(3 downto 0),
      s_axi_arready => s00_couplers_to_auto_us_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => s00_couplers_to_auto_us_ARSIZE(2 downto 0),
      s_axi_arvalid => s00_couplers_to_auto_us_ARVALID,
      s_axi_awaddr(63 downto 0) => s00_couplers_to_auto_us_AWADDR(63 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_auto_us_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_auto_us_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_auto_us_AWLEN(7 downto 0),
      s_axi_awlock(0) => s00_couplers_to_auto_us_AWLOCK(0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_auto_us_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_auto_us_AWQOS(3 downto 0),
      s_axi_awready => s00_couplers_to_auto_us_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => s00_couplers_to_auto_us_AWSIZE(2 downto 0),
      s_axi_awvalid => s00_couplers_to_auto_us_AWVALID,
      s_axi_bready => s00_couplers_to_auto_us_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_auto_us_BRESP(1 downto 0),
      s_axi_bvalid => s00_couplers_to_auto_us_BVALID,
      s_axi_rdata(31 downto 0) => s00_couplers_to_auto_us_RDATA(31 downto 0),
      s_axi_rlast => s00_couplers_to_auto_us_RLAST,
      s_axi_rready => s00_couplers_to_auto_us_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_auto_us_RRESP(1 downto 0),
      s_axi_rvalid => s00_couplers_to_auto_us_RVALID,
      s_axi_wdata(31 downto 0) => s00_couplers_to_auto_us_WDATA(31 downto 0),
      s_axi_wlast => s00_couplers_to_auto_us_WLAST,
      s_axi_wready => s00_couplers_to_auto_us_WREADY,
      s_axi_wstrb(3 downto 0) => s00_couplers_to_auto_us_WSTRB(3 downto 0),
      s_axi_wvalid => s00_couplers_to_auto_us_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s01_couplers_imp_8G08PT is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s01_couplers_imp_8G08PT;

architecture STRUCTURE of s01_couplers_imp_8G08PT is
  component zynq_bd_auto_pc_14 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_pc_14;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_pc_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_s01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_pc_to_s01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_pc_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s01_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_s01_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s01_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s01_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_s01_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_pc_to_s01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_pc_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s01_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_s01_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s01_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_s01_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s01_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s01_couplers_RLAST : STD_LOGIC;
  signal auto_pc_to_s01_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s01_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s01_couplers_WLAST : STD_LOGIC;
  signal auto_pc_to_s01_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_s01_couplers_WVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_pc_ARREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_ARVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_pc_AWREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_AWVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_BREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_pc_BVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_pc_RREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_pc_RVALID : STD_LOGIC;
  signal s01_couplers_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_auto_pc_WREADY : STD_LOGIC;
  signal s01_couplers_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_pc_WVALID : STD_LOGIC;
  signal NLW_auto_pc_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_auto_pc_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_AXI_araddr(31 downto 0) <= auto_pc_to_s01_couplers_ARADDR(31 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_pc_to_s01_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_pc_to_s01_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_pc_to_s01_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= auto_pc_to_s01_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_s01_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= auto_pc_to_s01_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_pc_to_s01_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_s01_couplers_ARVALID;
  M_AXI_awaddr(31 downto 0) <= auto_pc_to_s01_couplers_AWADDR(31 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_pc_to_s01_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_pc_to_s01_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_pc_to_s01_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= auto_pc_to_s01_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_s01_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= auto_pc_to_s01_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_pc_to_s01_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_s01_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_s01_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_s01_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_s01_couplers_WDATA(31 downto 0);
  M_AXI_wlast <= auto_pc_to_s01_couplers_WLAST;
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_s01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_s01_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s01_couplers_to_auto_pc_ARREADY;
  S_AXI_awready <= s01_couplers_to_auto_pc_AWREADY;
  S_AXI_bresp(1 downto 0) <= s01_couplers_to_auto_pc_BRESP(1 downto 0);
  S_AXI_bvalid <= s01_couplers_to_auto_pc_BVALID;
  S_AXI_rdata(31 downto 0) <= s01_couplers_to_auto_pc_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= s01_couplers_to_auto_pc_RRESP(1 downto 0);
  S_AXI_rvalid <= s01_couplers_to_auto_pc_RVALID;
  S_AXI_wready <= s01_couplers_to_auto_pc_WREADY;
  auto_pc_to_s01_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_s01_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_s01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_s01_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_s01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_s01_couplers_RLAST <= M_AXI_rlast;
  auto_pc_to_s01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_s01_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_s01_couplers_WREADY <= M_AXI_wready;
  s01_couplers_to_auto_pc_ARADDR(31 downto 0) <= S_AXI_araddr(31 downto 0);
  s01_couplers_to_auto_pc_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s01_couplers_to_auto_pc_ARVALID <= S_AXI_arvalid;
  s01_couplers_to_auto_pc_AWADDR(31 downto 0) <= S_AXI_awaddr(31 downto 0);
  s01_couplers_to_auto_pc_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s01_couplers_to_auto_pc_AWVALID <= S_AXI_awvalid;
  s01_couplers_to_auto_pc_BREADY <= S_AXI_bready;
  s01_couplers_to_auto_pc_RREADY <= S_AXI_rready;
  s01_couplers_to_auto_pc_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  s01_couplers_to_auto_pc_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  s01_couplers_to_auto_pc_WVALID <= S_AXI_wvalid;
auto_pc: component zynq_bd_auto_pc_14
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(31 downto 0) => auto_pc_to_s01_couplers_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => auto_pc_to_s01_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_pc_to_s01_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_pc_to_s01_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_pc_to_s01_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_pc_to_s01_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_pc_to_s01_couplers_ARQOS(3 downto 0),
      m_axi_arready => auto_pc_to_s01_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_pc_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_pc_to_s01_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_pc_to_s01_couplers_ARVALID,
      m_axi_awaddr(31 downto 0) => auto_pc_to_s01_couplers_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => auto_pc_to_s01_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_pc_to_s01_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_pc_to_s01_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_pc_to_s01_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_pc_to_s01_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_pc_to_s01_couplers_AWQOS(3 downto 0),
      m_axi_awready => auto_pc_to_s01_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_pc_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_pc_to_s01_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_pc_to_s01_couplers_AWVALID,
      m_axi_bready => auto_pc_to_s01_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_s01_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_s01_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_s01_couplers_RDATA(31 downto 0),
      m_axi_rlast => auto_pc_to_s01_couplers_RLAST,
      m_axi_rready => auto_pc_to_s01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_s01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_s01_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_s01_couplers_WDATA(31 downto 0),
      m_axi_wlast => auto_pc_to_s01_couplers_WLAST,
      m_axi_wready => auto_pc_to_s01_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_s01_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_s01_couplers_WVALID,
      s_axi_araddr(31 downto 0) => s01_couplers_to_auto_pc_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => s01_couplers_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arready => s01_couplers_to_auto_pc_ARREADY,
      s_axi_arvalid => s01_couplers_to_auto_pc_ARVALID,
      s_axi_awaddr(31 downto 0) => s01_couplers_to_auto_pc_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => s01_couplers_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awready => s01_couplers_to_auto_pc_AWREADY,
      s_axi_awvalid => s01_couplers_to_auto_pc_AWVALID,
      s_axi_bready => s01_couplers_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => s01_couplers_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => s01_couplers_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => s01_couplers_to_auto_pc_RDATA(31 downto 0),
      s_axi_rready => s01_couplers_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => s01_couplers_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => s01_couplers_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => s01_couplers_to_auto_pc_WDATA(31 downto 0),
      s_axi_wready => s01_couplers_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => s01_couplers_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => s01_couplers_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s01_couplers_imp_XJ4TXU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_rlast : in STD_LOGIC;
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC
  );
end s01_couplers_imp_XJ4TXU;

architecture STRUCTURE of s01_couplers_imp_XJ4TXU is
  component zynq_bd_auto_us_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_auto_us_1;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_us_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_us_to_s01_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s01_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_us_to_s01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_us_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s01_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s01_couplers_ARREADY : STD_LOGIC;
  signal auto_us_to_s01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s01_couplers_ARVALID : STD_LOGIC;
  signal auto_us_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_us_to_s01_couplers_RLAST : STD_LOGIC;
  signal auto_us_to_s01_couplers_RREADY : STD_LOGIC;
  signal auto_us_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s01_couplers_RVALID : STD_LOGIC;
  signal s01_couplers_to_auto_us_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s01_couplers_to_auto_us_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_us_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_us_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_auto_us_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_auto_us_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_us_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_auto_us_ARREADY : STD_LOGIC;
  signal s01_couplers_to_auto_us_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_auto_us_ARVALID : STD_LOGIC;
  signal s01_couplers_to_auto_us_RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s01_couplers_to_auto_us_RLAST : STD_LOGIC;
  signal s01_couplers_to_auto_us_RREADY : STD_LOGIC;
  signal s01_couplers_to_auto_us_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_auto_us_RVALID : STD_LOGIC;
  signal NLW_auto_us_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_AXI_araddr(63 downto 0) <= auto_us_to_s01_couplers_ARADDR(63 downto 0);
  M_AXI_arburst(1 downto 0) <= auto_us_to_s01_couplers_ARBURST(1 downto 0);
  M_AXI_arcache(3 downto 0) <= auto_us_to_s01_couplers_ARCACHE(3 downto 0);
  M_AXI_arlen(7 downto 0) <= auto_us_to_s01_couplers_ARLEN(7 downto 0);
  M_AXI_arlock(0) <= auto_us_to_s01_couplers_ARLOCK(0);
  M_AXI_arprot(2 downto 0) <= auto_us_to_s01_couplers_ARPROT(2 downto 0);
  M_AXI_arqos(3 downto 0) <= auto_us_to_s01_couplers_ARQOS(3 downto 0);
  M_AXI_arsize(2 downto 0) <= auto_us_to_s01_couplers_ARSIZE(2 downto 0);
  M_AXI_arvalid <= auto_us_to_s01_couplers_ARVALID;
  M_AXI_rready <= auto_us_to_s01_couplers_RREADY;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s01_couplers_to_auto_us_ARREADY;
  S_AXI_rdata(63 downto 0) <= s01_couplers_to_auto_us_RDATA(63 downto 0);
  S_AXI_rlast <= s01_couplers_to_auto_us_RLAST;
  S_AXI_rresp(1 downto 0) <= s01_couplers_to_auto_us_RRESP(1 downto 0);
  S_AXI_rvalid <= s01_couplers_to_auto_us_RVALID;
  auto_us_to_s01_couplers_ARREADY <= M_AXI_arready;
  auto_us_to_s01_couplers_RDATA(127 downto 0) <= M_AXI_rdata(127 downto 0);
  auto_us_to_s01_couplers_RLAST <= M_AXI_rlast;
  auto_us_to_s01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_us_to_s01_couplers_RVALID <= M_AXI_rvalid;
  s01_couplers_to_auto_us_ARADDR(63 downto 0) <= S_AXI_araddr(63 downto 0);
  s01_couplers_to_auto_us_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s01_couplers_to_auto_us_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s01_couplers_to_auto_us_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s01_couplers_to_auto_us_ARLOCK(0) <= S_AXI_arlock(0);
  s01_couplers_to_auto_us_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s01_couplers_to_auto_us_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s01_couplers_to_auto_us_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s01_couplers_to_auto_us_ARVALID <= S_AXI_arvalid;
  s01_couplers_to_auto_us_RREADY <= S_AXI_rready;
auto_us: component zynq_bd_auto_us_1
     port map (
      m_axi_araddr(63 downto 0) => auto_us_to_s01_couplers_ARADDR(63 downto 0),
      m_axi_arburst(1 downto 0) => auto_us_to_s01_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_us_to_s01_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_us_to_s01_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_us_to_s01_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_us_to_s01_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_us_to_s01_couplers_ARQOS(3 downto 0),
      m_axi_arready => auto_us_to_s01_couplers_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_auto_us_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_us_to_s01_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_us_to_s01_couplers_ARVALID,
      m_axi_rdata(127 downto 0) => auto_us_to_s01_couplers_RDATA(127 downto 0),
      m_axi_rlast => auto_us_to_s01_couplers_RLAST,
      m_axi_rready => auto_us_to_s01_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_us_to_s01_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_us_to_s01_couplers_RVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(63 downto 0) => s01_couplers_to_auto_us_ARADDR(63 downto 0),
      s_axi_arburst(1 downto 0) => s01_couplers_to_auto_us_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s01_couplers_to_auto_us_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arlen(7 downto 0) => s01_couplers_to_auto_us_ARLEN(7 downto 0),
      s_axi_arlock(0) => s01_couplers_to_auto_us_ARLOCK(0),
      s_axi_arprot(2 downto 0) => s01_couplers_to_auto_us_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s01_couplers_to_auto_us_ARQOS(3 downto 0),
      s_axi_arready => s01_couplers_to_auto_us_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => s01_couplers_to_auto_us_ARSIZE(2 downto 0),
      s_axi_arvalid => s01_couplers_to_auto_us_ARVALID,
      s_axi_rdata(63 downto 0) => s01_couplers_to_auto_us_RDATA(63 downto 0),
      s_axi_rlast => s01_couplers_to_auto_us_RLAST,
      s_axi_rready => s01_couplers_to_auto_us_RREADY,
      s_axi_rresp(1 downto 0) => s01_couplers_to_auto_us_RRESP(1 downto 0),
      s_axi_rvalid => s01_couplers_to_auto_us_RVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s02_couplers_imp_C05UZA is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M_AXI_wlast : out STD_LOGIC;
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s02_couplers_imp_C05UZA;

architecture STRUCTURE of s02_couplers_imp_C05UZA is
  component zynq_bd_auto_us_2 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC
  );
  end component zynq_bd_auto_us_2;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_us_to_s02_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal auto_us_to_s02_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s02_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_us_to_s02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_us_to_s02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s02_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_us_to_s02_couplers_AWREADY : STD_LOGIC;
  signal auto_us_to_s02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_us_to_s02_couplers_AWVALID : STD_LOGIC;
  signal auto_us_to_s02_couplers_BREADY : STD_LOGIC;
  signal auto_us_to_s02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_us_to_s02_couplers_BVALID : STD_LOGIC;
  signal auto_us_to_s02_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal auto_us_to_s02_couplers_WLAST : STD_LOGIC;
  signal auto_us_to_s02_couplers_WREADY : STD_LOGIC;
  signal auto_us_to_s02_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal auto_us_to_s02_couplers_WVALID : STD_LOGIC;
  signal s02_couplers_to_auto_us_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s02_couplers_to_auto_us_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s02_couplers_to_auto_us_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s02_couplers_to_auto_us_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s02_couplers_to_auto_us_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_auto_us_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_couplers_to_auto_us_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s02_couplers_to_auto_us_AWREADY : STD_LOGIC;
  signal s02_couplers_to_auto_us_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_couplers_to_auto_us_AWVALID : STD_LOGIC;
  signal s02_couplers_to_auto_us_BREADY : STD_LOGIC;
  signal s02_couplers_to_auto_us_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s02_couplers_to_auto_us_BVALID : STD_LOGIC;
  signal s02_couplers_to_auto_us_WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s02_couplers_to_auto_us_WLAST : STD_LOGIC;
  signal s02_couplers_to_auto_us_WREADY : STD_LOGIC;
  signal s02_couplers_to_auto_us_WSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s02_couplers_to_auto_us_WVALID : STD_LOGIC;
  signal NLW_auto_us_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M_AXI_awaddr(63 downto 0) <= auto_us_to_s02_couplers_AWADDR(63 downto 0);
  M_AXI_awburst(1 downto 0) <= auto_us_to_s02_couplers_AWBURST(1 downto 0);
  M_AXI_awcache(3 downto 0) <= auto_us_to_s02_couplers_AWCACHE(3 downto 0);
  M_AXI_awlen(7 downto 0) <= auto_us_to_s02_couplers_AWLEN(7 downto 0);
  M_AXI_awlock(0) <= auto_us_to_s02_couplers_AWLOCK(0);
  M_AXI_awprot(2 downto 0) <= auto_us_to_s02_couplers_AWPROT(2 downto 0);
  M_AXI_awqos(3 downto 0) <= auto_us_to_s02_couplers_AWQOS(3 downto 0);
  M_AXI_awsize(2 downto 0) <= auto_us_to_s02_couplers_AWSIZE(2 downto 0);
  M_AXI_awvalid <= auto_us_to_s02_couplers_AWVALID;
  M_AXI_bready <= auto_us_to_s02_couplers_BREADY;
  M_AXI_wdata(127 downto 0) <= auto_us_to_s02_couplers_WDATA(127 downto 0);
  M_AXI_wlast <= auto_us_to_s02_couplers_WLAST;
  M_AXI_wstrb(15 downto 0) <= auto_us_to_s02_couplers_WSTRB(15 downto 0);
  M_AXI_wvalid <= auto_us_to_s02_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_awready <= s02_couplers_to_auto_us_AWREADY;
  S_AXI_bresp(1 downto 0) <= s02_couplers_to_auto_us_BRESP(1 downto 0);
  S_AXI_bvalid <= s02_couplers_to_auto_us_BVALID;
  S_AXI_wready <= s02_couplers_to_auto_us_WREADY;
  auto_us_to_s02_couplers_AWREADY <= M_AXI_awready;
  auto_us_to_s02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_us_to_s02_couplers_BVALID <= M_AXI_bvalid;
  auto_us_to_s02_couplers_WREADY <= M_AXI_wready;
  s02_couplers_to_auto_us_AWADDR(63 downto 0) <= S_AXI_awaddr(63 downto 0);
  s02_couplers_to_auto_us_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s02_couplers_to_auto_us_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s02_couplers_to_auto_us_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s02_couplers_to_auto_us_AWLOCK(0) <= S_AXI_awlock(0);
  s02_couplers_to_auto_us_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s02_couplers_to_auto_us_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s02_couplers_to_auto_us_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s02_couplers_to_auto_us_AWVALID <= S_AXI_awvalid;
  s02_couplers_to_auto_us_BREADY <= S_AXI_bready;
  s02_couplers_to_auto_us_WDATA(63 downto 0) <= S_AXI_wdata(63 downto 0);
  s02_couplers_to_auto_us_WLAST <= S_AXI_wlast;
  s02_couplers_to_auto_us_WSTRB(7 downto 0) <= S_AXI_wstrb(7 downto 0);
  s02_couplers_to_auto_us_WVALID <= S_AXI_wvalid;
auto_us: component zynq_bd_auto_us_2
     port map (
      m_axi_awaddr(63 downto 0) => auto_us_to_s02_couplers_AWADDR(63 downto 0),
      m_axi_awburst(1 downto 0) => auto_us_to_s02_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_us_to_s02_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_us_to_s02_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_us_to_s02_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_us_to_s02_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_us_to_s02_couplers_AWQOS(3 downto 0),
      m_axi_awready => auto_us_to_s02_couplers_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_auto_us_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_us_to_s02_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_us_to_s02_couplers_AWVALID,
      m_axi_bready => auto_us_to_s02_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_us_to_s02_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_us_to_s02_couplers_BVALID,
      m_axi_wdata(127 downto 0) => auto_us_to_s02_couplers_WDATA(127 downto 0),
      m_axi_wlast => auto_us_to_s02_couplers_WLAST,
      m_axi_wready => auto_us_to_s02_couplers_WREADY,
      m_axi_wstrb(15 downto 0) => auto_us_to_s02_couplers_WSTRB(15 downto 0),
      m_axi_wvalid => auto_us_to_s02_couplers_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_aresetn => S_ARESETN_1,
      s_axi_awaddr(63 downto 0) => s02_couplers_to_auto_us_AWADDR(63 downto 0),
      s_axi_awburst(1 downto 0) => s02_couplers_to_auto_us_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s02_couplers_to_auto_us_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => s02_couplers_to_auto_us_AWLEN(7 downto 0),
      s_axi_awlock(0) => s02_couplers_to_auto_us_AWLOCK(0),
      s_axi_awprot(2 downto 0) => s02_couplers_to_auto_us_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s02_couplers_to_auto_us_AWQOS(3 downto 0),
      s_axi_awready => s02_couplers_to_auto_us_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => s02_couplers_to_auto_us_AWSIZE(2 downto 0),
      s_axi_awvalid => s02_couplers_to_auto_us_AWVALID,
      s_axi_bready => s02_couplers_to_auto_us_BREADY,
      s_axi_bresp(1 downto 0) => s02_couplers_to_auto_us_BRESP(1 downto 0),
      s_axi_bvalid => s02_couplers_to_auto_us_BVALID,
      s_axi_wdata(63 downto 0) => s02_couplers_to_auto_us_WDATA(63 downto 0),
      s_axi_wlast => s02_couplers_to_auto_us_WLAST,
      s_axi_wready => s02_couplers_to_auto_us_WREADY,
      s_axi_wstrb(7 downto 0) => s02_couplers_to_auto_us_WSTRB(7 downto 0),
      s_axi_wvalid => s02_couplers_to_auto_us_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_AXI_C2C_INTERCONNECT_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rlast : in STD_LOGIC;
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wlast : out STD_LOGIC;
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M02_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M02_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M02_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M02_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rlast : in STD_LOGIC;
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wlast : out STD_LOGIC;
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M06_AXI_arready : in STD_LOGIC;
    M06_AXI_arvalid : out STD_LOGIC;
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M06_AXI_awready : in STD_LOGIC;
    M06_AXI_awvalid : out STD_LOGIC;
    M06_AXI_bready : out STD_LOGIC;
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC;
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC;
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC;
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC;
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC;
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M07_AXI_arready : in STD_LOGIC;
    M07_AXI_arvalid : out STD_LOGIC;
    M07_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M07_AXI_awready : in STD_LOGIC;
    M07_AXI_awvalid : out STD_LOGIC;
    M07_AXI_bready : out STD_LOGIC;
    M07_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_bvalid : in STD_LOGIC;
    M07_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_rready : out STD_LOGIC;
    M07_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_rvalid : in STD_LOGIC;
    M07_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_wready : in STD_LOGIC;
    M07_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC
  );
end zynq_bd_AXI_C2C_INTERCONNECT_0;

architecture STRUCTURE of zynq_bd_AXI_C2C_INTERCONNECT_0 is
  component zynq_bd_xbar_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component zynq_bd_xbar_1;
  component zynq_bd_s00_mmu_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_s00_mmu_0;
  signal AXI_C2C_INTERCONNECT_ACLK_net : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_ARESETN_net : STD_LOGIC;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC;
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC;
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC;
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC;
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC;
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC;
  signal M06_ACLK_1 : STD_LOGIC;
  signal M06_ARESETN_1 : STD_LOGIC;
  signal M07_ACLK_1 : STD_LOGIC;
  signal M07_ARESETN_1 : STD_LOGIC;
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_RLAST : STD_LOGIC;
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WLAST : STD_LOGIC;
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_BREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_BVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_RLAST : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_RREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_RVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_WLAST : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_WREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_C2C_INTERCONNECT_WVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_BREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_BVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_RREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_RVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_WREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_AXI_C2C_INTERCONNECT_WVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_BREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_BVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_RLAST : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_RREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_RVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_WLAST : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_WREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_AXI_C2C_INTERCONNECT_WVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_BREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_BVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_RREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_RVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_WREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_AXI_C2C_INTERCONNECT_WVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_BREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_BVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_RREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_RVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_WREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_AXI_C2C_INTERCONNECT_WVALID : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_BREADY : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_BVALID : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_RREADY : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_RVALID : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_WREADY : STD_LOGIC;
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_AXI_C2C_INTERCONNECT_WVALID : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_BREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_BVALID : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_RREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_RVALID : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_WREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_AXI_C2C_INTERCONNECT_WVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_BREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_BVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_RREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_RVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_WREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_C2C_INTERCONNECT_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_mmu_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_mmu_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_mmu_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_mmu_M_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_mmu_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_mmu_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_ARREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_mmu_M_AXI_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_mmu_M_AXI_ARVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_mmu_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_mmu_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_mmu_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_mmu_M_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_mmu_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_mmu_M_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_AWREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_mmu_M_AXI_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_mmu_M_AXI_AWVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_mmu_M_AXI_BREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_mmu_M_AXI_BVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_mmu_M_AXI_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_mmu_M_AXI_RLAST : STD_LOGIC;
  signal s00_mmu_M_AXI_RREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_mmu_M_AXI_RVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_mmu_M_AXI_WLAST : STD_LOGIC;
  signal s00_mmu_M_AXI_WREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_WVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_ARREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_AWREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWUSER : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m04_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal xbar_to_m05_couplers_ARBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal xbar_to_m05_couplers_ARCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal xbar_to_m05_couplers_ARLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_ARQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_ARREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal xbar_to_m05_couplers_AWBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal xbar_to_m05_couplers_AWCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal xbar_to_m05_couplers_AWLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_AWQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_AWREGION : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m05_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_WLAST : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal xbar_to_m06_couplers_ARBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal xbar_to_m06_couplers_ARCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal xbar_to_m06_couplers_ARLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_ARQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_ARREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal xbar_to_m06_couplers_AWBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal xbar_to_m06_couplers_AWCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal xbar_to_m06_couplers_AWLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_AWQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_AWREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m06_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal xbar_to_m06_couplers_WLAST : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal xbar_to_m07_couplers_ARBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal xbar_to_m07_couplers_ARCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_ARLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal xbar_to_m07_couplers_ARLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_ARQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_ARREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_ARSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal xbar_to_m07_couplers_AWBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal xbar_to_m07_couplers_AWCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_AWLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal xbar_to_m07_couplers_AWLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_AWQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_AWREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_AWSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m07_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m07_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m07_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal xbar_to_m07_couplers_WLAST : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_xbar_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 16 );
  signal NLW_xbar_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 16 );
begin
  AXI_C2C_INTERCONNECT_ACLK_net <= ACLK;
  AXI_C2C_INTERCONNECT_ARESETN_net <= ARESETN;
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1 <= M00_ARESETN;
  M00_AXI_araddr(39 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(39 downto 0);
  M00_AXI_arburst(1 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARBURST(1 downto 0);
  M00_AXI_arcache(3 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARCACHE(3 downto 0);
  M00_AXI_arlen(7 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARLEN(7 downto 0);
  M00_AXI_arlock(0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARLOCK(0);
  M00_AXI_arprot(2 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARPROT(2 downto 0);
  M00_AXI_arqos(3 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARQOS(3 downto 0);
  M00_AXI_arregion(3 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARREGION(3 downto 0);
  M00_AXI_arsize(2 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARSIZE(2 downto 0);
  M00_AXI_aruser(15 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARUSER(15 downto 0);
  M00_AXI_arvalid <= m00_couplers_to_AXI_C2C_INTERCONNECT_ARVALID;
  M00_AXI_awaddr(39 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(39 downto 0);
  M00_AXI_awburst(1 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWBURST(1 downto 0);
  M00_AXI_awcache(3 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWCACHE(3 downto 0);
  M00_AXI_awlen(7 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWLEN(7 downto 0);
  M00_AXI_awlock(0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWLOCK(0);
  M00_AXI_awprot(2 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWPROT(2 downto 0);
  M00_AXI_awqos(3 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWQOS(3 downto 0);
  M00_AXI_awregion(3 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWREGION(3 downto 0);
  M00_AXI_awsize(2 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWSIZE(2 downto 0);
  M00_AXI_awuser(15 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWUSER(15 downto 0);
  M00_AXI_awvalid <= m00_couplers_to_AXI_C2C_INTERCONNECT_AWVALID;
  M00_AXI_bready <= m00_couplers_to_AXI_C2C_INTERCONNECT_BREADY;
  M00_AXI_rready <= m00_couplers_to_AXI_C2C_INTERCONNECT_RREADY;
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0);
  M00_AXI_wlast <= m00_couplers_to_AXI_C2C_INTERCONNECT_WLAST;
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0);
  M00_AXI_wvalid <= m00_couplers_to_AXI_C2C_INTERCONNECT_WVALID;
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1 <= M01_ARESETN;
  M01_AXI_araddr(31 downto 0) <= m01_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(31 downto 0);
  M01_AXI_arprot(2 downto 0) <= m01_couplers_to_AXI_C2C_INTERCONNECT_ARPROT(2 downto 0);
  M01_AXI_arvalid <= m01_couplers_to_AXI_C2C_INTERCONNECT_ARVALID;
  M01_AXI_awaddr(31 downto 0) <= m01_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(31 downto 0);
  M01_AXI_awprot(2 downto 0) <= m01_couplers_to_AXI_C2C_INTERCONNECT_AWPROT(2 downto 0);
  M01_AXI_awvalid <= m01_couplers_to_AXI_C2C_INTERCONNECT_AWVALID;
  M01_AXI_bready <= m01_couplers_to_AXI_C2C_INTERCONNECT_BREADY;
  M01_AXI_rready <= m01_couplers_to_AXI_C2C_INTERCONNECT_RREADY;
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0);
  M01_AXI_wvalid <= m01_couplers_to_AXI_C2C_INTERCONNECT_WVALID;
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1 <= M02_ARESETN;
  M02_AXI_araddr(39 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(39 downto 0);
  M02_AXI_arburst(1 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARBURST(1 downto 0);
  M02_AXI_arcache(3 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARCACHE(3 downto 0);
  M02_AXI_arlen(7 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARLEN(7 downto 0);
  M02_AXI_arlock(0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARLOCK(0);
  M02_AXI_arprot(2 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARPROT(2 downto 0);
  M02_AXI_arqos(3 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARQOS(3 downto 0);
  M02_AXI_arregion(3 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARREGION(3 downto 0);
  M02_AXI_arsize(2 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARSIZE(2 downto 0);
  M02_AXI_aruser(15 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARUSER(15 downto 0);
  M02_AXI_arvalid <= m02_couplers_to_AXI_C2C_INTERCONNECT_ARVALID;
  M02_AXI_awaddr(39 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(39 downto 0);
  M02_AXI_awburst(1 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWBURST(1 downto 0);
  M02_AXI_awcache(3 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWCACHE(3 downto 0);
  M02_AXI_awlen(7 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWLEN(7 downto 0);
  M02_AXI_awlock(0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWLOCK(0);
  M02_AXI_awprot(2 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWPROT(2 downto 0);
  M02_AXI_awqos(3 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWQOS(3 downto 0);
  M02_AXI_awregion(3 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWREGION(3 downto 0);
  M02_AXI_awsize(2 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWSIZE(2 downto 0);
  M02_AXI_awuser(15 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWUSER(15 downto 0);
  M02_AXI_awvalid <= m02_couplers_to_AXI_C2C_INTERCONNECT_AWVALID;
  M02_AXI_bready <= m02_couplers_to_AXI_C2C_INTERCONNECT_BREADY;
  M02_AXI_rready <= m02_couplers_to_AXI_C2C_INTERCONNECT_RREADY;
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0);
  M02_AXI_wlast <= m02_couplers_to_AXI_C2C_INTERCONNECT_WLAST;
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0);
  M02_AXI_wvalid <= m02_couplers_to_AXI_C2C_INTERCONNECT_WVALID;
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1 <= M03_ARESETN;
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(31 downto 0);
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_AXI_C2C_INTERCONNECT_ARPROT(2 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_AXI_C2C_INTERCONNECT_ARVALID;
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(31 downto 0);
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_AXI_C2C_INTERCONNECT_AWPROT(2 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_AXI_C2C_INTERCONNECT_AWVALID;
  M03_AXI_bready <= m03_couplers_to_AXI_C2C_INTERCONNECT_BREADY;
  M03_AXI_rready <= m03_couplers_to_AXI_C2C_INTERCONNECT_RREADY;
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_AXI_C2C_INTERCONNECT_WVALID;
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1 <= M04_ARESETN;
  M04_AXI_araddr(11 downto 0) <= m04_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(11 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_AXI_C2C_INTERCONNECT_ARVALID;
  M04_AXI_awaddr(11 downto 0) <= m04_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(11 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_AXI_C2C_INTERCONNECT_AWVALID;
  M04_AXI_bready <= m04_couplers_to_AXI_C2C_INTERCONNECT_BREADY;
  M04_AXI_rready <= m04_couplers_to_AXI_C2C_INTERCONNECT_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_AXI_C2C_INTERCONNECT_WVALID;
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1 <= M05_ARESETN;
  M05_AXI_araddr(15 downto 0) <= m05_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(15 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_AXI_C2C_INTERCONNECT_ARVALID;
  M05_AXI_awaddr(15 downto 0) <= m05_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(15 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_AXI_C2C_INTERCONNECT_AWVALID;
  M05_AXI_bready <= m05_couplers_to_AXI_C2C_INTERCONNECT_BREADY;
  M05_AXI_rready <= m05_couplers_to_AXI_C2C_INTERCONNECT_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_AXI_C2C_INTERCONNECT_WVALID;
  M06_ACLK_1 <= M06_ACLK;
  M06_ARESETN_1 <= M06_ARESETN;
  M06_AXI_araddr(11 downto 0) <= m06_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(11 downto 0);
  M06_AXI_arvalid <= m06_couplers_to_AXI_C2C_INTERCONNECT_ARVALID;
  M06_AXI_awaddr(11 downto 0) <= m06_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(11 downto 0);
  M06_AXI_awvalid <= m06_couplers_to_AXI_C2C_INTERCONNECT_AWVALID;
  M06_AXI_bready <= m06_couplers_to_AXI_C2C_INTERCONNECT_BREADY;
  M06_AXI_rready <= m06_couplers_to_AXI_C2C_INTERCONNECT_RREADY;
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0);
  M06_AXI_wvalid <= m06_couplers_to_AXI_C2C_INTERCONNECT_WVALID;
  M07_ACLK_1 <= M07_ACLK;
  M07_ARESETN_1 <= M07_ARESETN;
  M07_AXI_araddr(39 downto 0) <= m07_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(39 downto 0);
  M07_AXI_arvalid <= m07_couplers_to_AXI_C2C_INTERCONNECT_ARVALID;
  M07_AXI_awaddr(39 downto 0) <= m07_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(39 downto 0);
  M07_AXI_awvalid <= m07_couplers_to_AXI_C2C_INTERCONNECT_AWVALID;
  M07_AXI_bready <= m07_couplers_to_AXI_C2C_INTERCONNECT_BREADY;
  M07_AXI_rready <= m07_couplers_to_AXI_C2C_INTERCONNECT_RREADY;
  M07_AXI_wdata(31 downto 0) <= m07_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0);
  M07_AXI_wvalid <= m07_couplers_to_AXI_C2C_INTERCONNECT_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1 <= S00_ARESETN;
  S00_AXI_1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  S00_AXI_1_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  S00_AXI_1_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  S00_AXI_1_ARID(15 downto 0) <= S00_AXI_arid(15 downto 0);
  S00_AXI_1_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  S00_AXI_1_ARLOCK(0) <= S00_AXI_arlock(0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  S00_AXI_1_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  S00_AXI_1_ARUSER(15 downto 0) <= S00_AXI_aruser(15 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  S00_AXI_1_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  S00_AXI_1_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  S00_AXI_1_AWID(15 downto 0) <= S00_AXI_awid(15 downto 0);
  S00_AXI_1_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  S00_AXI_1_AWLOCK(0) <= S00_AXI_awlock(0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  S00_AXI_1_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  S00_AXI_1_AWUSER(15 downto 0) <= S00_AXI_awuser(15 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WLAST <= S00_AXI_wlast;
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bid(15 downto 0) <= S00_AXI_1_BID(15 downto 0);
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rid(15 downto 0) <= S00_AXI_1_RID(15 downto 0);
  S00_AXI_rlast <= S00_AXI_1_RLAST;
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  m00_couplers_to_AXI_C2C_INTERCONNECT_ARREADY <= M00_AXI_arready;
  m00_couplers_to_AXI_C2C_INTERCONNECT_AWREADY <= M00_AXI_awready;
  m00_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_AXI_C2C_INTERCONNECT_BVALID <= M00_AXI_bvalid;
  m00_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_AXI_C2C_INTERCONNECT_RLAST <= M00_AXI_rlast;
  m00_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_AXI_C2C_INTERCONNECT_RVALID <= M00_AXI_rvalid;
  m00_couplers_to_AXI_C2C_INTERCONNECT_WREADY <= M00_AXI_wready;
  m01_couplers_to_AXI_C2C_INTERCONNECT_ARREADY <= M01_AXI_arready;
  m01_couplers_to_AXI_C2C_INTERCONNECT_AWREADY <= M01_AXI_awready;
  m01_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_AXI_C2C_INTERCONNECT_BVALID <= M01_AXI_bvalid;
  m01_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_AXI_C2C_INTERCONNECT_RVALID <= M01_AXI_rvalid;
  m01_couplers_to_AXI_C2C_INTERCONNECT_WREADY <= M01_AXI_wready;
  m02_couplers_to_AXI_C2C_INTERCONNECT_ARREADY <= M02_AXI_arready;
  m02_couplers_to_AXI_C2C_INTERCONNECT_AWREADY <= M02_AXI_awready;
  m02_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_AXI_C2C_INTERCONNECT_BVALID <= M02_AXI_bvalid;
  m02_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_AXI_C2C_INTERCONNECT_RLAST <= M02_AXI_rlast;
  m02_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_AXI_C2C_INTERCONNECT_RVALID <= M02_AXI_rvalid;
  m02_couplers_to_AXI_C2C_INTERCONNECT_WREADY <= M02_AXI_wready;
  m03_couplers_to_AXI_C2C_INTERCONNECT_ARREADY <= M03_AXI_arready;
  m03_couplers_to_AXI_C2C_INTERCONNECT_AWREADY <= M03_AXI_awready;
  m03_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_AXI_C2C_INTERCONNECT_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_AXI_C2C_INTERCONNECT_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_AXI_C2C_INTERCONNECT_WREADY <= M03_AXI_wready;
  m04_couplers_to_AXI_C2C_INTERCONNECT_ARREADY <= M04_AXI_arready;
  m04_couplers_to_AXI_C2C_INTERCONNECT_AWREADY <= M04_AXI_awready;
  m04_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_AXI_C2C_INTERCONNECT_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_AXI_C2C_INTERCONNECT_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_AXI_C2C_INTERCONNECT_WREADY <= M04_AXI_wready;
  m05_couplers_to_AXI_C2C_INTERCONNECT_ARREADY <= M05_AXI_arready;
  m05_couplers_to_AXI_C2C_INTERCONNECT_AWREADY <= M05_AXI_awready;
  m05_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_AXI_C2C_INTERCONNECT_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_AXI_C2C_INTERCONNECT_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_AXI_C2C_INTERCONNECT_WREADY <= M05_AXI_wready;
  m06_couplers_to_AXI_C2C_INTERCONNECT_ARREADY <= M06_AXI_arready;
  m06_couplers_to_AXI_C2C_INTERCONNECT_AWREADY <= M06_AXI_awready;
  m06_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_AXI_C2C_INTERCONNECT_BVALID <= M06_AXI_bvalid;
  m06_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_AXI_C2C_INTERCONNECT_RVALID <= M06_AXI_rvalid;
  m06_couplers_to_AXI_C2C_INTERCONNECT_WREADY <= M06_AXI_wready;
  m07_couplers_to_AXI_C2C_INTERCONNECT_ARREADY <= M07_AXI_arready;
  m07_couplers_to_AXI_C2C_INTERCONNECT_AWREADY <= M07_AXI_awready;
  m07_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0) <= M07_AXI_bresp(1 downto 0);
  m07_couplers_to_AXI_C2C_INTERCONNECT_BVALID <= M07_AXI_bvalid;
  m07_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0) <= M07_AXI_rdata(31 downto 0);
  m07_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0) <= M07_AXI_rresp(1 downto 0);
  m07_couplers_to_AXI_C2C_INTERCONNECT_RVALID <= M07_AXI_rvalid;
  m07_couplers_to_AXI_C2C_INTERCONNECT_WREADY <= M07_AXI_wready;
m00_couplers: entity work.m00_couplers_imp_OH7BMC
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN => M00_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARLEN(7 downto 0),
      M_AXI_arlock(0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARQOS(3 downto 0),
      M_AXI_arready => m00_couplers_to_AXI_C2C_INTERCONNECT_ARREADY,
      M_AXI_arregion(3 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARREGION(3 downto 0),
      M_AXI_arsize(2 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_ARUSER(15 downto 0),
      M_AXI_arvalid => m00_couplers_to_AXI_C2C_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWLEN(7 downto 0),
      M_AXI_awlock(0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWQOS(3 downto 0),
      M_AXI_awready => m00_couplers_to_AXI_C2C_INTERCONNECT_AWREADY,
      M_AXI_awregion(3 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWREGION(3 downto 0),
      M_AXI_awsize(2 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_AWUSER(15 downto 0),
      M_AXI_awvalid => m00_couplers_to_AXI_C2C_INTERCONNECT_AWVALID,
      M_AXI_bready => m00_couplers_to_AXI_C2C_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m00_couplers_to_AXI_C2C_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rlast => m00_couplers_to_AXI_C2C_INTERCONNECT_RLAST,
      M_AXI_rready => m00_couplers_to_AXI_C2C_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m00_couplers_to_AXI_C2C_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wlast => m00_couplers_to_AXI_C2C_INTERCONNECT_WLAST,
      M_AXI_wready => m00_couplers_to_AXI_C2C_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m00_couplers_to_AXI_C2C_INTERCONNECT_WVALID,
      S_ACLK => AXI_C2C_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_C2C_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => xbar_to_m00_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m00_couplers_ARREGION(3 downto 0),
      S_AXI_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      S_AXI_aruser(15 downto 0) => xbar_to_m00_couplers_ARUSER(15 downto 0),
      S_AXI_arvalid => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => xbar_to_m00_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m00_couplers_AWREGION(3 downto 0),
      S_AXI_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      S_AXI_awuser(15 downto 0) => xbar_to_m00_couplers_AWUSER(15 downto 0),
      S_AXI_awvalid => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m00_couplers_RLAST,
      S_AXI_rready => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wlast => xbar_to_m00_couplers_WLAST(0),
      S_AXI_wready => xbar_to_m00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_1Q1O5W7
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN => M01_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m01_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m01_couplers_to_AXI_C2C_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arready => m01_couplers_to_AXI_C2C_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m01_couplers_to_AXI_C2C_INTERCONNECT_ARVALID,
      M_AXI_awaddr(31 downto 0) => m01_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m01_couplers_to_AXI_C2C_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awready => m01_couplers_to_AXI_C2C_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m01_couplers_to_AXI_C2C_INTERCONNECT_AWVALID,
      M_AXI_bready => m01_couplers_to_AXI_C2C_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m01_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m01_couplers_to_AXI_C2C_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m01_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m01_couplers_to_AXI_C2C_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m01_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m01_couplers_to_AXI_C2C_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m01_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m01_couplers_to_AXI_C2C_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m01_couplers_to_AXI_C2C_INTERCONNECT_WVALID,
      S_ACLK => AXI_C2C_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_C2C_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      S_AXI_arlen(7 downto 0) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => xbar_to_m01_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => xbar_to_m01_couplers_ARQOS(7 downto 4),
      S_AXI_arready => xbar_to_m01_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m01_couplers_ARREGION(7 downto 4),
      S_AXI_arsize(2 downto 0) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      S_AXI_arvalid => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      S_AXI_awlen(7 downto 0) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => xbar_to_m01_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => xbar_to_m01_couplers_AWQOS(7 downto 4),
      S_AXI_awready => xbar_to_m01_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m01_couplers_AWREGION(7 downto 4),
      S_AXI_awsize(2 downto 0) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      S_AXI_awvalid => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m01_couplers_RLAST,
      S_AXI_rready => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wlast => xbar_to_m01_couplers_WLAST(1),
      S_AXI_wready => xbar_to_m01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_12ULYDV
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN => M02_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARLEN(7 downto 0),
      M_AXI_arlock(0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARQOS(3 downto 0),
      M_AXI_arready => m02_couplers_to_AXI_C2C_INTERCONNECT_ARREADY,
      M_AXI_arregion(3 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARREGION(3 downto 0),
      M_AXI_arsize(2 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_ARUSER(15 downto 0),
      M_AXI_arvalid => m02_couplers_to_AXI_C2C_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWLEN(7 downto 0),
      M_AXI_awlock(0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWQOS(3 downto 0),
      M_AXI_awready => m02_couplers_to_AXI_C2C_INTERCONNECT_AWREADY,
      M_AXI_awregion(3 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWREGION(3 downto 0),
      M_AXI_awsize(2 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_AWUSER(15 downto 0),
      M_AXI_awvalid => m02_couplers_to_AXI_C2C_INTERCONNECT_AWVALID,
      M_AXI_bready => m02_couplers_to_AXI_C2C_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m02_couplers_to_AXI_C2C_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rlast => m02_couplers_to_AXI_C2C_INTERCONNECT_RLAST,
      M_AXI_rready => m02_couplers_to_AXI_C2C_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m02_couplers_to_AXI_C2C_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wlast => m02_couplers_to_AXI_C2C_INTERCONNECT_WLAST,
      M_AXI_wready => m02_couplers_to_AXI_C2C_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m02_couplers_to_AXI_C2C_INTERCONNECT_WVALID,
      S_ACLK => AXI_C2C_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_C2C_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      S_AXI_arburst(1 downto 0) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      S_AXI_arcache(3 downto 0) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      S_AXI_arlen(7 downto 0) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      S_AXI_arlock(0) => xbar_to_m02_couplers_ARLOCK(2),
      S_AXI_arprot(2 downto 0) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arqos(3 downto 0) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      S_AXI_arready => xbar_to_m02_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      S_AXI_arsize(2 downto 0) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      S_AXI_aruser(15 downto 0) => xbar_to_m02_couplers_ARUSER(47 downto 32),
      S_AXI_arvalid => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      S_AXI_awburst(1 downto 0) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      S_AXI_awcache(3 downto 0) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      S_AXI_awlen(7 downto 0) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      S_AXI_awlock(0) => xbar_to_m02_couplers_AWLOCK(2),
      S_AXI_awprot(2 downto 0) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awqos(3 downto 0) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      S_AXI_awready => xbar_to_m02_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      S_AXI_awsize(2 downto 0) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      S_AXI_awuser(15 downto 0) => xbar_to_m02_couplers_AWUSER(47 downto 32),
      S_AXI_awvalid => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m02_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m02_couplers_RLAST,
      S_AXI_rready => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m02_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wlast => xbar_to_m02_couplers_WLAST(2),
      S_AXI_wready => xbar_to_m02_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_3878R4
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN => M03_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m03_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m03_couplers_to_AXI_C2C_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arready => m03_couplers_to_AXI_C2C_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m03_couplers_to_AXI_C2C_INTERCONNECT_ARVALID,
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m03_couplers_to_AXI_C2C_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awready => m03_couplers_to_AXI_C2C_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m03_couplers_to_AXI_C2C_INTERCONNECT_AWVALID,
      M_AXI_bready => m03_couplers_to_AXI_C2C_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_AXI_C2C_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m03_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m03_couplers_to_AXI_C2C_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_AXI_C2C_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m03_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m03_couplers_to_AXI_C2C_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m03_couplers_to_AXI_C2C_INTERCONNECT_WVALID,
      S_ACLK => AXI_C2C_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_C2C_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      S_AXI_arburst(1 downto 0) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      S_AXI_arcache(3 downto 0) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      S_AXI_arlen(7 downto 0) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      S_AXI_arlock(0) => xbar_to_m03_couplers_ARLOCK(3),
      S_AXI_arprot(2 downto 0) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arqos(3 downto 0) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      S_AXI_arready => xbar_to_m03_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      S_AXI_arsize(2 downto 0) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      S_AXI_arvalid => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      S_AXI_awburst(1 downto 0) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      S_AXI_awcache(3 downto 0) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      S_AXI_awlen(7 downto 0) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      S_AXI_awlock(0) => xbar_to_m03_couplers_AWLOCK(3),
      S_AXI_awprot(2 downto 0) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awqos(3 downto 0) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      S_AXI_awready => xbar_to_m03_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      S_AXI_awsize(2 downto 0) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      S_AXI_awvalid => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m03_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m03_couplers_RLAST,
      S_AXI_rready => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m03_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wlast => xbar_to_m03_couplers_WLAST(3),
      S_AXI_wready => xbar_to_m03_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => xbar_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_BZEHQZ
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN => M04_ARESETN_1,
      M_AXI_araddr(11 downto 0) => m04_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(11 downto 0),
      M_AXI_arready => m04_couplers_to_AXI_C2C_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m04_couplers_to_AXI_C2C_INTERCONNECT_ARVALID,
      M_AXI_awaddr(11 downto 0) => m04_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(11 downto 0),
      M_AXI_awready => m04_couplers_to_AXI_C2C_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m04_couplers_to_AXI_C2C_INTERCONNECT_AWVALID,
      M_AXI_bready => m04_couplers_to_AXI_C2C_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_AXI_C2C_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_AXI_C2C_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_AXI_C2C_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_AXI_C2C_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_AXI_C2C_INTERCONNECT_WVALID,
      S_ACLK => AXI_C2C_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_C2C_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      S_AXI_arburst(1 downto 0) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      S_AXI_arcache(3 downto 0) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      S_AXI_arlen(7 downto 0) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      S_AXI_arlock(0) => xbar_to_m04_couplers_ARLOCK(4),
      S_AXI_arprot(2 downto 0) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arqos(3 downto 0) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      S_AXI_arready => xbar_to_m04_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      S_AXI_arsize(2 downto 0) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      S_AXI_arvalid => xbar_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      S_AXI_awburst(1 downto 0) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      S_AXI_awcache(3 downto 0) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      S_AXI_awlen(7 downto 0) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      S_AXI_awlock(0) => xbar_to_m04_couplers_AWLOCK(4),
      S_AXI_awprot(2 downto 0) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awqos(3 downto 0) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      S_AXI_awready => xbar_to_m04_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      S_AXI_awsize(2 downto 0) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      S_AXI_awvalid => xbar_to_m04_couplers_AWVALID(4),
      S_AXI_bready => xbar_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m04_couplers_RLAST,
      S_AXI_rready => xbar_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wlast => xbar_to_m04_couplers_WLAST(4),
      S_AXI_wready => xbar_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => xbar_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_1BVXST4
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN => M05_ARESETN_1,
      M_AXI_araddr(15 downto 0) => m05_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(15 downto 0),
      M_AXI_arready => m05_couplers_to_AXI_C2C_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m05_couplers_to_AXI_C2C_INTERCONNECT_ARVALID,
      M_AXI_awaddr(15 downto 0) => m05_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(15 downto 0),
      M_AXI_awready => m05_couplers_to_AXI_C2C_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m05_couplers_to_AXI_C2C_INTERCONNECT_AWVALID,
      M_AXI_bready => m05_couplers_to_AXI_C2C_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_AXI_C2C_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m05_couplers_to_AXI_C2C_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_AXI_C2C_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m05_couplers_to_AXI_C2C_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_AXI_C2C_INTERCONNECT_WVALID,
      S_ACLK => AXI_C2C_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_C2C_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m05_couplers_ARADDR(239 downto 200),
      S_AXI_arburst(1 downto 0) => xbar_to_m05_couplers_ARBURST(11 downto 10),
      S_AXI_arcache(3 downto 0) => xbar_to_m05_couplers_ARCACHE(23 downto 20),
      S_AXI_arlen(7 downto 0) => xbar_to_m05_couplers_ARLEN(47 downto 40),
      S_AXI_arlock(0) => xbar_to_m05_couplers_ARLOCK(5),
      S_AXI_arprot(2 downto 0) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arqos(3 downto 0) => xbar_to_m05_couplers_ARQOS(23 downto 20),
      S_AXI_arready => xbar_to_m05_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m05_couplers_ARREGION(23 downto 20),
      S_AXI_arsize(2 downto 0) => xbar_to_m05_couplers_ARSIZE(17 downto 15),
      S_AXI_arvalid => xbar_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => xbar_to_m05_couplers_AWADDR(239 downto 200),
      S_AXI_awburst(1 downto 0) => xbar_to_m05_couplers_AWBURST(11 downto 10),
      S_AXI_awcache(3 downto 0) => xbar_to_m05_couplers_AWCACHE(23 downto 20),
      S_AXI_awlen(7 downto 0) => xbar_to_m05_couplers_AWLEN(47 downto 40),
      S_AXI_awlock(0) => xbar_to_m05_couplers_AWLOCK(5),
      S_AXI_awprot(2 downto 0) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awqos(3 downto 0) => xbar_to_m05_couplers_AWQOS(23 downto 20),
      S_AXI_awready => xbar_to_m05_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m05_couplers_AWREGION(23 downto 20),
      S_AXI_awsize(2 downto 0) => xbar_to_m05_couplers_AWSIZE(17 downto 15),
      S_AXI_awvalid => xbar_to_m05_couplers_AWVALID(5),
      S_AXI_bready => xbar_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => xbar_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m05_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m05_couplers_RLAST,
      S_AXI_rready => xbar_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => xbar_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m05_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wlast => xbar_to_m05_couplers_WLAST(5),
      S_AXI_wready => xbar_to_m05_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => xbar_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_1YRMMXO
     port map (
      M_ACLK => M06_ACLK_1,
      M_ARESETN => M06_ARESETN_1,
      M_AXI_araddr(11 downto 0) => m06_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(11 downto 0),
      M_AXI_arready => m06_couplers_to_AXI_C2C_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m06_couplers_to_AXI_C2C_INTERCONNECT_ARVALID,
      M_AXI_awaddr(11 downto 0) => m06_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(11 downto 0),
      M_AXI_awready => m06_couplers_to_AXI_C2C_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m06_couplers_to_AXI_C2C_INTERCONNECT_AWVALID,
      M_AXI_bready => m06_couplers_to_AXI_C2C_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m06_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m06_couplers_to_AXI_C2C_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m06_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m06_couplers_to_AXI_C2C_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m06_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m06_couplers_to_AXI_C2C_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m06_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m06_couplers_to_AXI_C2C_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_AXI_C2C_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m06_couplers_to_AXI_C2C_INTERCONNECT_WVALID,
      S_ACLK => AXI_C2C_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_C2C_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m06_couplers_ARADDR(279 downto 240),
      S_AXI_arburst(1 downto 0) => xbar_to_m06_couplers_ARBURST(13 downto 12),
      S_AXI_arcache(3 downto 0) => xbar_to_m06_couplers_ARCACHE(27 downto 24),
      S_AXI_arlen(7 downto 0) => xbar_to_m06_couplers_ARLEN(55 downto 48),
      S_AXI_arlock(0) => xbar_to_m06_couplers_ARLOCK(6),
      S_AXI_arprot(2 downto 0) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      S_AXI_arqos(3 downto 0) => xbar_to_m06_couplers_ARQOS(27 downto 24),
      S_AXI_arready => xbar_to_m06_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m06_couplers_ARREGION(27 downto 24),
      S_AXI_arsize(2 downto 0) => xbar_to_m06_couplers_ARSIZE(20 downto 18),
      S_AXI_arvalid => xbar_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => xbar_to_m06_couplers_AWADDR(279 downto 240),
      S_AXI_awburst(1 downto 0) => xbar_to_m06_couplers_AWBURST(13 downto 12),
      S_AXI_awcache(3 downto 0) => xbar_to_m06_couplers_AWCACHE(27 downto 24),
      S_AXI_awlen(7 downto 0) => xbar_to_m06_couplers_AWLEN(55 downto 48),
      S_AXI_awlock(0) => xbar_to_m06_couplers_AWLOCK(6),
      S_AXI_awprot(2 downto 0) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      S_AXI_awqos(3 downto 0) => xbar_to_m06_couplers_AWQOS(27 downto 24),
      S_AXI_awready => xbar_to_m06_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m06_couplers_AWREGION(27 downto 24),
      S_AXI_awsize(2 downto 0) => xbar_to_m06_couplers_AWSIZE(20 downto 18),
      S_AXI_awvalid => xbar_to_m06_couplers_AWVALID(6),
      S_AXI_bready => xbar_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => xbar_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m06_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m06_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m06_couplers_RLAST,
      S_AXI_rready => xbar_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => xbar_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m06_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m06_couplers_WDATA(223 downto 192),
      S_AXI_wlast => xbar_to_m06_couplers_WLAST(6),
      S_AXI_wready => xbar_to_m06_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m06_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid => xbar_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_XHAEAN
     port map (
      M_ACLK => M07_ACLK_1,
      M_ARESETN => M07_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m07_couplers_to_AXI_C2C_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arready => m07_couplers_to_AXI_C2C_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m07_couplers_to_AXI_C2C_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m07_couplers_to_AXI_C2C_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awready => m07_couplers_to_AXI_C2C_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m07_couplers_to_AXI_C2C_INTERCONNECT_AWVALID,
      M_AXI_bready => m07_couplers_to_AXI_C2C_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m07_couplers_to_AXI_C2C_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m07_couplers_to_AXI_C2C_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m07_couplers_to_AXI_C2C_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m07_couplers_to_AXI_C2C_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m07_couplers_to_AXI_C2C_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m07_couplers_to_AXI_C2C_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m07_couplers_to_AXI_C2C_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m07_couplers_to_AXI_C2C_INTERCONNECT_WREADY,
      M_AXI_wvalid => m07_couplers_to_AXI_C2C_INTERCONNECT_WVALID,
      S_ACLK => AXI_C2C_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_C2C_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m07_couplers_ARADDR(319 downto 280),
      S_AXI_arburst(1 downto 0) => xbar_to_m07_couplers_ARBURST(15 downto 14),
      S_AXI_arcache(3 downto 0) => xbar_to_m07_couplers_ARCACHE(31 downto 28),
      S_AXI_arlen(7 downto 0) => xbar_to_m07_couplers_ARLEN(63 downto 56),
      S_AXI_arlock(0) => xbar_to_m07_couplers_ARLOCK(7),
      S_AXI_arprot(2 downto 0) => xbar_to_m07_couplers_ARPROT(23 downto 21),
      S_AXI_arqos(3 downto 0) => xbar_to_m07_couplers_ARQOS(31 downto 28),
      S_AXI_arready => xbar_to_m07_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m07_couplers_ARREGION(31 downto 28),
      S_AXI_arsize(2 downto 0) => xbar_to_m07_couplers_ARSIZE(23 downto 21),
      S_AXI_arvalid => xbar_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr(39 downto 0) => xbar_to_m07_couplers_AWADDR(319 downto 280),
      S_AXI_awburst(1 downto 0) => xbar_to_m07_couplers_AWBURST(15 downto 14),
      S_AXI_awcache(3 downto 0) => xbar_to_m07_couplers_AWCACHE(31 downto 28),
      S_AXI_awlen(7 downto 0) => xbar_to_m07_couplers_AWLEN(63 downto 56),
      S_AXI_awlock(0) => xbar_to_m07_couplers_AWLOCK(7),
      S_AXI_awprot(2 downto 0) => xbar_to_m07_couplers_AWPROT(23 downto 21),
      S_AXI_awqos(3 downto 0) => xbar_to_m07_couplers_AWQOS(31 downto 28),
      S_AXI_awready => xbar_to_m07_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m07_couplers_AWREGION(31 downto 28),
      S_AXI_awsize(2 downto 0) => xbar_to_m07_couplers_AWSIZE(23 downto 21),
      S_AXI_awvalid => xbar_to_m07_couplers_AWVALID(7),
      S_AXI_bready => xbar_to_m07_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => xbar_to_m07_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m07_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m07_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m07_couplers_RLAST,
      S_AXI_rready => xbar_to_m07_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => xbar_to_m07_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m07_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m07_couplers_WDATA(255 downto 224),
      S_AXI_wlast => xbar_to_m07_couplers_WLAST(7),
      S_AXI_wready => xbar_to_m07_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m07_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid => xbar_to_m07_couplers_WVALID(7)
    );
s00_couplers: entity work.s00_couplers_imp_1PVRV9K
     port map (
      M_ACLK => AXI_C2C_INTERCONNECT_ACLK_net,
      M_ARESETN => AXI_C2C_INTERCONNECT_ARESETN_net,
      M_AXI_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      M_AXI_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      M_AXI_arvalid => s00_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      M_AXI_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      M_AXI_awvalid => s00_couplers_to_xbar_AWVALID,
      M_AXI_bid(15 downto 0) => s00_couplers_to_xbar_BID(15 downto 0),
      M_AXI_bready => s00_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rid(15 downto 0) => s00_couplers_to_xbar_RID(15 downto 0),
      M_AXI_rlast => s00_couplers_to_xbar_RLAST(0),
      M_AXI_rready => s00_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wlast => s00_couplers_to_xbar_WLAST,
      M_AXI_wready => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s00_couplers_to_xbar_WVALID,
      S_ACLK => S00_ACLK_1,
      S_ARESETN => S00_ARESETN_1,
      S_AXI_araddr(39 downto 0) => s00_mmu_M_AXI_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => s00_mmu_M_AXI_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => s00_mmu_M_AXI_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => s00_mmu_M_AXI_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => s00_mmu_M_AXI_ARLEN(7 downto 0),
      S_AXI_arlock(0) => s00_mmu_M_AXI_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => s00_mmu_M_AXI_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => s00_mmu_M_AXI_ARQOS(3 downto 0),
      S_AXI_arready => s00_mmu_M_AXI_ARREADY,
      S_AXI_arsize(2 downto 0) => s00_mmu_M_AXI_ARSIZE(2 downto 0),
      S_AXI_aruser(15 downto 0) => s00_mmu_M_AXI_ARUSER(15 downto 0),
      S_AXI_arvalid => s00_mmu_M_AXI_ARVALID,
      S_AXI_awaddr(39 downto 0) => s00_mmu_M_AXI_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => s00_mmu_M_AXI_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => s00_mmu_M_AXI_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => s00_mmu_M_AXI_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => s00_mmu_M_AXI_AWLEN(7 downto 0),
      S_AXI_awlock(0) => s00_mmu_M_AXI_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => s00_mmu_M_AXI_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => s00_mmu_M_AXI_AWQOS(3 downto 0),
      S_AXI_awready => s00_mmu_M_AXI_AWREADY,
      S_AXI_awsize(2 downto 0) => s00_mmu_M_AXI_AWSIZE(2 downto 0),
      S_AXI_awuser(15 downto 0) => s00_mmu_M_AXI_AWUSER(15 downto 0),
      S_AXI_awvalid => s00_mmu_M_AXI_AWVALID,
      S_AXI_bid(15 downto 0) => s00_mmu_M_AXI_BID(15 downto 0),
      S_AXI_bready => s00_mmu_M_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => s00_mmu_M_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => s00_mmu_M_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => s00_mmu_M_AXI_RDATA(31 downto 0),
      S_AXI_rid(15 downto 0) => s00_mmu_M_AXI_RID(15 downto 0),
      S_AXI_rlast => s00_mmu_M_AXI_RLAST,
      S_AXI_rready => s00_mmu_M_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => s00_mmu_M_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => s00_mmu_M_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => s00_mmu_M_AXI_WDATA(31 downto 0),
      S_AXI_wlast => s00_mmu_M_AXI_WLAST,
      S_AXI_wready => s00_mmu_M_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => s00_mmu_M_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => s00_mmu_M_AXI_WVALID
    );
s00_mmu: component zynq_bd_s00_mmu_0
     port map (
      aclk => S00_ACLK_1,
      aresetn => S00_ARESETN_1,
      m_axi_araddr(39 downto 0) => s00_mmu_M_AXI_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => s00_mmu_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => s00_mmu_M_AXI_ARCACHE(3 downto 0),
      m_axi_arid(15 downto 0) => s00_mmu_M_AXI_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => s00_mmu_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => s00_mmu_M_AXI_ARLOCK(0),
      m_axi_arprot(2 downto 0) => s00_mmu_M_AXI_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => s00_mmu_M_AXI_ARQOS(3 downto 0),
      m_axi_arready => s00_mmu_M_AXI_ARREADY,
      m_axi_arsize(2 downto 0) => s00_mmu_M_AXI_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => s00_mmu_M_AXI_ARUSER(15 downto 0),
      m_axi_arvalid => s00_mmu_M_AXI_ARVALID,
      m_axi_awaddr(39 downto 0) => s00_mmu_M_AXI_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => s00_mmu_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => s00_mmu_M_AXI_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => s00_mmu_M_AXI_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => s00_mmu_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => s00_mmu_M_AXI_AWLOCK(0),
      m_axi_awprot(2 downto 0) => s00_mmu_M_AXI_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => s00_mmu_M_AXI_AWQOS(3 downto 0),
      m_axi_awready => s00_mmu_M_AXI_AWREADY,
      m_axi_awsize(2 downto 0) => s00_mmu_M_AXI_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => s00_mmu_M_AXI_AWUSER(15 downto 0),
      m_axi_awvalid => s00_mmu_M_AXI_AWVALID,
      m_axi_bid(15 downto 0) => s00_mmu_M_AXI_BID(15 downto 0),
      m_axi_bready => s00_mmu_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s00_mmu_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s00_mmu_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => s00_mmu_M_AXI_RDATA(31 downto 0),
      m_axi_rid(15 downto 0) => s00_mmu_M_AXI_RID(15 downto 0),
      m_axi_rlast => s00_mmu_M_AXI_RLAST,
      m_axi_rready => s00_mmu_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s00_mmu_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s00_mmu_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => s00_mmu_M_AXI_WDATA(31 downto 0),
      m_axi_wlast => s00_mmu_M_AXI_WLAST,
      m_axi_wready => s00_mmu_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => s00_mmu_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => s00_mmu_M_AXI_WVALID,
      s_axi_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      s_axi_arid(15 downto 0) => S00_AXI_1_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      s_axi_arlock(0) => S00_AXI_1_ARLOCK(0),
      s_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      s_axi_arready => S00_AXI_1_ARREADY,
      s_axi_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => S00_AXI_1_ARUSER(15 downto 0),
      s_axi_arvalid => S00_AXI_1_ARVALID,
      s_axi_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => S00_AXI_1_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      s_axi_awlock(0) => S00_AXI_1_AWLOCK(0),
      s_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      s_axi_awready => S00_AXI_1_AWREADY,
      s_axi_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => S00_AXI_1_AWUSER(15 downto 0),
      s_axi_awvalid => S00_AXI_1_AWVALID,
      s_axi_bid(15 downto 0) => S00_AXI_1_BID(15 downto 0),
      s_axi_bready => S00_AXI_1_BREADY,
      s_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s_axi_bvalid => S00_AXI_1_BVALID,
      s_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s_axi_rid(15 downto 0) => S00_AXI_1_RID(15 downto 0),
      s_axi_rlast => S00_AXI_1_RLAST,
      s_axi_rready => S00_AXI_1_RREADY,
      s_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s_axi_rvalid => S00_AXI_1_RVALID,
      s_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s_axi_wlast => S00_AXI_1_WLAST,
      s_axi_wready => S00_AXI_1_WREADY,
      s_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s_axi_wvalid => S00_AXI_1_WVALID
    );
xbar: component zynq_bd_xbar_1
     port map (
      aclk => AXI_C2C_INTERCONNECT_ACLK_net,
      aresetn => AXI_C2C_INTERCONNECT_ARESETN_net,
      m_axi_araddr(319 downto 280) => xbar_to_m07_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => xbar_to_m06_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => xbar_to_m05_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arburst(15 downto 14) => xbar_to_m07_couplers_ARBURST(15 downto 14),
      m_axi_arburst(13 downto 12) => xbar_to_m06_couplers_ARBURST(13 downto 12),
      m_axi_arburst(11 downto 10) => xbar_to_m05_couplers_ARBURST(11 downto 10),
      m_axi_arburst(9 downto 8) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(31 downto 28) => xbar_to_m07_couplers_ARCACHE(31 downto 28),
      m_axi_arcache(27 downto 24) => xbar_to_m06_couplers_ARCACHE(27 downto 24),
      m_axi_arcache(23 downto 20) => xbar_to_m05_couplers_ARCACHE(23 downto 20),
      m_axi_arcache(19 downto 16) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(63 downto 56) => xbar_to_m07_couplers_ARLEN(63 downto 56),
      m_axi_arlen(55 downto 48) => xbar_to_m06_couplers_ARLEN(55 downto 48),
      m_axi_arlen(47 downto 40) => xbar_to_m05_couplers_ARLEN(47 downto 40),
      m_axi_arlen(39 downto 32) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(7) => xbar_to_m07_couplers_ARLOCK(7),
      m_axi_arlock(6) => xbar_to_m06_couplers_ARLOCK(6),
      m_axi_arlock(5) => xbar_to_m05_couplers_ARLOCK(5),
      m_axi_arlock(4) => xbar_to_m04_couplers_ARLOCK(4),
      m_axi_arlock(3) => xbar_to_m03_couplers_ARLOCK(3),
      m_axi_arlock(2) => xbar_to_m02_couplers_ARLOCK(2),
      m_axi_arlock(1) => xbar_to_m01_couplers_ARLOCK(1),
      m_axi_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      m_axi_arprot(23 downto 21) => xbar_to_m07_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(31 downto 28) => xbar_to_m07_couplers_ARQOS(31 downto 28),
      m_axi_arqos(27 downto 24) => xbar_to_m06_couplers_ARQOS(27 downto 24),
      m_axi_arqos(23 downto 20) => xbar_to_m05_couplers_ARQOS(23 downto 20),
      m_axi_arqos(19 downto 16) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => xbar_to_m01_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      m_axi_arready(7) => xbar_to_m07_couplers_ARREADY,
      m_axi_arready(6) => xbar_to_m06_couplers_ARREADY,
      m_axi_arready(5) => xbar_to_m05_couplers_ARREADY,
      m_axi_arready(4) => xbar_to_m04_couplers_ARREADY,
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY,
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY,
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY,
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY,
      m_axi_arregion(31 downto 28) => xbar_to_m07_couplers_ARREGION(31 downto 28),
      m_axi_arregion(27 downto 24) => xbar_to_m06_couplers_ARREGION(27 downto 24),
      m_axi_arregion(23 downto 20) => xbar_to_m05_couplers_ARREGION(23 downto 20),
      m_axi_arregion(19 downto 16) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => xbar_to_m01_couplers_ARREGION(7 downto 4),
      m_axi_arregion(3 downto 0) => xbar_to_m00_couplers_ARREGION(3 downto 0),
      m_axi_arsize(23 downto 21) => xbar_to_m07_couplers_ARSIZE(23 downto 21),
      m_axi_arsize(20 downto 18) => xbar_to_m06_couplers_ARSIZE(20 downto 18),
      m_axi_arsize(17 downto 15) => xbar_to_m05_couplers_ARSIZE(17 downto 15),
      m_axi_arsize(14 downto 12) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(127 downto 48) => NLW_xbar_m_axi_aruser_UNCONNECTED(127 downto 48),
      m_axi_aruser(47 downto 32) => xbar_to_m02_couplers_ARUSER(47 downto 32),
      m_axi_aruser(31 downto 16) => NLW_xbar_m_axi_aruser_UNCONNECTED(31 downto 16),
      m_axi_aruser(15 downto 0) => xbar_to_m00_couplers_ARUSER(15 downto 0),
      m_axi_arvalid(7) => xbar_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => xbar_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => xbar_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => xbar_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(319 downto 280) => xbar_to_m07_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => xbar_to_m06_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => xbar_to_m05_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awburst(15 downto 14) => xbar_to_m07_couplers_AWBURST(15 downto 14),
      m_axi_awburst(13 downto 12) => xbar_to_m06_couplers_AWBURST(13 downto 12),
      m_axi_awburst(11 downto 10) => xbar_to_m05_couplers_AWBURST(11 downto 10),
      m_axi_awburst(9 downto 8) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(31 downto 28) => xbar_to_m07_couplers_AWCACHE(31 downto 28),
      m_axi_awcache(27 downto 24) => xbar_to_m06_couplers_AWCACHE(27 downto 24),
      m_axi_awcache(23 downto 20) => xbar_to_m05_couplers_AWCACHE(23 downto 20),
      m_axi_awcache(19 downto 16) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(63 downto 56) => xbar_to_m07_couplers_AWLEN(63 downto 56),
      m_axi_awlen(55 downto 48) => xbar_to_m06_couplers_AWLEN(55 downto 48),
      m_axi_awlen(47 downto 40) => xbar_to_m05_couplers_AWLEN(47 downto 40),
      m_axi_awlen(39 downto 32) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(7) => xbar_to_m07_couplers_AWLOCK(7),
      m_axi_awlock(6) => xbar_to_m06_couplers_AWLOCK(6),
      m_axi_awlock(5) => xbar_to_m05_couplers_AWLOCK(5),
      m_axi_awlock(4) => xbar_to_m04_couplers_AWLOCK(4),
      m_axi_awlock(3) => xbar_to_m03_couplers_AWLOCK(3),
      m_axi_awlock(2) => xbar_to_m02_couplers_AWLOCK(2),
      m_axi_awlock(1) => xbar_to_m01_couplers_AWLOCK(1),
      m_axi_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      m_axi_awprot(23 downto 21) => xbar_to_m07_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(31 downto 28) => xbar_to_m07_couplers_AWQOS(31 downto 28),
      m_axi_awqos(27 downto 24) => xbar_to_m06_couplers_AWQOS(27 downto 24),
      m_axi_awqos(23 downto 20) => xbar_to_m05_couplers_AWQOS(23 downto 20),
      m_axi_awqos(19 downto 16) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => xbar_to_m01_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      m_axi_awready(7) => xbar_to_m07_couplers_AWREADY,
      m_axi_awready(6) => xbar_to_m06_couplers_AWREADY,
      m_axi_awready(5) => xbar_to_m05_couplers_AWREADY,
      m_axi_awready(4) => xbar_to_m04_couplers_AWREADY,
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY,
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY,
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY,
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY,
      m_axi_awregion(31 downto 28) => xbar_to_m07_couplers_AWREGION(31 downto 28),
      m_axi_awregion(27 downto 24) => xbar_to_m06_couplers_AWREGION(27 downto 24),
      m_axi_awregion(23 downto 20) => xbar_to_m05_couplers_AWREGION(23 downto 20),
      m_axi_awregion(19 downto 16) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => xbar_to_m01_couplers_AWREGION(7 downto 4),
      m_axi_awregion(3 downto 0) => xbar_to_m00_couplers_AWREGION(3 downto 0),
      m_axi_awsize(23 downto 21) => xbar_to_m07_couplers_AWSIZE(23 downto 21),
      m_axi_awsize(20 downto 18) => xbar_to_m06_couplers_AWSIZE(20 downto 18),
      m_axi_awsize(17 downto 15) => xbar_to_m05_couplers_AWSIZE(17 downto 15),
      m_axi_awsize(14 downto 12) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(127 downto 48) => NLW_xbar_m_axi_awuser_UNCONNECTED(127 downto 48),
      m_axi_awuser(47 downto 32) => xbar_to_m02_couplers_AWUSER(47 downto 32),
      m_axi_awuser(31 downto 16) => NLW_xbar_m_axi_awuser_UNCONNECTED(31 downto 16),
      m_axi_awuser(15 downto 0) => xbar_to_m00_couplers_AWUSER(15 downto 0),
      m_axi_awvalid(7) => xbar_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => xbar_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => xbar_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => xbar_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(7) => xbar_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => xbar_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => xbar_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => xbar_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => xbar_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => xbar_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => xbar_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => xbar_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => xbar_to_m07_couplers_BVALID,
      m_axi_bvalid(6) => xbar_to_m06_couplers_BVALID,
      m_axi_bvalid(5) => xbar_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => xbar_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID,
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID,
      m_axi_rdata(255 downto 224) => xbar_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => xbar_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => xbar_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => xbar_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rlast(7) => xbar_to_m07_couplers_RLAST,
      m_axi_rlast(6) => xbar_to_m06_couplers_RLAST,
      m_axi_rlast(5) => xbar_to_m05_couplers_RLAST,
      m_axi_rlast(4) => xbar_to_m04_couplers_RLAST,
      m_axi_rlast(3) => xbar_to_m03_couplers_RLAST,
      m_axi_rlast(2) => xbar_to_m02_couplers_RLAST,
      m_axi_rlast(1) => xbar_to_m01_couplers_RLAST,
      m_axi_rlast(0) => xbar_to_m00_couplers_RLAST,
      m_axi_rready(7) => xbar_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => xbar_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => xbar_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => xbar_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => xbar_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => xbar_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => xbar_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => xbar_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => xbar_to_m07_couplers_RVALID,
      m_axi_rvalid(6) => xbar_to_m06_couplers_RVALID,
      m_axi_rvalid(5) => xbar_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => xbar_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID,
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID,
      m_axi_wdata(255 downto 224) => xbar_to_m07_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => xbar_to_m06_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => xbar_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => xbar_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wlast(7) => xbar_to_m07_couplers_WLAST(7),
      m_axi_wlast(6) => xbar_to_m06_couplers_WLAST(6),
      m_axi_wlast(5) => xbar_to_m05_couplers_WLAST(5),
      m_axi_wlast(4) => xbar_to_m04_couplers_WLAST(4),
      m_axi_wlast(3) => xbar_to_m03_couplers_WLAST(3),
      m_axi_wlast(2) => xbar_to_m02_couplers_WLAST(2),
      m_axi_wlast(1) => xbar_to_m01_couplers_WLAST(1),
      m_axi_wlast(0) => xbar_to_m00_couplers_WLAST(0),
      m_axi_wready(7) => xbar_to_m07_couplers_WREADY,
      m_axi_wready(6) => xbar_to_m06_couplers_WREADY,
      m_axi_wready(5) => xbar_to_m05_couplers_WREADY,
      m_axi_wready(4) => xbar_to_m04_couplers_WREADY,
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY,
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY,
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY,
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY,
      m_axi_wstrb(31 downto 28) => xbar_to_m07_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => xbar_to_m06_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => xbar_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => xbar_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => xbar_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => xbar_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bid(15 downto 0) => s00_couplers_to_xbar_BID(15 downto 0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rid(15 downto 0) => s00_couplers_to_xbar_RID(15 downto 0),
      s_axi_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wlast(0) => s00_couplers_to_xbar_WLAST,
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_AXI_LOCAL_INTERCONNECT_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_arlock : out STD_LOGIC;
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_awlock : out STD_LOGIC;
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rlast : in STD_LOGIC;
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wlast : out STD_LOGIC;
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M01_AXI_arlock : out STD_LOGIC;
    M01_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M01_AXI_awlock : out STD_LOGIC;
    M01_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rlast : in STD_LOGIC;
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wlast : out STD_LOGIC;
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zynq_bd_AXI_LOCAL_INTERCONNECT_0;

architecture STRUCTURE of zynq_bd_AXI_LOCAL_INTERCONNECT_0 is
  component zynq_bd_xbar_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 199 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 199 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  end component zynq_bd_xbar_2;
  signal AXI_LOCAL_INTERCONNECT_ACLK_net : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_ARESETN_net : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_to_s00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARLOCK : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWLOCK : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_RLAST : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_WLAST : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARLOCK : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWLOCK : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_RLAST : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_WLAST : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m04_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal NLW_xbar_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xbar_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xbar_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_xbar_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xbar_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_xbar_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
begin
  AXI_LOCAL_INTERCONNECT_ACLK_net <= ACLK;
  AXI_LOCAL_INTERCONNECT_ARESETN_net <= ARESETN;
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARLOCK(0) <= S00_AXI_arlock(0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARUSER(15 downto 0) <= S00_AXI_aruser(15 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARVALID(0) <= S00_AXI_arvalid(0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWLOCK(0) <= S00_AXI_awlock(0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWUSER(15 downto 0) <= S00_AXI_awuser(15 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWVALID(0) <= S00_AXI_awvalid(0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_BREADY(0) <= S00_AXI_bready(0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_RREADY(0) <= S00_AXI_rready(0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_WLAST(0) <= S00_AXI_wlast(0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  AXI_LOCAL_INTERCONNECT_to_s00_couplers_WVALID(0) <= S00_AXI_wvalid(0);
  M00_AXI_araddr(39 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(39 downto 0);
  M00_AXI_arburst(1 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARBURST(1 downto 0);
  M00_AXI_arcache(3 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARCACHE(3 downto 0);
  M00_AXI_arlen(7 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARLEN(7 downto 0);
  M00_AXI_arlock <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARLOCK;
  M00_AXI_arprot(2 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0);
  M00_AXI_arsize(2 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARSIZE(2 downto 0);
  M00_AXI_arvalid <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID;
  M00_AXI_awaddr(39 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(39 downto 0);
  M00_AXI_awburst(1 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWBURST(1 downto 0);
  M00_AXI_awcache(3 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWCACHE(3 downto 0);
  M00_AXI_awlen(7 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWLEN(7 downto 0);
  M00_AXI_awlock <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWLOCK;
  M00_AXI_awprot(2 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0);
  M00_AXI_awsize(2 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWSIZE(2 downto 0);
  M00_AXI_awvalid <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID;
  M00_AXI_bready <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY;
  M00_AXI_rready <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY;
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0);
  M00_AXI_wlast <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_WLAST;
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0);
  M00_AXI_wvalid <= m00_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID;
  M01_AXI_araddr(39 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(39 downto 0);
  M01_AXI_arburst(1 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARBURST(1 downto 0);
  M01_AXI_arcache(3 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARCACHE(3 downto 0);
  M01_AXI_arlen(7 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARLEN(7 downto 0);
  M01_AXI_arlock <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARLOCK;
  M01_AXI_arprot(2 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0);
  M01_AXI_arsize(2 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARSIZE(2 downto 0);
  M01_AXI_arvalid <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID;
  M01_AXI_awaddr(39 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(39 downto 0);
  M01_AXI_awburst(1 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWBURST(1 downto 0);
  M01_AXI_awcache(3 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWCACHE(3 downto 0);
  M01_AXI_awlen(7 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWLEN(7 downto 0);
  M01_AXI_awlock <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWLOCK;
  M01_AXI_awprot(2 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0);
  M01_AXI_awsize(2 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWSIZE(2 downto 0);
  M01_AXI_awvalid <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID;
  M01_AXI_bready <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY;
  M01_AXI_rready <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY;
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0);
  M01_AXI_wlast <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_WLAST;
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0);
  M01_AXI_wvalid <= m01_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID;
  M02_AXI_araddr(31 downto 0) <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(31 downto 0);
  M02_AXI_arprot(2 downto 0) <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0);
  M02_AXI_arvalid <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID;
  M02_AXI_awaddr(31 downto 0) <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(31 downto 0);
  M02_AXI_awprot(2 downto 0) <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0);
  M02_AXI_awvalid <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID;
  M02_AXI_bready <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY;
  M02_AXI_rready <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY;
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0);
  M02_AXI_wvalid <= m02_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID;
  M03_AXI_araddr(31 downto 0) <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(31 downto 0);
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID;
  M03_AXI_awaddr(31 downto 0) <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(31 downto 0);
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID;
  M03_AXI_bready <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY;
  M03_AXI_rready <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY;
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID;
  M04_AXI_araddr(31 downto 0) <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(31 downto 0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID;
  M04_AXI_awaddr(31 downto 0) <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(31 downto 0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID;
  M04_AXI_bready <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY;
  M04_AXI_rready <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID;
  S00_AXI_arready(0) <= AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARREADY(0);
  S00_AXI_awready(0) <= AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWREADY(0);
  S00_AXI_bresp(1 downto 0) <= AXI_LOCAL_INTERCONNECT_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid(0) <= AXI_LOCAL_INTERCONNECT_to_s00_couplers_BVALID(0);
  S00_AXI_rdata(31 downto 0) <= AXI_LOCAL_INTERCONNECT_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rlast(0) <= AXI_LOCAL_INTERCONNECT_to_s00_couplers_RLAST(0);
  S00_AXI_rresp(1 downto 0) <= AXI_LOCAL_INTERCONNECT_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid(0) <= AXI_LOCAL_INTERCONNECT_to_s00_couplers_RVALID(0);
  S00_AXI_wready(0) <= AXI_LOCAL_INTERCONNECT_to_s00_couplers_WREADY(0);
  m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY <= M00_AXI_arready;
  m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY <= M00_AXI_awready;
  m00_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID <= M00_AXI_bvalid;
  m00_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_AXI_LOCAL_INTERCONNECT_RLAST <= M00_AXI_rlast;
  m00_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID <= M00_AXI_rvalid;
  m00_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY <= M00_AXI_wready;
  m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY <= M01_AXI_arready;
  m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY <= M01_AXI_awready;
  m01_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID <= M01_AXI_bvalid;
  m01_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_AXI_LOCAL_INTERCONNECT_RLAST <= M01_AXI_rlast;
  m01_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID <= M01_AXI_rvalid;
  m01_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY <= M01_AXI_wready;
  m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY <= M02_AXI_arready;
  m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY <= M02_AXI_awready;
  m02_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID <= M02_AXI_bvalid;
  m02_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID <= M02_AXI_rvalid;
  m02_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY <= M02_AXI_wready;
  m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY <= M03_AXI_arready;
  m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY <= M03_AXI_awready;
  m03_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY <= M03_AXI_wready;
  m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY <= M04_AXI_arready;
  m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY <= M04_AXI_awready;
  m04_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY <= M04_AXI_wready;
m00_couplers: entity work.m00_couplers_imp_8K6YBX
     port map (
      M_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      M_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARLEN(7 downto 0),
      M_AXI_arlock => m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARLOCK,
      M_AXI_arprot(2 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arready => m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY,
      M_AXI_arsize(2 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARSIZE(2 downto 0),
      M_AXI_arvalid => m00_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWLEN(7 downto 0),
      M_AXI_awlock => m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWLOCK,
      M_AXI_awprot(2 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awready => m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY,
      M_AXI_awsize(2 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWSIZE(2 downto 0),
      M_AXI_awvalid => m00_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID,
      M_AXI_bready => m00_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m00_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rlast => m00_couplers_to_AXI_LOCAL_INTERCONNECT_RLAST,
      M_AXI_rready => m00_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m00_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wlast => m00_couplers_to_AXI_LOCAL_INTERCONNECT_WLAST,
      M_AXI_wready => m00_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m00_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID,
      S_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock => xbar_to_m00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arready => xbar_to_m00_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock => xbar_to_m00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awready => xbar_to_m00_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m00_couplers_RLAST,
      S_AXI_rready => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wlast => xbar_to_m00_couplers_WLAST(0),
      S_AXI_wready => xbar_to_m00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_16L4NBI
     port map (
      M_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      M_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARLEN(7 downto 0),
      M_AXI_arlock => m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARLOCK,
      M_AXI_arprot(2 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arready => m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY,
      M_AXI_arsize(2 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARSIZE(2 downto 0),
      M_AXI_arvalid => m01_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWLEN(7 downto 0),
      M_AXI_awlock => m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWLOCK,
      M_AXI_awprot(2 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awready => m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY,
      M_AXI_awsize(2 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWSIZE(2 downto 0),
      M_AXI_awvalid => m01_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID,
      M_AXI_bready => m01_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m01_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rlast => m01_couplers_to_AXI_LOCAL_INTERCONNECT_RLAST,
      M_AXI_rready => m01_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m01_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wlast => m01_couplers_to_AXI_LOCAL_INTERCONNECT_WLAST,
      M_AXI_wready => m01_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m01_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID,
      S_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      S_AXI_arlen(7 downto 0) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      S_AXI_arlock => xbar_to_m01_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      S_AXI_arready => xbar_to_m01_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      S_AXI_arvalid => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      S_AXI_awlen(7 downto 0) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      S_AXI_awlock => xbar_to_m01_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      S_AXI_awready => xbar_to_m01_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      S_AXI_awvalid => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m01_couplers_RLAST,
      S_AXI_rready => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wlast => xbar_to_m01_couplers_WLAST(1),
      S_AXI_wready => xbar_to_m01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_1KAPCWA
     port map (
      M_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      M_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arready => m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m02_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID,
      M_AXI_awaddr(31 downto 0) => m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awready => m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m02_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID,
      M_AXI_bready => m02_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m02_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m02_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m02_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m02_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m02_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m02_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m02_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m02_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m02_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID,
      S_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      S_AXI_arburst(1 downto 0) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      S_AXI_arcache(3 downto 0) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      S_AXI_arlen(7 downto 0) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      S_AXI_arlock(0) => xbar_to_m02_couplers_ARLOCK(2),
      S_AXI_arprot(2 downto 0) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arqos(3 downto 0) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      S_AXI_arready => xbar_to_m02_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      S_AXI_arsize(2 downto 0) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      S_AXI_arvalid => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      S_AXI_awburst(1 downto 0) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      S_AXI_awcache(3 downto 0) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      S_AXI_awlen(7 downto 0) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      S_AXI_awlock(0) => xbar_to_m02_couplers_AWLOCK(2),
      S_AXI_awprot(2 downto 0) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awqos(3 downto 0) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      S_AXI_awready => xbar_to_m02_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      S_AXI_awsize(2 downto 0) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      S_AXI_awvalid => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m02_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m02_couplers_RLAST,
      S_AXI_rready => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m02_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wlast => xbar_to_m02_couplers_WLAST(2),
      S_AXI_wready => xbar_to_m02_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_LFO0QX
     port map (
      M_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      M_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arready => m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m03_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID,
      M_AXI_awaddr(31 downto 0) => m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awready => m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m03_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID,
      M_AXI_bready => m03_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m03_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m03_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m03_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m03_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m03_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID,
      S_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      S_AXI_arburst(1 downto 0) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      S_AXI_arcache(3 downto 0) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      S_AXI_arlen(7 downto 0) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      S_AXI_arlock(0) => xbar_to_m03_couplers_ARLOCK(3),
      S_AXI_arprot(2 downto 0) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arqos(3 downto 0) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      S_AXI_arready => xbar_to_m03_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      S_AXI_arsize(2 downto 0) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      S_AXI_arvalid => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      S_AXI_awburst(1 downto 0) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      S_AXI_awcache(3 downto 0) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      S_AXI_awlen(7 downto 0) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      S_AXI_awlock(0) => xbar_to_m03_couplers_AWLOCK(3),
      S_AXI_awprot(2 downto 0) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awqos(3 downto 0) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      S_AXI_awready => xbar_to_m03_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      S_AXI_awsize(2 downto 0) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      S_AXI_awvalid => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m03_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m03_couplers_RLAST,
      S_AXI_rready => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m03_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wlast => xbar_to_m03_couplers_WLAST(3),
      S_AXI_wready => xbar_to_m03_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => xbar_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_UGZFCY
     port map (
      M_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      M_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      M_AXI_araddr(31 downto 0) => m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arready => m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m04_couplers_to_AXI_LOCAL_INTERCONNECT_ARVALID,
      M_AXI_awaddr(31 downto 0) => m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awready => m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m04_couplers_to_AXI_LOCAL_INTERCONNECT_AWVALID,
      M_AXI_bready => m04_couplers_to_AXI_LOCAL_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_AXI_LOCAL_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_AXI_LOCAL_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_AXI_LOCAL_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_AXI_LOCAL_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_AXI_LOCAL_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_AXI_LOCAL_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_AXI_LOCAL_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_AXI_LOCAL_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_AXI_LOCAL_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_AXI_LOCAL_INTERCONNECT_WVALID,
      S_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      S_AXI_arburst(1 downto 0) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      S_AXI_arcache(3 downto 0) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      S_AXI_arlen(7 downto 0) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      S_AXI_arlock(0) => xbar_to_m04_couplers_ARLOCK(4),
      S_AXI_arprot(2 downto 0) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arqos(3 downto 0) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      S_AXI_arready => xbar_to_m04_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      S_AXI_arsize(2 downto 0) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      S_AXI_arvalid => xbar_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      S_AXI_awburst(1 downto 0) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      S_AXI_awcache(3 downto 0) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      S_AXI_awlen(7 downto 0) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      S_AXI_awlock(0) => xbar_to_m04_couplers_AWLOCK(4),
      S_AXI_awprot(2 downto 0) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awqos(3 downto 0) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      S_AXI_awready => xbar_to_m04_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      S_AXI_awsize(2 downto 0) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      S_AXI_awvalid => xbar_to_m04_couplers_AWVALID(4),
      S_AXI_bready => xbar_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m04_couplers_RLAST,
      S_AXI_rready => xbar_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wlast => xbar_to_m04_couplers_WLAST(4),
      S_AXI_wready => xbar_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => xbar_to_m04_couplers_WVALID(4)
    );
s00_couplers: entity work.s00_couplers_imp_16P8B0X
     port map (
      M_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      M_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      M_AXI_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      M_AXI_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      M_AXI_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      M_AXI_bready(0) => s00_couplers_to_xbar_BREADY(0),
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      M_AXI_rready(0) => s00_couplers_to_xbar_RREADY(0),
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wlast(0) => s00_couplers_to_xbar_WLAST(0),
      M_AXI_wready(0) => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => s00_couplers_to_xbar_WVALID(0),
      S_ACLK => AXI_LOCAL_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARQOS(3 downto 0),
      S_AXI_arready(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_aruser(15 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARUSER(15 downto 0),
      S_AXI_arvalid(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWQOS(3 downto 0),
      S_AXI_awready(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awuser(15 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWUSER(15 downto 0),
      S_AXI_awvalid(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_AWVALID(0),
      S_AXI_bready(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rlast(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_RLAST(0),
      S_AXI_rready(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wlast(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_WLAST(0),
      S_AXI_wready(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => AXI_LOCAL_INTERCONNECT_to_s00_couplers_WVALID(0)
    );
xbar: component zynq_bd_xbar_2
     port map (
      aclk => AXI_LOCAL_INTERCONNECT_ACLK_net,
      aresetn => AXI_LOCAL_INTERCONNECT_ARESETN_net,
      m_axi_araddr(199 downto 160) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arburst(9 downto 8) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(19 downto 16) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(39 downto 32) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(4) => xbar_to_m04_couplers_ARLOCK(4),
      m_axi_arlock(3) => xbar_to_m03_couplers_ARLOCK(3),
      m_axi_arlock(2) => xbar_to_m02_couplers_ARLOCK(2),
      m_axi_arlock(1) => xbar_to_m01_couplers_ARLOCK(1),
      m_axi_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      m_axi_arprot(14 downto 12) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(19 downto 16) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 0) => NLW_xbar_m_axi_arqos_UNCONNECTED(7 downto 0),
      m_axi_arready(4) => xbar_to_m04_couplers_ARREADY,
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY,
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY,
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY,
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY,
      m_axi_arregion(19 downto 16) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 0) => NLW_xbar_m_axi_arregion_UNCONNECTED(7 downto 0),
      m_axi_arsize(14 downto 12) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(79 downto 0) => NLW_xbar_m_axi_aruser_UNCONNECTED(79 downto 0),
      m_axi_arvalid(4) => xbar_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(199 downto 160) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awburst(9 downto 8) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(19 downto 16) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(39 downto 32) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(4) => xbar_to_m04_couplers_AWLOCK(4),
      m_axi_awlock(3) => xbar_to_m03_couplers_AWLOCK(3),
      m_axi_awlock(2) => xbar_to_m02_couplers_AWLOCK(2),
      m_axi_awlock(1) => xbar_to_m01_couplers_AWLOCK(1),
      m_axi_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      m_axi_awprot(14 downto 12) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(19 downto 16) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 0) => NLW_xbar_m_axi_awqos_UNCONNECTED(7 downto 0),
      m_axi_awready(4) => xbar_to_m04_couplers_AWREADY,
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY,
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY,
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY,
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY,
      m_axi_awregion(19 downto 16) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 0) => NLW_xbar_m_axi_awregion_UNCONNECTED(7 downto 0),
      m_axi_awsize(14 downto 12) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(79 downto 0) => NLW_xbar_m_axi_awuser_UNCONNECTED(79 downto 0),
      m_axi_awvalid(4) => xbar_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(4) => xbar_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(9 downto 8) => xbar_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(4) => xbar_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID,
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID,
      m_axi_rdata(159 downto 128) => xbar_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rlast(4) => xbar_to_m04_couplers_RLAST,
      m_axi_rlast(3) => xbar_to_m03_couplers_RLAST,
      m_axi_rlast(2) => xbar_to_m02_couplers_RLAST,
      m_axi_rlast(1) => xbar_to_m01_couplers_RLAST,
      m_axi_rlast(0) => xbar_to_m00_couplers_RLAST,
      m_axi_rready(4) => xbar_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(9 downto 8) => xbar_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(4) => xbar_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID,
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID,
      m_axi_wdata(159 downto 128) => xbar_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wlast(4) => xbar_to_m04_couplers_WLAST(4),
      m_axi_wlast(3) => xbar_to_m03_couplers_WLAST(3),
      m_axi_wlast(2) => xbar_to_m02_couplers_WLAST(2),
      m_axi_wlast(1) => xbar_to_m01_couplers_WLAST(1),
      m_axi_wlast(0) => xbar_to_m00_couplers_WLAST(0),
      m_axi_wready(4) => xbar_to_m04_couplers_WREADY,
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY,
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY,
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY,
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY,
      m_axi_wstrb(19 downto 16) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(4) => xbar_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID(0),
      s_axi_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID(0),
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY(0),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY(0),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wlast(0) => s00_couplers_to_xbar_WLAST(0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_AXI_MAIN_INTERCONNECT_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC;
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC;
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M01_AXI_arready : in STD_LOGIC;
    M01_AXI_arvalid : out STD_LOGIC;
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M01_AXI_awready : in STD_LOGIC;
    M01_AXI_awvalid : out STD_LOGIC;
    M01_AXI_bready : out STD_LOGIC;
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC;
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC;
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC;
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC;
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC;
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M05_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M05_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M05_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M05_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M06_AXI_arready : in STD_LOGIC;
    M06_AXI_arvalid : out STD_LOGIC;
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 12 downto 0 );
    M06_AXI_awready : in STD_LOGIC;
    M06_AXI_awvalid : out STD_LOGIC;
    M06_AXI_bready : out STD_LOGIC;
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC;
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC;
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC;
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC;
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC;
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M07_AXI_arready : in STD_LOGIC;
    M07_AXI_arvalid : out STD_LOGIC;
    M07_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M07_AXI_awready : in STD_LOGIC;
    M07_AXI_awvalid : out STD_LOGIC;
    M07_AXI_bready : out STD_LOGIC;
    M07_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_bvalid : in STD_LOGIC;
    M07_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_rready : out STD_LOGIC;
    M07_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_rvalid : in STD_LOGIC;
    M07_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_wready : in STD_LOGIC;
    M07_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_wvalid : out STD_LOGIC;
    M08_ACLK : in STD_LOGIC;
    M08_ARESETN : in STD_LOGIC;
    M08_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_arready : in STD_LOGIC;
    M08_AXI_arvalid : out STD_LOGIC;
    M08_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_awready : in STD_LOGIC;
    M08_AXI_awvalid : out STD_LOGIC;
    M08_AXI_bready : out STD_LOGIC;
    M08_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_bvalid : in STD_LOGIC;
    M08_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_rready : out STD_LOGIC;
    M08_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_rvalid : in STD_LOGIC;
    M08_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_wready : in STD_LOGIC;
    M08_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M08_AXI_wvalid : out STD_LOGIC;
    M09_ACLK : in STD_LOGIC;
    M09_ARESETN : in STD_LOGIC;
    M09_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_arready : in STD_LOGIC;
    M09_AXI_arvalid : out STD_LOGIC;
    M09_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_awready : in STD_LOGIC;
    M09_AXI_awvalid : out STD_LOGIC;
    M09_AXI_bready : out STD_LOGIC;
    M09_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_bvalid : in STD_LOGIC;
    M09_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_rready : out STD_LOGIC;
    M09_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_rvalid : in STD_LOGIC;
    M09_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_wready : in STD_LOGIC;
    M09_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M09_AXI_wvalid : out STD_LOGIC;
    M10_ACLK : in STD_LOGIC;
    M10_ARESETN : in STD_LOGIC;
    M10_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M10_AXI_arready : in STD_LOGIC;
    M10_AXI_arvalid : out STD_LOGIC;
    M10_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M10_AXI_awready : in STD_LOGIC;
    M10_AXI_awvalid : out STD_LOGIC;
    M10_AXI_bready : out STD_LOGIC;
    M10_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_bvalid : in STD_LOGIC;
    M10_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_rready : out STD_LOGIC;
    M10_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_rvalid : in STD_LOGIC;
    M10_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_wready : in STD_LOGIC;
    M10_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M10_AXI_wvalid : out STD_LOGIC;
    M11_ACLK : in STD_LOGIC;
    M11_ARESETN : in STD_LOGIC;
    M11_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M11_AXI_arready : in STD_LOGIC;
    M11_AXI_arvalid : out STD_LOGIC;
    M11_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M11_AXI_awready : in STD_LOGIC;
    M11_AXI_awvalid : out STD_LOGIC;
    M11_AXI_bready : out STD_LOGIC;
    M11_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_bvalid : in STD_LOGIC;
    M11_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_rready : out STD_LOGIC;
    M11_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_rvalid : in STD_LOGIC;
    M11_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_wready : in STD_LOGIC;
    M11_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M11_AXI_wvalid : out STD_LOGIC;
    M12_ACLK : in STD_LOGIC;
    M12_ARESETN : in STD_LOGIC;
    M12_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M12_AXI_arready : in STD_LOGIC;
    M12_AXI_arvalid : out STD_LOGIC;
    M12_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M12_AXI_awready : in STD_LOGIC;
    M12_AXI_awvalid : out STD_LOGIC;
    M12_AXI_bready : out STD_LOGIC;
    M12_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_bvalid : in STD_LOGIC;
    M12_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_rready : out STD_LOGIC;
    M12_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_rvalid : in STD_LOGIC;
    M12_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_wready : in STD_LOGIC;
    M12_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M12_AXI_wvalid : out STD_LOGIC;
    M13_ACLK : in STD_LOGIC;
    M13_ARESETN : in STD_LOGIC;
    M13_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M13_AXI_arready : in STD_LOGIC;
    M13_AXI_arvalid : out STD_LOGIC;
    M13_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M13_AXI_awready : in STD_LOGIC;
    M13_AXI_awvalid : out STD_LOGIC;
    M13_AXI_bready : out STD_LOGIC;
    M13_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_bvalid : in STD_LOGIC;
    M13_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_rready : out STD_LOGIC;
    M13_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_rvalid : in STD_LOGIC;
    M13_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_wready : in STD_LOGIC;
    M13_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_wvalid : out STD_LOGIC;
    M14_ACLK : in STD_LOGIC;
    M14_ARESETN : in STD_LOGIC;
    M14_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M14_AXI_arready : in STD_LOGIC;
    M14_AXI_arvalid : out STD_LOGIC;
    M14_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M14_AXI_awready : in STD_LOGIC;
    M14_AXI_awvalid : out STD_LOGIC;
    M14_AXI_bready : out STD_LOGIC;
    M14_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_bvalid : in STD_LOGIC;
    M14_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_rready : out STD_LOGIC;
    M14_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_rvalid : in STD_LOGIC;
    M14_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_wready : in STD_LOGIC;
    M14_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 16 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_ACLK : in STD_LOGIC;
    S01_ARESETN : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_wvalid : in STD_LOGIC
  );
end zynq_bd_AXI_MAIN_INTERCONNECT_0;

architecture STRUCTURE of zynq_bd_AXI_MAIN_INTERCONNECT_0 is
  component zynq_bd_xbar_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 79 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 79 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 33 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 599 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 119 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 44 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 44 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 239 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 479 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 599 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 119 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 44 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 44 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 239 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 479 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  end component zynq_bd_xbar_0;
  signal AXI_MAIN_INTERCONNECT_ACLK_net : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_ARESETN_net : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_RLAST : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_WLAST : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s00_couplers_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_to_s01_couplers_WVALID : STD_LOGIC;
  signal M00_ACLK_1 : STD_LOGIC;
  signal M00_ARESETN_1 : STD_LOGIC;
  signal M01_ACLK_1 : STD_LOGIC;
  signal M01_ARESETN_1 : STD_LOGIC;
  signal M02_ACLK_1 : STD_LOGIC;
  signal M02_ARESETN_1 : STD_LOGIC;
  signal M03_ACLK_1 : STD_LOGIC;
  signal M03_ARESETN_1 : STD_LOGIC;
  signal M04_ACLK_1 : STD_LOGIC;
  signal M04_ARESETN_1 : STD_LOGIC;
  signal M05_ACLK_1 : STD_LOGIC;
  signal M05_ARESETN_1 : STD_LOGIC;
  signal M06_ACLK_1 : STD_LOGIC;
  signal M06_ARESETN_1 : STD_LOGIC;
  signal M07_ACLK_1 : STD_LOGIC;
  signal M07_ARESETN_1 : STD_LOGIC;
  signal M08_ACLK_1 : STD_LOGIC;
  signal M08_ARESETN_1 : STD_LOGIC;
  signal M09_ACLK_1 : STD_LOGIC;
  signal M09_ARESETN_1 : STD_LOGIC;
  signal M10_ACLK_1 : STD_LOGIC;
  signal M10_ARESETN_1 : STD_LOGIC;
  signal M11_ACLK_1 : STD_LOGIC;
  signal M11_ARESETN_1 : STD_LOGIC;
  signal M12_ACLK_1 : STD_LOGIC;
  signal M12_ARESETN_1 : STD_LOGIC;
  signal M13_ACLK_1 : STD_LOGIC;
  signal M13_ARESETN_1 : STD_LOGIC;
  signal M14_ACLK_1 : STD_LOGIC;
  signal M14_ARESETN_1 : STD_LOGIC;
  signal S00_ACLK_1 : STD_LOGIC;
  signal S00_ARESETN_1 : STD_LOGIC;
  signal S01_ACLK_1 : STD_LOGIC;
  signal S01_ARESETN_1 : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_BREADY : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_BVALID : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_RREADY : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_RVALID : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_WREADY : STD_LOGIC;
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_AXI_MAIN_INTERCONNECT_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BID : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RID : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal s00_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal s01_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s01_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s01_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_WVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_ARBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_ARCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_ARLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_ARREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_ARSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_m01_couplers_AWBURST : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xbar_to_m01_couplers_AWCACHE : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWLEN : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal xbar_to_m01_couplers_AWLOCK : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWQOS : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_AWREGION : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_AWSIZE : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m01_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m01_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_m01_couplers_WLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m01_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_ARBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_ARCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_ARLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_ARREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_ARSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_m02_couplers_AWBURST : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal xbar_to_m02_couplers_AWCACHE : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWLEN : STD_LOGIC_VECTOR ( 23 downto 16 );
  signal xbar_to_m02_couplers_AWLOCK : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWQOS : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_AWREGION : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_AWSIZE : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m02_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m02_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_m02_couplers_WLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m02_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_ARBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_ARCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_ARLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_ARREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_ARSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_m03_couplers_AWBURST : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal xbar_to_m03_couplers_AWCACHE : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWLEN : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal xbar_to_m03_couplers_AWLOCK : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWQOS : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_AWREGION : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_AWSIZE : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m03_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m03_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_m03_couplers_WLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m03_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_ARBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_ARCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_ARLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_ARREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_ARSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal xbar_to_m04_couplers_AWBURST : STD_LOGIC_VECTOR ( 9 downto 8 );
  signal xbar_to_m04_couplers_AWCACHE : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWLEN : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal xbar_to_m04_couplers_AWLOCK : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWQOS : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_AWREGION : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_AWSIZE : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal xbar_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m04_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m04_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal xbar_to_m04_couplers_WLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m04_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal xbar_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xbar_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal xbar_to_m05_couplers_ARBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal xbar_to_m05_couplers_ARCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal xbar_to_m05_couplers_ARLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_ARQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m05_couplers_ARSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_ARUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal xbar_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal xbar_to_m05_couplers_AWBURST : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal xbar_to_m05_couplers_AWCACHE : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWLEN : STD_LOGIC_VECTOR ( 47 downto 40 );
  signal xbar_to_m05_couplers_AWLOCK : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_AWQOS : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m05_couplers_AWSIZE : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal xbar_to_m05_couplers_AWUSER : STD_LOGIC_VECTOR ( 95 downto 80 );
  signal xbar_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m05_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m05_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal xbar_to_m05_couplers_WLAST : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m05_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal xbar_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal xbar_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal xbar_to_m06_couplers_ARBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal xbar_to_m06_couplers_ARCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal xbar_to_m06_couplers_ARLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_ARQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_ARREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_ARSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal xbar_to_m06_couplers_AWBURST : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal xbar_to_m06_couplers_AWCACHE : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWLEN : STD_LOGIC_VECTOR ( 55 downto 48 );
  signal xbar_to_m06_couplers_AWLOCK : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_AWQOS : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_AWREGION : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_AWSIZE : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal xbar_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m06_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m06_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal xbar_to_m06_couplers_WLAST : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m06_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal xbar_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xbar_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal xbar_to_m07_couplers_ARBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal xbar_to_m07_couplers_ARCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_ARLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal xbar_to_m07_couplers_ARLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_ARQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_ARREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_ARSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal xbar_to_m07_couplers_AWBURST : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal xbar_to_m07_couplers_AWCACHE : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_AWLEN : STD_LOGIC_VECTOR ( 63 downto 56 );
  signal xbar_to_m07_couplers_AWLOCK : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_AWQOS : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_AWREGION : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_AWSIZE : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal xbar_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m07_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m07_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m07_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal xbar_to_m07_couplers_WLAST : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m07_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal xbar_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal xbar_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 359 downto 320 );
  signal xbar_to_m08_couplers_ARBURST : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal xbar_to_m08_couplers_ARCACHE : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_ARLEN : STD_LOGIC_VECTOR ( 71 downto 64 );
  signal xbar_to_m08_couplers_ARLOCK : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_ARQOS : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m08_couplers_ARREGION : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_ARSIZE : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 359 downto 320 );
  signal xbar_to_m08_couplers_AWBURST : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal xbar_to_m08_couplers_AWCACHE : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_AWLEN : STD_LOGIC_VECTOR ( 71 downto 64 );
  signal xbar_to_m08_couplers_AWLOCK : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_AWQOS : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m08_couplers_AWREGION : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_AWSIZE : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal xbar_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m08_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m08_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m08_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 287 downto 256 );
  signal xbar_to_m08_couplers_WLAST : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m08_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 35 downto 32 );
  signal xbar_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 8 to 8 );
  signal xbar_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 399 downto 360 );
  signal xbar_to_m09_couplers_ARBURST : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal xbar_to_m09_couplers_ARCACHE : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_ARLEN : STD_LOGIC_VECTOR ( 79 downto 72 );
  signal xbar_to_m09_couplers_ARLOCK : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_ARQOS : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m09_couplers_ARREGION : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_ARSIZE : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 399 downto 360 );
  signal xbar_to_m09_couplers_AWBURST : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal xbar_to_m09_couplers_AWCACHE : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_AWLEN : STD_LOGIC_VECTOR ( 79 downto 72 );
  signal xbar_to_m09_couplers_AWLOCK : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_AWQOS : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m09_couplers_AWREGION : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_AWSIZE : STD_LOGIC_VECTOR ( 29 downto 27 );
  signal xbar_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m09_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m09_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m09_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 319 downto 288 );
  signal xbar_to_m09_couplers_WLAST : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m09_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 39 downto 36 );
  signal xbar_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xbar_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 439 downto 400 );
  signal xbar_to_m10_couplers_ARBURST : STD_LOGIC_VECTOR ( 21 downto 20 );
  signal xbar_to_m10_couplers_ARCACHE : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_ARLEN : STD_LOGIC_VECTOR ( 87 downto 80 );
  signal xbar_to_m10_couplers_ARLOCK : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_ARQOS : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m10_couplers_ARREGION : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_ARSIZE : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 439 downto 400 );
  signal xbar_to_m10_couplers_AWBURST : STD_LOGIC_VECTOR ( 21 downto 20 );
  signal xbar_to_m10_couplers_AWCACHE : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_AWLEN : STD_LOGIC_VECTOR ( 87 downto 80 );
  signal xbar_to_m10_couplers_AWLOCK : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_AWQOS : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m10_couplers_AWREGION : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_AWSIZE : STD_LOGIC_VECTOR ( 32 downto 30 );
  signal xbar_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m10_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m10_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m10_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 351 downto 320 );
  signal xbar_to_m10_couplers_WLAST : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m10_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 43 downto 40 );
  signal xbar_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 10 to 10 );
  signal xbar_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 479 downto 440 );
  signal xbar_to_m11_couplers_ARBURST : STD_LOGIC_VECTOR ( 23 downto 22 );
  signal xbar_to_m11_couplers_ARCACHE : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_ARLEN : STD_LOGIC_VECTOR ( 95 downto 88 );
  signal xbar_to_m11_couplers_ARLOCK : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_ARQOS : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m11_couplers_ARREGION : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_ARSIZE : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 479 downto 440 );
  signal xbar_to_m11_couplers_AWBURST : STD_LOGIC_VECTOR ( 23 downto 22 );
  signal xbar_to_m11_couplers_AWCACHE : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_AWLEN : STD_LOGIC_VECTOR ( 95 downto 88 );
  signal xbar_to_m11_couplers_AWLOCK : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_AWQOS : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m11_couplers_AWREGION : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_AWSIZE : STD_LOGIC_VECTOR ( 35 downto 33 );
  signal xbar_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m11_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m11_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m11_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 383 downto 352 );
  signal xbar_to_m11_couplers_WLAST : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m11_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 47 downto 44 );
  signal xbar_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 11 to 11 );
  signal xbar_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 519 downto 480 );
  signal xbar_to_m12_couplers_ARBURST : STD_LOGIC_VECTOR ( 25 downto 24 );
  signal xbar_to_m12_couplers_ARCACHE : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_ARLEN : STD_LOGIC_VECTOR ( 103 downto 96 );
  signal xbar_to_m12_couplers_ARLOCK : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_ARQOS : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m12_couplers_ARREGION : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_ARSIZE : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 519 downto 480 );
  signal xbar_to_m12_couplers_AWBURST : STD_LOGIC_VECTOR ( 25 downto 24 );
  signal xbar_to_m12_couplers_AWCACHE : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_AWLEN : STD_LOGIC_VECTOR ( 103 downto 96 );
  signal xbar_to_m12_couplers_AWLOCK : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_AWQOS : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m12_couplers_AWREGION : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_AWSIZE : STD_LOGIC_VECTOR ( 38 downto 36 );
  signal xbar_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m12_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m12_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m12_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 415 downto 384 );
  signal xbar_to_m12_couplers_WLAST : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m12_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 51 downto 48 );
  signal xbar_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 12 to 12 );
  signal xbar_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 559 downto 520 );
  signal xbar_to_m13_couplers_ARBURST : STD_LOGIC_VECTOR ( 27 downto 26 );
  signal xbar_to_m13_couplers_ARCACHE : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_ARLEN : STD_LOGIC_VECTOR ( 111 downto 104 );
  signal xbar_to_m13_couplers_ARLOCK : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_ARQOS : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m13_couplers_ARREGION : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_ARSIZE : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 559 downto 520 );
  signal xbar_to_m13_couplers_AWBURST : STD_LOGIC_VECTOR ( 27 downto 26 );
  signal xbar_to_m13_couplers_AWCACHE : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_AWLEN : STD_LOGIC_VECTOR ( 111 downto 104 );
  signal xbar_to_m13_couplers_AWLOCK : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_AWQOS : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m13_couplers_AWREGION : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_AWSIZE : STD_LOGIC_VECTOR ( 41 downto 39 );
  signal xbar_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m13_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m13_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m13_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 447 downto 416 );
  signal xbar_to_m13_couplers_WLAST : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m13_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal xbar_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 13 to 13 );
  signal xbar_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 599 downto 560 );
  signal xbar_to_m14_couplers_ARBURST : STD_LOGIC_VECTOR ( 29 downto 28 );
  signal xbar_to_m14_couplers_ARCACHE : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_ARLEN : STD_LOGIC_VECTOR ( 119 downto 112 );
  signal xbar_to_m14_couplers_ARLOCK : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_ARQOS : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_ARREADY : STD_LOGIC;
  signal xbar_to_m14_couplers_ARREGION : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_ARSIZE : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 599 downto 560 );
  signal xbar_to_m14_couplers_AWBURST : STD_LOGIC_VECTOR ( 29 downto 28 );
  signal xbar_to_m14_couplers_AWCACHE : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_AWLEN : STD_LOGIC_VECTOR ( 119 downto 112 );
  signal xbar_to_m14_couplers_AWLOCK : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_AWQOS : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_AWREADY : STD_LOGIC;
  signal xbar_to_m14_couplers_AWREGION : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_AWSIZE : STD_LOGIC_VECTOR ( 44 downto 42 );
  signal xbar_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m14_couplers_BVALID : STD_LOGIC;
  signal xbar_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_m14_couplers_RLAST : STD_LOGIC;
  signal xbar_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m14_couplers_RVALID : STD_LOGIC;
  signal xbar_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 479 downto 448 );
  signal xbar_to_m14_couplers_WLAST : STD_LOGIC_VECTOR ( 14 to 14 );
  signal xbar_to_m14_couplers_WREADY : STD_LOGIC;
  signal xbar_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 59 downto 56 );
  signal xbar_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 14 to 14 );
  signal NLW_xbar_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal NLW_xbar_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 239 downto 0 );
  signal NLW_xbar_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal NLW_xbar_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 239 downto 0 );
  signal NLW_xbar_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 33 downto 17 );
  signal NLW_xbar_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 33 downto 17 );
begin
  AXI_MAIN_INTERCONNECT_ACLK_net <= ACLK;
  AXI_MAIN_INTERCONNECT_ARESETN_net <= ARESETN;
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARID(15 downto 0) <= S00_AXI_arid(15 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARLOCK(0) <= S00_AXI_arlock(0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARUSER(15 downto 0) <= S00_AXI_aruser(15 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_ARVALID <= S00_AXI_arvalid;
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWID(15 downto 0) <= S00_AXI_awid(15 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWLOCK(0) <= S00_AXI_awlock(0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWUSER(15 downto 0) <= S00_AXI_awuser(15 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_AWVALID <= S00_AXI_awvalid;
  AXI_MAIN_INTERCONNECT_to_s00_couplers_BREADY <= S00_AXI_bready;
  AXI_MAIN_INTERCONNECT_to_s00_couplers_RREADY <= S00_AXI_rready;
  AXI_MAIN_INTERCONNECT_to_s00_couplers_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_WLAST <= S00_AXI_wlast;
  AXI_MAIN_INTERCONNECT_to_s00_couplers_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  AXI_MAIN_INTERCONNECT_to_s00_couplers_WVALID <= S00_AXI_wvalid;
  AXI_MAIN_INTERCONNECT_to_s01_couplers_ARADDR(31 downto 0) <= S01_AXI_araddr(31 downto 0);
  AXI_MAIN_INTERCONNECT_to_s01_couplers_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  AXI_MAIN_INTERCONNECT_to_s01_couplers_ARVALID <= S01_AXI_arvalid;
  AXI_MAIN_INTERCONNECT_to_s01_couplers_AWADDR(31 downto 0) <= S01_AXI_awaddr(31 downto 0);
  AXI_MAIN_INTERCONNECT_to_s01_couplers_AWPROT(2 downto 0) <= S01_AXI_awprot(2 downto 0);
  AXI_MAIN_INTERCONNECT_to_s01_couplers_AWVALID <= S01_AXI_awvalid;
  AXI_MAIN_INTERCONNECT_to_s01_couplers_BREADY <= S01_AXI_bready;
  AXI_MAIN_INTERCONNECT_to_s01_couplers_RREADY <= S01_AXI_rready;
  AXI_MAIN_INTERCONNECT_to_s01_couplers_WDATA(31 downto 0) <= S01_AXI_wdata(31 downto 0);
  AXI_MAIN_INTERCONNECT_to_s01_couplers_WSTRB(3 downto 0) <= S01_AXI_wstrb(3 downto 0);
  AXI_MAIN_INTERCONNECT_to_s01_couplers_WVALID <= S01_AXI_wvalid;
  M00_ACLK_1 <= M00_ACLK;
  M00_ARESETN_1 <= M00_ARESETN;
  M00_AXI_araddr(39 downto 0) <= m00_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0);
  M00_AXI_arvalid <= m00_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M00_AXI_awaddr(39 downto 0) <= m00_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0);
  M00_AXI_awvalid <= m00_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M00_AXI_bready <= m00_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M00_AXI_rready <= m00_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M00_AXI_wstrb(3 downto 0) <= m00_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M00_AXI_wvalid <= m00_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M01_ACLK_1 <= M01_ACLK;
  M01_ARESETN_1 <= M01_ARESETN;
  M01_AXI_araddr(11 downto 0) <= m01_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(11 downto 0);
  M01_AXI_arvalid <= m01_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M01_AXI_awaddr(11 downto 0) <= m01_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(11 downto 0);
  M01_AXI_awvalid <= m01_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M01_AXI_bready <= m01_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M01_AXI_rready <= m01_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M01_AXI_wvalid <= m01_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M02_ACLK_1 <= M02_ACLK;
  M02_ARESETN_1 <= M02_ARESETN;
  M02_AXI_araddr(11 downto 0) <= m02_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(11 downto 0);
  M02_AXI_arvalid <= m02_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M02_AXI_awaddr(11 downto 0) <= m02_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(11 downto 0);
  M02_AXI_awvalid <= m02_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M02_AXI_bready <= m02_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M02_AXI_rready <= m02_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M02_AXI_wvalid <= m02_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M03_ACLK_1 <= M03_ACLK;
  M03_ARESETN_1 <= M03_ARESETN;
  M03_AXI_araddr(11 downto 0) <= m03_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(11 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M03_AXI_awaddr(11 downto 0) <= m03_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(11 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M03_AXI_bready <= m03_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M03_AXI_rready <= m03_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M04_ACLK_1 <= M04_ACLK;
  M04_ARESETN_1 <= M04_ARESETN;
  M04_AXI_araddr(11 downto 0) <= m04_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(11 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M04_AXI_awaddr(11 downto 0) <= m04_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(11 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M04_AXI_bready <= m04_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M04_AXI_rready <= m04_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M05_ACLK_1 <= M05_ACLK;
  M05_ARESETN_1 <= M05_ARESETN;
  M05_AXI_araddr(39 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0);
  M05_AXI_arburst(1 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARBURST(1 downto 0);
  M05_AXI_arcache(3 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARCACHE(3 downto 0);
  M05_AXI_arlen(7 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARLEN(7 downto 0);
  M05_AXI_arlock(0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARLOCK(0);
  M05_AXI_arprot(2 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARPROT(2 downto 0);
  M05_AXI_arqos(3 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARQOS(3 downto 0);
  M05_AXI_arsize(2 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARSIZE(2 downto 0);
  M05_AXI_aruser(15 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARUSER(15 downto 0);
  M05_AXI_arvalid(0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID(0);
  M05_AXI_awaddr(39 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0);
  M05_AXI_awburst(1 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWBURST(1 downto 0);
  M05_AXI_awcache(3 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWCACHE(3 downto 0);
  M05_AXI_awlen(7 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWLEN(7 downto 0);
  M05_AXI_awlock(0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWLOCK(0);
  M05_AXI_awprot(2 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWPROT(2 downto 0);
  M05_AXI_awqos(3 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWQOS(3 downto 0);
  M05_AXI_awsize(2 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWSIZE(2 downto 0);
  M05_AXI_awuser(15 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWUSER(15 downto 0);
  M05_AXI_awvalid(0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID(0);
  M05_AXI_bready(0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_BREADY(0);
  M05_AXI_rready(0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_RREADY(0);
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M05_AXI_wlast(0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_WLAST(0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M05_AXI_wvalid(0) <= m05_couplers_to_AXI_MAIN_INTERCONNECT_WVALID(0);
  M06_ACLK_1 <= M06_ACLK;
  M06_ARESETN_1 <= M06_ARESETN;
  M06_AXI_araddr(12 downto 0) <= m06_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(12 downto 0);
  M06_AXI_arvalid <= m06_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M06_AXI_awaddr(12 downto 0) <= m06_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(12 downto 0);
  M06_AXI_awvalid <= m06_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M06_AXI_bready <= m06_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M06_AXI_rready <= m06_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M06_AXI_wvalid <= m06_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M07_ACLK_1 <= M07_ACLK;
  M07_ARESETN_1 <= M07_ARESETN;
  M07_AXI_araddr(39 downto 0) <= m07_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0);
  M07_AXI_arvalid <= m07_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M07_AXI_awaddr(39 downto 0) <= m07_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0);
  M07_AXI_awvalid <= m07_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M07_AXI_bready <= m07_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M07_AXI_rready <= m07_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M07_AXI_wdata(31 downto 0) <= m07_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M07_AXI_wstrb(3 downto 0) <= m07_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M07_AXI_wvalid <= m07_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M08_ACLK_1 <= M08_ACLK;
  M08_ARESETN_1 <= M08_ARESETN;
  M08_AXI_araddr(31 downto 0) <= m08_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(31 downto 0);
  M08_AXI_arprot(2 downto 0) <= m08_couplers_to_AXI_MAIN_INTERCONNECT_ARPROT(2 downto 0);
  M08_AXI_arvalid <= m08_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M08_AXI_awaddr(31 downto 0) <= m08_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(31 downto 0);
  M08_AXI_awprot(2 downto 0) <= m08_couplers_to_AXI_MAIN_INTERCONNECT_AWPROT(2 downto 0);
  M08_AXI_awvalid <= m08_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M08_AXI_bready <= m08_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M08_AXI_rready <= m08_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M08_AXI_wdata(31 downto 0) <= m08_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M08_AXI_wstrb(3 downto 0) <= m08_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M08_AXI_wvalid <= m08_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M09_ACLK_1 <= M09_ACLK;
  M09_ARESETN_1 <= M09_ARESETN;
  M09_AXI_araddr(31 downto 0) <= m09_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(31 downto 0);
  M09_AXI_arprot(2 downto 0) <= m09_couplers_to_AXI_MAIN_INTERCONNECT_ARPROT(2 downto 0);
  M09_AXI_arvalid <= m09_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M09_AXI_awaddr(31 downto 0) <= m09_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(31 downto 0);
  M09_AXI_awprot(2 downto 0) <= m09_couplers_to_AXI_MAIN_INTERCONNECT_AWPROT(2 downto 0);
  M09_AXI_awvalid <= m09_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M09_AXI_bready <= m09_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M09_AXI_rready <= m09_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M09_AXI_wdata(31 downto 0) <= m09_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M09_AXI_wstrb(3 downto 0) <= m09_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M09_AXI_wvalid <= m09_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M10_ACLK_1 <= M10_ACLK;
  M10_ARESETN_1 <= M10_ARESETN;
  M10_AXI_araddr(39 downto 0) <= m10_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0);
  M10_AXI_arvalid <= m10_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M10_AXI_awaddr(39 downto 0) <= m10_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0);
  M10_AXI_awvalid <= m10_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M10_AXI_bready <= m10_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M10_AXI_rready <= m10_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M10_AXI_wdata(31 downto 0) <= m10_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M10_AXI_wstrb(3 downto 0) <= m10_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M10_AXI_wvalid <= m10_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M11_ACLK_1 <= M11_ACLK;
  M11_ARESETN_1 <= M11_ARESETN;
  M11_AXI_araddr(39 downto 0) <= m11_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0);
  M11_AXI_arvalid <= m11_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M11_AXI_awaddr(39 downto 0) <= m11_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0);
  M11_AXI_awvalid <= m11_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M11_AXI_bready <= m11_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M11_AXI_rready <= m11_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M11_AXI_wdata(31 downto 0) <= m11_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M11_AXI_wstrb(3 downto 0) <= m11_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M11_AXI_wvalid <= m11_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M12_ACLK_1 <= M12_ACLK;
  M12_ARESETN_1 <= M12_ARESETN;
  M12_AXI_araddr(39 downto 0) <= m12_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0);
  M12_AXI_arvalid <= m12_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M12_AXI_awaddr(39 downto 0) <= m12_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0);
  M12_AXI_awvalid <= m12_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M12_AXI_bready <= m12_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M12_AXI_rready <= m12_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M12_AXI_wdata(31 downto 0) <= m12_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M12_AXI_wstrb(3 downto 0) <= m12_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M12_AXI_wvalid <= m12_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M13_ACLK_1 <= M13_ACLK;
  M13_ARESETN_1 <= M13_ARESETN;
  M13_AXI_araddr(39 downto 0) <= m13_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0);
  M13_AXI_arvalid <= m13_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M13_AXI_awaddr(39 downto 0) <= m13_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0);
  M13_AXI_awvalid <= m13_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M13_AXI_bready <= m13_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M13_AXI_rready <= m13_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M13_AXI_wdata(31 downto 0) <= m13_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M13_AXI_wstrb(3 downto 0) <= m13_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M13_AXI_wvalid <= m13_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  M14_ACLK_1 <= M14_ACLK;
  M14_ARESETN_1 <= M14_ARESETN;
  M14_AXI_araddr(39 downto 0) <= m14_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0);
  M14_AXI_arvalid <= m14_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID;
  M14_AXI_awaddr(39 downto 0) <= m14_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0);
  M14_AXI_awvalid <= m14_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID;
  M14_AXI_bready <= m14_couplers_to_AXI_MAIN_INTERCONNECT_BREADY;
  M14_AXI_rready <= m14_couplers_to_AXI_MAIN_INTERCONNECT_RREADY;
  M14_AXI_wdata(31 downto 0) <= m14_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0);
  M14_AXI_wstrb(3 downto 0) <= m14_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0);
  M14_AXI_wvalid <= m14_couplers_to_AXI_MAIN_INTERCONNECT_WVALID;
  S00_ACLK_1 <= S00_ACLK;
  S00_ARESETN_1 <= S00_ARESETN;
  S00_AXI_arready <= AXI_MAIN_INTERCONNECT_to_s00_couplers_ARREADY;
  S00_AXI_awready <= AXI_MAIN_INTERCONNECT_to_s00_couplers_AWREADY;
  S00_AXI_bid(16 downto 0) <= AXI_MAIN_INTERCONNECT_to_s00_couplers_BID(16 downto 0);
  S00_AXI_bresp(1 downto 0) <= AXI_MAIN_INTERCONNECT_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid <= AXI_MAIN_INTERCONNECT_to_s00_couplers_BVALID;
  S00_AXI_rdata(31 downto 0) <= AXI_MAIN_INTERCONNECT_to_s00_couplers_RDATA(31 downto 0);
  S00_AXI_rid(16 downto 0) <= AXI_MAIN_INTERCONNECT_to_s00_couplers_RID(16 downto 0);
  S00_AXI_rlast <= AXI_MAIN_INTERCONNECT_to_s00_couplers_RLAST;
  S00_AXI_rresp(1 downto 0) <= AXI_MAIN_INTERCONNECT_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid <= AXI_MAIN_INTERCONNECT_to_s00_couplers_RVALID;
  S00_AXI_wready <= AXI_MAIN_INTERCONNECT_to_s00_couplers_WREADY;
  S01_ACLK_1 <= S01_ACLK;
  S01_ARESETN_1 <= S01_ARESETN;
  S01_AXI_arready <= AXI_MAIN_INTERCONNECT_to_s01_couplers_ARREADY;
  S01_AXI_awready <= AXI_MAIN_INTERCONNECT_to_s01_couplers_AWREADY;
  S01_AXI_bresp(1 downto 0) <= AXI_MAIN_INTERCONNECT_to_s01_couplers_BRESP(1 downto 0);
  S01_AXI_bvalid <= AXI_MAIN_INTERCONNECT_to_s01_couplers_BVALID;
  S01_AXI_rdata(31 downto 0) <= AXI_MAIN_INTERCONNECT_to_s01_couplers_RDATA(31 downto 0);
  S01_AXI_rresp(1 downto 0) <= AXI_MAIN_INTERCONNECT_to_s01_couplers_RRESP(1 downto 0);
  S01_AXI_rvalid <= AXI_MAIN_INTERCONNECT_to_s01_couplers_RVALID;
  S01_AXI_wready <= AXI_MAIN_INTERCONNECT_to_s01_couplers_WREADY;
  m00_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M00_AXI_arready;
  m00_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M00_AXI_awready;
  m00_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M00_AXI_bvalid;
  m00_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M00_AXI_rvalid;
  m00_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M00_AXI_wready;
  m01_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M01_AXI_arready;
  m01_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M01_AXI_awready;
  m01_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M01_AXI_bvalid;
  m01_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M01_AXI_rvalid;
  m01_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M01_AXI_wready;
  m02_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M02_AXI_arready;
  m02_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M02_AXI_awready;
  m02_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M02_AXI_bvalid;
  m02_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M02_AXI_rvalid;
  m02_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M02_AXI_wready;
  m03_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M03_AXI_arready;
  m03_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M03_AXI_awready;
  m03_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M03_AXI_wready;
  m04_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M04_AXI_arready;
  m04_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M04_AXI_awready;
  m04_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M04_AXI_wready;
  m05_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY(0) <= M05_AXI_arready(0);
  m05_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY(0) <= M05_AXI_awready(0);
  m05_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_AXI_MAIN_INTERCONNECT_BVALID(0) <= M05_AXI_bvalid(0);
  m05_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_AXI_MAIN_INTERCONNECT_RLAST(0) <= M05_AXI_rlast(0);
  m05_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_AXI_MAIN_INTERCONNECT_RVALID(0) <= M05_AXI_rvalid(0);
  m05_couplers_to_AXI_MAIN_INTERCONNECT_WREADY(0) <= M05_AXI_wready(0);
  m06_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M06_AXI_arready;
  m06_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M06_AXI_awready;
  m06_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M06_AXI_bvalid;
  m06_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M06_AXI_rvalid;
  m06_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M06_AXI_wready;
  m07_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M07_AXI_arready;
  m07_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M07_AXI_awready;
  m07_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M07_AXI_bresp(1 downto 0);
  m07_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M07_AXI_bvalid;
  m07_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M07_AXI_rdata(31 downto 0);
  m07_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M07_AXI_rresp(1 downto 0);
  m07_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M07_AXI_rvalid;
  m07_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M07_AXI_wready;
  m08_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M08_AXI_arready;
  m08_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M08_AXI_awready;
  m08_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M08_AXI_bresp(1 downto 0);
  m08_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M08_AXI_bvalid;
  m08_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M08_AXI_rdata(31 downto 0);
  m08_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M08_AXI_rresp(1 downto 0);
  m08_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M08_AXI_rvalid;
  m08_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M08_AXI_wready;
  m09_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M09_AXI_arready;
  m09_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M09_AXI_awready;
  m09_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M09_AXI_bresp(1 downto 0);
  m09_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M09_AXI_bvalid;
  m09_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M09_AXI_rdata(31 downto 0);
  m09_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M09_AXI_rresp(1 downto 0);
  m09_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M09_AXI_rvalid;
  m09_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M09_AXI_wready;
  m10_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M10_AXI_arready;
  m10_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M10_AXI_awready;
  m10_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M10_AXI_bresp(1 downto 0);
  m10_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M10_AXI_bvalid;
  m10_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M10_AXI_rdata(31 downto 0);
  m10_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M10_AXI_rresp(1 downto 0);
  m10_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M10_AXI_rvalid;
  m10_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M10_AXI_wready;
  m11_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M11_AXI_arready;
  m11_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M11_AXI_awready;
  m11_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M11_AXI_bresp(1 downto 0);
  m11_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M11_AXI_bvalid;
  m11_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M11_AXI_rdata(31 downto 0);
  m11_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M11_AXI_rresp(1 downto 0);
  m11_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M11_AXI_rvalid;
  m11_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M11_AXI_wready;
  m12_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M12_AXI_arready;
  m12_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M12_AXI_awready;
  m12_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M12_AXI_bresp(1 downto 0);
  m12_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M12_AXI_bvalid;
  m12_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M12_AXI_rdata(31 downto 0);
  m12_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M12_AXI_rresp(1 downto 0);
  m12_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M12_AXI_rvalid;
  m12_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M12_AXI_wready;
  m13_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M13_AXI_arready;
  m13_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M13_AXI_awready;
  m13_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M13_AXI_bresp(1 downto 0);
  m13_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M13_AXI_bvalid;
  m13_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M13_AXI_rdata(31 downto 0);
  m13_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M13_AXI_rresp(1 downto 0);
  m13_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M13_AXI_rvalid;
  m13_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M13_AXI_wready;
  m14_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY <= M14_AXI_arready;
  m14_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY <= M14_AXI_awready;
  m14_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0) <= M14_AXI_bresp(1 downto 0);
  m14_couplers_to_AXI_MAIN_INTERCONNECT_BVALID <= M14_AXI_bvalid;
  m14_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0) <= M14_AXI_rdata(31 downto 0);
  m14_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0) <= M14_AXI_rresp(1 downto 0);
  m14_couplers_to_AXI_MAIN_INTERCONNECT_RVALID <= M14_AXI_rvalid;
  m14_couplers_to_AXI_MAIN_INTERCONNECT_WREADY <= M14_AXI_wready;
m00_couplers: entity work.m00_couplers_imp_8LAE4E
     port map (
      M_ACLK => M00_ACLK_1,
      M_ARESETN => M00_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m00_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arready => m00_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m00_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m00_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awready => m00_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m00_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m00_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m00_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m00_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m00_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m00_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m00_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m00_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m00_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m00_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m00_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m00_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => xbar_to_m00_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m00_couplers_ARREGION(3 downto 0),
      S_AXI_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => xbar_to_m00_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m00_couplers_AWREGION(3 downto 0),
      S_AXI_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bready => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m00_couplers_RLAST,
      S_AXI_rready => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wlast => xbar_to_m00_couplers_WLAST(0),
      S_AXI_wready => xbar_to_m00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => xbar_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_16JEVGD
     port map (
      M_ACLK => M01_ACLK_1,
      M_ARESETN => M01_ARESETN_1,
      M_AXI_araddr(11 downto 0) => m01_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(11 downto 0),
      M_AXI_arready => m01_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m01_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(11 downto 0) => m01_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(11 downto 0),
      M_AXI_awready => m01_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m01_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m01_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m01_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m01_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m01_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m01_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m01_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m01_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m01_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m01_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m01_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      S_AXI_arburst(1 downto 0) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      S_AXI_arcache(3 downto 0) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      S_AXI_arlen(7 downto 0) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      S_AXI_arlock(0) => xbar_to_m01_couplers_ARLOCK(1),
      S_AXI_arprot(2 downto 0) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      S_AXI_arqos(3 downto 0) => xbar_to_m01_couplers_ARQOS(7 downto 4),
      S_AXI_arready => xbar_to_m01_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m01_couplers_ARREGION(7 downto 4),
      S_AXI_arsize(2 downto 0) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      S_AXI_arvalid => xbar_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      S_AXI_awburst(1 downto 0) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      S_AXI_awcache(3 downto 0) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      S_AXI_awlen(7 downto 0) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      S_AXI_awlock(0) => xbar_to_m01_couplers_AWLOCK(1),
      S_AXI_awprot(2 downto 0) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      S_AXI_awqos(3 downto 0) => xbar_to_m01_couplers_AWQOS(7 downto 4),
      S_AXI_awready => xbar_to_m01_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m01_couplers_AWREGION(7 downto 4),
      S_AXI_awsize(2 downto 0) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      S_AXI_awvalid => xbar_to_m01_couplers_AWVALID(1),
      S_AXI_bready => xbar_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m01_couplers_RLAST,
      S_AXI_rready => xbar_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wlast => xbar_to_m01_couplers_WLAST(1),
      S_AXI_wready => xbar_to_m01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => xbar_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_1K9LYD5
     port map (
      M_ACLK => M02_ACLK_1,
      M_ARESETN => M02_ARESETN_1,
      M_AXI_araddr(11 downto 0) => m02_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(11 downto 0),
      M_AXI_arready => m02_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m02_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(11 downto 0) => m02_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(11 downto 0),
      M_AXI_awready => m02_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m02_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m02_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m02_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m02_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m02_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m02_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m02_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m02_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m02_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m02_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m02_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      S_AXI_arburst(1 downto 0) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      S_AXI_arcache(3 downto 0) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      S_AXI_arlen(7 downto 0) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      S_AXI_arlock(0) => xbar_to_m02_couplers_ARLOCK(2),
      S_AXI_arprot(2 downto 0) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arqos(3 downto 0) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      S_AXI_arready => xbar_to_m02_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      S_AXI_arsize(2 downto 0) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      S_AXI_arvalid => xbar_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      S_AXI_awburst(1 downto 0) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      S_AXI_awcache(3 downto 0) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      S_AXI_awlen(7 downto 0) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      S_AXI_awlock(0) => xbar_to_m02_couplers_AWLOCK(2),
      S_AXI_awprot(2 downto 0) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awqos(3 downto 0) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      S_AXI_awready => xbar_to_m02_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      S_AXI_awsize(2 downto 0) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      S_AXI_awvalid => xbar_to_m02_couplers_AWVALID(2),
      S_AXI_bready => xbar_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m02_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m02_couplers_RLAST,
      S_AXI_rready => xbar_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m02_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wlast => xbar_to_m02_couplers_WLAST(2),
      S_AXI_wready => xbar_to_m02_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => xbar_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_LHDOCA
     port map (
      M_ACLK => M03_ACLK_1,
      M_ARESETN => M03_ARESETN_1,
      M_AXI_araddr(11 downto 0) => m03_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(11 downto 0),
      M_AXI_arready => m03_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m03_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(11 downto 0) => m03_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(11 downto 0),
      M_AXI_awready => m03_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m03_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m03_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m03_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m03_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m03_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m03_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m03_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      S_AXI_arburst(1 downto 0) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      S_AXI_arcache(3 downto 0) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      S_AXI_arlen(7 downto 0) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      S_AXI_arlock(0) => xbar_to_m03_couplers_ARLOCK(3),
      S_AXI_arprot(2 downto 0) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arqos(3 downto 0) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      S_AXI_arready => xbar_to_m03_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      S_AXI_arsize(2 downto 0) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      S_AXI_arvalid => xbar_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      S_AXI_awburst(1 downto 0) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      S_AXI_awcache(3 downto 0) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      S_AXI_awlen(7 downto 0) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      S_AXI_awlock(0) => xbar_to_m03_couplers_AWLOCK(3),
      S_AXI_awprot(2 downto 0) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awqos(3 downto 0) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      S_AXI_awready => xbar_to_m03_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      S_AXI_awsize(2 downto 0) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      S_AXI_awvalid => xbar_to_m03_couplers_AWVALID(3),
      S_AXI_bready => xbar_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m03_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m03_couplers_RLAST,
      S_AXI_rready => xbar_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m03_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wlast => xbar_to_m03_couplers_WLAST(3),
      S_AXI_wready => xbar_to_m03_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => xbar_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_UIPE0H
     port map (
      M_ACLK => M04_ACLK_1,
      M_ARESETN => M04_ARESETN_1,
      M_AXI_araddr(11 downto 0) => m04_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(11 downto 0),
      M_AXI_arready => m04_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m04_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(11 downto 0) => m04_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(11 downto 0),
      M_AXI_awready => m04_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m04_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m04_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      S_AXI_arburst(1 downto 0) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      S_AXI_arcache(3 downto 0) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      S_AXI_arlen(7 downto 0) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      S_AXI_arlock(0) => xbar_to_m04_couplers_ARLOCK(4),
      S_AXI_arprot(2 downto 0) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arqos(3 downto 0) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      S_AXI_arready => xbar_to_m04_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      S_AXI_arsize(2 downto 0) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      S_AXI_arvalid => xbar_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      S_AXI_awburst(1 downto 0) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      S_AXI_awcache(3 downto 0) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      S_AXI_awlen(7 downto 0) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      S_AXI_awlock(0) => xbar_to_m04_couplers_AWLOCK(4),
      S_AXI_awprot(2 downto 0) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awqos(3 downto 0) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      S_AXI_awready => xbar_to_m04_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      S_AXI_awsize(2 downto 0) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      S_AXI_awvalid => xbar_to_m04_couplers_AWVALID(4),
      S_AXI_bready => xbar_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => xbar_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m04_couplers_RLAST,
      S_AXI_rready => xbar_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => xbar_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wlast => xbar_to_m04_couplers_WLAST(4),
      S_AXI_wready => xbar_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => xbar_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_1T0T2LU
     port map (
      M_ACLK => M05_ACLK_1,
      M_ARESETN => M05_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARLEN(7 downto 0),
      M_AXI_arlock(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARQOS(3 downto 0),
      M_AXI_arready(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY(0),
      M_AXI_arsize(2 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARUSER(15 downto 0),
      M_AXI_arvalid(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWLEN(7 downto 0),
      M_AXI_awlock(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWQOS(3 downto 0),
      M_AXI_awready(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY(0),
      M_AXI_awsize(2 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWUSER(15 downto 0),
      M_AXI_awvalid(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID(0),
      M_AXI_bready(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_BREADY(0),
      M_AXI_bresp(1 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_BVALID(0),
      M_AXI_rdata(31 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rlast(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_RLAST(0),
      M_AXI_rready(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_RREADY(0),
      M_AXI_rresp(1 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_RVALID(0),
      M_AXI_wdata(31 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wlast(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_WLAST(0),
      M_AXI_wready(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m05_couplers_to_AXI_MAIN_INTERCONNECT_WVALID(0),
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m05_couplers_ARADDR(239 downto 200),
      S_AXI_arburst(1 downto 0) => xbar_to_m05_couplers_ARBURST(11 downto 10),
      S_AXI_arcache(3 downto 0) => xbar_to_m05_couplers_ARCACHE(23 downto 20),
      S_AXI_arlen(7 downto 0) => xbar_to_m05_couplers_ARLEN(47 downto 40),
      S_AXI_arlock(0) => xbar_to_m05_couplers_ARLOCK(5),
      S_AXI_arprot(2 downto 0) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arqos(3 downto 0) => xbar_to_m05_couplers_ARQOS(23 downto 20),
      S_AXI_arready(0) => xbar_to_m05_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => xbar_to_m05_couplers_ARSIZE(17 downto 15),
      S_AXI_aruser(15 downto 0) => xbar_to_m05_couplers_ARUSER(95 downto 80),
      S_AXI_arvalid(0) => xbar_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => xbar_to_m05_couplers_AWADDR(239 downto 200),
      S_AXI_awburst(1 downto 0) => xbar_to_m05_couplers_AWBURST(11 downto 10),
      S_AXI_awcache(3 downto 0) => xbar_to_m05_couplers_AWCACHE(23 downto 20),
      S_AXI_awlen(7 downto 0) => xbar_to_m05_couplers_AWLEN(47 downto 40),
      S_AXI_awlock(0) => xbar_to_m05_couplers_AWLOCK(5),
      S_AXI_awprot(2 downto 0) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awqos(3 downto 0) => xbar_to_m05_couplers_AWQOS(23 downto 20),
      S_AXI_awready(0) => xbar_to_m05_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => xbar_to_m05_couplers_AWSIZE(17 downto 15),
      S_AXI_awuser(15 downto 0) => xbar_to_m05_couplers_AWUSER(95 downto 80),
      S_AXI_awvalid(0) => xbar_to_m05_couplers_AWVALID(5),
      S_AXI_bready(0) => xbar_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => xbar_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m05_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rlast(0) => xbar_to_m05_couplers_RLAST(0),
      S_AXI_rready(0) => xbar_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => xbar_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m05_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wlast(0) => xbar_to_m05_couplers_WLAST(5),
      S_AXI_wready(0) => xbar_to_m05_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid(0) => xbar_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_1FJHGQE
     port map (
      M_ACLK => M06_ACLK_1,
      M_ARESETN => M06_ARESETN_1,
      M_AXI_araddr(12 downto 0) => m06_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(12 downto 0),
      M_AXI_arready => m06_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m06_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(12 downto 0) => m06_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(12 downto 0),
      M_AXI_awready => m06_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m06_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m06_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m06_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m06_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m06_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m06_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m06_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m06_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m06_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m06_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m06_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m06_couplers_ARADDR(279 downto 240),
      S_AXI_arburst(1 downto 0) => xbar_to_m06_couplers_ARBURST(13 downto 12),
      S_AXI_arcache(3 downto 0) => xbar_to_m06_couplers_ARCACHE(27 downto 24),
      S_AXI_arlen(7 downto 0) => xbar_to_m06_couplers_ARLEN(55 downto 48),
      S_AXI_arlock(0) => xbar_to_m06_couplers_ARLOCK(6),
      S_AXI_arprot(2 downto 0) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      S_AXI_arqos(3 downto 0) => xbar_to_m06_couplers_ARQOS(27 downto 24),
      S_AXI_arready => xbar_to_m06_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m06_couplers_ARREGION(27 downto 24),
      S_AXI_arsize(2 downto 0) => xbar_to_m06_couplers_ARSIZE(20 downto 18),
      S_AXI_arvalid => xbar_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => xbar_to_m06_couplers_AWADDR(279 downto 240),
      S_AXI_awburst(1 downto 0) => xbar_to_m06_couplers_AWBURST(13 downto 12),
      S_AXI_awcache(3 downto 0) => xbar_to_m06_couplers_AWCACHE(27 downto 24),
      S_AXI_awlen(7 downto 0) => xbar_to_m06_couplers_AWLEN(55 downto 48),
      S_AXI_awlock(0) => xbar_to_m06_couplers_AWLOCK(6),
      S_AXI_awprot(2 downto 0) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      S_AXI_awqos(3 downto 0) => xbar_to_m06_couplers_AWQOS(27 downto 24),
      S_AXI_awready => xbar_to_m06_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m06_couplers_AWREGION(27 downto 24),
      S_AXI_awsize(2 downto 0) => xbar_to_m06_couplers_AWSIZE(20 downto 18),
      S_AXI_awvalid => xbar_to_m06_couplers_AWVALID(6),
      S_AXI_bready => xbar_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => xbar_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m06_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m06_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m06_couplers_RLAST,
      S_AXI_rready => xbar_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => xbar_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m06_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m06_couplers_WDATA(223 downto 192),
      S_AXI_wlast => xbar_to_m06_couplers_WLAST(6),
      S_AXI_wready => xbar_to_m06_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m06_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid => xbar_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_HB8DRP
     port map (
      M_ACLK => M07_ACLK_1,
      M_ARESETN => M07_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m07_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arready => m07_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m07_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m07_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awready => m07_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m07_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m07_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m07_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m07_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m07_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m07_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m07_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m07_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m07_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m07_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m07_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m07_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m07_couplers_ARADDR(319 downto 280),
      S_AXI_arburst(1 downto 0) => xbar_to_m07_couplers_ARBURST(15 downto 14),
      S_AXI_arcache(3 downto 0) => xbar_to_m07_couplers_ARCACHE(31 downto 28),
      S_AXI_arlen(7 downto 0) => xbar_to_m07_couplers_ARLEN(63 downto 56),
      S_AXI_arlock(0) => xbar_to_m07_couplers_ARLOCK(7),
      S_AXI_arprot(2 downto 0) => xbar_to_m07_couplers_ARPROT(23 downto 21),
      S_AXI_arqos(3 downto 0) => xbar_to_m07_couplers_ARQOS(31 downto 28),
      S_AXI_arready => xbar_to_m07_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m07_couplers_ARREGION(31 downto 28),
      S_AXI_arsize(2 downto 0) => xbar_to_m07_couplers_ARSIZE(23 downto 21),
      S_AXI_arvalid => xbar_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr(39 downto 0) => xbar_to_m07_couplers_AWADDR(319 downto 280),
      S_AXI_awburst(1 downto 0) => xbar_to_m07_couplers_AWBURST(15 downto 14),
      S_AXI_awcache(3 downto 0) => xbar_to_m07_couplers_AWCACHE(31 downto 28),
      S_AXI_awlen(7 downto 0) => xbar_to_m07_couplers_AWLEN(63 downto 56),
      S_AXI_awlock(0) => xbar_to_m07_couplers_AWLOCK(7),
      S_AXI_awprot(2 downto 0) => xbar_to_m07_couplers_AWPROT(23 downto 21),
      S_AXI_awqos(3 downto 0) => xbar_to_m07_couplers_AWQOS(31 downto 28),
      S_AXI_awready => xbar_to_m07_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m07_couplers_AWREGION(31 downto 28),
      S_AXI_awsize(2 downto 0) => xbar_to_m07_couplers_AWSIZE(23 downto 21),
      S_AXI_awvalid => xbar_to_m07_couplers_AWVALID(7),
      S_AXI_bready => xbar_to_m07_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => xbar_to_m07_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m07_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m07_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m07_couplers_RLAST,
      S_AXI_rready => xbar_to_m07_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => xbar_to_m07_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m07_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m07_couplers_WDATA(255 downto 224),
      S_AXI_wlast => xbar_to_m07_couplers_WLAST(7),
      S_AXI_wready => xbar_to_m07_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m07_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid => xbar_to_m07_couplers_WVALID(7)
    );
m08_couplers: entity work.m08_couplers_imp_1X27Q00
     port map (
      M_ACLK => M08_ACLK_1,
      M_ARESETN => M08_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m08_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m08_couplers_to_AXI_MAIN_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arready => m08_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m08_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(31 downto 0) => m08_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m08_couplers_to_AXI_MAIN_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awready => m08_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m08_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m08_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m08_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m08_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m08_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m08_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m08_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m08_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m08_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m08_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m08_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m08_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m08_couplers_ARADDR(359 downto 320),
      S_AXI_arburst(1 downto 0) => xbar_to_m08_couplers_ARBURST(17 downto 16),
      S_AXI_arcache(3 downto 0) => xbar_to_m08_couplers_ARCACHE(35 downto 32),
      S_AXI_arlen(7 downto 0) => xbar_to_m08_couplers_ARLEN(71 downto 64),
      S_AXI_arlock(0) => xbar_to_m08_couplers_ARLOCK(8),
      S_AXI_arprot(2 downto 0) => xbar_to_m08_couplers_ARPROT(26 downto 24),
      S_AXI_arqos(3 downto 0) => xbar_to_m08_couplers_ARQOS(35 downto 32),
      S_AXI_arready => xbar_to_m08_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m08_couplers_ARREGION(35 downto 32),
      S_AXI_arsize(2 downto 0) => xbar_to_m08_couplers_ARSIZE(26 downto 24),
      S_AXI_arvalid => xbar_to_m08_couplers_ARVALID(8),
      S_AXI_awaddr(39 downto 0) => xbar_to_m08_couplers_AWADDR(359 downto 320),
      S_AXI_awburst(1 downto 0) => xbar_to_m08_couplers_AWBURST(17 downto 16),
      S_AXI_awcache(3 downto 0) => xbar_to_m08_couplers_AWCACHE(35 downto 32),
      S_AXI_awlen(7 downto 0) => xbar_to_m08_couplers_AWLEN(71 downto 64),
      S_AXI_awlock(0) => xbar_to_m08_couplers_AWLOCK(8),
      S_AXI_awprot(2 downto 0) => xbar_to_m08_couplers_AWPROT(26 downto 24),
      S_AXI_awqos(3 downto 0) => xbar_to_m08_couplers_AWQOS(35 downto 32),
      S_AXI_awready => xbar_to_m08_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m08_couplers_AWREGION(35 downto 32),
      S_AXI_awsize(2 downto 0) => xbar_to_m08_couplers_AWSIZE(26 downto 24),
      S_AXI_awvalid => xbar_to_m08_couplers_AWVALID(8),
      S_AXI_bready => xbar_to_m08_couplers_BREADY(8),
      S_AXI_bresp(1 downto 0) => xbar_to_m08_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m08_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m08_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m08_couplers_RLAST,
      S_AXI_rready => xbar_to_m08_couplers_RREADY(8),
      S_AXI_rresp(1 downto 0) => xbar_to_m08_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m08_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m08_couplers_WDATA(287 downto 256),
      S_AXI_wlast => xbar_to_m08_couplers_WLAST(8),
      S_AXI_wready => xbar_to_m08_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m08_couplers_WSTRB(35 downto 32),
      S_AXI_wvalid => xbar_to_m08_couplers_WVALID(8)
    );
m09_couplers: entity work.m09_couplers_imp_ZB2O83
     port map (
      M_ACLK => M09_ACLK_1,
      M_ARESETN => M09_ARESETN_1,
      M_AXI_araddr(31 downto 0) => m09_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(31 downto 0),
      M_AXI_arprot(2 downto 0) => m09_couplers_to_AXI_MAIN_INTERCONNECT_ARPROT(2 downto 0),
      M_AXI_arready => m09_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m09_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(31 downto 0) => m09_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(31 downto 0),
      M_AXI_awprot(2 downto 0) => m09_couplers_to_AXI_MAIN_INTERCONNECT_AWPROT(2 downto 0),
      M_AXI_awready => m09_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m09_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m09_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m09_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m09_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m09_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m09_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m09_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m09_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m09_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m09_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m09_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m09_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m09_couplers_ARADDR(399 downto 360),
      S_AXI_arburst(1 downto 0) => xbar_to_m09_couplers_ARBURST(19 downto 18),
      S_AXI_arcache(3 downto 0) => xbar_to_m09_couplers_ARCACHE(39 downto 36),
      S_AXI_arlen(7 downto 0) => xbar_to_m09_couplers_ARLEN(79 downto 72),
      S_AXI_arlock(0) => xbar_to_m09_couplers_ARLOCK(9),
      S_AXI_arprot(2 downto 0) => xbar_to_m09_couplers_ARPROT(29 downto 27),
      S_AXI_arqos(3 downto 0) => xbar_to_m09_couplers_ARQOS(39 downto 36),
      S_AXI_arready => xbar_to_m09_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m09_couplers_ARREGION(39 downto 36),
      S_AXI_arsize(2 downto 0) => xbar_to_m09_couplers_ARSIZE(29 downto 27),
      S_AXI_arvalid => xbar_to_m09_couplers_ARVALID(9),
      S_AXI_awaddr(39 downto 0) => xbar_to_m09_couplers_AWADDR(399 downto 360),
      S_AXI_awburst(1 downto 0) => xbar_to_m09_couplers_AWBURST(19 downto 18),
      S_AXI_awcache(3 downto 0) => xbar_to_m09_couplers_AWCACHE(39 downto 36),
      S_AXI_awlen(7 downto 0) => xbar_to_m09_couplers_AWLEN(79 downto 72),
      S_AXI_awlock(0) => xbar_to_m09_couplers_AWLOCK(9),
      S_AXI_awprot(2 downto 0) => xbar_to_m09_couplers_AWPROT(29 downto 27),
      S_AXI_awqos(3 downto 0) => xbar_to_m09_couplers_AWQOS(39 downto 36),
      S_AXI_awready => xbar_to_m09_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m09_couplers_AWREGION(39 downto 36),
      S_AXI_awsize(2 downto 0) => xbar_to_m09_couplers_AWSIZE(29 downto 27),
      S_AXI_awvalid => xbar_to_m09_couplers_AWVALID(9),
      S_AXI_bready => xbar_to_m09_couplers_BREADY(9),
      S_AXI_bresp(1 downto 0) => xbar_to_m09_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m09_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m09_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m09_couplers_RLAST,
      S_AXI_rready => xbar_to_m09_couplers_RREADY(9),
      S_AXI_rresp(1 downto 0) => xbar_to_m09_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m09_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m09_couplers_WDATA(319 downto 288),
      S_AXI_wlast => xbar_to_m09_couplers_WLAST(9),
      S_AXI_wready => xbar_to_m09_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m09_couplers_WSTRB(39 downto 36),
      S_AXI_wvalid => xbar_to_m09_couplers_WVALID(9)
    );
m10_couplers: entity work.m10_couplers_imp_1V1OKRJ
     port map (
      M_ACLK => M10_ACLK_1,
      M_ARESETN => M10_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m10_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arready => m10_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m10_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m10_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awready => m10_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m10_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m10_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m10_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m10_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m10_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m10_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m10_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m10_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m10_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m10_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m10_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m10_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m10_couplers_ARADDR(439 downto 400),
      S_AXI_arburst(1 downto 0) => xbar_to_m10_couplers_ARBURST(21 downto 20),
      S_AXI_arcache(3 downto 0) => xbar_to_m10_couplers_ARCACHE(43 downto 40),
      S_AXI_arlen(7 downto 0) => xbar_to_m10_couplers_ARLEN(87 downto 80),
      S_AXI_arlock(0) => xbar_to_m10_couplers_ARLOCK(10),
      S_AXI_arprot(2 downto 0) => xbar_to_m10_couplers_ARPROT(32 downto 30),
      S_AXI_arqos(3 downto 0) => xbar_to_m10_couplers_ARQOS(43 downto 40),
      S_AXI_arready => xbar_to_m10_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m10_couplers_ARREGION(43 downto 40),
      S_AXI_arsize(2 downto 0) => xbar_to_m10_couplers_ARSIZE(32 downto 30),
      S_AXI_arvalid => xbar_to_m10_couplers_ARVALID(10),
      S_AXI_awaddr(39 downto 0) => xbar_to_m10_couplers_AWADDR(439 downto 400),
      S_AXI_awburst(1 downto 0) => xbar_to_m10_couplers_AWBURST(21 downto 20),
      S_AXI_awcache(3 downto 0) => xbar_to_m10_couplers_AWCACHE(43 downto 40),
      S_AXI_awlen(7 downto 0) => xbar_to_m10_couplers_AWLEN(87 downto 80),
      S_AXI_awlock(0) => xbar_to_m10_couplers_AWLOCK(10),
      S_AXI_awprot(2 downto 0) => xbar_to_m10_couplers_AWPROT(32 downto 30),
      S_AXI_awqos(3 downto 0) => xbar_to_m10_couplers_AWQOS(43 downto 40),
      S_AXI_awready => xbar_to_m10_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m10_couplers_AWREGION(43 downto 40),
      S_AXI_awsize(2 downto 0) => xbar_to_m10_couplers_AWSIZE(32 downto 30),
      S_AXI_awvalid => xbar_to_m10_couplers_AWVALID(10),
      S_AXI_bready => xbar_to_m10_couplers_BREADY(10),
      S_AXI_bresp(1 downto 0) => xbar_to_m10_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m10_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m10_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m10_couplers_RLAST,
      S_AXI_rready => xbar_to_m10_couplers_RREADY(10),
      S_AXI_rresp(1 downto 0) => xbar_to_m10_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m10_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m10_couplers_WDATA(351 downto 320),
      S_AXI_wlast => xbar_to_m10_couplers_WLAST(10),
      S_AXI_wready => xbar_to_m10_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m10_couplers_WSTRB(43 downto 40),
      S_AXI_wvalid => xbar_to_m10_couplers_WVALID(10)
    );
m11_couplers: entity work.m11_couplers_imp_WQRZOC
     port map (
      M_ACLK => M11_ACLK_1,
      M_ARESETN => M11_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m11_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arready => m11_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m11_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m11_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awready => m11_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m11_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m11_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m11_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m11_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m11_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m11_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m11_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m11_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m11_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m11_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m11_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m11_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m11_couplers_ARADDR(479 downto 440),
      S_AXI_arburst(1 downto 0) => xbar_to_m11_couplers_ARBURST(23 downto 22),
      S_AXI_arcache(3 downto 0) => xbar_to_m11_couplers_ARCACHE(47 downto 44),
      S_AXI_arlen(7 downto 0) => xbar_to_m11_couplers_ARLEN(95 downto 88),
      S_AXI_arlock(0) => xbar_to_m11_couplers_ARLOCK(11),
      S_AXI_arprot(2 downto 0) => xbar_to_m11_couplers_ARPROT(35 downto 33),
      S_AXI_arqos(3 downto 0) => xbar_to_m11_couplers_ARQOS(47 downto 44),
      S_AXI_arready => xbar_to_m11_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m11_couplers_ARREGION(47 downto 44),
      S_AXI_arsize(2 downto 0) => xbar_to_m11_couplers_ARSIZE(35 downto 33),
      S_AXI_arvalid => xbar_to_m11_couplers_ARVALID(11),
      S_AXI_awaddr(39 downto 0) => xbar_to_m11_couplers_AWADDR(479 downto 440),
      S_AXI_awburst(1 downto 0) => xbar_to_m11_couplers_AWBURST(23 downto 22),
      S_AXI_awcache(3 downto 0) => xbar_to_m11_couplers_AWCACHE(47 downto 44),
      S_AXI_awlen(7 downto 0) => xbar_to_m11_couplers_AWLEN(95 downto 88),
      S_AXI_awlock(0) => xbar_to_m11_couplers_AWLOCK(11),
      S_AXI_awprot(2 downto 0) => xbar_to_m11_couplers_AWPROT(35 downto 33),
      S_AXI_awqos(3 downto 0) => xbar_to_m11_couplers_AWQOS(47 downto 44),
      S_AXI_awready => xbar_to_m11_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m11_couplers_AWREGION(47 downto 44),
      S_AXI_awsize(2 downto 0) => xbar_to_m11_couplers_AWSIZE(35 downto 33),
      S_AXI_awvalid => xbar_to_m11_couplers_AWVALID(11),
      S_AXI_bready => xbar_to_m11_couplers_BREADY(11),
      S_AXI_bresp(1 downto 0) => xbar_to_m11_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m11_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m11_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m11_couplers_RLAST,
      S_AXI_rready => xbar_to_m11_couplers_RREADY(11),
      S_AXI_rresp(1 downto 0) => xbar_to_m11_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m11_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m11_couplers_WDATA(383 downto 352),
      S_AXI_wlast => xbar_to_m11_couplers_WLAST(11),
      S_AXI_wready => xbar_to_m11_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m11_couplers_WSTRB(47 downto 44),
      S_AXI_wvalid => xbar_to_m11_couplers_WVALID(11)
    );
m12_couplers: entity work.m12_couplers_imp_AFJCGO
     port map (
      M_ACLK => M12_ACLK_1,
      M_ARESETN => M12_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m12_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arready => m12_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m12_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m12_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awready => m12_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m12_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m12_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m12_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m12_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m12_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m12_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m12_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m12_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m12_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m12_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m12_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m12_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m12_couplers_ARADDR(519 downto 480),
      S_AXI_arburst(1 downto 0) => xbar_to_m12_couplers_ARBURST(25 downto 24),
      S_AXI_arcache(3 downto 0) => xbar_to_m12_couplers_ARCACHE(51 downto 48),
      S_AXI_arlen(7 downto 0) => xbar_to_m12_couplers_ARLEN(103 downto 96),
      S_AXI_arlock(0) => xbar_to_m12_couplers_ARLOCK(12),
      S_AXI_arprot(2 downto 0) => xbar_to_m12_couplers_ARPROT(38 downto 36),
      S_AXI_arqos(3 downto 0) => xbar_to_m12_couplers_ARQOS(51 downto 48),
      S_AXI_arready => xbar_to_m12_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m12_couplers_ARREGION(51 downto 48),
      S_AXI_arsize(2 downto 0) => xbar_to_m12_couplers_ARSIZE(38 downto 36),
      S_AXI_arvalid => xbar_to_m12_couplers_ARVALID(12),
      S_AXI_awaddr(39 downto 0) => xbar_to_m12_couplers_AWADDR(519 downto 480),
      S_AXI_awburst(1 downto 0) => xbar_to_m12_couplers_AWBURST(25 downto 24),
      S_AXI_awcache(3 downto 0) => xbar_to_m12_couplers_AWCACHE(51 downto 48),
      S_AXI_awlen(7 downto 0) => xbar_to_m12_couplers_AWLEN(103 downto 96),
      S_AXI_awlock(0) => xbar_to_m12_couplers_AWLOCK(12),
      S_AXI_awprot(2 downto 0) => xbar_to_m12_couplers_AWPROT(38 downto 36),
      S_AXI_awqos(3 downto 0) => xbar_to_m12_couplers_AWQOS(51 downto 48),
      S_AXI_awready => xbar_to_m12_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m12_couplers_AWREGION(51 downto 48),
      S_AXI_awsize(2 downto 0) => xbar_to_m12_couplers_AWSIZE(38 downto 36),
      S_AXI_awvalid => xbar_to_m12_couplers_AWVALID(12),
      S_AXI_bready => xbar_to_m12_couplers_BREADY(12),
      S_AXI_bresp(1 downto 0) => xbar_to_m12_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m12_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m12_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m12_couplers_RLAST,
      S_AXI_rready => xbar_to_m12_couplers_RREADY(12),
      S_AXI_rresp(1 downto 0) => xbar_to_m12_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m12_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m12_couplers_WDATA(415 downto 384),
      S_AXI_wlast => xbar_to_m12_couplers_WLAST(12),
      S_AXI_wready => xbar_to_m12_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m12_couplers_WSTRB(51 downto 48),
      S_AXI_wvalid => xbar_to_m12_couplers_WVALID(12)
    );
m13_couplers: entity work.m13_couplers_imp_190LSIJ
     port map (
      M_ACLK => M13_ACLK_1,
      M_ARESETN => M13_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m13_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arready => m13_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m13_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m13_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awready => m13_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m13_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m13_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m13_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m13_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m13_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m13_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m13_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m13_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m13_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m13_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m13_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m13_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m13_couplers_ARADDR(559 downto 520),
      S_AXI_arburst(1 downto 0) => xbar_to_m13_couplers_ARBURST(27 downto 26),
      S_AXI_arcache(3 downto 0) => xbar_to_m13_couplers_ARCACHE(55 downto 52),
      S_AXI_arlen(7 downto 0) => xbar_to_m13_couplers_ARLEN(111 downto 104),
      S_AXI_arlock(0) => xbar_to_m13_couplers_ARLOCK(13),
      S_AXI_arprot(2 downto 0) => xbar_to_m13_couplers_ARPROT(41 downto 39),
      S_AXI_arqos(3 downto 0) => xbar_to_m13_couplers_ARQOS(55 downto 52),
      S_AXI_arready => xbar_to_m13_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m13_couplers_ARREGION(55 downto 52),
      S_AXI_arsize(2 downto 0) => xbar_to_m13_couplers_ARSIZE(41 downto 39),
      S_AXI_arvalid => xbar_to_m13_couplers_ARVALID(13),
      S_AXI_awaddr(39 downto 0) => xbar_to_m13_couplers_AWADDR(559 downto 520),
      S_AXI_awburst(1 downto 0) => xbar_to_m13_couplers_AWBURST(27 downto 26),
      S_AXI_awcache(3 downto 0) => xbar_to_m13_couplers_AWCACHE(55 downto 52),
      S_AXI_awlen(7 downto 0) => xbar_to_m13_couplers_AWLEN(111 downto 104),
      S_AXI_awlock(0) => xbar_to_m13_couplers_AWLOCK(13),
      S_AXI_awprot(2 downto 0) => xbar_to_m13_couplers_AWPROT(41 downto 39),
      S_AXI_awqos(3 downto 0) => xbar_to_m13_couplers_AWQOS(55 downto 52),
      S_AXI_awready => xbar_to_m13_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m13_couplers_AWREGION(55 downto 52),
      S_AXI_awsize(2 downto 0) => xbar_to_m13_couplers_AWSIZE(41 downto 39),
      S_AXI_awvalid => xbar_to_m13_couplers_AWVALID(13),
      S_AXI_bready => xbar_to_m13_couplers_BREADY(13),
      S_AXI_bresp(1 downto 0) => xbar_to_m13_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m13_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m13_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m13_couplers_RLAST,
      S_AXI_rready => xbar_to_m13_couplers_RREADY(13),
      S_AXI_rresp(1 downto 0) => xbar_to_m13_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m13_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m13_couplers_WDATA(447 downto 416),
      S_AXI_wlast => xbar_to_m13_couplers_WLAST(13),
      S_AXI_wready => xbar_to_m13_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m13_couplers_WSTRB(55 downto 52),
      S_AXI_wvalid => xbar_to_m13_couplers_WVALID(13)
    );
m14_couplers: entity work.m14_couplers_imp_1099234
     port map (
      M_ACLK => M14_ACLK_1,
      M_ARESETN => M14_ARESETN_1,
      M_AXI_araddr(39 downto 0) => m14_couplers_to_AXI_MAIN_INTERCONNECT_ARADDR(39 downto 0),
      M_AXI_arready => m14_couplers_to_AXI_MAIN_INTERCONNECT_ARREADY,
      M_AXI_arvalid => m14_couplers_to_AXI_MAIN_INTERCONNECT_ARVALID,
      M_AXI_awaddr(39 downto 0) => m14_couplers_to_AXI_MAIN_INTERCONNECT_AWADDR(39 downto 0),
      M_AXI_awready => m14_couplers_to_AXI_MAIN_INTERCONNECT_AWREADY,
      M_AXI_awvalid => m14_couplers_to_AXI_MAIN_INTERCONNECT_AWVALID,
      M_AXI_bready => m14_couplers_to_AXI_MAIN_INTERCONNECT_BREADY,
      M_AXI_bresp(1 downto 0) => m14_couplers_to_AXI_MAIN_INTERCONNECT_BRESP(1 downto 0),
      M_AXI_bvalid => m14_couplers_to_AXI_MAIN_INTERCONNECT_BVALID,
      M_AXI_rdata(31 downto 0) => m14_couplers_to_AXI_MAIN_INTERCONNECT_RDATA(31 downto 0),
      M_AXI_rready => m14_couplers_to_AXI_MAIN_INTERCONNECT_RREADY,
      M_AXI_rresp(1 downto 0) => m14_couplers_to_AXI_MAIN_INTERCONNECT_RRESP(1 downto 0),
      M_AXI_rvalid => m14_couplers_to_AXI_MAIN_INTERCONNECT_RVALID,
      M_AXI_wdata(31 downto 0) => m14_couplers_to_AXI_MAIN_INTERCONNECT_WDATA(31 downto 0),
      M_AXI_wready => m14_couplers_to_AXI_MAIN_INTERCONNECT_WREADY,
      M_AXI_wstrb(3 downto 0) => m14_couplers_to_AXI_MAIN_INTERCONNECT_WSTRB(3 downto 0),
      M_AXI_wvalid => m14_couplers_to_AXI_MAIN_INTERCONNECT_WVALID,
      S_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      S_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_m14_couplers_ARADDR(599 downto 560),
      S_AXI_arburst(1 downto 0) => xbar_to_m14_couplers_ARBURST(29 downto 28),
      S_AXI_arcache(3 downto 0) => xbar_to_m14_couplers_ARCACHE(59 downto 56),
      S_AXI_arlen(7 downto 0) => xbar_to_m14_couplers_ARLEN(119 downto 112),
      S_AXI_arlock(0) => xbar_to_m14_couplers_ARLOCK(14),
      S_AXI_arprot(2 downto 0) => xbar_to_m14_couplers_ARPROT(44 downto 42),
      S_AXI_arqos(3 downto 0) => xbar_to_m14_couplers_ARQOS(59 downto 56),
      S_AXI_arready => xbar_to_m14_couplers_ARREADY,
      S_AXI_arregion(3 downto 0) => xbar_to_m14_couplers_ARREGION(59 downto 56),
      S_AXI_arsize(2 downto 0) => xbar_to_m14_couplers_ARSIZE(44 downto 42),
      S_AXI_arvalid => xbar_to_m14_couplers_ARVALID(14),
      S_AXI_awaddr(39 downto 0) => xbar_to_m14_couplers_AWADDR(599 downto 560),
      S_AXI_awburst(1 downto 0) => xbar_to_m14_couplers_AWBURST(29 downto 28),
      S_AXI_awcache(3 downto 0) => xbar_to_m14_couplers_AWCACHE(59 downto 56),
      S_AXI_awlen(7 downto 0) => xbar_to_m14_couplers_AWLEN(119 downto 112),
      S_AXI_awlock(0) => xbar_to_m14_couplers_AWLOCK(14),
      S_AXI_awprot(2 downto 0) => xbar_to_m14_couplers_AWPROT(44 downto 42),
      S_AXI_awqos(3 downto 0) => xbar_to_m14_couplers_AWQOS(59 downto 56),
      S_AXI_awready => xbar_to_m14_couplers_AWREADY,
      S_AXI_awregion(3 downto 0) => xbar_to_m14_couplers_AWREGION(59 downto 56),
      S_AXI_awsize(2 downto 0) => xbar_to_m14_couplers_AWSIZE(44 downto 42),
      S_AXI_awvalid => xbar_to_m14_couplers_AWVALID(14),
      S_AXI_bready => xbar_to_m14_couplers_BREADY(14),
      S_AXI_bresp(1 downto 0) => xbar_to_m14_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => xbar_to_m14_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => xbar_to_m14_couplers_RDATA(31 downto 0),
      S_AXI_rlast => xbar_to_m14_couplers_RLAST,
      S_AXI_rready => xbar_to_m14_couplers_RREADY(14),
      S_AXI_rresp(1 downto 0) => xbar_to_m14_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => xbar_to_m14_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => xbar_to_m14_couplers_WDATA(479 downto 448),
      S_AXI_wlast => xbar_to_m14_couplers_WLAST(14),
      S_AXI_wready => xbar_to_m14_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => xbar_to_m14_couplers_WSTRB(59 downto 56),
      S_AXI_wvalid => xbar_to_m14_couplers_WVALID(14)
    );
s00_couplers: entity work.s00_couplers_imp_16O51LU
     port map (
      M_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      M_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      M_AXI_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      M_AXI_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      M_AXI_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      M_AXI_arvalid => s00_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      M_AXI_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      M_AXI_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      M_AXI_awvalid => s00_couplers_to_xbar_AWVALID,
      M_AXI_bid(16 downto 0) => s00_couplers_to_xbar_BID(16 downto 0),
      M_AXI_bready => s00_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rid(16 downto 0) => s00_couplers_to_xbar_RID(16 downto 0),
      M_AXI_rlast => s00_couplers_to_xbar_RLAST(0),
      M_AXI_rready => s00_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wlast => s00_couplers_to_xbar_WLAST,
      M_AXI_wready => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s00_couplers_to_xbar_WVALID,
      S_ACLK => S00_ACLK_1,
      S_ARESETN => S00_ARESETN_1,
      S_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_aruser(15 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARUSER(15 downto 0),
      S_AXI_arvalid => AXI_MAIN_INTERCONNECT_to_s00_couplers_ARVALID,
      S_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awuser(15 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWUSER(15 downto 0),
      S_AXI_awvalid => AXI_MAIN_INTERCONNECT_to_s00_couplers_AWVALID,
      S_AXI_bid(16 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_BID(16 downto 0),
      S_AXI_bready => AXI_MAIN_INTERCONNECT_to_s00_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => AXI_MAIN_INTERCONNECT_to_s00_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_RDATA(31 downto 0),
      S_AXI_rid(16 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_RID(16 downto 0),
      S_AXI_rlast => AXI_MAIN_INTERCONNECT_to_s00_couplers_RLAST,
      S_AXI_rready => AXI_MAIN_INTERCONNECT_to_s00_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => AXI_MAIN_INTERCONNECT_to_s00_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_WDATA(31 downto 0),
      S_AXI_wlast => AXI_MAIN_INTERCONNECT_to_s00_couplers_WLAST,
      S_AXI_wready => AXI_MAIN_INTERCONNECT_to_s00_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_to_s00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => AXI_MAIN_INTERCONNECT_to_s00_couplers_WVALID
    );
s01_couplers: entity work.s01_couplers_imp_8G08PT
     port map (
      M_ACLK => AXI_MAIN_INTERCONNECT_ACLK_net,
      M_ARESETN => AXI_MAIN_INTERCONNECT_ARESETN_net,
      M_AXI_araddr(31 downto 0) => s01_couplers_to_xbar_ARADDR(31 downto 0),
      M_AXI_arburst(1 downto 0) => s01_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s01_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => s01_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s01_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s01_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s01_couplers_to_xbar_ARREADY(1),
      M_AXI_arsize(2 downto 0) => s01_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_arvalid => s01_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(31 downto 0) => s01_couplers_to_xbar_AWADDR(31 downto 0),
      M_AXI_awburst(1 downto 0) => s01_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s01_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => s01_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s01_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s01_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s01_couplers_to_xbar_AWREADY(1),
      M_AXI_awsize(2 downto 0) => s01_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awvalid => s01_couplers_to_xbar_AWVALID,
      M_AXI_bready => s01_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s01_couplers_to_xbar_BRESP(3 downto 2),
      M_AXI_bvalid => s01_couplers_to_xbar_BVALID(1),
      M_AXI_rdata(31 downto 0) => s01_couplers_to_xbar_RDATA(63 downto 32),
      M_AXI_rlast => s01_couplers_to_xbar_RLAST(1),
      M_AXI_rready => s01_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s01_couplers_to_xbar_RRESP(3 downto 2),
      M_AXI_rvalid => s01_couplers_to_xbar_RVALID(1),
      M_AXI_wdata(31 downto 0) => s01_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wlast => s01_couplers_to_xbar_WLAST,
      M_AXI_wready => s01_couplers_to_xbar_WREADY(1),
      M_AXI_wstrb(3 downto 0) => s01_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s01_couplers_to_xbar_WVALID,
      S_ACLK => S01_ACLK_1,
      S_ARESETN => S01_ARESETN_1,
      S_AXI_araddr(31 downto 0) => AXI_MAIN_INTERCONNECT_to_s01_couplers_ARADDR(31 downto 0),
      S_AXI_arprot(2 downto 0) => AXI_MAIN_INTERCONNECT_to_s01_couplers_ARPROT(2 downto 0),
      S_AXI_arready => AXI_MAIN_INTERCONNECT_to_s01_couplers_ARREADY,
      S_AXI_arvalid => AXI_MAIN_INTERCONNECT_to_s01_couplers_ARVALID,
      S_AXI_awaddr(31 downto 0) => AXI_MAIN_INTERCONNECT_to_s01_couplers_AWADDR(31 downto 0),
      S_AXI_awprot(2 downto 0) => AXI_MAIN_INTERCONNECT_to_s01_couplers_AWPROT(2 downto 0),
      S_AXI_awready => AXI_MAIN_INTERCONNECT_to_s01_couplers_AWREADY,
      S_AXI_awvalid => AXI_MAIN_INTERCONNECT_to_s01_couplers_AWVALID,
      S_AXI_bready => AXI_MAIN_INTERCONNECT_to_s01_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_to_s01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => AXI_MAIN_INTERCONNECT_to_s01_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_to_s01_couplers_RDATA(31 downto 0),
      S_AXI_rready => AXI_MAIN_INTERCONNECT_to_s01_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_to_s01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => AXI_MAIN_INTERCONNECT_to_s01_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_to_s01_couplers_WDATA(31 downto 0),
      S_AXI_wready => AXI_MAIN_INTERCONNECT_to_s01_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_to_s01_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => AXI_MAIN_INTERCONNECT_to_s01_couplers_WVALID
    );
xbar: component zynq_bd_xbar_0
     port map (
      aclk => AXI_MAIN_INTERCONNECT_ACLK_net,
      aresetn => AXI_MAIN_INTERCONNECT_ARESETN_net,
      m_axi_araddr(599 downto 560) => xbar_to_m14_couplers_ARADDR(599 downto 560),
      m_axi_araddr(559 downto 520) => xbar_to_m13_couplers_ARADDR(559 downto 520),
      m_axi_araddr(519 downto 480) => xbar_to_m12_couplers_ARADDR(519 downto 480),
      m_axi_araddr(479 downto 440) => xbar_to_m11_couplers_ARADDR(479 downto 440),
      m_axi_araddr(439 downto 400) => xbar_to_m10_couplers_ARADDR(439 downto 400),
      m_axi_araddr(399 downto 360) => xbar_to_m09_couplers_ARADDR(399 downto 360),
      m_axi_araddr(359 downto 320) => xbar_to_m08_couplers_ARADDR(359 downto 320),
      m_axi_araddr(319 downto 280) => xbar_to_m07_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => xbar_to_m06_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => xbar_to_m05_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => xbar_to_m04_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => xbar_to_m03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => xbar_to_m02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => xbar_to_m01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => xbar_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arburst(29 downto 28) => xbar_to_m14_couplers_ARBURST(29 downto 28),
      m_axi_arburst(27 downto 26) => xbar_to_m13_couplers_ARBURST(27 downto 26),
      m_axi_arburst(25 downto 24) => xbar_to_m12_couplers_ARBURST(25 downto 24),
      m_axi_arburst(23 downto 22) => xbar_to_m11_couplers_ARBURST(23 downto 22),
      m_axi_arburst(21 downto 20) => xbar_to_m10_couplers_ARBURST(21 downto 20),
      m_axi_arburst(19 downto 18) => xbar_to_m09_couplers_ARBURST(19 downto 18),
      m_axi_arburst(17 downto 16) => xbar_to_m08_couplers_ARBURST(17 downto 16),
      m_axi_arburst(15 downto 14) => xbar_to_m07_couplers_ARBURST(15 downto 14),
      m_axi_arburst(13 downto 12) => xbar_to_m06_couplers_ARBURST(13 downto 12),
      m_axi_arburst(11 downto 10) => xbar_to_m05_couplers_ARBURST(11 downto 10),
      m_axi_arburst(9 downto 8) => xbar_to_m04_couplers_ARBURST(9 downto 8),
      m_axi_arburst(7 downto 6) => xbar_to_m03_couplers_ARBURST(7 downto 6),
      m_axi_arburst(5 downto 4) => xbar_to_m02_couplers_ARBURST(5 downto 4),
      m_axi_arburst(3 downto 2) => xbar_to_m01_couplers_ARBURST(3 downto 2),
      m_axi_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(59 downto 56) => xbar_to_m14_couplers_ARCACHE(59 downto 56),
      m_axi_arcache(55 downto 52) => xbar_to_m13_couplers_ARCACHE(55 downto 52),
      m_axi_arcache(51 downto 48) => xbar_to_m12_couplers_ARCACHE(51 downto 48),
      m_axi_arcache(47 downto 44) => xbar_to_m11_couplers_ARCACHE(47 downto 44),
      m_axi_arcache(43 downto 40) => xbar_to_m10_couplers_ARCACHE(43 downto 40),
      m_axi_arcache(39 downto 36) => xbar_to_m09_couplers_ARCACHE(39 downto 36),
      m_axi_arcache(35 downto 32) => xbar_to_m08_couplers_ARCACHE(35 downto 32),
      m_axi_arcache(31 downto 28) => xbar_to_m07_couplers_ARCACHE(31 downto 28),
      m_axi_arcache(27 downto 24) => xbar_to_m06_couplers_ARCACHE(27 downto 24),
      m_axi_arcache(23 downto 20) => xbar_to_m05_couplers_ARCACHE(23 downto 20),
      m_axi_arcache(19 downto 16) => xbar_to_m04_couplers_ARCACHE(19 downto 16),
      m_axi_arcache(15 downto 12) => xbar_to_m03_couplers_ARCACHE(15 downto 12),
      m_axi_arcache(11 downto 8) => xbar_to_m02_couplers_ARCACHE(11 downto 8),
      m_axi_arcache(7 downto 4) => xbar_to_m01_couplers_ARCACHE(7 downto 4),
      m_axi_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      m_axi_arlen(119 downto 112) => xbar_to_m14_couplers_ARLEN(119 downto 112),
      m_axi_arlen(111 downto 104) => xbar_to_m13_couplers_ARLEN(111 downto 104),
      m_axi_arlen(103 downto 96) => xbar_to_m12_couplers_ARLEN(103 downto 96),
      m_axi_arlen(95 downto 88) => xbar_to_m11_couplers_ARLEN(95 downto 88),
      m_axi_arlen(87 downto 80) => xbar_to_m10_couplers_ARLEN(87 downto 80),
      m_axi_arlen(79 downto 72) => xbar_to_m09_couplers_ARLEN(79 downto 72),
      m_axi_arlen(71 downto 64) => xbar_to_m08_couplers_ARLEN(71 downto 64),
      m_axi_arlen(63 downto 56) => xbar_to_m07_couplers_ARLEN(63 downto 56),
      m_axi_arlen(55 downto 48) => xbar_to_m06_couplers_ARLEN(55 downto 48),
      m_axi_arlen(47 downto 40) => xbar_to_m05_couplers_ARLEN(47 downto 40),
      m_axi_arlen(39 downto 32) => xbar_to_m04_couplers_ARLEN(39 downto 32),
      m_axi_arlen(31 downto 24) => xbar_to_m03_couplers_ARLEN(31 downto 24),
      m_axi_arlen(23 downto 16) => xbar_to_m02_couplers_ARLEN(23 downto 16),
      m_axi_arlen(15 downto 8) => xbar_to_m01_couplers_ARLEN(15 downto 8),
      m_axi_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(14) => xbar_to_m14_couplers_ARLOCK(14),
      m_axi_arlock(13) => xbar_to_m13_couplers_ARLOCK(13),
      m_axi_arlock(12) => xbar_to_m12_couplers_ARLOCK(12),
      m_axi_arlock(11) => xbar_to_m11_couplers_ARLOCK(11),
      m_axi_arlock(10) => xbar_to_m10_couplers_ARLOCK(10),
      m_axi_arlock(9) => xbar_to_m09_couplers_ARLOCK(9),
      m_axi_arlock(8) => xbar_to_m08_couplers_ARLOCK(8),
      m_axi_arlock(7) => xbar_to_m07_couplers_ARLOCK(7),
      m_axi_arlock(6) => xbar_to_m06_couplers_ARLOCK(6),
      m_axi_arlock(5) => xbar_to_m05_couplers_ARLOCK(5),
      m_axi_arlock(4) => xbar_to_m04_couplers_ARLOCK(4),
      m_axi_arlock(3) => xbar_to_m03_couplers_ARLOCK(3),
      m_axi_arlock(2) => xbar_to_m02_couplers_ARLOCK(2),
      m_axi_arlock(1) => xbar_to_m01_couplers_ARLOCK(1),
      m_axi_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      m_axi_arprot(44 downto 42) => xbar_to_m14_couplers_ARPROT(44 downto 42),
      m_axi_arprot(41 downto 39) => xbar_to_m13_couplers_ARPROT(41 downto 39),
      m_axi_arprot(38 downto 36) => xbar_to_m12_couplers_ARPROT(38 downto 36),
      m_axi_arprot(35 downto 33) => xbar_to_m11_couplers_ARPROT(35 downto 33),
      m_axi_arprot(32 downto 30) => xbar_to_m10_couplers_ARPROT(32 downto 30),
      m_axi_arprot(29 downto 27) => xbar_to_m09_couplers_ARPROT(29 downto 27),
      m_axi_arprot(26 downto 24) => xbar_to_m08_couplers_ARPROT(26 downto 24),
      m_axi_arprot(23 downto 21) => xbar_to_m07_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => xbar_to_m06_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => xbar_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => xbar_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => xbar_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => xbar_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_m01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(59 downto 56) => xbar_to_m14_couplers_ARQOS(59 downto 56),
      m_axi_arqos(55 downto 52) => xbar_to_m13_couplers_ARQOS(55 downto 52),
      m_axi_arqos(51 downto 48) => xbar_to_m12_couplers_ARQOS(51 downto 48),
      m_axi_arqos(47 downto 44) => xbar_to_m11_couplers_ARQOS(47 downto 44),
      m_axi_arqos(43 downto 40) => xbar_to_m10_couplers_ARQOS(43 downto 40),
      m_axi_arqos(39 downto 36) => xbar_to_m09_couplers_ARQOS(39 downto 36),
      m_axi_arqos(35 downto 32) => xbar_to_m08_couplers_ARQOS(35 downto 32),
      m_axi_arqos(31 downto 28) => xbar_to_m07_couplers_ARQOS(31 downto 28),
      m_axi_arqos(27 downto 24) => xbar_to_m06_couplers_ARQOS(27 downto 24),
      m_axi_arqos(23 downto 20) => xbar_to_m05_couplers_ARQOS(23 downto 20),
      m_axi_arqos(19 downto 16) => xbar_to_m04_couplers_ARQOS(19 downto 16),
      m_axi_arqos(15 downto 12) => xbar_to_m03_couplers_ARQOS(15 downto 12),
      m_axi_arqos(11 downto 8) => xbar_to_m02_couplers_ARQOS(11 downto 8),
      m_axi_arqos(7 downto 4) => xbar_to_m01_couplers_ARQOS(7 downto 4),
      m_axi_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      m_axi_arready(14) => xbar_to_m14_couplers_ARREADY,
      m_axi_arready(13) => xbar_to_m13_couplers_ARREADY,
      m_axi_arready(12) => xbar_to_m12_couplers_ARREADY,
      m_axi_arready(11) => xbar_to_m11_couplers_ARREADY,
      m_axi_arready(10) => xbar_to_m10_couplers_ARREADY,
      m_axi_arready(9) => xbar_to_m09_couplers_ARREADY,
      m_axi_arready(8) => xbar_to_m08_couplers_ARREADY,
      m_axi_arready(7) => xbar_to_m07_couplers_ARREADY,
      m_axi_arready(6) => xbar_to_m06_couplers_ARREADY,
      m_axi_arready(5) => xbar_to_m05_couplers_ARREADY(0),
      m_axi_arready(4) => xbar_to_m04_couplers_ARREADY,
      m_axi_arready(3) => xbar_to_m03_couplers_ARREADY,
      m_axi_arready(2) => xbar_to_m02_couplers_ARREADY,
      m_axi_arready(1) => xbar_to_m01_couplers_ARREADY,
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY,
      m_axi_arregion(59 downto 56) => xbar_to_m14_couplers_ARREGION(59 downto 56),
      m_axi_arregion(55 downto 52) => xbar_to_m13_couplers_ARREGION(55 downto 52),
      m_axi_arregion(51 downto 48) => xbar_to_m12_couplers_ARREGION(51 downto 48),
      m_axi_arregion(47 downto 44) => xbar_to_m11_couplers_ARREGION(47 downto 44),
      m_axi_arregion(43 downto 40) => xbar_to_m10_couplers_ARREGION(43 downto 40),
      m_axi_arregion(39 downto 36) => xbar_to_m09_couplers_ARREGION(39 downto 36),
      m_axi_arregion(35 downto 32) => xbar_to_m08_couplers_ARREGION(35 downto 32),
      m_axi_arregion(31 downto 28) => xbar_to_m07_couplers_ARREGION(31 downto 28),
      m_axi_arregion(27 downto 24) => xbar_to_m06_couplers_ARREGION(27 downto 24),
      m_axi_arregion(23 downto 20) => NLW_xbar_m_axi_arregion_UNCONNECTED(23 downto 20),
      m_axi_arregion(19 downto 16) => xbar_to_m04_couplers_ARREGION(19 downto 16),
      m_axi_arregion(15 downto 12) => xbar_to_m03_couplers_ARREGION(15 downto 12),
      m_axi_arregion(11 downto 8) => xbar_to_m02_couplers_ARREGION(11 downto 8),
      m_axi_arregion(7 downto 4) => xbar_to_m01_couplers_ARREGION(7 downto 4),
      m_axi_arregion(3 downto 0) => xbar_to_m00_couplers_ARREGION(3 downto 0),
      m_axi_arsize(44 downto 42) => xbar_to_m14_couplers_ARSIZE(44 downto 42),
      m_axi_arsize(41 downto 39) => xbar_to_m13_couplers_ARSIZE(41 downto 39),
      m_axi_arsize(38 downto 36) => xbar_to_m12_couplers_ARSIZE(38 downto 36),
      m_axi_arsize(35 downto 33) => xbar_to_m11_couplers_ARSIZE(35 downto 33),
      m_axi_arsize(32 downto 30) => xbar_to_m10_couplers_ARSIZE(32 downto 30),
      m_axi_arsize(29 downto 27) => xbar_to_m09_couplers_ARSIZE(29 downto 27),
      m_axi_arsize(26 downto 24) => xbar_to_m08_couplers_ARSIZE(26 downto 24),
      m_axi_arsize(23 downto 21) => xbar_to_m07_couplers_ARSIZE(23 downto 21),
      m_axi_arsize(20 downto 18) => xbar_to_m06_couplers_ARSIZE(20 downto 18),
      m_axi_arsize(17 downto 15) => xbar_to_m05_couplers_ARSIZE(17 downto 15),
      m_axi_arsize(14 downto 12) => xbar_to_m04_couplers_ARSIZE(14 downto 12),
      m_axi_arsize(11 downto 9) => xbar_to_m03_couplers_ARSIZE(11 downto 9),
      m_axi_arsize(8 downto 6) => xbar_to_m02_couplers_ARSIZE(8 downto 6),
      m_axi_arsize(5 downto 3) => xbar_to_m01_couplers_ARSIZE(5 downto 3),
      m_axi_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      m_axi_aruser(239 downto 96) => NLW_xbar_m_axi_aruser_UNCONNECTED(239 downto 96),
      m_axi_aruser(95 downto 80) => xbar_to_m05_couplers_ARUSER(95 downto 80),
      m_axi_aruser(79 downto 0) => NLW_xbar_m_axi_aruser_UNCONNECTED(79 downto 0),
      m_axi_arvalid(14) => xbar_to_m14_couplers_ARVALID(14),
      m_axi_arvalid(13) => xbar_to_m13_couplers_ARVALID(13),
      m_axi_arvalid(12) => xbar_to_m12_couplers_ARVALID(12),
      m_axi_arvalid(11) => xbar_to_m11_couplers_ARVALID(11),
      m_axi_arvalid(10) => xbar_to_m10_couplers_ARVALID(10),
      m_axi_arvalid(9) => xbar_to_m09_couplers_ARVALID(9),
      m_axi_arvalid(8) => xbar_to_m08_couplers_ARVALID(8),
      m_axi_arvalid(7) => xbar_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => xbar_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => xbar_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => xbar_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => xbar_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(599 downto 560) => xbar_to_m14_couplers_AWADDR(599 downto 560),
      m_axi_awaddr(559 downto 520) => xbar_to_m13_couplers_AWADDR(559 downto 520),
      m_axi_awaddr(519 downto 480) => xbar_to_m12_couplers_AWADDR(519 downto 480),
      m_axi_awaddr(479 downto 440) => xbar_to_m11_couplers_AWADDR(479 downto 440),
      m_axi_awaddr(439 downto 400) => xbar_to_m10_couplers_AWADDR(439 downto 400),
      m_axi_awaddr(399 downto 360) => xbar_to_m09_couplers_AWADDR(399 downto 360),
      m_axi_awaddr(359 downto 320) => xbar_to_m08_couplers_AWADDR(359 downto 320),
      m_axi_awaddr(319 downto 280) => xbar_to_m07_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => xbar_to_m06_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => xbar_to_m05_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => xbar_to_m04_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => xbar_to_m03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => xbar_to_m02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => xbar_to_m01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => xbar_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awburst(29 downto 28) => xbar_to_m14_couplers_AWBURST(29 downto 28),
      m_axi_awburst(27 downto 26) => xbar_to_m13_couplers_AWBURST(27 downto 26),
      m_axi_awburst(25 downto 24) => xbar_to_m12_couplers_AWBURST(25 downto 24),
      m_axi_awburst(23 downto 22) => xbar_to_m11_couplers_AWBURST(23 downto 22),
      m_axi_awburst(21 downto 20) => xbar_to_m10_couplers_AWBURST(21 downto 20),
      m_axi_awburst(19 downto 18) => xbar_to_m09_couplers_AWBURST(19 downto 18),
      m_axi_awburst(17 downto 16) => xbar_to_m08_couplers_AWBURST(17 downto 16),
      m_axi_awburst(15 downto 14) => xbar_to_m07_couplers_AWBURST(15 downto 14),
      m_axi_awburst(13 downto 12) => xbar_to_m06_couplers_AWBURST(13 downto 12),
      m_axi_awburst(11 downto 10) => xbar_to_m05_couplers_AWBURST(11 downto 10),
      m_axi_awburst(9 downto 8) => xbar_to_m04_couplers_AWBURST(9 downto 8),
      m_axi_awburst(7 downto 6) => xbar_to_m03_couplers_AWBURST(7 downto 6),
      m_axi_awburst(5 downto 4) => xbar_to_m02_couplers_AWBURST(5 downto 4),
      m_axi_awburst(3 downto 2) => xbar_to_m01_couplers_AWBURST(3 downto 2),
      m_axi_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(59 downto 56) => xbar_to_m14_couplers_AWCACHE(59 downto 56),
      m_axi_awcache(55 downto 52) => xbar_to_m13_couplers_AWCACHE(55 downto 52),
      m_axi_awcache(51 downto 48) => xbar_to_m12_couplers_AWCACHE(51 downto 48),
      m_axi_awcache(47 downto 44) => xbar_to_m11_couplers_AWCACHE(47 downto 44),
      m_axi_awcache(43 downto 40) => xbar_to_m10_couplers_AWCACHE(43 downto 40),
      m_axi_awcache(39 downto 36) => xbar_to_m09_couplers_AWCACHE(39 downto 36),
      m_axi_awcache(35 downto 32) => xbar_to_m08_couplers_AWCACHE(35 downto 32),
      m_axi_awcache(31 downto 28) => xbar_to_m07_couplers_AWCACHE(31 downto 28),
      m_axi_awcache(27 downto 24) => xbar_to_m06_couplers_AWCACHE(27 downto 24),
      m_axi_awcache(23 downto 20) => xbar_to_m05_couplers_AWCACHE(23 downto 20),
      m_axi_awcache(19 downto 16) => xbar_to_m04_couplers_AWCACHE(19 downto 16),
      m_axi_awcache(15 downto 12) => xbar_to_m03_couplers_AWCACHE(15 downto 12),
      m_axi_awcache(11 downto 8) => xbar_to_m02_couplers_AWCACHE(11 downto 8),
      m_axi_awcache(7 downto 4) => xbar_to_m01_couplers_AWCACHE(7 downto 4),
      m_axi_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      m_axi_awlen(119 downto 112) => xbar_to_m14_couplers_AWLEN(119 downto 112),
      m_axi_awlen(111 downto 104) => xbar_to_m13_couplers_AWLEN(111 downto 104),
      m_axi_awlen(103 downto 96) => xbar_to_m12_couplers_AWLEN(103 downto 96),
      m_axi_awlen(95 downto 88) => xbar_to_m11_couplers_AWLEN(95 downto 88),
      m_axi_awlen(87 downto 80) => xbar_to_m10_couplers_AWLEN(87 downto 80),
      m_axi_awlen(79 downto 72) => xbar_to_m09_couplers_AWLEN(79 downto 72),
      m_axi_awlen(71 downto 64) => xbar_to_m08_couplers_AWLEN(71 downto 64),
      m_axi_awlen(63 downto 56) => xbar_to_m07_couplers_AWLEN(63 downto 56),
      m_axi_awlen(55 downto 48) => xbar_to_m06_couplers_AWLEN(55 downto 48),
      m_axi_awlen(47 downto 40) => xbar_to_m05_couplers_AWLEN(47 downto 40),
      m_axi_awlen(39 downto 32) => xbar_to_m04_couplers_AWLEN(39 downto 32),
      m_axi_awlen(31 downto 24) => xbar_to_m03_couplers_AWLEN(31 downto 24),
      m_axi_awlen(23 downto 16) => xbar_to_m02_couplers_AWLEN(23 downto 16),
      m_axi_awlen(15 downto 8) => xbar_to_m01_couplers_AWLEN(15 downto 8),
      m_axi_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(14) => xbar_to_m14_couplers_AWLOCK(14),
      m_axi_awlock(13) => xbar_to_m13_couplers_AWLOCK(13),
      m_axi_awlock(12) => xbar_to_m12_couplers_AWLOCK(12),
      m_axi_awlock(11) => xbar_to_m11_couplers_AWLOCK(11),
      m_axi_awlock(10) => xbar_to_m10_couplers_AWLOCK(10),
      m_axi_awlock(9) => xbar_to_m09_couplers_AWLOCK(9),
      m_axi_awlock(8) => xbar_to_m08_couplers_AWLOCK(8),
      m_axi_awlock(7) => xbar_to_m07_couplers_AWLOCK(7),
      m_axi_awlock(6) => xbar_to_m06_couplers_AWLOCK(6),
      m_axi_awlock(5) => xbar_to_m05_couplers_AWLOCK(5),
      m_axi_awlock(4) => xbar_to_m04_couplers_AWLOCK(4),
      m_axi_awlock(3) => xbar_to_m03_couplers_AWLOCK(3),
      m_axi_awlock(2) => xbar_to_m02_couplers_AWLOCK(2),
      m_axi_awlock(1) => xbar_to_m01_couplers_AWLOCK(1),
      m_axi_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      m_axi_awprot(44 downto 42) => xbar_to_m14_couplers_AWPROT(44 downto 42),
      m_axi_awprot(41 downto 39) => xbar_to_m13_couplers_AWPROT(41 downto 39),
      m_axi_awprot(38 downto 36) => xbar_to_m12_couplers_AWPROT(38 downto 36),
      m_axi_awprot(35 downto 33) => xbar_to_m11_couplers_AWPROT(35 downto 33),
      m_axi_awprot(32 downto 30) => xbar_to_m10_couplers_AWPROT(32 downto 30),
      m_axi_awprot(29 downto 27) => xbar_to_m09_couplers_AWPROT(29 downto 27),
      m_axi_awprot(26 downto 24) => xbar_to_m08_couplers_AWPROT(26 downto 24),
      m_axi_awprot(23 downto 21) => xbar_to_m07_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => xbar_to_m06_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => xbar_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => xbar_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => xbar_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => xbar_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_m01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(59 downto 56) => xbar_to_m14_couplers_AWQOS(59 downto 56),
      m_axi_awqos(55 downto 52) => xbar_to_m13_couplers_AWQOS(55 downto 52),
      m_axi_awqos(51 downto 48) => xbar_to_m12_couplers_AWQOS(51 downto 48),
      m_axi_awqos(47 downto 44) => xbar_to_m11_couplers_AWQOS(47 downto 44),
      m_axi_awqos(43 downto 40) => xbar_to_m10_couplers_AWQOS(43 downto 40),
      m_axi_awqos(39 downto 36) => xbar_to_m09_couplers_AWQOS(39 downto 36),
      m_axi_awqos(35 downto 32) => xbar_to_m08_couplers_AWQOS(35 downto 32),
      m_axi_awqos(31 downto 28) => xbar_to_m07_couplers_AWQOS(31 downto 28),
      m_axi_awqos(27 downto 24) => xbar_to_m06_couplers_AWQOS(27 downto 24),
      m_axi_awqos(23 downto 20) => xbar_to_m05_couplers_AWQOS(23 downto 20),
      m_axi_awqos(19 downto 16) => xbar_to_m04_couplers_AWQOS(19 downto 16),
      m_axi_awqos(15 downto 12) => xbar_to_m03_couplers_AWQOS(15 downto 12),
      m_axi_awqos(11 downto 8) => xbar_to_m02_couplers_AWQOS(11 downto 8),
      m_axi_awqos(7 downto 4) => xbar_to_m01_couplers_AWQOS(7 downto 4),
      m_axi_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      m_axi_awready(14) => xbar_to_m14_couplers_AWREADY,
      m_axi_awready(13) => xbar_to_m13_couplers_AWREADY,
      m_axi_awready(12) => xbar_to_m12_couplers_AWREADY,
      m_axi_awready(11) => xbar_to_m11_couplers_AWREADY,
      m_axi_awready(10) => xbar_to_m10_couplers_AWREADY,
      m_axi_awready(9) => xbar_to_m09_couplers_AWREADY,
      m_axi_awready(8) => xbar_to_m08_couplers_AWREADY,
      m_axi_awready(7) => xbar_to_m07_couplers_AWREADY,
      m_axi_awready(6) => xbar_to_m06_couplers_AWREADY,
      m_axi_awready(5) => xbar_to_m05_couplers_AWREADY(0),
      m_axi_awready(4) => xbar_to_m04_couplers_AWREADY,
      m_axi_awready(3) => xbar_to_m03_couplers_AWREADY,
      m_axi_awready(2) => xbar_to_m02_couplers_AWREADY,
      m_axi_awready(1) => xbar_to_m01_couplers_AWREADY,
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY,
      m_axi_awregion(59 downto 56) => xbar_to_m14_couplers_AWREGION(59 downto 56),
      m_axi_awregion(55 downto 52) => xbar_to_m13_couplers_AWREGION(55 downto 52),
      m_axi_awregion(51 downto 48) => xbar_to_m12_couplers_AWREGION(51 downto 48),
      m_axi_awregion(47 downto 44) => xbar_to_m11_couplers_AWREGION(47 downto 44),
      m_axi_awregion(43 downto 40) => xbar_to_m10_couplers_AWREGION(43 downto 40),
      m_axi_awregion(39 downto 36) => xbar_to_m09_couplers_AWREGION(39 downto 36),
      m_axi_awregion(35 downto 32) => xbar_to_m08_couplers_AWREGION(35 downto 32),
      m_axi_awregion(31 downto 28) => xbar_to_m07_couplers_AWREGION(31 downto 28),
      m_axi_awregion(27 downto 24) => xbar_to_m06_couplers_AWREGION(27 downto 24),
      m_axi_awregion(23 downto 20) => NLW_xbar_m_axi_awregion_UNCONNECTED(23 downto 20),
      m_axi_awregion(19 downto 16) => xbar_to_m04_couplers_AWREGION(19 downto 16),
      m_axi_awregion(15 downto 12) => xbar_to_m03_couplers_AWREGION(15 downto 12),
      m_axi_awregion(11 downto 8) => xbar_to_m02_couplers_AWREGION(11 downto 8),
      m_axi_awregion(7 downto 4) => xbar_to_m01_couplers_AWREGION(7 downto 4),
      m_axi_awregion(3 downto 0) => xbar_to_m00_couplers_AWREGION(3 downto 0),
      m_axi_awsize(44 downto 42) => xbar_to_m14_couplers_AWSIZE(44 downto 42),
      m_axi_awsize(41 downto 39) => xbar_to_m13_couplers_AWSIZE(41 downto 39),
      m_axi_awsize(38 downto 36) => xbar_to_m12_couplers_AWSIZE(38 downto 36),
      m_axi_awsize(35 downto 33) => xbar_to_m11_couplers_AWSIZE(35 downto 33),
      m_axi_awsize(32 downto 30) => xbar_to_m10_couplers_AWSIZE(32 downto 30),
      m_axi_awsize(29 downto 27) => xbar_to_m09_couplers_AWSIZE(29 downto 27),
      m_axi_awsize(26 downto 24) => xbar_to_m08_couplers_AWSIZE(26 downto 24),
      m_axi_awsize(23 downto 21) => xbar_to_m07_couplers_AWSIZE(23 downto 21),
      m_axi_awsize(20 downto 18) => xbar_to_m06_couplers_AWSIZE(20 downto 18),
      m_axi_awsize(17 downto 15) => xbar_to_m05_couplers_AWSIZE(17 downto 15),
      m_axi_awsize(14 downto 12) => xbar_to_m04_couplers_AWSIZE(14 downto 12),
      m_axi_awsize(11 downto 9) => xbar_to_m03_couplers_AWSIZE(11 downto 9),
      m_axi_awsize(8 downto 6) => xbar_to_m02_couplers_AWSIZE(8 downto 6),
      m_axi_awsize(5 downto 3) => xbar_to_m01_couplers_AWSIZE(5 downto 3),
      m_axi_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      m_axi_awuser(239 downto 96) => NLW_xbar_m_axi_awuser_UNCONNECTED(239 downto 96),
      m_axi_awuser(95 downto 80) => xbar_to_m05_couplers_AWUSER(95 downto 80),
      m_axi_awuser(79 downto 0) => NLW_xbar_m_axi_awuser_UNCONNECTED(79 downto 0),
      m_axi_awvalid(14) => xbar_to_m14_couplers_AWVALID(14),
      m_axi_awvalid(13) => xbar_to_m13_couplers_AWVALID(13),
      m_axi_awvalid(12) => xbar_to_m12_couplers_AWVALID(12),
      m_axi_awvalid(11) => xbar_to_m11_couplers_AWVALID(11),
      m_axi_awvalid(10) => xbar_to_m10_couplers_AWVALID(10),
      m_axi_awvalid(9) => xbar_to_m09_couplers_AWVALID(9),
      m_axi_awvalid(8) => xbar_to_m08_couplers_AWVALID(8),
      m_axi_awvalid(7) => xbar_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => xbar_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => xbar_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => xbar_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => xbar_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bready(14) => xbar_to_m14_couplers_BREADY(14),
      m_axi_bready(13) => xbar_to_m13_couplers_BREADY(13),
      m_axi_bready(12) => xbar_to_m12_couplers_BREADY(12),
      m_axi_bready(11) => xbar_to_m11_couplers_BREADY(11),
      m_axi_bready(10) => xbar_to_m10_couplers_BREADY(10),
      m_axi_bready(9) => xbar_to_m09_couplers_BREADY(9),
      m_axi_bready(8) => xbar_to_m08_couplers_BREADY(8),
      m_axi_bready(7) => xbar_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => xbar_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => xbar_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => xbar_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => xbar_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(29 downto 28) => xbar_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bresp(27 downto 26) => xbar_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bresp(25 downto 24) => xbar_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bresp(23 downto 22) => xbar_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bresp(21 downto 20) => xbar_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bresp(19 downto 18) => xbar_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bresp(17 downto 16) => xbar_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bresp(15 downto 14) => xbar_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => xbar_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => xbar_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => xbar_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => xbar_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(14) => xbar_to_m14_couplers_BVALID,
      m_axi_bvalid(13) => xbar_to_m13_couplers_BVALID,
      m_axi_bvalid(12) => xbar_to_m12_couplers_BVALID,
      m_axi_bvalid(11) => xbar_to_m11_couplers_BVALID,
      m_axi_bvalid(10) => xbar_to_m10_couplers_BVALID,
      m_axi_bvalid(9) => xbar_to_m09_couplers_BVALID,
      m_axi_bvalid(8) => xbar_to_m08_couplers_BVALID,
      m_axi_bvalid(7) => xbar_to_m07_couplers_BVALID,
      m_axi_bvalid(6) => xbar_to_m06_couplers_BVALID,
      m_axi_bvalid(5) => xbar_to_m05_couplers_BVALID(0),
      m_axi_bvalid(4) => xbar_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => xbar_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => xbar_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => xbar_to_m01_couplers_BVALID,
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID,
      m_axi_rdata(479 downto 448) => xbar_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rdata(447 downto 416) => xbar_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rdata(415 downto 384) => xbar_to_m12_couplers_RDATA(31 downto 0),
      m_axi_rdata(383 downto 352) => xbar_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rdata(351 downto 320) => xbar_to_m10_couplers_RDATA(31 downto 0),
      m_axi_rdata(319 downto 288) => xbar_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rdata(287 downto 256) => xbar_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rdata(255 downto 224) => xbar_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => xbar_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => xbar_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => xbar_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => xbar_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rlast(14) => xbar_to_m14_couplers_RLAST,
      m_axi_rlast(13) => xbar_to_m13_couplers_RLAST,
      m_axi_rlast(12) => xbar_to_m12_couplers_RLAST,
      m_axi_rlast(11) => xbar_to_m11_couplers_RLAST,
      m_axi_rlast(10) => xbar_to_m10_couplers_RLAST,
      m_axi_rlast(9) => xbar_to_m09_couplers_RLAST,
      m_axi_rlast(8) => xbar_to_m08_couplers_RLAST,
      m_axi_rlast(7) => xbar_to_m07_couplers_RLAST,
      m_axi_rlast(6) => xbar_to_m06_couplers_RLAST,
      m_axi_rlast(5) => xbar_to_m05_couplers_RLAST(0),
      m_axi_rlast(4) => xbar_to_m04_couplers_RLAST,
      m_axi_rlast(3) => xbar_to_m03_couplers_RLAST,
      m_axi_rlast(2) => xbar_to_m02_couplers_RLAST,
      m_axi_rlast(1) => xbar_to_m01_couplers_RLAST,
      m_axi_rlast(0) => xbar_to_m00_couplers_RLAST,
      m_axi_rready(14) => xbar_to_m14_couplers_RREADY(14),
      m_axi_rready(13) => xbar_to_m13_couplers_RREADY(13),
      m_axi_rready(12) => xbar_to_m12_couplers_RREADY(12),
      m_axi_rready(11) => xbar_to_m11_couplers_RREADY(11),
      m_axi_rready(10) => xbar_to_m10_couplers_RREADY(10),
      m_axi_rready(9) => xbar_to_m09_couplers_RREADY(9),
      m_axi_rready(8) => xbar_to_m08_couplers_RREADY(8),
      m_axi_rready(7) => xbar_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => xbar_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => xbar_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => xbar_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => xbar_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(29 downto 28) => xbar_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rresp(27 downto 26) => xbar_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rresp(25 downto 24) => xbar_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rresp(23 downto 22) => xbar_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rresp(21 downto 20) => xbar_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rresp(19 downto 18) => xbar_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rresp(17 downto 16) => xbar_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rresp(15 downto 14) => xbar_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => xbar_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => xbar_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => xbar_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => xbar_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(14) => xbar_to_m14_couplers_RVALID,
      m_axi_rvalid(13) => xbar_to_m13_couplers_RVALID,
      m_axi_rvalid(12) => xbar_to_m12_couplers_RVALID,
      m_axi_rvalid(11) => xbar_to_m11_couplers_RVALID,
      m_axi_rvalid(10) => xbar_to_m10_couplers_RVALID,
      m_axi_rvalid(9) => xbar_to_m09_couplers_RVALID,
      m_axi_rvalid(8) => xbar_to_m08_couplers_RVALID,
      m_axi_rvalid(7) => xbar_to_m07_couplers_RVALID,
      m_axi_rvalid(6) => xbar_to_m06_couplers_RVALID,
      m_axi_rvalid(5) => xbar_to_m05_couplers_RVALID(0),
      m_axi_rvalid(4) => xbar_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => xbar_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => xbar_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => xbar_to_m01_couplers_RVALID,
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID,
      m_axi_wdata(479 downto 448) => xbar_to_m14_couplers_WDATA(479 downto 448),
      m_axi_wdata(447 downto 416) => xbar_to_m13_couplers_WDATA(447 downto 416),
      m_axi_wdata(415 downto 384) => xbar_to_m12_couplers_WDATA(415 downto 384),
      m_axi_wdata(383 downto 352) => xbar_to_m11_couplers_WDATA(383 downto 352),
      m_axi_wdata(351 downto 320) => xbar_to_m10_couplers_WDATA(351 downto 320),
      m_axi_wdata(319 downto 288) => xbar_to_m09_couplers_WDATA(319 downto 288),
      m_axi_wdata(287 downto 256) => xbar_to_m08_couplers_WDATA(287 downto 256),
      m_axi_wdata(255 downto 224) => xbar_to_m07_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => xbar_to_m06_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => xbar_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => xbar_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => xbar_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wlast(14) => xbar_to_m14_couplers_WLAST(14),
      m_axi_wlast(13) => xbar_to_m13_couplers_WLAST(13),
      m_axi_wlast(12) => xbar_to_m12_couplers_WLAST(12),
      m_axi_wlast(11) => xbar_to_m11_couplers_WLAST(11),
      m_axi_wlast(10) => xbar_to_m10_couplers_WLAST(10),
      m_axi_wlast(9) => xbar_to_m09_couplers_WLAST(9),
      m_axi_wlast(8) => xbar_to_m08_couplers_WLAST(8),
      m_axi_wlast(7) => xbar_to_m07_couplers_WLAST(7),
      m_axi_wlast(6) => xbar_to_m06_couplers_WLAST(6),
      m_axi_wlast(5) => xbar_to_m05_couplers_WLAST(5),
      m_axi_wlast(4) => xbar_to_m04_couplers_WLAST(4),
      m_axi_wlast(3) => xbar_to_m03_couplers_WLAST(3),
      m_axi_wlast(2) => xbar_to_m02_couplers_WLAST(2),
      m_axi_wlast(1) => xbar_to_m01_couplers_WLAST(1),
      m_axi_wlast(0) => xbar_to_m00_couplers_WLAST(0),
      m_axi_wready(14) => xbar_to_m14_couplers_WREADY,
      m_axi_wready(13) => xbar_to_m13_couplers_WREADY,
      m_axi_wready(12) => xbar_to_m12_couplers_WREADY,
      m_axi_wready(11) => xbar_to_m11_couplers_WREADY,
      m_axi_wready(10) => xbar_to_m10_couplers_WREADY,
      m_axi_wready(9) => xbar_to_m09_couplers_WREADY,
      m_axi_wready(8) => xbar_to_m08_couplers_WREADY,
      m_axi_wready(7) => xbar_to_m07_couplers_WREADY,
      m_axi_wready(6) => xbar_to_m06_couplers_WREADY,
      m_axi_wready(5) => xbar_to_m05_couplers_WREADY(0),
      m_axi_wready(4) => xbar_to_m04_couplers_WREADY,
      m_axi_wready(3) => xbar_to_m03_couplers_WREADY,
      m_axi_wready(2) => xbar_to_m02_couplers_WREADY,
      m_axi_wready(1) => xbar_to_m01_couplers_WREADY,
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY,
      m_axi_wstrb(59 downto 56) => xbar_to_m14_couplers_WSTRB(59 downto 56),
      m_axi_wstrb(55 downto 52) => xbar_to_m13_couplers_WSTRB(55 downto 52),
      m_axi_wstrb(51 downto 48) => xbar_to_m12_couplers_WSTRB(51 downto 48),
      m_axi_wstrb(47 downto 44) => xbar_to_m11_couplers_WSTRB(47 downto 44),
      m_axi_wstrb(43 downto 40) => xbar_to_m10_couplers_WSTRB(43 downto 40),
      m_axi_wstrb(39 downto 36) => xbar_to_m09_couplers_WSTRB(39 downto 36),
      m_axi_wstrb(35 downto 32) => xbar_to_m08_couplers_WSTRB(35 downto 32),
      m_axi_wstrb(31 downto 28) => xbar_to_m07_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => xbar_to_m06_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => xbar_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => xbar_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => xbar_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_m00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(14) => xbar_to_m14_couplers_WVALID(14),
      m_axi_wvalid(13) => xbar_to_m13_couplers_WVALID(13),
      m_axi_wvalid(12) => xbar_to_m12_couplers_WVALID(12),
      m_axi_wvalid(11) => xbar_to_m11_couplers_WVALID(11),
      m_axi_wvalid(10) => xbar_to_m10_couplers_WVALID(10),
      m_axi_wvalid(9) => xbar_to_m09_couplers_WVALID(9),
      m_axi_wvalid(8) => xbar_to_m08_couplers_WVALID(8),
      m_axi_wvalid(7) => xbar_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => xbar_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => xbar_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => xbar_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => xbar_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(79 downto 72) => B"00000000",
      s_axi_araddr(71 downto 40) => s01_couplers_to_xbar_ARADDR(31 downto 0),
      s_axi_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      s_axi_arburst(3 downto 2) => s01_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arcache(7 downto 4) => s01_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arid(33 downto 16) => B"000000000000000000",
      s_axi_arid(15 downto 0) => s00_couplers_to_xbar_ARID(15 downto 0),
      s_axi_arlen(15 downto 8) => s01_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlock(1) => s01_couplers_to_xbar_ARLOCK(0),
      s_axi_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      s_axi_arprot(5 downto 3) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arqos(7 downto 4) => s01_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arready(1) => s01_couplers_to_xbar_ARREADY(1),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arsize(5 downto 3) => s01_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_aruser(31 downto 16) => B"0000000000000000",
      s_axi_aruser(15 downto 0) => s00_couplers_to_xbar_ARUSER(15 downto 0),
      s_axi_arvalid(1) => s01_couplers_to_xbar_ARVALID,
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(79 downto 72) => B"00000000",
      s_axi_awaddr(71 downto 40) => s01_couplers_to_xbar_AWADDR(31 downto 0),
      s_axi_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      s_axi_awburst(3 downto 2) => s01_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awcache(7 downto 4) => s01_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awid(33 downto 16) => B"000000000000000000",
      s_axi_awid(15 downto 0) => s00_couplers_to_xbar_AWID(15 downto 0),
      s_axi_awlen(15 downto 8) => s01_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlock(1) => s01_couplers_to_xbar_AWLOCK(0),
      s_axi_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      s_axi_awprot(5 downto 3) => s01_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awqos(7 downto 4) => s01_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awready(1) => s01_couplers_to_xbar_AWREADY(1),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awsize(5 downto 3) => s01_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awuser(31 downto 16) => B"0000000000000000",
      s_axi_awuser(15 downto 0) => s00_couplers_to_xbar_AWUSER(15 downto 0),
      s_axi_awvalid(1) => s01_couplers_to_xbar_AWVALID,
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bid(33 downto 17) => NLW_xbar_s_axi_bid_UNCONNECTED(33 downto 17),
      s_axi_bid(16 downto 0) => s00_couplers_to_xbar_BID(16 downto 0),
      s_axi_bready(1) => s01_couplers_to_xbar_BREADY,
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(3 downto 2) => s01_couplers_to_xbar_BRESP(3 downto 2),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(1) => s01_couplers_to_xbar_BVALID(1),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(63 downto 32) => s01_couplers_to_xbar_RDATA(63 downto 32),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rid(33 downto 17) => NLW_xbar_s_axi_rid_UNCONNECTED(33 downto 17),
      s_axi_rid(16 downto 0) => s00_couplers_to_xbar_RID(16 downto 0),
      s_axi_rlast(1) => s01_couplers_to_xbar_RLAST(1),
      s_axi_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      s_axi_rready(1) => s01_couplers_to_xbar_RREADY,
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(3 downto 2) => s01_couplers_to_xbar_RRESP(3 downto 2),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(1) => s01_couplers_to_xbar_RVALID(1),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(63 downto 32) => s01_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wlast(1) => s01_couplers_to_xbar_WLAST,
      s_axi_wlast(0) => s00_couplers_to_xbar_WLAST,
      s_axi_wready(1) => s01_couplers_to_xbar_WREADY(1),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(7 downto 4) => s01_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(1) => s01_couplers_to_xbar_WVALID,
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_axi_interconnect_0_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M00_AXI_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    M00_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M00_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_ACLK : in STD_LOGIC;
    S01_ARESETN : in STD_LOGIC;
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S01_AXI_rlast : out STD_LOGIC;
    S01_AXI_rready : in STD_LOGIC;
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rvalid : out STD_LOGIC;
    S02_ACLK : in STD_LOGIC;
    S02_ARESETN : in STD_LOGIC;
    S02_AXI_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S02_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S02_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_awready : out STD_LOGIC;
    S02_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_awvalid : in STD_LOGIC;
    S02_AXI_bready : in STD_LOGIC;
    S02_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_bvalid : out STD_LOGIC;
    S02_AXI_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S02_AXI_wlast : in STD_LOGIC;
    S02_AXI_wready : out STD_LOGIC;
    S02_AXI_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S02_AXI_wvalid : in STD_LOGIC
  );
end zynq_bd_axi_interconnect_0_0;

architecture STRUCTURE of zynq_bd_axi_interconnect_0_0 is
  component zynq_bd_xbar_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 191 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 383 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axi_wlast : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 191 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 383 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rlast : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component zynq_bd_xbar_3;
  component zynq_bd_s00_mmu_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_s00_mmu_1;
  component zynq_bd_s01_mmu_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component zynq_bd_s01_mmu_0;
  component zynq_bd_s02_mmu_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC
  );
  end component zynq_bd_s02_mmu_0;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S00_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S00_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RLAST : STD_LOGIC;
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WLAST : STD_LOGIC;
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal S01_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S01_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S01_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S01_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S01_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S01_AXI_1_ARREADY : STD_LOGIC;
  signal S01_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S01_AXI_1_ARVALID : STD_LOGIC;
  signal S01_AXI_1_RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S01_AXI_1_RLAST : STD_LOGIC;
  signal S01_AXI_1_RREADY : STD_LOGIC;
  signal S01_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S01_AXI_1_RVALID : STD_LOGIC;
  signal S02_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S02_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S02_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S02_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S02_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S02_AXI_1_AWREADY : STD_LOGIC;
  signal S02_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S02_AXI_1_AWVALID : STD_LOGIC;
  signal S02_AXI_1_BREADY : STD_LOGIC;
  signal S02_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S02_AXI_1_BVALID : STD_LOGIC;
  signal S02_AXI_1_WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S02_AXI_1_WLAST : STD_LOGIC;
  signal S02_AXI_1_WREADY : STD_LOGIC;
  signal S02_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S02_AXI_1_WVALID : STD_LOGIC;
  signal axi_interconnect_0_ACLK_net : STD_LOGIC;
  signal axi_interconnect_0_ARESETN_net : STD_LOGIC;
  signal m00_couplers_to_axi_interconnect_0_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_BID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_RID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_0_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m00_couplers_to_axi_interconnect_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s00_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s00_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s00_mmu_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_mmu_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_mmu_M_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_mmu_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_mmu_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_ARREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_mmu_M_AXI_ARVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s00_mmu_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_mmu_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_mmu_M_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_mmu_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_mmu_M_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_AWREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_mmu_M_AXI_AWVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_BREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_mmu_M_AXI_BVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_mmu_M_AXI_RLAST : STD_LOGIC;
  signal s00_mmu_M_AXI_RREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_mmu_M_AXI_RVALID : STD_LOGIC;
  signal s00_mmu_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_mmu_M_AXI_WLAST : STD_LOGIC;
  signal s00_mmu_M_AXI_WREADY : STD_LOGIC;
  signal s00_mmu_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_mmu_M_AXI_WVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s01_couplers_to_xbar_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_couplers_to_xbar_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_couplers_to_xbar_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s01_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 255 downto 128 );
  signal s01_couplers_to_xbar_RLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s01_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal s01_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal s01_mmu_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s01_mmu_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_mmu_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_mmu_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s01_mmu_M_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s01_mmu_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_mmu_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s01_mmu_M_AXI_ARREADY : STD_LOGIC;
  signal s01_mmu_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s01_mmu_M_AXI_ARVALID : STD_LOGIC;
  signal s01_mmu_M_AXI_RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s01_mmu_M_AXI_RLAST : STD_LOGIC;
  signal s01_mmu_M_AXI_RREADY : STD_LOGIC;
  signal s01_mmu_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s01_mmu_M_AXI_RVALID : STD_LOGIC;
  signal s02_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s02_couplers_to_xbar_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s02_couplers_to_xbar_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s02_couplers_to_xbar_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s02_couplers_to_xbar_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_couplers_to_xbar_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s02_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s02_couplers_to_xbar_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s02_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s02_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal s02_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s02_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s02_couplers_to_xbar_WLAST : STD_LOGIC;
  signal s02_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal s02_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s02_couplers_to_xbar_WVALID : STD_LOGIC;
  signal s02_mmu_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s02_mmu_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s02_mmu_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s02_mmu_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s02_mmu_M_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s02_mmu_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_mmu_M_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s02_mmu_M_AXI_AWREADY : STD_LOGIC;
  signal s02_mmu_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s02_mmu_M_AXI_AWVALID : STD_LOGIC;
  signal s02_mmu_M_AXI_BREADY : STD_LOGIC;
  signal s02_mmu_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s02_mmu_M_AXI_BVALID : STD_LOGIC;
  signal s02_mmu_M_AXI_WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s02_mmu_M_AXI_WLAST : STD_LOGIC;
  signal s02_mmu_M_AXI_WREADY : STD_LOGIC;
  signal s02_mmu_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s02_mmu_M_AXI_WVALID : STD_LOGIC;
  signal xbar_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal xbar_to_m00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal xbar_to_m00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xbar_to_m00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal xbar_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m00_couplers_RID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal xbar_to_m00_couplers_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal xbar_to_m00_couplers_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_m00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal xbar_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xbar_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xbar_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xbar_s_axi_arready_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_xbar_s_axi_awready_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_xbar_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_xbar_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_xbar_s_axi_bvalid_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_xbar_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 383 downto 256 );
  signal NLW_xbar_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_xbar_s_axi_rlast_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_xbar_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal NLW_xbar_s_axi_rvalid_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_xbar_s_axi_wready_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  M00_AXI_araddr(63 downto 0) <= m00_couplers_to_axi_interconnect_0_ARADDR(63 downto 0);
  M00_AXI_arburst(1 downto 0) <= m00_couplers_to_axi_interconnect_0_ARBURST(1 downto 0);
  M00_AXI_arcache(3 downto 0) <= m00_couplers_to_axi_interconnect_0_ARCACHE(3 downto 0);
  M00_AXI_arid(1 downto 0) <= m00_couplers_to_axi_interconnect_0_ARID(1 downto 0);
  M00_AXI_arlen(7 downto 0) <= m00_couplers_to_axi_interconnect_0_ARLEN(7 downto 0);
  M00_AXI_arlock(0) <= m00_couplers_to_axi_interconnect_0_ARLOCK(0);
  M00_AXI_arprot(2 downto 0) <= m00_couplers_to_axi_interconnect_0_ARPROT(2 downto 0);
  M00_AXI_arqos(3 downto 0) <= m00_couplers_to_axi_interconnect_0_ARQOS(3 downto 0);
  M00_AXI_arsize(2 downto 0) <= m00_couplers_to_axi_interconnect_0_ARSIZE(2 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_axi_interconnect_0_ARVALID(0);
  M00_AXI_awaddr(63 downto 0) <= m00_couplers_to_axi_interconnect_0_AWADDR(63 downto 0);
  M00_AXI_awburst(1 downto 0) <= m00_couplers_to_axi_interconnect_0_AWBURST(1 downto 0);
  M00_AXI_awcache(3 downto 0) <= m00_couplers_to_axi_interconnect_0_AWCACHE(3 downto 0);
  M00_AXI_awid(1 downto 0) <= m00_couplers_to_axi_interconnect_0_AWID(1 downto 0);
  M00_AXI_awlen(7 downto 0) <= m00_couplers_to_axi_interconnect_0_AWLEN(7 downto 0);
  M00_AXI_awlock(0) <= m00_couplers_to_axi_interconnect_0_AWLOCK(0);
  M00_AXI_awprot(2 downto 0) <= m00_couplers_to_axi_interconnect_0_AWPROT(2 downto 0);
  M00_AXI_awqos(3 downto 0) <= m00_couplers_to_axi_interconnect_0_AWQOS(3 downto 0);
  M00_AXI_awsize(2 downto 0) <= m00_couplers_to_axi_interconnect_0_AWSIZE(2 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_axi_interconnect_0_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_axi_interconnect_0_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_axi_interconnect_0_RREADY(0);
  M00_AXI_wdata(127 downto 0) <= m00_couplers_to_axi_interconnect_0_WDATA(127 downto 0);
  M00_AXI_wlast(0) <= m00_couplers_to_axi_interconnect_0_WLAST(0);
  M00_AXI_wstrb(15 downto 0) <= m00_couplers_to_axi_interconnect_0_WSTRB(15 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_axi_interconnect_0_WVALID(0);
  S00_AXI_1_ARADDR(63 downto 0) <= S00_AXI_araddr(63 downto 0);
  S00_AXI_1_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  S00_AXI_1_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  S00_AXI_1_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(63 downto 0) <= S00_AXI_awaddr(63 downto 0);
  S00_AXI_1_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  S00_AXI_1_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  S00_AXI_1_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  S00_AXI_1_WLAST <= S00_AXI_wlast;
  S00_AXI_1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(31 downto 0) <= S00_AXI_1_RDATA(31 downto 0);
  S00_AXI_rlast <= S00_AXI_1_RLAST;
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  S01_AXI_1_ARADDR(63 downto 0) <= S01_AXI_araddr(63 downto 0);
  S01_AXI_1_ARBURST(1 downto 0) <= S01_AXI_arburst(1 downto 0);
  S01_AXI_1_ARCACHE(3 downto 0) <= S01_AXI_arcache(3 downto 0);
  S01_AXI_1_ARLEN(7 downto 0) <= S01_AXI_arlen(7 downto 0);
  S01_AXI_1_ARPROT(2 downto 0) <= S01_AXI_arprot(2 downto 0);
  S01_AXI_1_ARSIZE(2 downto 0) <= S01_AXI_arsize(2 downto 0);
  S01_AXI_1_ARVALID <= S01_AXI_arvalid;
  S01_AXI_1_RREADY <= S01_AXI_rready;
  S01_AXI_arready <= S01_AXI_1_ARREADY;
  S01_AXI_rdata(63 downto 0) <= S01_AXI_1_RDATA(63 downto 0);
  S01_AXI_rlast <= S01_AXI_1_RLAST;
  S01_AXI_rresp(1 downto 0) <= S01_AXI_1_RRESP(1 downto 0);
  S01_AXI_rvalid <= S01_AXI_1_RVALID;
  S02_AXI_1_AWADDR(63 downto 0) <= S02_AXI_awaddr(63 downto 0);
  S02_AXI_1_AWBURST(1 downto 0) <= S02_AXI_awburst(1 downto 0);
  S02_AXI_1_AWCACHE(3 downto 0) <= S02_AXI_awcache(3 downto 0);
  S02_AXI_1_AWLEN(7 downto 0) <= S02_AXI_awlen(7 downto 0);
  S02_AXI_1_AWPROT(2 downto 0) <= S02_AXI_awprot(2 downto 0);
  S02_AXI_1_AWSIZE(2 downto 0) <= S02_AXI_awsize(2 downto 0);
  S02_AXI_1_AWVALID <= S02_AXI_awvalid;
  S02_AXI_1_BREADY <= S02_AXI_bready;
  S02_AXI_1_WDATA(63 downto 0) <= S02_AXI_wdata(63 downto 0);
  S02_AXI_1_WLAST <= S02_AXI_wlast;
  S02_AXI_1_WSTRB(7 downto 0) <= S02_AXI_wstrb(7 downto 0);
  S02_AXI_1_WVALID <= S02_AXI_wvalid;
  S02_AXI_awready <= S02_AXI_1_AWREADY;
  S02_AXI_bresp(1 downto 0) <= S02_AXI_1_BRESP(1 downto 0);
  S02_AXI_bvalid <= S02_AXI_1_BVALID;
  S02_AXI_wready <= S02_AXI_1_WREADY;
  axi_interconnect_0_ACLK_net <= ACLK;
  axi_interconnect_0_ARESETN_net <= ARESETN;
  m00_couplers_to_axi_interconnect_0_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_axi_interconnect_0_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_axi_interconnect_0_BID(5 downto 0) <= M00_AXI_bid(5 downto 0);
  m00_couplers_to_axi_interconnect_0_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_0_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_axi_interconnect_0_RDATA(127 downto 0) <= M00_AXI_rdata(127 downto 0);
  m00_couplers_to_axi_interconnect_0_RID(5 downto 0) <= M00_AXI_rid(5 downto 0);
  m00_couplers_to_axi_interconnect_0_RLAST(0) <= M00_AXI_rlast(0);
  m00_couplers_to_axi_interconnect_0_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_0_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_axi_interconnect_0_WREADY(0) <= M00_AXI_wready(0);
m00_couplers: entity work.m00_couplers_imp_XD5PHP
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(63 downto 0) => m00_couplers_to_axi_interconnect_0_ARADDR(63 downto 0),
      M_AXI_arburst(1 downto 0) => m00_couplers_to_axi_interconnect_0_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => m00_couplers_to_axi_interconnect_0_ARCACHE(3 downto 0),
      M_AXI_arid(1 downto 0) => m00_couplers_to_axi_interconnect_0_ARID(1 downto 0),
      M_AXI_arlen(7 downto 0) => m00_couplers_to_axi_interconnect_0_ARLEN(7 downto 0),
      M_AXI_arlock(0) => m00_couplers_to_axi_interconnect_0_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => m00_couplers_to_axi_interconnect_0_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => m00_couplers_to_axi_interconnect_0_ARQOS(3 downto 0),
      M_AXI_arready(0) => m00_couplers_to_axi_interconnect_0_ARREADY(0),
      M_AXI_arsize(2 downto 0) => m00_couplers_to_axi_interconnect_0_ARSIZE(2 downto 0),
      M_AXI_arvalid(0) => m00_couplers_to_axi_interconnect_0_ARVALID(0),
      M_AXI_awaddr(63 downto 0) => m00_couplers_to_axi_interconnect_0_AWADDR(63 downto 0),
      M_AXI_awburst(1 downto 0) => m00_couplers_to_axi_interconnect_0_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => m00_couplers_to_axi_interconnect_0_AWCACHE(3 downto 0),
      M_AXI_awid(1 downto 0) => m00_couplers_to_axi_interconnect_0_AWID(1 downto 0),
      M_AXI_awlen(7 downto 0) => m00_couplers_to_axi_interconnect_0_AWLEN(7 downto 0),
      M_AXI_awlock(0) => m00_couplers_to_axi_interconnect_0_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => m00_couplers_to_axi_interconnect_0_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => m00_couplers_to_axi_interconnect_0_AWQOS(3 downto 0),
      M_AXI_awready(0) => m00_couplers_to_axi_interconnect_0_AWREADY(0),
      M_AXI_awsize(2 downto 0) => m00_couplers_to_axi_interconnect_0_AWSIZE(2 downto 0),
      M_AXI_awvalid(0) => m00_couplers_to_axi_interconnect_0_AWVALID(0),
      M_AXI_bid(5 downto 0) => m00_couplers_to_axi_interconnect_0_BID(5 downto 0),
      M_AXI_bready(0) => m00_couplers_to_axi_interconnect_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_axi_interconnect_0_BVALID(0),
      M_AXI_rdata(127 downto 0) => m00_couplers_to_axi_interconnect_0_RDATA(127 downto 0),
      M_AXI_rid(5 downto 0) => m00_couplers_to_axi_interconnect_0_RID(5 downto 0),
      M_AXI_rlast(0) => m00_couplers_to_axi_interconnect_0_RLAST(0),
      M_AXI_rready(0) => m00_couplers_to_axi_interconnect_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_axi_interconnect_0_RVALID(0),
      M_AXI_wdata(127 downto 0) => m00_couplers_to_axi_interconnect_0_WDATA(127 downto 0),
      M_AXI_wlast(0) => m00_couplers_to_axi_interconnect_0_WLAST(0),
      M_AXI_wready(0) => m00_couplers_to_axi_interconnect_0_WREADY(0),
      M_AXI_wstrb(15 downto 0) => m00_couplers_to_axi_interconnect_0_WSTRB(15 downto 0),
      M_AXI_wvalid(0) => m00_couplers_to_axi_interconnect_0_WVALID(0),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(63 downto 0) => xbar_to_m00_couplers_ARADDR(63 downto 0),
      S_AXI_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(1 downto 0) => xbar_to_m00_couplers_ARID(1 downto 0),
      S_AXI_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      S_AXI_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      S_AXI_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(63 downto 0) => xbar_to_m00_couplers_AWADDR(63 downto 0),
      S_AXI_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(1 downto 0) => xbar_to_m00_couplers_AWID(1 downto 0),
      S_AXI_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      S_AXI_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      S_AXI_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      S_AXI_bid(5 downto 0) => xbar_to_m00_couplers_BID(5 downto 0),
      S_AXI_bready(0) => xbar_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      S_AXI_rdata(127 downto 0) => xbar_to_m00_couplers_RDATA(127 downto 0),
      S_AXI_rid(5 downto 0) => xbar_to_m00_couplers_RID(5 downto 0),
      S_AXI_rlast(0) => xbar_to_m00_couplers_RLAST(0),
      S_AXI_rready(0) => xbar_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      S_AXI_wdata(127 downto 0) => xbar_to_m00_couplers_WDATA(127 downto 0),
      S_AXI_wlast(0) => xbar_to_m00_couplers_WLAST(0),
      S_AXI_wready(0) => xbar_to_m00_couplers_WREADY(0),
      S_AXI_wstrb(15 downto 0) => xbar_to_m00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid(0) => xbar_to_m00_couplers_WVALID(0)
    );
s00_couplers: entity work.s00_couplers_imp_1YW39W1
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(63 downto 0) => s00_couplers_to_xbar_ARADDR(63 downto 0),
      M_AXI_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_arvalid => s00_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(63 downto 0) => s00_couplers_to_xbar_AWADDR(63 downto 0),
      M_AXI_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awvalid => s00_couplers_to_xbar_AWVALID,
      M_AXI_bready => s00_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(127 downto 0) => s00_couplers_to_xbar_RDATA(127 downto 0),
      M_AXI_rlast => s00_couplers_to_xbar_RLAST(0),
      M_AXI_rready => s00_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(127 downto 0) => s00_couplers_to_xbar_WDATA(127 downto 0),
      M_AXI_wlast => s00_couplers_to_xbar_WLAST,
      M_AXI_wready => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(15 downto 0) => s00_couplers_to_xbar_WSTRB(15 downto 0),
      M_AXI_wvalid => s00_couplers_to_xbar_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(63 downto 0) => s00_mmu_M_AXI_ARADDR(63 downto 0),
      S_AXI_arburst(1 downto 0) => s00_mmu_M_AXI_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => s00_mmu_M_AXI_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => s00_mmu_M_AXI_ARLEN(7 downto 0),
      S_AXI_arlock(0) => s00_mmu_M_AXI_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => s00_mmu_M_AXI_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => s00_mmu_M_AXI_ARQOS(3 downto 0),
      S_AXI_arready => s00_mmu_M_AXI_ARREADY,
      S_AXI_arsize(2 downto 0) => s00_mmu_M_AXI_ARSIZE(2 downto 0),
      S_AXI_arvalid => s00_mmu_M_AXI_ARVALID,
      S_AXI_awaddr(63 downto 0) => s00_mmu_M_AXI_AWADDR(63 downto 0),
      S_AXI_awburst(1 downto 0) => s00_mmu_M_AXI_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => s00_mmu_M_AXI_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => s00_mmu_M_AXI_AWLEN(7 downto 0),
      S_AXI_awlock(0) => s00_mmu_M_AXI_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => s00_mmu_M_AXI_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => s00_mmu_M_AXI_AWQOS(3 downto 0),
      S_AXI_awready => s00_mmu_M_AXI_AWREADY,
      S_AXI_awsize(2 downto 0) => s00_mmu_M_AXI_AWSIZE(2 downto 0),
      S_AXI_awvalid => s00_mmu_M_AXI_AWVALID,
      S_AXI_bready => s00_mmu_M_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => s00_mmu_M_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => s00_mmu_M_AXI_BVALID,
      S_AXI_rdata(31 downto 0) => s00_mmu_M_AXI_RDATA(31 downto 0),
      S_AXI_rlast => s00_mmu_M_AXI_RLAST,
      S_AXI_rready => s00_mmu_M_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => s00_mmu_M_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => s00_mmu_M_AXI_RVALID,
      S_AXI_wdata(31 downto 0) => s00_mmu_M_AXI_WDATA(31 downto 0),
      S_AXI_wlast => s00_mmu_M_AXI_WLAST,
      S_AXI_wready => s00_mmu_M_AXI_WREADY,
      S_AXI_wstrb(3 downto 0) => s00_mmu_M_AXI_WSTRB(3 downto 0),
      S_AXI_wvalid => s00_mmu_M_AXI_WVALID
    );
s00_mmu: component zynq_bd_s00_mmu_1
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(63 downto 0) => s00_mmu_M_AXI_ARADDR(63 downto 0),
      m_axi_arburst(1 downto 0) => s00_mmu_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => s00_mmu_M_AXI_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => s00_mmu_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => s00_mmu_M_AXI_ARLOCK(0),
      m_axi_arprot(2 downto 0) => s00_mmu_M_AXI_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => s00_mmu_M_AXI_ARQOS(3 downto 0),
      m_axi_arready => s00_mmu_M_AXI_ARREADY,
      m_axi_arsize(2 downto 0) => s00_mmu_M_AXI_ARSIZE(2 downto 0),
      m_axi_arvalid => s00_mmu_M_AXI_ARVALID,
      m_axi_awaddr(63 downto 0) => s00_mmu_M_AXI_AWADDR(63 downto 0),
      m_axi_awburst(1 downto 0) => s00_mmu_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => s00_mmu_M_AXI_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => s00_mmu_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => s00_mmu_M_AXI_AWLOCK(0),
      m_axi_awprot(2 downto 0) => s00_mmu_M_AXI_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => s00_mmu_M_AXI_AWQOS(3 downto 0),
      m_axi_awready => s00_mmu_M_AXI_AWREADY,
      m_axi_awsize(2 downto 0) => s00_mmu_M_AXI_AWSIZE(2 downto 0),
      m_axi_awvalid => s00_mmu_M_AXI_AWVALID,
      m_axi_bready => s00_mmu_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s00_mmu_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s00_mmu_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => s00_mmu_M_AXI_RDATA(31 downto 0),
      m_axi_rlast => s00_mmu_M_AXI_RLAST,
      m_axi_rready => s00_mmu_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s00_mmu_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s00_mmu_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => s00_mmu_M_AXI_WDATA(31 downto 0),
      m_axi_wlast => s00_mmu_M_AXI_WLAST,
      m_axi_wready => s00_mmu_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => s00_mmu_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => s00_mmu_M_AXI_WVALID,
      s_axi_araddr(63 downto 0) => S00_AXI_1_ARADDR(63 downto 0),
      s_axi_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => S00_AXI_1_ARREADY,
      s_axi_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      s_axi_arvalid => S00_AXI_1_ARVALID,
      s_axi_awaddr(63 downto 0) => S00_AXI_1_AWADDR(63 downto 0),
      s_axi_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => S00_AXI_1_AWREADY,
      s_axi_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      s_axi_awvalid => S00_AXI_1_AWVALID,
      s_axi_bready => S00_AXI_1_BREADY,
      s_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s_axi_bvalid => S00_AXI_1_BVALID,
      s_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      s_axi_rlast => S00_AXI_1_RLAST,
      s_axi_rready => S00_AXI_1_RREADY,
      s_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s_axi_rvalid => S00_AXI_1_RVALID,
      s_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      s_axi_wlast => S00_AXI_1_WLAST,
      s_axi_wready => S00_AXI_1_WREADY,
      s_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      s_axi_wvalid => S00_AXI_1_WVALID
    );
s01_couplers: entity work.s01_couplers_imp_XJ4TXU
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_araddr(63 downto 0) => s01_couplers_to_xbar_ARADDR(63 downto 0),
      M_AXI_arburst(1 downto 0) => s01_couplers_to_xbar_ARBURST(1 downto 0),
      M_AXI_arcache(3 downto 0) => s01_couplers_to_xbar_ARCACHE(3 downto 0),
      M_AXI_arlen(7 downto 0) => s01_couplers_to_xbar_ARLEN(7 downto 0),
      M_AXI_arlock(0) => s01_couplers_to_xbar_ARLOCK(0),
      M_AXI_arprot(2 downto 0) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arqos(3 downto 0) => s01_couplers_to_xbar_ARQOS(3 downto 0),
      M_AXI_arready => s01_couplers_to_xbar_ARREADY(1),
      M_AXI_arsize(2 downto 0) => s01_couplers_to_xbar_ARSIZE(2 downto 0),
      M_AXI_arvalid => s01_couplers_to_xbar_ARVALID,
      M_AXI_rdata(127 downto 0) => s01_couplers_to_xbar_RDATA(255 downto 128),
      M_AXI_rlast => s01_couplers_to_xbar_RLAST(1),
      M_AXI_rready => s01_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s01_couplers_to_xbar_RRESP(3 downto 2),
      M_AXI_rvalid => s01_couplers_to_xbar_RVALID(1),
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_araddr(63 downto 0) => s01_mmu_M_AXI_ARADDR(63 downto 0),
      S_AXI_arburst(1 downto 0) => s01_mmu_M_AXI_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => s01_mmu_M_AXI_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => s01_mmu_M_AXI_ARLEN(7 downto 0),
      S_AXI_arlock(0) => s01_mmu_M_AXI_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => s01_mmu_M_AXI_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => s01_mmu_M_AXI_ARQOS(3 downto 0),
      S_AXI_arready => s01_mmu_M_AXI_ARREADY,
      S_AXI_arsize(2 downto 0) => s01_mmu_M_AXI_ARSIZE(2 downto 0),
      S_AXI_arvalid => s01_mmu_M_AXI_ARVALID,
      S_AXI_rdata(63 downto 0) => s01_mmu_M_AXI_RDATA(63 downto 0),
      S_AXI_rlast => s01_mmu_M_AXI_RLAST,
      S_AXI_rready => s01_mmu_M_AXI_RREADY,
      S_AXI_rresp(1 downto 0) => s01_mmu_M_AXI_RRESP(1 downto 0),
      S_AXI_rvalid => s01_mmu_M_AXI_RVALID
    );
s01_mmu: component zynq_bd_s01_mmu_0
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(63 downto 0) => s01_mmu_M_AXI_ARADDR(63 downto 0),
      m_axi_arburst(1 downto 0) => s01_mmu_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => s01_mmu_M_AXI_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => s01_mmu_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => s01_mmu_M_AXI_ARLOCK(0),
      m_axi_arprot(2 downto 0) => s01_mmu_M_AXI_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => s01_mmu_M_AXI_ARQOS(3 downto 0),
      m_axi_arready => s01_mmu_M_AXI_ARREADY,
      m_axi_arsize(2 downto 0) => s01_mmu_M_AXI_ARSIZE(2 downto 0),
      m_axi_arvalid => s01_mmu_M_AXI_ARVALID,
      m_axi_rdata(63 downto 0) => s01_mmu_M_AXI_RDATA(63 downto 0),
      m_axi_rlast => s01_mmu_M_AXI_RLAST,
      m_axi_rready => s01_mmu_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => s01_mmu_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => s01_mmu_M_AXI_RVALID,
      s_axi_araddr(63 downto 0) => S01_AXI_1_ARADDR(63 downto 0),
      s_axi_arburst(1 downto 0) => S01_AXI_1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => S01_AXI_1_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => S01_AXI_1_ARLEN(7 downto 0),
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => S01_AXI_1_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => S01_AXI_1_ARREADY,
      s_axi_arsize(2 downto 0) => S01_AXI_1_ARSIZE(2 downto 0),
      s_axi_arvalid => S01_AXI_1_ARVALID,
      s_axi_rdata(63 downto 0) => S01_AXI_1_RDATA(63 downto 0),
      s_axi_rlast => S01_AXI_1_RLAST,
      s_axi_rready => S01_AXI_1_RREADY,
      s_axi_rresp(1 downto 0) => S01_AXI_1_RRESP(1 downto 0),
      s_axi_rvalid => S01_AXI_1_RVALID
    );
s02_couplers: entity work.s02_couplers_imp_C05UZA
     port map (
      M_ACLK => axi_interconnect_0_ACLK_net,
      M_ARESETN => axi_interconnect_0_ARESETN_net,
      M_AXI_awaddr(63 downto 0) => s02_couplers_to_xbar_AWADDR(63 downto 0),
      M_AXI_awburst(1 downto 0) => s02_couplers_to_xbar_AWBURST(1 downto 0),
      M_AXI_awcache(3 downto 0) => s02_couplers_to_xbar_AWCACHE(3 downto 0),
      M_AXI_awlen(7 downto 0) => s02_couplers_to_xbar_AWLEN(7 downto 0),
      M_AXI_awlock(0) => s02_couplers_to_xbar_AWLOCK(0),
      M_AXI_awprot(2 downto 0) => s02_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awqos(3 downto 0) => s02_couplers_to_xbar_AWQOS(3 downto 0),
      M_AXI_awready => s02_couplers_to_xbar_AWREADY(2),
      M_AXI_awsize(2 downto 0) => s02_couplers_to_xbar_AWSIZE(2 downto 0),
      M_AXI_awvalid => s02_couplers_to_xbar_AWVALID,
      M_AXI_bready => s02_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s02_couplers_to_xbar_BRESP(5 downto 4),
      M_AXI_bvalid => s02_couplers_to_xbar_BVALID(2),
      M_AXI_wdata(127 downto 0) => s02_couplers_to_xbar_WDATA(127 downto 0),
      M_AXI_wlast => s02_couplers_to_xbar_WLAST,
      M_AXI_wready => s02_couplers_to_xbar_WREADY(2),
      M_AXI_wstrb(15 downto 0) => s02_couplers_to_xbar_WSTRB(15 downto 0),
      M_AXI_wvalid => s02_couplers_to_xbar_WVALID,
      S_ACLK => axi_interconnect_0_ACLK_net,
      S_ARESETN => axi_interconnect_0_ARESETN_net,
      S_AXI_awaddr(63 downto 0) => s02_mmu_M_AXI_AWADDR(63 downto 0),
      S_AXI_awburst(1 downto 0) => s02_mmu_M_AXI_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => s02_mmu_M_AXI_AWCACHE(3 downto 0),
      S_AXI_awlen(7 downto 0) => s02_mmu_M_AXI_AWLEN(7 downto 0),
      S_AXI_awlock(0) => s02_mmu_M_AXI_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => s02_mmu_M_AXI_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => s02_mmu_M_AXI_AWQOS(3 downto 0),
      S_AXI_awready => s02_mmu_M_AXI_AWREADY,
      S_AXI_awsize(2 downto 0) => s02_mmu_M_AXI_AWSIZE(2 downto 0),
      S_AXI_awvalid => s02_mmu_M_AXI_AWVALID,
      S_AXI_bready => s02_mmu_M_AXI_BREADY,
      S_AXI_bresp(1 downto 0) => s02_mmu_M_AXI_BRESP(1 downto 0),
      S_AXI_bvalid => s02_mmu_M_AXI_BVALID,
      S_AXI_wdata(63 downto 0) => s02_mmu_M_AXI_WDATA(63 downto 0),
      S_AXI_wlast => s02_mmu_M_AXI_WLAST,
      S_AXI_wready => s02_mmu_M_AXI_WREADY,
      S_AXI_wstrb(7 downto 0) => s02_mmu_M_AXI_WSTRB(7 downto 0),
      S_AXI_wvalid => s02_mmu_M_AXI_WVALID
    );
s02_mmu: component zynq_bd_s02_mmu_0
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_awaddr(63 downto 0) => s02_mmu_M_AXI_AWADDR(63 downto 0),
      m_axi_awburst(1 downto 0) => s02_mmu_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => s02_mmu_M_AXI_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => s02_mmu_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => s02_mmu_M_AXI_AWLOCK(0),
      m_axi_awprot(2 downto 0) => s02_mmu_M_AXI_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => s02_mmu_M_AXI_AWQOS(3 downto 0),
      m_axi_awready => s02_mmu_M_AXI_AWREADY,
      m_axi_awsize(2 downto 0) => s02_mmu_M_AXI_AWSIZE(2 downto 0),
      m_axi_awvalid => s02_mmu_M_AXI_AWVALID,
      m_axi_bready => s02_mmu_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => s02_mmu_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => s02_mmu_M_AXI_BVALID,
      m_axi_wdata(63 downto 0) => s02_mmu_M_AXI_WDATA(63 downto 0),
      m_axi_wlast => s02_mmu_M_AXI_WLAST,
      m_axi_wready => s02_mmu_M_AXI_WREADY,
      m_axi_wstrb(7 downto 0) => s02_mmu_M_AXI_WSTRB(7 downto 0),
      m_axi_wvalid => s02_mmu_M_AXI_WVALID,
      s_axi_awaddr(63 downto 0) => S02_AXI_1_AWADDR(63 downto 0),
      s_axi_awburst(1 downto 0) => S02_AXI_1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => S02_AXI_1_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => S02_AXI_1_AWLEN(7 downto 0),
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => S02_AXI_1_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => S02_AXI_1_AWREADY,
      s_axi_awsize(2 downto 0) => S02_AXI_1_AWSIZE(2 downto 0),
      s_axi_awvalid => S02_AXI_1_AWVALID,
      s_axi_bready => S02_AXI_1_BREADY,
      s_axi_bresp(1 downto 0) => S02_AXI_1_BRESP(1 downto 0),
      s_axi_bvalid => S02_AXI_1_BVALID,
      s_axi_wdata(63 downto 0) => S02_AXI_1_WDATA(63 downto 0),
      s_axi_wlast => S02_AXI_1_WLAST,
      s_axi_wready => S02_AXI_1_WREADY,
      s_axi_wstrb(7 downto 0) => S02_AXI_1_WSTRB(7 downto 0),
      s_axi_wvalid => S02_AXI_1_WVALID
    );
xbar: component zynq_bd_xbar_3
     port map (
      aclk => axi_interconnect_0_ACLK_net,
      aresetn => axi_interconnect_0_ARESETN_net,
      m_axi_araddr(63 downto 0) => xbar_to_m00_couplers_ARADDR(63 downto 0),
      m_axi_arburst(1 downto 0) => xbar_to_m00_couplers_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => xbar_to_m00_couplers_ARCACHE(3 downto 0),
      m_axi_arid(1 downto 0) => xbar_to_m00_couplers_ARID(1 downto 0),
      m_axi_arlen(7 downto 0) => xbar_to_m00_couplers_ARLEN(7 downto 0),
      m_axi_arlock(0) => xbar_to_m00_couplers_ARLOCK(0),
      m_axi_arprot(2 downto 0) => xbar_to_m00_couplers_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => xbar_to_m00_couplers_ARQOS(3 downto 0),
      m_axi_arready(0) => xbar_to_m00_couplers_ARREADY(0),
      m_axi_arregion(3 downto 0) => NLW_xbar_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => xbar_to_m00_couplers_ARSIZE(2 downto 0),
      m_axi_arvalid(0) => xbar_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(63 downto 0) => xbar_to_m00_couplers_AWADDR(63 downto 0),
      m_axi_awburst(1 downto 0) => xbar_to_m00_couplers_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => xbar_to_m00_couplers_AWCACHE(3 downto 0),
      m_axi_awid(1 downto 0) => xbar_to_m00_couplers_AWID(1 downto 0),
      m_axi_awlen(7 downto 0) => xbar_to_m00_couplers_AWLEN(7 downto 0),
      m_axi_awlock(0) => xbar_to_m00_couplers_AWLOCK(0),
      m_axi_awprot(2 downto 0) => xbar_to_m00_couplers_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => xbar_to_m00_couplers_AWQOS(3 downto 0),
      m_axi_awready(0) => xbar_to_m00_couplers_AWREADY(0),
      m_axi_awregion(3 downto 0) => NLW_xbar_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => xbar_to_m00_couplers_AWSIZE(2 downto 0),
      m_axi_awvalid(0) => xbar_to_m00_couplers_AWVALID(0),
      m_axi_bid(1 downto 0) => xbar_to_m00_couplers_BID(1 downto 0),
      m_axi_bready(0) => xbar_to_m00_couplers_BREADY(0),
      m_axi_bresp(1 downto 0) => xbar_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(0) => xbar_to_m00_couplers_BVALID(0),
      m_axi_rdata(127 downto 0) => xbar_to_m00_couplers_RDATA(127 downto 0),
      m_axi_rid(1 downto 0) => xbar_to_m00_couplers_RID(1 downto 0),
      m_axi_rlast(0) => xbar_to_m00_couplers_RLAST(0),
      m_axi_rready(0) => xbar_to_m00_couplers_RREADY(0),
      m_axi_rresp(1 downto 0) => xbar_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(0) => xbar_to_m00_couplers_RVALID(0),
      m_axi_wdata(127 downto 0) => xbar_to_m00_couplers_WDATA(127 downto 0),
      m_axi_wlast(0) => xbar_to_m00_couplers_WLAST(0),
      m_axi_wready(0) => xbar_to_m00_couplers_WREADY(0),
      m_axi_wstrb(15 downto 0) => xbar_to_m00_couplers_WSTRB(15 downto 0),
      m_axi_wvalid(0) => xbar_to_m00_couplers_WVALID(0),
      s_axi_araddr(191 downto 128) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_araddr(127 downto 64) => s01_couplers_to_xbar_ARADDR(63 downto 0),
      s_axi_araddr(63 downto 0) => s00_couplers_to_xbar_ARADDR(63 downto 0),
      s_axi_arburst(5 downto 4) => B"00",
      s_axi_arburst(3 downto 2) => s01_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_xbar_ARBURST(1 downto 0),
      s_axi_arcache(11 downto 8) => B"0000",
      s_axi_arcache(7 downto 4) => s01_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_xbar_ARCACHE(3 downto 0),
      s_axi_arid(5 downto 0) => B"000000",
      s_axi_arlen(23 downto 16) => B"00000000",
      s_axi_arlen(15 downto 8) => s01_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_xbar_ARLEN(7 downto 0),
      s_axi_arlock(2) => '0',
      s_axi_arlock(1) => s01_couplers_to_xbar_ARLOCK(0),
      s_axi_arlock(0) => s00_couplers_to_xbar_ARLOCK(0),
      s_axi_arprot(8 downto 6) => B"000",
      s_axi_arprot(5 downto 3) => s01_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arqos(11 downto 8) => B"0000",
      s_axi_arqos(7 downto 4) => s01_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_xbar_ARQOS(3 downto 0),
      s_axi_arready(2) => NLW_xbar_s_axi_arready_UNCONNECTED(2),
      s_axi_arready(1) => s01_couplers_to_xbar_ARREADY(1),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arsize(8 downto 6) => B"001",
      s_axi_arsize(5 downto 3) => s01_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_arsize(2 downto 0) => s00_couplers_to_xbar_ARSIZE(2 downto 0),
      s_axi_arvalid(2) => '0',
      s_axi_arvalid(1) => s01_couplers_to_xbar_ARVALID,
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(191 downto 128) => s02_couplers_to_xbar_AWADDR(63 downto 0),
      s_axi_awaddr(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_awaddr(63 downto 0) => s00_couplers_to_xbar_AWADDR(63 downto 0),
      s_axi_awburst(5 downto 4) => s02_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awburst(3 downto 2) => B"00",
      s_axi_awburst(1 downto 0) => s00_couplers_to_xbar_AWBURST(1 downto 0),
      s_axi_awcache(11 downto 8) => s02_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awcache(7 downto 4) => B"0000",
      s_axi_awcache(3 downto 0) => s00_couplers_to_xbar_AWCACHE(3 downto 0),
      s_axi_awid(5 downto 0) => B"000000",
      s_axi_awlen(23 downto 16) => s02_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlen(15 downto 8) => B"00000000",
      s_axi_awlen(7 downto 0) => s00_couplers_to_xbar_AWLEN(7 downto 0),
      s_axi_awlock(2) => s02_couplers_to_xbar_AWLOCK(0),
      s_axi_awlock(1) => '0',
      s_axi_awlock(0) => s00_couplers_to_xbar_AWLOCK(0),
      s_axi_awprot(8 downto 6) => s02_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awprot(5 downto 3) => B"000",
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awqos(11 downto 8) => s02_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awqos(7 downto 4) => B"0000",
      s_axi_awqos(3 downto 0) => s00_couplers_to_xbar_AWQOS(3 downto 0),
      s_axi_awready(2) => s02_couplers_to_xbar_AWREADY(2),
      s_axi_awready(1) => NLW_xbar_s_axi_awready_UNCONNECTED(1),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awsize(8 downto 6) => s02_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awsize(5 downto 3) => B"100",
      s_axi_awsize(2 downto 0) => s00_couplers_to_xbar_AWSIZE(2 downto 0),
      s_axi_awvalid(2) => s02_couplers_to_xbar_AWVALID,
      s_axi_awvalid(1) => '0',
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bid(5 downto 0) => NLW_xbar_s_axi_bid_UNCONNECTED(5 downto 0),
      s_axi_bready(2) => s02_couplers_to_xbar_BREADY,
      s_axi_bready(1) => '0',
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(5 downto 4) => s02_couplers_to_xbar_BRESP(5 downto 4),
      s_axi_bresp(3 downto 2) => NLW_xbar_s_axi_bresp_UNCONNECTED(3 downto 2),
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(2) => s02_couplers_to_xbar_BVALID(2),
      s_axi_bvalid(1) => NLW_xbar_s_axi_bvalid_UNCONNECTED(1),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(383 downto 256) => NLW_xbar_s_axi_rdata_UNCONNECTED(383 downto 256),
      s_axi_rdata(255 downto 128) => s01_couplers_to_xbar_RDATA(255 downto 128),
      s_axi_rdata(127 downto 0) => s00_couplers_to_xbar_RDATA(127 downto 0),
      s_axi_rid(5 downto 0) => NLW_xbar_s_axi_rid_UNCONNECTED(5 downto 0),
      s_axi_rlast(2) => NLW_xbar_s_axi_rlast_UNCONNECTED(2),
      s_axi_rlast(1) => s01_couplers_to_xbar_RLAST(1),
      s_axi_rlast(0) => s00_couplers_to_xbar_RLAST(0),
      s_axi_rready(2) => '0',
      s_axi_rready(1) => s01_couplers_to_xbar_RREADY,
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(5 downto 4) => NLW_xbar_s_axi_rresp_UNCONNECTED(5 downto 4),
      s_axi_rresp(3 downto 2) => s01_couplers_to_xbar_RRESP(3 downto 2),
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(2) => NLW_xbar_s_axi_rvalid_UNCONNECTED(2),
      s_axi_rvalid(1) => s01_couplers_to_xbar_RVALID(1),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(383 downto 256) => s02_couplers_to_xbar_WDATA(127 downto 0),
      s_axi_wdata(255 downto 128) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wdata(127 downto 0) => s00_couplers_to_xbar_WDATA(127 downto 0),
      s_axi_wlast(2) => s02_couplers_to_xbar_WLAST,
      s_axi_wlast(1) => '0',
      s_axi_wlast(0) => s00_couplers_to_xbar_WLAST,
      s_axi_wready(2) => s02_couplers_to_xbar_WREADY(2),
      s_axi_wready(1) => NLW_xbar_s_axi_wready_UNCONNECTED(1),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(47 downto 32) => s02_couplers_to_xbar_WSTRB(15 downto 0),
      s_axi_wstrb(31 downto 16) => B"1111111111111111",
      s_axi_wstrb(15 downto 0) => s00_couplers_to_xbar_WSTRB(15 downto 0),
      s_axi_wvalid(2) => s02_couplers_to_xbar_WVALID,
      s_axi_wvalid(1) => '0',
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity DMA_JTAG_imp_T20218 is
  port (
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    M00_AXI_rid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    M00_AXI_rlast : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M00_AXI_wlast : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_LITE_arready : out STD_LOGIC;
    S_AXI_LITE_arvalid : in STD_LOGIC;
    S_AXI_LITE_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_LITE_awready : out STD_LOGIC;
    S_AXI_LITE_awvalid : in STD_LOGIC;
    S_AXI_LITE_bready : in STD_LOGIC;
    S_AXI_LITE_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_LITE_bvalid : out STD_LOGIC;
    S_AXI_LITE_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_rready : in STD_LOGIC;
    S_AXI_LITE_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_LITE_rvalid : out STD_LOGIC;
    S_AXI_LITE_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_wready : out STD_LOGIC;
    S_AXI_LITE_wvalid : in STD_LOGIC;
    dma_jtag_tck : out STD_LOGIC;
    dma_jtag_tdi : out STD_LOGIC;
    dma_jtag_tdo : in STD_LOGIC;
    dma_jtag_tms : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    sys_resetter_c2c_rst_n : in STD_LOGIC
  );
end DMA_JTAG_imp_T20218;

architecture STRUCTURE of DMA_JTAG_imp_T20218 is
  component zynq_bd_axis_data_fifo_0_0 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component zynq_bd_axis_data_fifo_0_0;
  component zynq_bd_axi_dma_0_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC
  );
  end component zynq_bd_axi_dma_0_0;
  component zynq_bd_xlconstant_0_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component zynq_bd_xlconstant_0_0;
  component zynq_bd_axis_jtag_0_0 is
  port (
    channel : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    TCK_0 : out STD_LOGIC;
    TMS_0 : out STD_LOGIC;
    TDI_0 : out STD_LOGIC;
    TDO_0 : in STD_LOGIC;
    TCK_1 : out STD_LOGIC;
    TMS_1 : out STD_LOGIC;
    TDI_1 : out STD_LOGIC;
    TDO_1 : in STD_LOGIC
  );
  end component zynq_bd_axis_jtag_0_0;
  signal AXI_C2C_INTERCONNECT_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_ARREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_ARVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_AWREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_AWVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_BREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_BVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_RREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_RVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_WREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_WVALID : STD_LOGIC;
  signal ZynqMPSoC_pl_clk0 : STD_LOGIC;
  signal axi_dma_0_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_dma_0_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_dma_0_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal axi_dma_0_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal axi_dma_0_M_AXIS_MM2S_TVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_RLAST : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_RREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_RVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_S2MM_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_dma_0_M_AXI_S2MM_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_S2MM_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_dma_0_M_AXI_S2MM_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_dma_0_M_AXI_S2MM_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_S2MM_AWREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_S2MM_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_S2MM_AWVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_S2MM_BREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_S2MM_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_S2MM_BVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_S2MM_WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_dma_0_M_AXI_S2MM_WLAST : STD_LOGIC;
  signal axi_dma_0_M_AXI_S2MM_WREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_S2MM_WSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_dma_0_M_AXI_S2MM_WVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_dma_0_M_AXI_SG_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_SG_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_dma_0_M_AXI_SG_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_dma_0_M_AXI_SG_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_SG_ARREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_SG_ARVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_dma_0_M_AXI_SG_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_SG_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_dma_0_M_AXI_SG_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_dma_0_M_AXI_SG_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_SG_AWREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_SG_AWVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_BREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_SG_BVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_dma_0_M_AXI_SG_RLAST : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_RREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_SG_RVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_dma_0_M_AXI_SG_WLAST : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_WREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_SG_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_dma_0_M_AXI_SG_WVALID : STD_LOGIC;
  signal axi_dma_0_mm2s_introut : STD_LOGIC;
  signal axi_dma_0_s2mm_introut : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_BID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal axi_interconnect_0_M00_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_0_M00_AXI_RID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal axi_interconnect_0_M00_AXI_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_0_M00_AXI_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_0_M00_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_data_fifo_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_jtag_0_jtag_0_TCK : STD_LOGIC;
  signal axis_jtag_0_jtag_0_TDI : STD_LOGIC;
  signal axis_jtag_0_jtag_0_TDO : STD_LOGIC;
  signal axis_jtag_0_jtag_0_TMS : STD_LOGIC;
  signal sys_resetter_c2c_peripheral_aresetn : STD_LOGIC;
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_dma_0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_dma_0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_dma_0_s_axis_s2mm_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_jtag_0_TCK_1_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_jtag_0_TDI_1_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_jtag_0_TMS_1_UNCONNECTED : STD_LOGIC;
begin
  AXI_C2C_INTERCONNECT_M07_AXI_ARADDR(39 downto 0) <= S_AXI_LITE_araddr(39 downto 0);
  AXI_C2C_INTERCONNECT_M07_AXI_ARVALID <= S_AXI_LITE_arvalid;
  AXI_C2C_INTERCONNECT_M07_AXI_AWADDR(39 downto 0) <= S_AXI_LITE_awaddr(39 downto 0);
  AXI_C2C_INTERCONNECT_M07_AXI_AWVALID <= S_AXI_LITE_awvalid;
  AXI_C2C_INTERCONNECT_M07_AXI_BREADY <= S_AXI_LITE_bready;
  AXI_C2C_INTERCONNECT_M07_AXI_RREADY <= S_AXI_LITE_rready;
  AXI_C2C_INTERCONNECT_M07_AXI_WDATA(31 downto 0) <= S_AXI_LITE_wdata(31 downto 0);
  AXI_C2C_INTERCONNECT_M07_AXI_WVALID <= S_AXI_LITE_wvalid;
  M00_AXI_araddr(63 downto 0) <= axi_interconnect_0_M00_AXI_ARADDR(63 downto 0);
  M00_AXI_arburst(1 downto 0) <= axi_interconnect_0_M00_AXI_ARBURST(1 downto 0);
  M00_AXI_arcache(3 downto 0) <= axi_interconnect_0_M00_AXI_ARCACHE(3 downto 0);
  M00_AXI_arid(1 downto 0) <= axi_interconnect_0_M00_AXI_ARID(1 downto 0);
  M00_AXI_arlen(7 downto 0) <= axi_interconnect_0_M00_AXI_ARLEN(7 downto 0);
  M00_AXI_arlock(0) <= axi_interconnect_0_M00_AXI_ARLOCK(0);
  M00_AXI_arprot(2 downto 0) <= axi_interconnect_0_M00_AXI_ARPROT(2 downto 0);
  M00_AXI_arqos(3 downto 0) <= axi_interconnect_0_M00_AXI_ARQOS(3 downto 0);
  M00_AXI_arsize(2 downto 0) <= axi_interconnect_0_M00_AXI_ARSIZE(2 downto 0);
  M00_AXI_arvalid(0) <= axi_interconnect_0_M00_AXI_ARVALID(0);
  M00_AXI_awaddr(63 downto 0) <= axi_interconnect_0_M00_AXI_AWADDR(63 downto 0);
  M00_AXI_awburst(1 downto 0) <= axi_interconnect_0_M00_AXI_AWBURST(1 downto 0);
  M00_AXI_awcache(3 downto 0) <= axi_interconnect_0_M00_AXI_AWCACHE(3 downto 0);
  M00_AXI_awid(1 downto 0) <= axi_interconnect_0_M00_AXI_AWID(1 downto 0);
  M00_AXI_awlen(7 downto 0) <= axi_interconnect_0_M00_AXI_AWLEN(7 downto 0);
  M00_AXI_awlock(0) <= axi_interconnect_0_M00_AXI_AWLOCK(0);
  M00_AXI_awprot(2 downto 0) <= axi_interconnect_0_M00_AXI_AWPROT(2 downto 0);
  M00_AXI_awqos(3 downto 0) <= axi_interconnect_0_M00_AXI_AWQOS(3 downto 0);
  M00_AXI_awsize(2 downto 0) <= axi_interconnect_0_M00_AXI_AWSIZE(2 downto 0);
  M00_AXI_awvalid(0) <= axi_interconnect_0_M00_AXI_AWVALID(0);
  M00_AXI_bready(0) <= axi_interconnect_0_M00_AXI_BREADY(0);
  M00_AXI_rready(0) <= axi_interconnect_0_M00_AXI_RREADY(0);
  M00_AXI_wdata(127 downto 0) <= axi_interconnect_0_M00_AXI_WDATA(127 downto 0);
  M00_AXI_wlast(0) <= axi_interconnect_0_M00_AXI_WLAST(0);
  M00_AXI_wstrb(15 downto 0) <= axi_interconnect_0_M00_AXI_WSTRB(15 downto 0);
  M00_AXI_wvalid(0) <= axi_interconnect_0_M00_AXI_WVALID(0);
  S_AXI_LITE_arready <= AXI_C2C_INTERCONNECT_M07_AXI_ARREADY;
  S_AXI_LITE_awready <= AXI_C2C_INTERCONNECT_M07_AXI_AWREADY;
  S_AXI_LITE_bresp(1 downto 0) <= AXI_C2C_INTERCONNECT_M07_AXI_BRESP(1 downto 0);
  S_AXI_LITE_bvalid <= AXI_C2C_INTERCONNECT_M07_AXI_BVALID;
  S_AXI_LITE_rdata(31 downto 0) <= AXI_C2C_INTERCONNECT_M07_AXI_RDATA(31 downto 0);
  S_AXI_LITE_rresp(1 downto 0) <= AXI_C2C_INTERCONNECT_M07_AXI_RRESP(1 downto 0);
  S_AXI_LITE_rvalid <= AXI_C2C_INTERCONNECT_M07_AXI_RVALID;
  S_AXI_LITE_wready <= AXI_C2C_INTERCONNECT_M07_AXI_WREADY;
  ZynqMPSoC_pl_clk0 <= s_axi_lite_aclk;
  axi_interconnect_0_M00_AXI_ARREADY(0) <= M00_AXI_arready(0);
  axi_interconnect_0_M00_AXI_AWREADY(0) <= M00_AXI_awready(0);
  axi_interconnect_0_M00_AXI_BID(5 downto 0) <= M00_AXI_bid(5 downto 0);
  axi_interconnect_0_M00_AXI_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  axi_interconnect_0_M00_AXI_BVALID(0) <= M00_AXI_bvalid(0);
  axi_interconnect_0_M00_AXI_RDATA(127 downto 0) <= M00_AXI_rdata(127 downto 0);
  axi_interconnect_0_M00_AXI_RID(5 downto 0) <= M00_AXI_rid(5 downto 0);
  axi_interconnect_0_M00_AXI_RLAST(0) <= M00_AXI_rlast(0);
  axi_interconnect_0_M00_AXI_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  axi_interconnect_0_M00_AXI_RVALID(0) <= M00_AXI_rvalid(0);
  axi_interconnect_0_M00_AXI_WREADY(0) <= M00_AXI_wready(0);
  axis_jtag_0_jtag_0_TDO <= dma_jtag_tdo;
  dma_jtag_tck <= axis_jtag_0_jtag_0_TCK;
  dma_jtag_tdi <= axis_jtag_0_jtag_0_TDI;
  dma_jtag_tms <= axis_jtag_0_jtag_0_TMS;
  mm2s_introut <= axi_dma_0_mm2s_introut;
  s2mm_introut <= axi_dma_0_s2mm_introut;
  sys_resetter_c2c_peripheral_aresetn <= sys_resetter_c2c_rst_n;
axi_dma_0: component zynq_bd_axi_dma_0_0
     port map (
      axi_resetn => sys_resetter_c2c_peripheral_aresetn,
      m_axi_mm2s_aclk => ZynqMPSoC_pl_clk0,
      m_axi_mm2s_araddr(63 downto 0) => axi_dma_0_M_AXI_MM2S_ARADDR(63 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => axi_dma_0_M_AXI_MM2S_ARBURST(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => axi_dma_0_M_AXI_MM2S_ARCACHE(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => axi_dma_0_M_AXI_MM2S_ARLEN(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARPROT(2 downto 0),
      m_axi_mm2s_arready => axi_dma_0_M_AXI_MM2S_ARREADY,
      m_axi_mm2s_arsize(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARSIZE(2 downto 0),
      m_axi_mm2s_arvalid => axi_dma_0_M_AXI_MM2S_ARVALID,
      m_axi_mm2s_rdata(63 downto 0) => axi_dma_0_M_AXI_MM2S_RDATA(63 downto 0),
      m_axi_mm2s_rlast => axi_dma_0_M_AXI_MM2S_RLAST,
      m_axi_mm2s_rready => axi_dma_0_M_AXI_MM2S_RREADY,
      m_axi_mm2s_rresp(1 downto 0) => axi_dma_0_M_AXI_MM2S_RRESP(1 downto 0),
      m_axi_mm2s_rvalid => axi_dma_0_M_AXI_MM2S_RVALID,
      m_axi_s2mm_aclk => ZynqMPSoC_pl_clk0,
      m_axi_s2mm_awaddr(63 downto 0) => axi_dma_0_M_AXI_S2MM_AWADDR(63 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => axi_dma_0_M_AXI_S2MM_AWBURST(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => axi_dma_0_M_AXI_S2MM_AWCACHE(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => axi_dma_0_M_AXI_S2MM_AWLEN(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => axi_dma_0_M_AXI_S2MM_AWPROT(2 downto 0),
      m_axi_s2mm_awready => axi_dma_0_M_AXI_S2MM_AWREADY,
      m_axi_s2mm_awsize(2 downto 0) => axi_dma_0_M_AXI_S2MM_AWSIZE(2 downto 0),
      m_axi_s2mm_awvalid => axi_dma_0_M_AXI_S2MM_AWVALID,
      m_axi_s2mm_bready => axi_dma_0_M_AXI_S2MM_BREADY,
      m_axi_s2mm_bresp(1 downto 0) => axi_dma_0_M_AXI_S2MM_BRESP(1 downto 0),
      m_axi_s2mm_bvalid => axi_dma_0_M_AXI_S2MM_BVALID,
      m_axi_s2mm_wdata(63 downto 0) => axi_dma_0_M_AXI_S2MM_WDATA(63 downto 0),
      m_axi_s2mm_wlast => axi_dma_0_M_AXI_S2MM_WLAST,
      m_axi_s2mm_wready => axi_dma_0_M_AXI_S2MM_WREADY,
      m_axi_s2mm_wstrb(7 downto 0) => axi_dma_0_M_AXI_S2MM_WSTRB(7 downto 0),
      m_axi_s2mm_wvalid => axi_dma_0_M_AXI_S2MM_WVALID,
      m_axi_sg_aclk => ZynqMPSoC_pl_clk0,
      m_axi_sg_araddr(63 downto 0) => axi_dma_0_M_AXI_SG_ARADDR(63 downto 0),
      m_axi_sg_arburst(1 downto 0) => axi_dma_0_M_AXI_SG_ARBURST(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => axi_dma_0_M_AXI_SG_ARCACHE(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => axi_dma_0_M_AXI_SG_ARLEN(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => axi_dma_0_M_AXI_SG_ARPROT(2 downto 0),
      m_axi_sg_arready => axi_dma_0_M_AXI_SG_ARREADY,
      m_axi_sg_arsize(2 downto 0) => axi_dma_0_M_AXI_SG_ARSIZE(2 downto 0),
      m_axi_sg_arvalid => axi_dma_0_M_AXI_SG_ARVALID,
      m_axi_sg_awaddr(63 downto 0) => axi_dma_0_M_AXI_SG_AWADDR(63 downto 0),
      m_axi_sg_awburst(1 downto 0) => axi_dma_0_M_AXI_SG_AWBURST(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => axi_dma_0_M_AXI_SG_AWCACHE(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => axi_dma_0_M_AXI_SG_AWLEN(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => axi_dma_0_M_AXI_SG_AWPROT(2 downto 0),
      m_axi_sg_awready => axi_dma_0_M_AXI_SG_AWREADY,
      m_axi_sg_awsize(2 downto 0) => axi_dma_0_M_AXI_SG_AWSIZE(2 downto 0),
      m_axi_sg_awvalid => axi_dma_0_M_AXI_SG_AWVALID,
      m_axi_sg_bready => axi_dma_0_M_AXI_SG_BREADY,
      m_axi_sg_bresp(1 downto 0) => axi_dma_0_M_AXI_SG_BRESP(1 downto 0),
      m_axi_sg_bvalid => axi_dma_0_M_AXI_SG_BVALID,
      m_axi_sg_rdata(31 downto 0) => axi_dma_0_M_AXI_SG_RDATA(31 downto 0),
      m_axi_sg_rlast => axi_dma_0_M_AXI_SG_RLAST,
      m_axi_sg_rready => axi_dma_0_M_AXI_SG_RREADY,
      m_axi_sg_rresp(1 downto 0) => axi_dma_0_M_AXI_SG_RRESP(1 downto 0),
      m_axi_sg_rvalid => axi_dma_0_M_AXI_SG_RVALID,
      m_axi_sg_wdata(31 downto 0) => axi_dma_0_M_AXI_SG_WDATA(31 downto 0),
      m_axi_sg_wlast => axi_dma_0_M_AXI_SG_WLAST,
      m_axi_sg_wready => axi_dma_0_M_AXI_SG_WREADY,
      m_axi_sg_wstrb(3 downto 0) => axi_dma_0_M_AXI_SG_WSTRB(3 downto 0),
      m_axi_sg_wvalid => axi_dma_0_M_AXI_SG_WVALID,
      m_axis_mm2s_tdata(63 downto 0) => axi_dma_0_M_AXIS_MM2S_TDATA(63 downto 0),
      m_axis_mm2s_tkeep(7 downto 0) => axi_dma_0_M_AXIS_MM2S_TKEEP(7 downto 0),
      m_axis_mm2s_tlast => axi_dma_0_M_AXIS_MM2S_TLAST,
      m_axis_mm2s_tready => axi_dma_0_M_AXIS_MM2S_TREADY,
      m_axis_mm2s_tvalid => axi_dma_0_M_AXIS_MM2S_TVALID,
      mm2s_introut => axi_dma_0_mm2s_introut,
      mm2s_prmry_reset_out_n => NLW_axi_dma_0_mm2s_prmry_reset_out_n_UNCONNECTED,
      s2mm_introut => axi_dma_0_s2mm_introut,
      s2mm_prmry_reset_out_n => NLW_axi_dma_0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s_axi_lite_aclk => ZynqMPSoC_pl_clk0,
      s_axi_lite_araddr(9 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_ARADDR(9 downto 0),
      s_axi_lite_arready => AXI_C2C_INTERCONNECT_M07_AXI_ARREADY,
      s_axi_lite_arvalid => AXI_C2C_INTERCONNECT_M07_AXI_ARVALID,
      s_axi_lite_awaddr(9 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_AWADDR(9 downto 0),
      s_axi_lite_awready => AXI_C2C_INTERCONNECT_M07_AXI_AWREADY,
      s_axi_lite_awvalid => AXI_C2C_INTERCONNECT_M07_AXI_AWVALID,
      s_axi_lite_bready => AXI_C2C_INTERCONNECT_M07_AXI_BREADY,
      s_axi_lite_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_BRESP(1 downto 0),
      s_axi_lite_bvalid => AXI_C2C_INTERCONNECT_M07_AXI_BVALID,
      s_axi_lite_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_RDATA(31 downto 0),
      s_axi_lite_rready => AXI_C2C_INTERCONNECT_M07_AXI_RREADY,
      s_axi_lite_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_RRESP(1 downto 0),
      s_axi_lite_rvalid => AXI_C2C_INTERCONNECT_M07_AXI_RVALID,
      s_axi_lite_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_WDATA(31 downto 0),
      s_axi_lite_wready => AXI_C2C_INTERCONNECT_M07_AXI_WREADY,
      s_axi_lite_wvalid => AXI_C2C_INTERCONNECT_M07_AXI_WVALID,
      s_axis_s2mm_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_s2mm_tkeep(7 downto 0) => B"11111111",
      s_axis_s2mm_tlast => '0',
      s_axis_s2mm_tready => NLW_axi_dma_0_s_axis_s2mm_tready_UNCONNECTED,
      s_axis_s2mm_tvalid => '0'
    );
axi_interconnect_0: entity work.zynq_bd_axi_interconnect_0_0
     port map (
      ACLK => ZynqMPSoC_pl_clk0,
      ARESETN => sys_resetter_c2c_peripheral_aresetn,
      M00_ACLK => ZynqMPSoC_pl_clk0,
      M00_ARESETN => sys_resetter_c2c_peripheral_aresetn,
      M00_AXI_araddr(63 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(63 downto 0),
      M00_AXI_arburst(1 downto 0) => axi_interconnect_0_M00_AXI_ARBURST(1 downto 0),
      M00_AXI_arcache(3 downto 0) => axi_interconnect_0_M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_arid(1 downto 0) => axi_interconnect_0_M00_AXI_ARID(1 downto 0),
      M00_AXI_arlen(7 downto 0) => axi_interconnect_0_M00_AXI_ARLEN(7 downto 0),
      M00_AXI_arlock(0) => axi_interconnect_0_M00_AXI_ARLOCK(0),
      M00_AXI_arprot(2 downto 0) => axi_interconnect_0_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arqos(3 downto 0) => axi_interconnect_0_M00_AXI_ARQOS(3 downto 0),
      M00_AXI_arready(0) => axi_interconnect_0_M00_AXI_ARREADY(0),
      M00_AXI_arsize(2 downto 0) => axi_interconnect_0_M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_arvalid(0) => axi_interconnect_0_M00_AXI_ARVALID(0),
      M00_AXI_awaddr(63 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(63 downto 0),
      M00_AXI_awburst(1 downto 0) => axi_interconnect_0_M00_AXI_AWBURST(1 downto 0),
      M00_AXI_awcache(3 downto 0) => axi_interconnect_0_M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_awid(1 downto 0) => axi_interconnect_0_M00_AXI_AWID(1 downto 0),
      M00_AXI_awlen(7 downto 0) => axi_interconnect_0_M00_AXI_AWLEN(7 downto 0),
      M00_AXI_awlock(0) => axi_interconnect_0_M00_AXI_AWLOCK(0),
      M00_AXI_awprot(2 downto 0) => axi_interconnect_0_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awqos(3 downto 0) => axi_interconnect_0_M00_AXI_AWQOS(3 downto 0),
      M00_AXI_awready(0) => axi_interconnect_0_M00_AXI_AWREADY(0),
      M00_AXI_awsize(2 downto 0) => axi_interconnect_0_M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_awvalid(0) => axi_interconnect_0_M00_AXI_AWVALID(0),
      M00_AXI_bid(5 downto 0) => axi_interconnect_0_M00_AXI_BID(5 downto 0),
      M00_AXI_bready(0) => axi_interconnect_0_M00_AXI_BREADY(0),
      M00_AXI_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => axi_interconnect_0_M00_AXI_BVALID(0),
      M00_AXI_rdata(127 downto 0) => axi_interconnect_0_M00_AXI_RDATA(127 downto 0),
      M00_AXI_rid(5 downto 0) => axi_interconnect_0_M00_AXI_RID(5 downto 0),
      M00_AXI_rlast(0) => axi_interconnect_0_M00_AXI_RLAST(0),
      M00_AXI_rready(0) => axi_interconnect_0_M00_AXI_RREADY(0),
      M00_AXI_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => axi_interconnect_0_M00_AXI_RVALID(0),
      M00_AXI_wdata(127 downto 0) => axi_interconnect_0_M00_AXI_WDATA(127 downto 0),
      M00_AXI_wlast(0) => axi_interconnect_0_M00_AXI_WLAST(0),
      M00_AXI_wready(0) => axi_interconnect_0_M00_AXI_WREADY(0),
      M00_AXI_wstrb(15 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(15 downto 0),
      M00_AXI_wvalid(0) => axi_interconnect_0_M00_AXI_WVALID(0),
      S00_ACLK => ZynqMPSoC_pl_clk0,
      S00_ARESETN => sys_resetter_c2c_peripheral_aresetn,
      S00_AXI_araddr(63 downto 0) => axi_dma_0_M_AXI_SG_ARADDR(63 downto 0),
      S00_AXI_arburst(1 downto 0) => axi_dma_0_M_AXI_SG_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => axi_dma_0_M_AXI_SG_ARCACHE(3 downto 0),
      S00_AXI_arlen(7 downto 0) => axi_dma_0_M_AXI_SG_ARLEN(7 downto 0),
      S00_AXI_arprot(2 downto 0) => axi_dma_0_M_AXI_SG_ARPROT(2 downto 0),
      S00_AXI_arready => axi_dma_0_M_AXI_SG_ARREADY,
      S00_AXI_arsize(2 downto 0) => axi_dma_0_M_AXI_SG_ARSIZE(2 downto 0),
      S00_AXI_arvalid => axi_dma_0_M_AXI_SG_ARVALID,
      S00_AXI_awaddr(63 downto 0) => axi_dma_0_M_AXI_SG_AWADDR(63 downto 0),
      S00_AXI_awburst(1 downto 0) => axi_dma_0_M_AXI_SG_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => axi_dma_0_M_AXI_SG_AWCACHE(3 downto 0),
      S00_AXI_awlen(7 downto 0) => axi_dma_0_M_AXI_SG_AWLEN(7 downto 0),
      S00_AXI_awprot(2 downto 0) => axi_dma_0_M_AXI_SG_AWPROT(2 downto 0),
      S00_AXI_awready => axi_dma_0_M_AXI_SG_AWREADY,
      S00_AXI_awsize(2 downto 0) => axi_dma_0_M_AXI_SG_AWSIZE(2 downto 0),
      S00_AXI_awvalid => axi_dma_0_M_AXI_SG_AWVALID,
      S00_AXI_bready => axi_dma_0_M_AXI_SG_BREADY,
      S00_AXI_bresp(1 downto 0) => axi_dma_0_M_AXI_SG_BRESP(1 downto 0),
      S00_AXI_bvalid => axi_dma_0_M_AXI_SG_BVALID,
      S00_AXI_rdata(31 downto 0) => axi_dma_0_M_AXI_SG_RDATA(31 downto 0),
      S00_AXI_rlast => axi_dma_0_M_AXI_SG_RLAST,
      S00_AXI_rready => axi_dma_0_M_AXI_SG_RREADY,
      S00_AXI_rresp(1 downto 0) => axi_dma_0_M_AXI_SG_RRESP(1 downto 0),
      S00_AXI_rvalid => axi_dma_0_M_AXI_SG_RVALID,
      S00_AXI_wdata(31 downto 0) => axi_dma_0_M_AXI_SG_WDATA(31 downto 0),
      S00_AXI_wlast => axi_dma_0_M_AXI_SG_WLAST,
      S00_AXI_wready => axi_dma_0_M_AXI_SG_WREADY,
      S00_AXI_wstrb(3 downto 0) => axi_dma_0_M_AXI_SG_WSTRB(3 downto 0),
      S00_AXI_wvalid => axi_dma_0_M_AXI_SG_WVALID,
      S01_ACLK => ZynqMPSoC_pl_clk0,
      S01_ARESETN => sys_resetter_c2c_peripheral_aresetn,
      S01_AXI_araddr(63 downto 0) => axi_dma_0_M_AXI_MM2S_ARADDR(63 downto 0),
      S01_AXI_arburst(1 downto 0) => axi_dma_0_M_AXI_MM2S_ARBURST(1 downto 0),
      S01_AXI_arcache(3 downto 0) => axi_dma_0_M_AXI_MM2S_ARCACHE(3 downto 0),
      S01_AXI_arlen(7 downto 0) => axi_dma_0_M_AXI_MM2S_ARLEN(7 downto 0),
      S01_AXI_arprot(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARPROT(2 downto 0),
      S01_AXI_arready => axi_dma_0_M_AXI_MM2S_ARREADY,
      S01_AXI_arsize(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARSIZE(2 downto 0),
      S01_AXI_arvalid => axi_dma_0_M_AXI_MM2S_ARVALID,
      S01_AXI_rdata(63 downto 0) => axi_dma_0_M_AXI_MM2S_RDATA(63 downto 0),
      S01_AXI_rlast => axi_dma_0_M_AXI_MM2S_RLAST,
      S01_AXI_rready => axi_dma_0_M_AXI_MM2S_RREADY,
      S01_AXI_rresp(1 downto 0) => axi_dma_0_M_AXI_MM2S_RRESP(1 downto 0),
      S01_AXI_rvalid => axi_dma_0_M_AXI_MM2S_RVALID,
      S02_ACLK => ZynqMPSoC_pl_clk0,
      S02_ARESETN => sys_resetter_c2c_peripheral_aresetn,
      S02_AXI_awaddr(63 downto 0) => axi_dma_0_M_AXI_S2MM_AWADDR(63 downto 0),
      S02_AXI_awburst(1 downto 0) => axi_dma_0_M_AXI_S2MM_AWBURST(1 downto 0),
      S02_AXI_awcache(3 downto 0) => axi_dma_0_M_AXI_S2MM_AWCACHE(3 downto 0),
      S02_AXI_awlen(7 downto 0) => axi_dma_0_M_AXI_S2MM_AWLEN(7 downto 0),
      S02_AXI_awprot(2 downto 0) => axi_dma_0_M_AXI_S2MM_AWPROT(2 downto 0),
      S02_AXI_awready => axi_dma_0_M_AXI_S2MM_AWREADY,
      S02_AXI_awsize(2 downto 0) => axi_dma_0_M_AXI_S2MM_AWSIZE(2 downto 0),
      S02_AXI_awvalid => axi_dma_0_M_AXI_S2MM_AWVALID,
      S02_AXI_bready => axi_dma_0_M_AXI_S2MM_BREADY,
      S02_AXI_bresp(1 downto 0) => axi_dma_0_M_AXI_S2MM_BRESP(1 downto 0),
      S02_AXI_bvalid => axi_dma_0_M_AXI_S2MM_BVALID,
      S02_AXI_wdata(63 downto 0) => axi_dma_0_M_AXI_S2MM_WDATA(63 downto 0),
      S02_AXI_wlast => axi_dma_0_M_AXI_S2MM_WLAST,
      S02_AXI_wready => axi_dma_0_M_AXI_S2MM_WREADY,
      S02_AXI_wstrb(7 downto 0) => axi_dma_0_M_AXI_S2MM_WSTRB(7 downto 0),
      S02_AXI_wvalid => axi_dma_0_M_AXI_S2MM_WVALID
    );
axis_data_fifo_0: component zynq_bd_axis_data_fifo_0_0
     port map (
      m_axis_tdata(63 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(63 downto 0),
      m_axis_tkeep(7 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(7 downto 0),
      m_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s_axis_aclk => ZynqMPSoC_pl_clk0,
      s_axis_aresetn => sys_resetter_c2c_peripheral_aresetn,
      s_axis_tdata(63 downto 0) => axi_dma_0_M_AXIS_MM2S_TDATA(63 downto 0),
      s_axis_tkeep(7 downto 0) => axi_dma_0_M_AXIS_MM2S_TKEEP(7 downto 0),
      s_axis_tlast => axi_dma_0_M_AXIS_MM2S_TLAST,
      s_axis_tready => axi_dma_0_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => axi_dma_0_M_AXIS_MM2S_TVALID
    );
axis_jtag_0: component zynq_bd_axis_jtag_0_0
     port map (
      TCK_0 => axis_jtag_0_jtag_0_TCK,
      TCK_1 => NLW_axis_jtag_0_TCK_1_UNCONNECTED,
      TDI_0 => axis_jtag_0_jtag_0_TDI,
      TDI_1 => NLW_axis_jtag_0_TDI_1_UNCONNECTED,
      TDO_0 => axis_jtag_0_jtag_0_TDO,
      TDO_1 => '0',
      TMS_0 => axis_jtag_0_jtag_0_TMS,
      TMS_1 => NLW_axis_jtag_0_TMS_1_UNCONNECTED,
      channel => xlconstant_0_dout(0),
      s_axis_aclk => ZynqMPSoC_pl_clk0,
      s_axis_tdata(63 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(63 downto 0),
      s_axis_tkeep(7 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(7 downto 0),
      s_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      s_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID
    );
xlconstant_0: component zynq_bd_xlconstant_0_0
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd is
  port (
    AXIM_PL_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXIM_PL_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXIM_PL_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIM_PL_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIM_PL_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXIM_PL_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AXIM_PL_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIM_PL_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIM_PL_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIM_PL_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXIM_PL_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIM_PL_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    AXIM_PL_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    AXIM_PL_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    AXIM_PL_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIM_PL_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    AXIM_PL_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIM_PL_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    AXIM_PL_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_CLK : out STD_LOGIC;
    C2C1B_PHY_DEBUG_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C1B_PHY_DEBUG_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C1B_PHY_DEBUG_qplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    C2C1B_PHY_DEBUG_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C2C1B_PHY_DEBUG_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C2C1B_PHY_DEBUG_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    C2C1B_PHY_DEBUG_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C1B_PHY_DEBUG_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C1B_PHY_DEBUG_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DEBUG_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C2C1B_PHY_DEBUG_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C1B_PHY_DEBUG_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_DRP_daddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    C2C1B_PHY_DRP_den : in STD_LOGIC;
    C2C1B_PHY_DRP_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C1B_PHY_DRP_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C1B_PHY_DRP_drdy : out STD_LOGIC;
    C2C1B_PHY_DRP_dwe : in STD_LOGIC;
    C2C1B_PHY_Rx_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_Rx_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_Tx_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_Tx_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_channel_up : out STD_LOGIC;
    C2C1B_PHY_gt_pll_lock : out STD_LOGIC;
    C2C1B_PHY_hard_err : out STD_LOGIC;
    C2C1B_PHY_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1B_PHY_link_reset_out : out STD_LOGIC;
    C2C1B_PHY_mmcm_not_locked_out : out STD_LOGIC;
    C2C1B_PHY_power_down : in STD_LOGIC;
    C2C1B_PHY_refclk : in STD_LOGIC;
    C2C1B_PHY_soft_err : out STD_LOGIC;
    C2C1B_aurora_do_cc : out STD_LOGIC;
    C2C1B_aurora_pma_init_in : in STD_LOGIC;
    C2C1B_aurora_reset_pb : out STD_LOGIC;
    C2C1B_axi_c2c_config_error_out : out STD_LOGIC;
    C2C1B_axi_c2c_link_error_out : out STD_LOGIC;
    C2C1B_axi_c2c_link_status_out : out STD_LOGIC;
    C2C1B_axi_c2c_multi_bit_error_out : out STD_LOGIC;
    C2C1_PHY_CLK : out STD_LOGIC;
    C2C1_PHY_DEBUG_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C1_PHY_DEBUG_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C1_PHY_DEBUG_qplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    C2C1_PHY_DEBUG_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C2C1_PHY_DEBUG_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C2C1_PHY_DEBUG_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    C2C1_PHY_DEBUG_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C1_PHY_DEBUG_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C1_PHY_DEBUG_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DEBUG_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C2C1_PHY_DEBUG_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C1_PHY_DEBUG_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_DRP_daddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    C2C1_PHY_DRP_den : in STD_LOGIC;
    C2C1_PHY_DRP_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C1_PHY_DRP_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C1_PHY_DRP_drdy : out STD_LOGIC;
    C2C1_PHY_DRP_dwe : in STD_LOGIC;
    C2C1_PHY_Rx_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_Rx_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_Tx_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_Tx_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_channel_up : out STD_LOGIC;
    C2C1_PHY_gt_pll_lock : out STD_LOGIC;
    C2C1_PHY_hard_err : out STD_LOGIC;
    C2C1_PHY_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C1_PHY_link_reset_out : out STD_LOGIC;
    C2C1_PHY_mmcm_not_locked_out : out STD_LOGIC;
    C2C1_PHY_power_down : in STD_LOGIC;
    C2C1_PHY_refclk : in STD_LOGIC;
    C2C1_PHY_soft_err : out STD_LOGIC;
    C2C1_aurora_do_cc : out STD_LOGIC;
    C2C1_aurora_pma_init_in : in STD_LOGIC;
    C2C1_aurora_reset_pb : out STD_LOGIC;
    C2C1_axi_c2c_config_error_out : out STD_LOGIC;
    C2C1_axi_c2c_link_error_out : out STD_LOGIC;
    C2C1_axi_c2c_link_status_out : out STD_LOGIC;
    C2C1_axi_c2c_multi_bit_error_out : out STD_LOGIC;
    C2C2B_PHY_CLK : out STD_LOGIC;
    C2C2B_PHY_DEBUG_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C2B_PHY_DEBUG_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C2B_PHY_DEBUG_qplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    C2C2B_PHY_DEBUG_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C2C2B_PHY_DEBUG_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C2C2B_PHY_DEBUG_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    C2C2B_PHY_DEBUG_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C2B_PHY_DEBUG_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C2B_PHY_DEBUG_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DEBUG_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C2C2B_PHY_DEBUG_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C2B_PHY_DEBUG_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_DRP_daddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    C2C2B_PHY_DRP_den : in STD_LOGIC;
    C2C2B_PHY_DRP_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C2B_PHY_DRP_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C2B_PHY_DRP_drdy : out STD_LOGIC;
    C2C2B_PHY_DRP_dwe : in STD_LOGIC;
    C2C2B_PHY_Rx_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_Rx_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_Tx_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_Tx_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_channel_up : out STD_LOGIC;
    C2C2B_PHY_gt_pll_lock : out STD_LOGIC;
    C2C2B_PHY_hard_err : out STD_LOGIC;
    C2C2B_PHY_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2B_PHY_link_reset_out : out STD_LOGIC;
    C2C2B_PHY_mmcm_not_locked_out : out STD_LOGIC;
    C2C2B_PHY_power_down : in STD_LOGIC;
    C2C2B_PHY_refclk : in STD_LOGIC;
    C2C2B_PHY_soft_err : out STD_LOGIC;
    C2C2B_aurora_do_cc : out STD_LOGIC;
    C2C2B_aurora_pma_init_in : in STD_LOGIC;
    C2C2B_aurora_reset_pb : out STD_LOGIC;
    C2C2B_axi_c2c_config_error_out : out STD_LOGIC;
    C2C2B_axi_c2c_link_error_out : out STD_LOGIC;
    C2C2B_axi_c2c_link_status_out : out STD_LOGIC;
    C2C2B_axi_c2c_multi_bit_error_out : out STD_LOGIC;
    C2C2_PHY_CLK : out STD_LOGIC;
    C2C2_PHY_DEBUG_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C2_PHY_DEBUG_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C2_PHY_DEBUG_qplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    C2C2_PHY_DEBUG_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C2C2_PHY_DEBUG_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 );
    C2C2_PHY_DEBUG_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    C2C2_PHY_DEBUG_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C2_PHY_DEBUG_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C2_PHY_DEBUG_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DEBUG_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    C2C2_PHY_DEBUG_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    C2C2_PHY_DEBUG_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_DRP_daddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    C2C2_PHY_DRP_den : in STD_LOGIC;
    C2C2_PHY_DRP_di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C2_PHY_DRP_do : out STD_LOGIC_VECTOR ( 15 downto 0 );
    C2C2_PHY_DRP_drdy : out STD_LOGIC;
    C2C2_PHY_DRP_dwe : in STD_LOGIC;
    C2C2_PHY_Rx_rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_Rx_rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_Tx_txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_Tx_txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_channel_up : out STD_LOGIC;
    C2C2_PHY_gt_pll_lock : out STD_LOGIC;
    C2C2_PHY_hard_err : out STD_LOGIC;
    C2C2_PHY_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    C2C2_PHY_link_reset_out : out STD_LOGIC;
    C2C2_PHY_mmcm_not_locked_out : out STD_LOGIC;
    C2C2_PHY_power_down : in STD_LOGIC;
    C2C2_PHY_refclk : in STD_LOGIC;
    C2C2_PHY_soft_err : out STD_LOGIC;
    C2C2_aurora_do_cc : out STD_LOGIC;
    C2C2_aurora_pma_init_in : in STD_LOGIC;
    C2C2_aurora_reset_pb : out STD_LOGIC;
    C2C2_axi_c2c_config_error_out : out STD_LOGIC;
    C2C2_axi_c2c_link_error_out : out STD_LOGIC;
    C2C2_axi_c2c_link_status_out : out STD_LOGIC;
    C2C2_axi_c2c_multi_bit_error_out : out STD_LOGIC;
    CM1_PB_UART_rxd : in STD_LOGIC;
    CM1_PB_UART_txd : out STD_LOGIC;
    CM1_UART_rxd : in STD_LOGIC;
    CM1_UART_txd : out STD_LOGIC;
    CM2_PB_UART_rxd : in STD_LOGIC;
    CM2_PB_UART_txd : out STD_LOGIC;
    CM2_UART_rxd : in STD_LOGIC;
    CM2_UART_txd : out STD_LOGIC;
    CM_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CM_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CM_arready : in STD_LOGIC;
    CM_arvalid : out STD_LOGIC;
    CM_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CM_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CM_awready : in STD_LOGIC;
    CM_awvalid : out STD_LOGIC;
    CM_bready : out STD_LOGIC;
    CM_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CM_bvalid : in STD_LOGIC;
    CM_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    CM_rready : out STD_LOGIC;
    CM_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CM_rvalid : in STD_LOGIC;
    CM_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CM_wready : in STD_LOGIC;
    CM_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CM_wvalid : out STD_LOGIC;
    ESM_UART_rxd : in STD_LOGIC;
    ESM_UART_txd : out STD_LOGIC;
    INIT_CLK : in STD_LOGIC;
    MONITOR_alarm : out STD_LOGIC;
    MONITOR_overtemp_alarm : out STD_LOGIC;
    MONITOR_vccaux_alarm : out STD_LOGIC;
    MONITOR_vccint_alarm : out STD_LOGIC;
    PLXVC_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PLXVC_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PLXVC_arready : in STD_LOGIC;
    PLXVC_arvalid : out STD_LOGIC;
    PLXVC_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PLXVC_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    PLXVC_awready : in STD_LOGIC;
    PLXVC_awvalid : out STD_LOGIC;
    PLXVC_bready : out STD_LOGIC;
    PLXVC_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PLXVC_bvalid : in STD_LOGIC;
    PLXVC_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PLXVC_rready : out STD_LOGIC;
    PLXVC_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    PLXVC_rvalid : in STD_LOGIC;
    PLXVC_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PLXVC_wready : in STD_LOGIC;
    PLXVC_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    PLXVC_wvalid : out STD_LOGIC;
    PL_MEM_CM_RAM_PORTB_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PL_MEM_CM_RAM_PORTB_clk : in STD_LOGIC;
    PL_MEM_CM_RAM_PORTB_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PL_MEM_CM_RAM_PORTB_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PL_MEM_CM_RAM_PORTB_en : in STD_LOGIC;
    PL_MEM_CM_RAM_PORTB_rst : in STD_LOGIC;
    PL_MEM_CM_RAM_PORTB_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    PL_MEM_RAM_PORTB_addr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PL_MEM_RAM_PORTB_clk : in STD_LOGIC;
    PL_MEM_RAM_PORTB_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    PL_MEM_RAM_PORTB_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    PL_MEM_RAM_PORTB_en : in STD_LOGIC;
    PL_MEM_RAM_PORTB_rst : in STD_LOGIC;
    PL_MEM_RAM_PORTB_we : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SERV_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SERV_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SERV_arready : in STD_LOGIC;
    SERV_arvalid : out STD_LOGIC;
    SERV_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SERV_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SERV_awready : in STD_LOGIC;
    SERV_awvalid : out STD_LOGIC;
    SERV_bready : out STD_LOGIC;
    SERV_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SERV_bvalid : in STD_LOGIC;
    SERV_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SERV_rready : out STD_LOGIC;
    SERV_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SERV_rvalid : in STD_LOGIC;
    SERV_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SERV_wready : in STD_LOGIC;
    SERV_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SERV_wvalid : out STD_LOGIC;
    SI_scl_i : in STD_LOGIC;
    SI_scl_o : out STD_LOGIC;
    SI_scl_t : out STD_LOGIC;
    SI_sda_i : in STD_LOGIC;
    SI_sda_o : out STD_LOGIC;
    SI_sda_t : out STD_LOGIC;
    SLAVE_I2C_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SLAVE_I2C_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SLAVE_I2C_arready : in STD_LOGIC;
    SLAVE_I2C_arvalid : out STD_LOGIC;
    SLAVE_I2C_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SLAVE_I2C_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SLAVE_I2C_awready : in STD_LOGIC;
    SLAVE_I2C_awvalid : out STD_LOGIC;
    SLAVE_I2C_bready : out STD_LOGIC;
    SLAVE_I2C_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SLAVE_I2C_bvalid : in STD_LOGIC;
    SLAVE_I2C_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SLAVE_I2C_rready : out STD_LOGIC;
    SLAVE_I2C_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SLAVE_I2C_rvalid : in STD_LOGIC;
    SLAVE_I2C_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SLAVE_I2C_wready : in STD_LOGIC;
    SLAVE_I2C_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SLAVE_I2C_wvalid : out STD_LOGIC;
    SM_INFO_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SM_INFO_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SM_INFO_arready : in STD_LOGIC;
    SM_INFO_arvalid : out STD_LOGIC;
    SM_INFO_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SM_INFO_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SM_INFO_awready : in STD_LOGIC;
    SM_INFO_awvalid : out STD_LOGIC;
    SM_INFO_bready : out STD_LOGIC;
    SM_INFO_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SM_INFO_bvalid : in STD_LOGIC;
    SM_INFO_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SM_INFO_rready : out STD_LOGIC;
    SM_INFO_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SM_INFO_rvalid : in STD_LOGIC;
    SM_INFO_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SM_INFO_wready : in STD_LOGIC;
    SM_INFO_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SM_INFO_wvalid : out STD_LOGIC;
    SYS_RESET_bus_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYS_RESET_intcn_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    SYS_RESET_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk : out STD_LOGIC;
    c2c_interconnect_reset : in STD_LOGIC;
    dma_jtag_tck : out STD_LOGIC;
    dma_jtag_tdi : out STD_LOGIC;
    dma_jtag_tdo : in STD_LOGIC;
    dma_jtag_tms : out STD_LOGIC;
    sys_resetter_c2c_bus_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_resetter_c2c_intcn_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_resetter_c2c_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_resetter_primary_bus_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_resetter_primary_intcn_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_resetter_primary_rst_n : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of zynq_bd : entity is "zynq_bd,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=zynq_bd,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=115,numReposBlks=74,numNonXlnxBlks=1,numHierBlks=41,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=USER,synth_mode=Hierarchical}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of zynq_bd : entity is "zynq_bd.hwdef";
end zynq_bd;

architecture STRUCTURE of zynq_bd is
  component zynq_bd_ZynqMPSoC_0 is
  port (
    maxihpm0_fpd_aclk : in STD_LOGIC;
    maxigp0_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp0_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp0_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_awlock : out STD_LOGIC;
    maxigp0_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_awvalid : out STD_LOGIC;
    maxigp0_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_awready : in STD_LOGIC;
    maxigp0_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    maxigp0_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_wlast : out STD_LOGIC;
    maxigp0_wvalid : out STD_LOGIC;
    maxigp0_wready : in STD_LOGIC;
    maxigp0_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_bvalid : in STD_LOGIC;
    maxigp0_bready : out STD_LOGIC;
    maxigp0_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp0_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp0_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_arlock : out STD_LOGIC;
    maxigp0_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_arvalid : out STD_LOGIC;
    maxigp0_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_arready : in STD_LOGIC;
    maxigp0_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    maxigp0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_rlast : in STD_LOGIC;
    maxigp0_rvalid : in STD_LOGIC;
    maxigp0_rready : out STD_LOGIC;
    maxigp0_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxihpm1_fpd_aclk : in STD_LOGIC;
    maxigp1_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_awlock : out STD_LOGIC;
    maxigp1_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awvalid : out STD_LOGIC;
    maxigp1_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awready : in STD_LOGIC;
    maxigp1_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    maxigp1_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_wlast : out STD_LOGIC;
    maxigp1_wvalid : out STD_LOGIC;
    maxigp1_wready : in STD_LOGIC;
    maxigp1_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_bvalid : in STD_LOGIC;
    maxigp1_bready : out STD_LOGIC;
    maxigp1_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_arlock : out STD_LOGIC;
    maxigp1_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arvalid : out STD_LOGIC;
    maxigp1_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_arready : in STD_LOGIC;
    maxigp1_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    maxigp1_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_rlast : in STD_LOGIC;
    maxigp1_rvalid : in STD_LOGIC;
    maxigp1_rready : out STD_LOGIC;
    maxigp1_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    saxihp1_fpd_aclk : in STD_LOGIC;
    saxigp3_aruser : in STD_LOGIC;
    saxigp3_awuser : in STD_LOGIC;
    saxigp3_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    saxigp3_awaddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    saxigp3_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    saxigp3_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    saxigp3_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    saxigp3_awlock : in STD_LOGIC;
    saxigp3_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    saxigp3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    saxigp3_awvalid : in STD_LOGIC;
    saxigp3_awready : out STD_LOGIC;
    saxigp3_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    saxigp3_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    saxigp3_wlast : in STD_LOGIC;
    saxigp3_wvalid : in STD_LOGIC;
    saxigp3_wready : out STD_LOGIC;
    saxigp3_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    saxigp3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    saxigp3_bvalid : out STD_LOGIC;
    saxigp3_bready : in STD_LOGIC;
    saxigp3_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    saxigp3_araddr : in STD_LOGIC_VECTOR ( 48 downto 0 );
    saxigp3_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    saxigp3_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    saxigp3_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    saxigp3_arlock : in STD_LOGIC;
    saxigp3_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    saxigp3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    saxigp3_arvalid : in STD_LOGIC;
    saxigp3_arready : out STD_LOGIC;
    saxigp3_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    saxigp3_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    saxigp3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    saxigp3_rlast : out STD_LOGIC;
    saxigp3_rvalid : out STD_LOGIC;
    saxigp3_rready : in STD_LOGIC;
    saxigp3_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    saxigp3_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    emio_enet0_enet_tsu_timer_cnt : out STD_LOGIC_VECTOR ( 93 downto 0 );
    pl_ps_irq0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pl_resetn0 : out STD_LOGIC;
    pl_clk0 : out STD_LOGIC;
    pl_clk1 : out STD_LOGIC
  );
  end component zynq_bd_ZynqMPSoC_0;
  component zynq_bd_sys_resetter_primary_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component zynq_bd_sys_resetter_primary_0;
  component zynq_bd_sys_resetter_primary_BUS_RST_N_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component zynq_bd_sys_resetter_primary_BUS_RST_N_0;
  component zynq_bd_sys_resetter_c2c_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component zynq_bd_sys_resetter_c2c_0;
  component zynq_bd_sys_resetter_c2c_BUS_RST_N_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component zynq_bd_sys_resetter_c2c_BUS_RST_N_0;
  component zynq_bd_SYS_RESET_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component zynq_bd_SYS_RESET_0;
  component zynq_bd_SYS_RESET_BUS_RST_N_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component zynq_bd_SYS_RESET_BUS_RST_N_0;
  component zynq_bd_IRQ0_INTR_CTRL_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    intr : in STD_LOGIC_VECTOR ( 23 downto 0 );
    irq : out STD_LOGIC
  );
  end component zynq_bd_IRQ0_INTR_CTRL_0;
  component zynq_bd_IRQ0_INTR_CTRL_IRQ_0 is
  port (
    In0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    In1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    In2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    In3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    In4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    In11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  end component zynq_bd_IRQ0_INTR_CTRL_IRQ_0;
  component zynq_bd_C2C1_0 is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC
  );
  end component zynq_bd_C2C1_0;
  component zynq_bd_C2C1_PHY_0 is
  port (
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    refclk1_in : in STD_LOGIC;
    reset_pb : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    gt_qplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component zynq_bd_C2C1_PHY_0;
  component zynq_bd_C2C1_AXI_FW_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_rvalid : out STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC;
    mi_w_error : out STD_LOGIC;
    mi_r_error : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component zynq_bd_C2C1_AXI_FW_0;
  component zynq_bd_C2C1B_0 is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC
  );
  end component zynq_bd_C2C1B_0;
  component zynq_bd_C2C1B_PHY_0 is
  port (
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    refclk1_in : in STD_LOGIC;
    reset_pb : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    gt_qplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component zynq_bd_C2C1B_PHY_0;
  component zynq_bd_C2C1_AXILITE_FW_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_rvalid : out STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC;
    mi_w_error : out STD_LOGIC;
    mi_r_error : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component zynq_bd_C2C1_AXILITE_FW_0;
  component zynq_bd_C2C2_0 is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC
  );
  end component zynq_bd_C2C2_0;
  component zynq_bd_C2C2_PHY_0 is
  port (
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    refclk1_in : in STD_LOGIC;
    reset_pb : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    gt_qplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component zynq_bd_C2C2_PHY_0;
  component zynq_bd_C2C2_AXI_FW_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_rvalid : out STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC;
    mi_w_error : out STD_LOGIC;
    mi_r_error : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component zynq_bd_C2C2_AXI_FW_0;
  component zynq_bd_C2C2B_0 is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    axi_c2c_m2s_intr_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_s2m_intr_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_c2c_phy_clk : in STD_LOGIC;
    axi_c2c_aurora_channel_up : in STD_LOGIC;
    axi_c2c_aurora_tx_tready : in STD_LOGIC;
    axi_c2c_aurora_tx_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_tx_tvalid : out STD_LOGIC;
    axi_c2c_aurora_rx_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_c2c_aurora_rx_tvalid : in STD_LOGIC;
    aurora_do_cc : out STD_LOGIC;
    aurora_pma_init_in : in STD_LOGIC;
    aurora_init_clk : in STD_LOGIC;
    aurora_pma_init_out : out STD_LOGIC;
    aurora_mmcm_not_locked : in STD_LOGIC;
    aurora_reset_pb : out STD_LOGIC;
    axi_c2c_config_error_out : out STD_LOGIC;
    axi_c2c_link_status_out : out STD_LOGIC;
    axi_c2c_multi_bit_error_out : out STD_LOGIC;
    axi_c2c_link_error_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_arprot : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC
  );
  end component zynq_bd_C2C2B_0;
  component zynq_bd_C2C2B_PHY_0 is
  port (
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    refclk1_in : in STD_LOGIC;
    reset_pb : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_out_clk : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    gt_qplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  end component zynq_bd_C2C2B_PHY_0;
  component zynq_bd_C2C2_AXILITE_FW_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_rvalid : out STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC;
    mi_w_error : out STD_LOGIC;
    mi_r_error : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component zynq_bd_C2C2_AXILITE_FW_0;
  component zynq_bd_PL_MEM_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component zynq_bd_PL_MEM_0;
  component zynq_bd_PL_MEM_RAM_0 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  end component zynq_bd_PL_MEM_RAM_0;
  component zynq_bd_PL_MEM_CM_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    bram_rst_a : out STD_LOGIC;
    bram_clk_a : out STD_LOGIC;
    bram_en_a : out STD_LOGIC;
    bram_we_a : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bram_addr_a : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_wrdata_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bram_rddata_a : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component zynq_bd_PL_MEM_CM_0;
  component zynq_bd_PL_MEM_CM_RAM_0 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 3 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC
  );
  end component zynq_bd_PL_MEM_CM_RAM_0;
  component zynq_bd_CM_MON_AXI_FW_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_rvalid : out STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC;
    mi_w_error : out STD_LOGIC;
    mi_r_error : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component zynq_bd_CM_MON_AXI_FW_0;
  component zynq_bd_MONITOR_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC;
    vp : in STD_LOGIC;
    vn : in STD_LOGIC;
    vccint_alarm_out : out STD_LOGIC;
    vccpsintlp_alarm_out : out STD_LOGIC;
    vccpsintfp_alarm_out : out STD_LOGIC;
    vccpsaux_alarm_out : out STD_LOGIC;
    vccaux_alarm_out : out STD_LOGIC;
    ot_out : out STD_LOGIC;
    channel_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    eoc_out : out STD_LOGIC;
    alarm_out : out STD_LOGIC;
    eos_out : out STD_LOGIC;
    busy_out : out STD_LOGIC
  );
  end component zynq_bd_MONITOR_0;
  component zynq_bd_SI_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component zynq_bd_SI_0;
  component zynq_bd_CM1_UART_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC
  );
  end component zynq_bd_CM1_UART_0;
  component zynq_bd_CM2_UART_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC
  );
  end component zynq_bd_CM2_UART_0;
  component zynq_bd_CM1_PB_UART_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC
  );
  end component zynq_bd_CM1_PB_UART_0;
  component zynq_bd_CM2_PB_UART_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC
  );
  end component zynq_bd_CM2_PB_UART_0;
  component zynq_bd_ESM_UART_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rx : in STD_LOGIC;
    tx : out STD_LOGIC
  );
  end component zynq_bd_ESM_UART_0;
  component zynq_bd_AXI_MON_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    slot_0_axi_aresetn : in STD_LOGIC;
    slot_0_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slot_0_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    slot_0_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_wlast : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_0_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slot_0_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_bvalid : in STD_LOGIC;
    slot_0_axi_bready : in STD_LOGIC;
    slot_0_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slot_0_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    slot_0_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slot_0_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_1_axi_aclk : in STD_LOGIC;
    slot_1_axi_aresetn : in STD_LOGIC;
    slot_1_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slot_1_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    slot_1_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_1_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_wlast : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    slot_1_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slot_1_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_bvalid : in STD_LOGIC;
    slot_1_axi_bready : in STD_LOGIC;
    slot_1_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slot_1_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    slot_1_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_1_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    slot_1_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    capture_event : in STD_LOGIC;
    reset_event : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  end component zynq_bd_AXI_MON_0;
  component zynq_bd_INT_AXI_FW_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axi_ctl_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_awvalid : in STD_LOGIC;
    s_axi_ctl_awready : out STD_LOGIC;
    s_axi_ctl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctl_wvalid : in STD_LOGIC;
    s_axi_ctl_wready : out STD_LOGIC;
    s_axi_ctl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_bvalid : out STD_LOGIC;
    s_axi_ctl_bready : in STD_LOGIC;
    s_axi_ctl_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_ctl_arvalid : in STD_LOGIC;
    s_axi_ctl_arready : out STD_LOGIC;
    s_axi_ctl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctl_rvalid : out STD_LOGIC;
    s_axi_ctl_rready : in STD_LOGIC;
    mi_w_error : out STD_LOGIC;
    mi_r_error : out STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  end component zynq_bd_INT_AXI_FW_0;
  signal AXIM_PL_1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXIM_PL_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXIM_PL_1_ARREADY : STD_LOGIC;
  signal AXIM_PL_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXIM_PL_1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXIM_PL_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXIM_PL_1_AWREADY : STD_LOGIC;
  signal AXIM_PL_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXIM_PL_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXIM_PL_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXIM_PL_1_BVALID : STD_LOGIC;
  signal AXIM_PL_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXIM_PL_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXIM_PL_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXIM_PL_1_RVALID : STD_LOGIC;
  signal AXIM_PL_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXIM_PL_1_WREADY : STD_LOGIC;
  signal AXIM_PL_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXIM_PL_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_ARVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_AWVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_BREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_BVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_RLAST : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_RREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_RVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_WLAST : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_WREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M00_AXI_WVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M01_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M01_AXI_ARREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_ARVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M01_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M01_AXI_AWREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_AWVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_BREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M01_AXI_BVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M01_AXI_RREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M01_AXI_RVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M01_AXI_WREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M01_AXI_WVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_ARVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_AWVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_BREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_BVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_RLAST : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_RREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_RVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_WLAST : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_WREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M02_AXI_WVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M03_AXI_ARREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_ARVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_C2C_INTERCONNECT_M03_AXI_AWREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_AWVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_BREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M03_AXI_BVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M03_AXI_RREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M03_AXI_RVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M03_AXI_WREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M03_AXI_WVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_C2C_INTERCONNECT_M04_AXI_ARREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_ARVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_C2C_INTERCONNECT_M04_AXI_AWREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_AWVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_BREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M04_AXI_BVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M04_AXI_RREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M04_AXI_RVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M04_AXI_WREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M04_AXI_WVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_C2C_INTERCONNECT_M05_AXI_ARREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_ARVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_C2C_INTERCONNECT_M05_AXI_AWREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_AWVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_BREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M05_AXI_BVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M05_AXI_RREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M05_AXI_RVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M05_AXI_WREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M05_AXI_WVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_C2C_INTERCONNECT_M06_AXI_ARREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_ARVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_C2C_INTERCONNECT_M06_AXI_AWREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_AWVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_BREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M06_AXI_BVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M06_AXI_RREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M06_AXI_RVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M06_AXI_WREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_C2C_INTERCONNECT_M06_AXI_WVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_ARREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_ARVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_AWREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_AWVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_BREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_BVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_RREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_RVALID : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_C2C_INTERCONNECT_M07_AXI_WREADY : STD_LOGIC;
  signal AXI_C2C_INTERCONNECT_M07_AXI_WVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_ARLOCK : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_ARREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_ARVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_AWLOCK : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_AWREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_AWVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_BREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_BVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_RLAST : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_RREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_RVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_WLAST : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_WREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M00_AXI_WVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_ARLOCK : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_ARREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_ARVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_AWLOCK : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_AWREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_AWVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_BREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_BVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_RLAST : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_RREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_RVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_WLAST : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_WREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M01_AXI_WVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_ARREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_ARVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_AWREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_AWVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_BREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_BVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_RREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_RVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_WREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M02_AXI_WVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_ARREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_ARVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_AWREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_AWVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_BREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_BVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_RREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_RVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_WREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M03_AXI_WVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_ARREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_ARVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_AWREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_AWVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_BREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_BVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_RREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_RVALID : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_WREADY : STD_LOGIC;
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_LOCAL_INTERCONNECT_M04_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M00_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M00_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M00_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M00_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M00_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M00_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M00_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M01_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M01_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M01_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M01_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M01_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M01_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M01_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M02_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M02_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M02_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M02_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M02_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M02_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M02_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M03_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M03_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M03_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M03_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M03_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M03_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M03_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M04_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M04_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M04_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M04_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M04_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M04_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M04_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_RLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M05_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal AXI_MAIN_INTERCONNECT_M06_AXI_ARADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M06_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M06_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M06_AXI_AWADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M06_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M06_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M06_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M06_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M06_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M06_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M06_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M06_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M06_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M06_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M06_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M06_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M06_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M07_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M07_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M07_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M07_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M07_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M07_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M07_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M07_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M08_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M08_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M08_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M08_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M08_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M08_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M08_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M08_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M08_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M08_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M09_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M09_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M09_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M09_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M09_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M09_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M09_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M10_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M10_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M10_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M10_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M10_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M10_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M10_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M11_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M11_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M11_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M11_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M11_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M11_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M11_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M11_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M12_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M12_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M12_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M12_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M12_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M12_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M12_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M12_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M13_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M13_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M13_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M13_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M13_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M13_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M13_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M13_AXI_WVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M14_AXI_ARREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_ARVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M14_AXI_AWREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_AWVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_BREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M14_AXI_BVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M14_AXI_RREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M14_AXI_RVALID : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M14_AXI_WREADY : STD_LOGIC;
  signal AXI_MAIN_INTERCONNECT_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal AXI_MAIN_INTERCONNECT_M14_AXI_WVALID : STD_LOGIC;
  signal C2C1B_AXIS_TX_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal C2C1B_AXIS_TX_TREADY : STD_LOGIC;
  signal C2C1B_AXIS_TX_TVALID : STD_LOGIC;
  signal C2C1B_PHY_DRP_1_DADDR : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal C2C1B_PHY_DRP_1_DEN : STD_LOGIC;
  signal C2C1B_PHY_DRP_1_DI : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C1B_PHY_DRP_1_DO : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C1B_PHY_DRP_1_DRDY : STD_LOGIC;
  signal C2C1B_PHY_DRP_1_DWE : STD_LOGIC;
  signal C2C1B_PHY_GT_SERIAL_TX_TXN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_GT_SERIAL_TX_TXP : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_Rx_1_RXN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_Rx_1_RXP : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_cplllock : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_dmonitorout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_eyescandataerror : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_eyescanreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_eyescantrigger : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_pcsrsvdin : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_qplllock : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxbufreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxbufstatus : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxcdrhold : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxlpmen : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxpcsreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxpmareset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxprbscntreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxprbserr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxprbssel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxrate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_rxresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txbufstatus : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txdiffctrl : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txinhibit : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txpcsreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txpmareset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txpolarity : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txpostcursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txprbsforceerr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txprbssel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txprecursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C1B_PHY_TRANSCEIVER_DEBUG_txresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal C2C1B_PHY_USER_DATA_M_AXIS_RX_TVALID : STD_LOGIC;
  signal C2C1B_PHY_channel_up1 : STD_LOGIC;
  signal C2C1B_PHY_gt_pll_lock1 : STD_LOGIC;
  signal C2C1B_PHY_hard_err1 : STD_LOGIC;
  signal C2C1B_PHY_lane_up1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1B_PHY_link_reset_out1 : STD_LOGIC;
  signal C2C1B_PHY_mmcm_not_locked_out1 : STD_LOGIC;
  signal C2C1B_PHY_power_down_1 : STD_LOGIC;
  signal C2C1B_PHY_refclk_1 : STD_LOGIC;
  signal C2C1B_PHY_soft_err1 : STD_LOGIC;
  signal C2C1B_PHY_user_clk_out : STD_LOGIC;
  signal C2C1B_aurora_do_cc1 : STD_LOGIC;
  signal C2C1B_aurora_pma_init_in_1 : STD_LOGIC;
  signal C2C1B_aurora_pma_init_out : STD_LOGIC;
  signal C2C1B_aurora_reset_pb1 : STD_LOGIC;
  signal C2C1B_axi_c2c_config_error_out1 : STD_LOGIC;
  signal C2C1B_axi_c2c_link_error_out1 : STD_LOGIC;
  signal C2C1B_axi_c2c_link_status_out1 : STD_LOGIC;
  signal C2C1B_axi_c2c_multi_bit_error_out1 : STD_LOGIC;
  signal C2C1B_axi_c2c_s2m_intr_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_ARREADY : STD_LOGIC;
  signal C2C1_AXILITE_FW_M_AXI_ARVALID : STD_LOGIC;
  signal C2C1_AXILITE_FW_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_AWREADY : STD_LOGIC;
  signal C2C1_AXILITE_FW_M_AXI_AWVALID : STD_LOGIC;
  signal C2C1_AXILITE_FW_M_AXI_BREADY : STD_LOGIC;
  signal C2C1_AXILITE_FW_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_BVALID : STD_LOGIC;
  signal C2C1_AXILITE_FW_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_RREADY : STD_LOGIC;
  signal C2C1_AXILITE_FW_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_RVALID : STD_LOGIC;
  signal C2C1_AXILITE_FW_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_WREADY : STD_LOGIC;
  signal C2C1_AXILITE_FW_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C1_AXILITE_FW_M_AXI_WVALID : STD_LOGIC;
  signal C2C1_AXIS_TX_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal C2C1_AXIS_TX_TREADY : STD_LOGIC;
  signal C2C1_AXIS_TX_TVALID : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C1_AXI_FW_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C1_AXI_FW_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C2C1_AXI_FW_M_AXI_ARREADY : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C1_AXI_FW_M_AXI_ARVALID : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C1_AXI_FW_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C1_AXI_FW_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C2C1_AXI_FW_M_AXI_AWREADY : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C1_AXI_FW_M_AXI_AWVALID : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_BREADY : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C1_AXI_FW_M_AXI_BVALID : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C1_AXI_FW_M_AXI_RLAST : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_RREADY : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C1_AXI_FW_M_AXI_RVALID : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C1_AXI_FW_M_AXI_WLAST : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_WREADY : STD_LOGIC;
  signal C2C1_AXI_FW_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C1_AXI_FW_M_AXI_WVALID : STD_LOGIC;
  signal C2C1_PHY_DRP_1_DADDR : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal C2C1_PHY_DRP_1_DEN : STD_LOGIC;
  signal C2C1_PHY_DRP_1_DI : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C1_PHY_DRP_1_DO : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C1_PHY_DRP_1_DRDY : STD_LOGIC;
  signal C2C1_PHY_DRP_1_DWE : STD_LOGIC;
  signal C2C1_PHY_GT_SERIAL_TX_TXN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_GT_SERIAL_TX_TXP : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_Rx_1_RXN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_Rx_1_RXP : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_cplllock : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_dmonitorout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_eyescandataerror : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_eyescanreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_eyescantrigger : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_pcsrsvdin : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_qplllock : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxbufreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxbufstatus : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxcdrhold : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxlpmen : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxpcsreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxpmareset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxprbscntreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxprbserr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxprbssel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxrate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_rxresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txbufstatus : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txdiffctrl : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txinhibit : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txpcsreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txpmareset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txpolarity : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txpostcursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txprbsforceerr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txprbssel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txprecursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C1_PHY_TRANSCEIVER_DEBUG_txresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal C2C1_PHY_USER_DATA_M_AXIS_RX_TVALID : STD_LOGIC;
  signal C2C1_PHY_channel_up1 : STD_LOGIC;
  signal C2C1_PHY_gt_pll_lock1 : STD_LOGIC;
  signal C2C1_PHY_hard_err1 : STD_LOGIC;
  signal C2C1_PHY_lane_up1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C1_PHY_link_reset_out1 : STD_LOGIC;
  signal C2C1_PHY_mmcm_not_locked_out1 : STD_LOGIC;
  signal C2C1_PHY_power_down_1 : STD_LOGIC;
  signal C2C1_PHY_refclk_1 : STD_LOGIC;
  signal C2C1_PHY_soft_err1 : STD_LOGIC;
  signal C2C1_PHY_user_clk_out : STD_LOGIC;
  signal C2C1_aurora_do_cc1 : STD_LOGIC;
  signal C2C1_aurora_pma_init_in_1 : STD_LOGIC;
  signal C2C1_aurora_pma_init_out : STD_LOGIC;
  signal C2C1_aurora_reset_pb1 : STD_LOGIC;
  signal C2C1_axi_c2c_config_error_out1 : STD_LOGIC;
  signal C2C1_axi_c2c_link_error_out1 : STD_LOGIC;
  signal C2C1_axi_c2c_link_status_out1 : STD_LOGIC;
  signal C2C1_axi_c2c_multi_bit_error_out1 : STD_LOGIC;
  signal C2C1_axi_c2c_s2m_intr_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C2B_AXIS_TX_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal C2C2B_AXIS_TX_TREADY : STD_LOGIC;
  signal C2C2B_AXIS_TX_TVALID : STD_LOGIC;
  signal C2C2B_PHY_DRP_1_DADDR : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal C2C2B_PHY_DRP_1_DEN : STD_LOGIC;
  signal C2C2B_PHY_DRP_1_DI : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C2B_PHY_DRP_1_DO : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C2B_PHY_DRP_1_DRDY : STD_LOGIC;
  signal C2C2B_PHY_DRP_1_DWE : STD_LOGIC;
  signal C2C2B_PHY_GT_SERIAL_TX_TXN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_GT_SERIAL_TX_TXP : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_Rx_1_RXN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_Rx_1_RXP : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_cplllock : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_dmonitorout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_eyescandataerror : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_eyescanreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_eyescantrigger : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_pcsrsvdin : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_qplllock : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxbufreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxbufstatus : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxcdrhold : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxlpmen : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxpcsreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxpmareset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxprbscntreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxprbserr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxprbssel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxrate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_rxresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txbufstatus : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txdiffctrl : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txinhibit : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txpcsreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txpmareset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txpolarity : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txpostcursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txprbsforceerr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txprbssel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txprecursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C2B_PHY_TRANSCEIVER_DEBUG_txresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal C2C2B_PHY_USER_DATA_M_AXIS_RX_TVALID : STD_LOGIC;
  signal C2C2B_PHY_channel_up1 : STD_LOGIC;
  signal C2C2B_PHY_gt_pll_lock1 : STD_LOGIC;
  signal C2C2B_PHY_hard_err1 : STD_LOGIC;
  signal C2C2B_PHY_lane_up1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2B_PHY_link_reset_out1 : STD_LOGIC;
  signal C2C2B_PHY_mmcm_not_locked_out1 : STD_LOGIC;
  signal C2C2B_PHY_power_down_1 : STD_LOGIC;
  signal C2C2B_PHY_refclk_1 : STD_LOGIC;
  signal C2C2B_PHY_soft_err1 : STD_LOGIC;
  signal C2C2B_PHY_user_clk_out : STD_LOGIC;
  signal C2C2B_aurora_do_cc1 : STD_LOGIC;
  signal C2C2B_aurora_pma_init_in_1 : STD_LOGIC;
  signal C2C2B_aurora_pma_init_out : STD_LOGIC;
  signal C2C2B_aurora_reset_pb1 : STD_LOGIC;
  signal C2C2B_axi_c2c_config_error_out1 : STD_LOGIC;
  signal C2C2B_axi_c2c_link_error_out1 : STD_LOGIC;
  signal C2C2B_axi_c2c_link_status_out1 : STD_LOGIC;
  signal C2C2B_axi_c2c_multi_bit_error_out1 : STD_LOGIC;
  signal C2C2B_axi_c2c_s2m_intr_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_ARREADY : STD_LOGIC;
  signal C2C2_AXILITE_FW_M_AXI_ARVALID : STD_LOGIC;
  signal C2C2_AXILITE_FW_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_AWREADY : STD_LOGIC;
  signal C2C2_AXILITE_FW_M_AXI_AWVALID : STD_LOGIC;
  signal C2C2_AXILITE_FW_M_AXI_BREADY : STD_LOGIC;
  signal C2C2_AXILITE_FW_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_BVALID : STD_LOGIC;
  signal C2C2_AXILITE_FW_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_RREADY : STD_LOGIC;
  signal C2C2_AXILITE_FW_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_RVALID : STD_LOGIC;
  signal C2C2_AXILITE_FW_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_WREADY : STD_LOGIC;
  signal C2C2_AXILITE_FW_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C2_AXILITE_FW_M_AXI_WVALID : STD_LOGIC;
  signal C2C2_AXIS_TX_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal C2C2_AXIS_TX_TREADY : STD_LOGIC;
  signal C2C2_AXIS_TX_TVALID : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C2_AXI_FW_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C2_AXI_FW_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C2C2_AXI_FW_M_AXI_ARREADY : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C2_AXI_FW_M_AXI_ARVALID : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C2_AXI_FW_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C2_AXI_FW_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C2C2_AXI_FW_M_AXI_AWREADY : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C2_AXI_FW_M_AXI_AWVALID : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_BREADY : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C2_AXI_FW_M_AXI_BVALID : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C2_AXI_FW_M_AXI_RLAST : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_RREADY : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C2_AXI_FW_M_AXI_RVALID : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal C2C2_AXI_FW_M_AXI_WLAST : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_WREADY : STD_LOGIC;
  signal C2C2_AXI_FW_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C2_AXI_FW_M_AXI_WVALID : STD_LOGIC;
  signal C2C2_PHY_DRP_1_DADDR : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal C2C2_PHY_DRP_1_DEN : STD_LOGIC;
  signal C2C2_PHY_DRP_1_DI : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C2_PHY_DRP_1_DO : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C2_PHY_DRP_1_DRDY : STD_LOGIC;
  signal C2C2_PHY_DRP_1_DWE : STD_LOGIC;
  signal C2C2_PHY_GT_SERIAL_TX_TXN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_GT_SERIAL_TX_TXP : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_Rx_1_RXN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_Rx_1_RXP : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_cplllock : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_dmonitorout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_eyescandataerror : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_eyescanreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_eyescantrigger : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_pcsrsvdin : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_qplllock : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxbufreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxbufstatus : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxcdrhold : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxlpmen : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxpcsreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxpmareset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxprbscntreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxprbserr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxprbssel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxrate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_rxresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txbufstatus : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txdiffctrl : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txinhibit : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txpcsreset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txpmareset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txpolarity : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txpostcursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txprbsforceerr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txprbssel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txprecursor : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal C2C2_PHY_TRANSCEIVER_DEBUG_txresetdone : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal C2C2_PHY_USER_DATA_M_AXIS_RX_TVALID : STD_LOGIC;
  signal C2C2_PHY_channel_up1 : STD_LOGIC;
  signal C2C2_PHY_gt_pll_lock1 : STD_LOGIC;
  signal C2C2_PHY_hard_err1 : STD_LOGIC;
  signal C2C2_PHY_lane_up1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal C2C2_PHY_link_reset_out1 : STD_LOGIC;
  signal C2C2_PHY_mmcm_not_locked_out1 : STD_LOGIC;
  signal C2C2_PHY_power_down_1 : STD_LOGIC;
  signal C2C2_PHY_refclk_1 : STD_LOGIC;
  signal C2C2_PHY_soft_err1 : STD_LOGIC;
  signal C2C2_PHY_user_clk_out : STD_LOGIC;
  signal C2C2_aurora_do_cc1 : STD_LOGIC;
  signal C2C2_aurora_pma_init_in_1 : STD_LOGIC;
  signal C2C2_aurora_pma_init_out : STD_LOGIC;
  signal C2C2_aurora_reset_pb1 : STD_LOGIC;
  signal C2C2_axi_c2c_config_error_out1 : STD_LOGIC;
  signal C2C2_axi_c2c_link_error_out1 : STD_LOGIC;
  signal C2C2_axi_c2c_link_status_out1 : STD_LOGIC;
  signal C2C2_axi_c2c_multi_bit_error_out1 : STD_LOGIC;
  signal C2C2_axi_c2c_s2m_intr_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal CM1_PB_UART_UART_RxD : STD_LOGIC;
  signal CM1_PB_UART_UART_TxD : STD_LOGIC;
  signal CM1_PB_UART_interrupt : STD_LOGIC;
  signal CM1_UART_UART_RxD : STD_LOGIC;
  signal CM1_UART_UART_TxD : STD_LOGIC;
  signal CM1_UART_interrupt : STD_LOGIC;
  signal CM2_PB_UART_UART_RxD : STD_LOGIC;
  signal CM2_PB_UART_UART_TxD : STD_LOGIC;
  signal CM2_PB_UART_interrupt : STD_LOGIC;
  signal CM2_UART_UART_RxD : STD_LOGIC;
  signal CM2_UART_UART_TxD : STD_LOGIC;
  signal CM2_UART_interrupt : STD_LOGIC;
  signal ESM_UART_UART_RxD : STD_LOGIC;
  signal ESM_UART_UART_TxD : STD_LOGIC;
  signal ESM_UART_interrupt : STD_LOGIC;
  signal INIT_CLK_1 : STD_LOGIC;
  signal IRQ0_INTR_CTRL_IRQ_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^irq0_intr_ctrl_irq\ : STD_LOGIC;
  signal MONITOR_alarm_out : STD_LOGIC;
  signal MONITOR_ot_out : STD_LOGIC;
  signal MONITOR_vccaux_alarm_out : STD_LOGIC;
  signal MONITOR_vccint_alarm_out : STD_LOGIC;
  signal PL_MEM_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal PL_MEM_BRAM_PORTA_CLK : STD_LOGIC;
  signal PL_MEM_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_BRAM_PORTA_EN : STD_LOGIC;
  signal PL_MEM_BRAM_PORTA_RST : STD_LOGIC;
  signal PL_MEM_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PL_MEM_CM_BRAM_PORTA_ADDR : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal PL_MEM_CM_BRAM_PORTA_CLK : STD_LOGIC;
  signal PL_MEM_CM_BRAM_PORTA_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_CM_BRAM_PORTA_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_CM_BRAM_PORTA_EN : STD_LOGIC;
  signal PL_MEM_CM_BRAM_PORTA_RST : STD_LOGIC;
  signal PL_MEM_CM_BRAM_PORTA_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PL_MEM_CM_RAM_PORTB_1_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_CM_RAM_PORTB_1_CLK : STD_LOGIC;
  signal PL_MEM_CM_RAM_PORTB_1_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_CM_RAM_PORTB_1_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_CM_RAM_PORTB_1_EN : STD_LOGIC;
  signal PL_MEM_CM_RAM_PORTB_1_RST : STD_LOGIC;
  signal PL_MEM_CM_RAM_PORTB_1_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal PL_MEM_RAM_PORTB_1_ADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_RAM_PORTB_1_CLK : STD_LOGIC;
  signal PL_MEM_RAM_PORTB_1_DIN : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_RAM_PORTB_1_DOUT : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal PL_MEM_RAM_PORTB_1_EN : STD_LOGIC;
  signal PL_MEM_RAM_PORTB_1_RST : STD_LOGIC;
  signal PL_MEM_RAM_PORTB_1_WE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BID : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_RID : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal S00_AXI_1_RLAST : STD_LOGIC;
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S00_AXI_1_WLAST : STD_LOGIC;
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal S01_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S01_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S01_AXI_1_ARREADY : STD_LOGIC;
  signal S01_AXI_1_ARVALID : STD_LOGIC;
  signal S01_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S01_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S01_AXI_1_AWREADY : STD_LOGIC;
  signal S01_AXI_1_AWVALID : STD_LOGIC;
  signal S01_AXI_1_BREADY : STD_LOGIC;
  signal S01_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S01_AXI_1_BVALID : STD_LOGIC;
  signal S01_AXI_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S01_AXI_1_RREADY : STD_LOGIC;
  signal S01_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S01_AXI_1_RVALID : STD_LOGIC;
  signal S01_AXI_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S01_AXI_1_WREADY : STD_LOGIC;
  signal S01_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S01_AXI_1_WVALID : STD_LOGIC;
  signal SI_iic2intc_irpt : STD_LOGIC;
  signal SI_scl_i_1 : STD_LOGIC;
  signal SI_scl_o1 : STD_LOGIC;
  signal SI_scl_t1 : STD_LOGIC;
  signal SI_sda_i_1 : STD_LOGIC;
  signal SI_sda_o1 : STD_LOGIC;
  signal SI_sda_t1 : STD_LOGIC;
  signal SYS_RESET_BUS_RST_N_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SYS_RESET_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SYS_RESET_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SYS_RESET_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARLOCK : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_ARVALID : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWLOCK : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_AWVALID : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_BREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_BVALID : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_RLAST : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_RREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_RVALID : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_WLAST : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_WREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM0_FPD_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM0_FPD_WVALID : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARLOCK : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_ARVALID : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWLOCK : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_AWVALID : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_BREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_BVALID : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_RLAST : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_RREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_RVALID : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_WLAST : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_WREADY : STD_LOGIC;
  signal ZynqMPSoC_M_AXI_HPM1_FPD_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ZynqMPSoC_M_AXI_HPM1_FPD_WVALID : STD_LOGIC;
  signal ZynqMPSoC_pl_clk1 : STD_LOGIC;
  signal ZynqMPSoC_pl_resetn0 : STD_LOGIC;
  signal axi_dma_0_mm2s_introut : STD_LOGIC;
  signal axi_dma_0_s2mm_introut : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWID : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_0_M00_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_BID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal axi_interconnect_0_M00_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_0_M00_AXI_RID : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal axi_interconnect_0_M00_AXI_RLAST : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_0_M00_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_0_M00_AXI_WLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_0_M00_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_0_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_0_M00_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_jtag_0_jtag_0_TCK : STD_LOGIC;
  signal axis_jtag_0_jtag_0_TDI : STD_LOGIC;
  signal axis_jtag_0_jtag_0_TDO : STD_LOGIC;
  signal axis_jtag_0_jtag_0_TMS : STD_LOGIC;
  signal c2c_interconnect_reset_1 : STD_LOGIC;
  signal sys_resetter_c2c_BUS_RST_N_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sys_resetter_c2c_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sys_resetter_c2c_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sys_resetter_c2c_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sys_resetter_primary_BUS_RST_N_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sys_resetter_primary_bus_struct_reset : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sys_resetter_primary_interconnect_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sys_resetter_primary_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_AXI_MON_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_s_axi_lite_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_s_axi_lite_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_s_axi_lite_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_s_axi_lite_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_s_axi_lite_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_C2C1_s_axi_lite_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_C2C1_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_C2C1B_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_C2C1B_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_C2C1B_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_C2C1B_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_C2C1B_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_C2C1B_PHY_gt_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_PHY_gt_rxusrclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_PHY_sync_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_PHY_sys_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_PHY_tx_out_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1B_PHY_gt_powergood_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_C2C1_AXILITE_FW_ip2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_AXILITE_FW_mi_r_error_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_AXILITE_FW_mi_w_error_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_AXI_FW_ip2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_AXI_FW_mi_r_error_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_AXI_FW_mi_w_error_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_AXI_FW_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C1_AXI_FW_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_C2C1_AXI_FW_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_C2C1_AXI_FW_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C1_AXI_FW_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C1_AXI_FW_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_C2C1_AXI_FW_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C1_AXI_FW_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_C2C1_AXI_FW_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_C2C1_AXI_FW_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C1_AXI_FW_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C1_AXI_FW_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_C2C1_PHY_gt_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_PHY_gt_rxusrclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_PHY_sync_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_PHY_sys_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_PHY_tx_out_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C1_PHY_gt_powergood_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_C2C2_s_axi_lite_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_s_axi_lite_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_s_axi_lite_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_s_axi_lite_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_s_axi_lite_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_C2C2_s_axi_lite_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_C2C2_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_C2C2B_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_C2C2B_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_C2C2B_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_C2C2B_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_C2C2B_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_C2C2B_PHY_gt_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_PHY_gt_rxusrclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_PHY_sync_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_PHY_sys_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_PHY_tx_out_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2B_PHY_gt_powergood_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_C2C2_AXILITE_FW_ip2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_AXILITE_FW_mi_r_error_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_AXILITE_FW_mi_w_error_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_AXI_FW_ip2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_AXI_FW_mi_r_error_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_AXI_FW_mi_w_error_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_AXI_FW_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C2_AXI_FW_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_C2C2_AXI_FW_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_C2C2_AXI_FW_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C2_AXI_FW_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C2_AXI_FW_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_C2C2_AXI_FW_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C2_AXI_FW_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_C2C2_AXI_FW_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_C2C2_AXI_FW_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C2_AXI_FW_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_C2C2_AXI_FW_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_C2C2_PHY_gt_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_PHY_gt_rxusrclk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_PHY_sync_clk_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_PHY_sys_reset_out_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_PHY_tx_out_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_C2C2_PHY_gt_powergood_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_CM_MON_AXI_FW_ip2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_CM_MON_AXI_FW_mi_r_error_UNCONNECTED : STD_LOGIC;
  signal NLW_CM_MON_AXI_FW_mi_w_error_UNCONNECTED : STD_LOGIC;
  signal NLW_INT_AXI_FW_ip2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_INT_AXI_FW_mi_r_error_UNCONNECTED : STD_LOGIC;
  signal NLW_INT_AXI_FW_mi_w_error_UNCONNECTED : STD_LOGIC;
  signal NLW_INT_AXI_FW_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_INT_AXI_FW_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_MONITOR_busy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_MONITOR_eoc_out_UNCONNECTED : STD_LOGIC;
  signal NLW_MONITOR_eos_out_UNCONNECTED : STD_LOGIC;
  signal NLW_MONITOR_ip2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_MONITOR_vccpsaux_alarm_out_UNCONNECTED : STD_LOGIC;
  signal NLW_MONITOR_vccpsintfp_alarm_out_UNCONNECTED : STD_LOGIC;
  signal NLW_MONITOR_vccpsintlp_alarm_out_UNCONNECTED : STD_LOGIC;
  signal NLW_MONITOR_channel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_PL_MEM_CM_RAM_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_PL_MEM_CM_RAM_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_PL_MEM_RAM_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_PL_MEM_RAM_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_SI_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_SYS_RESET_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_SYS_RESET_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ZynqMPSoC_pl_clk0_UNCONNECTED : STD_LOGIC;
  signal NLW_ZynqMPSoC_emio_enet0_enet_tsu_timer_cnt_UNCONNECTED : STD_LOGIC_VECTOR ( 93 downto 0 );
  signal NLW_sys_resetter_c2c_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_sys_resetter_c2c_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_sys_resetter_primary_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_sys_resetter_primary_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of C2C1B_PHY_CLK : signal is "xilinx.com:signal:clock:1.0 CLK.C2C1B_PHY_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of C2C1B_PHY_CLK : signal is "XIL_INTERFACENAME CLK.C2C1B_PHY_CLK, CLK_DOMAIN zynq_bd_C2C1B_PHY_0_user_clk_out, FREQ_HZ 78125000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DRP_den : signal is "xilinx.com:interface:drp:1.0 C2C1B_PHY_DRP DEN";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DRP_drdy : signal is "xilinx.com:interface:drp:1.0 C2C1B_PHY_DRP DRDY";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DRP_dwe : signal is "xilinx.com:interface:drp:1.0 C2C1B_PHY_DRP DWE";
  attribute X_INTERFACE_INFO of C2C1B_PHY_link_reset_out : signal is "xilinx.com:signal:reset:1.0 RST.C2C1B_PHY_LINK_RESET_OUT RST";
  attribute X_INTERFACE_PARAMETER of C2C1B_PHY_link_reset_out : signal is "XIL_INTERFACENAME RST.C2C1B_PHY_LINK_RESET_OUT, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C1B_PHY_power_down : signal is "xilinx.com:signal:reset:1.0 RST.C2C1B_PHY_POWER_DOWN RST";
  attribute X_INTERFACE_PARAMETER of C2C1B_PHY_power_down : signal is "XIL_INTERFACENAME RST.C2C1B_PHY_POWER_DOWN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of C2C1B_PHY_refclk : signal is "xilinx.com:signal:clock:1.0 CLK.C2C1B_PHY_REFCLK CLK";
  attribute X_INTERFACE_PARAMETER of C2C1B_PHY_refclk : signal is "XIL_INTERFACENAME CLK.C2C1B_PHY_REFCLK, CLK_DOMAIN zynq_bd_C2C1B_PHY_refclk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of C2C1B_aurora_pma_init_in : signal is "xilinx.com:signal:reset:1.0 RST.C2C1B_AURORA_PMA_INIT_IN RST";
  attribute X_INTERFACE_PARAMETER of C2C1B_aurora_pma_init_in : signal is "XIL_INTERFACENAME RST.C2C1B_AURORA_PMA_INIT_IN, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C1B_aurora_reset_pb : signal is "xilinx.com:signal:reset:1.0 RST.C2C1B_AURORA_RESET_PB RST";
  attribute X_INTERFACE_PARAMETER of C2C1B_aurora_reset_pb : signal is "XIL_INTERFACENAME RST.C2C1B_AURORA_RESET_PB, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C1_PHY_CLK : signal is "xilinx.com:signal:clock:1.0 CLK.C2C1_PHY_CLK CLK";
  attribute X_INTERFACE_PARAMETER of C2C1_PHY_CLK : signal is "XIL_INTERFACENAME CLK.C2C1_PHY_CLK, CLK_DOMAIN zynq_bd_C2C1_PHY_0_user_clk_out, FREQ_HZ 78125000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of C2C1_PHY_DRP_den : signal is "xilinx.com:interface:drp:1.0 C2C1_PHY_DRP DEN";
  attribute X_INTERFACE_INFO of C2C1_PHY_DRP_drdy : signal is "xilinx.com:interface:drp:1.0 C2C1_PHY_DRP DRDY";
  attribute X_INTERFACE_INFO of C2C1_PHY_DRP_dwe : signal is "xilinx.com:interface:drp:1.0 C2C1_PHY_DRP DWE";
  attribute X_INTERFACE_INFO of C2C1_PHY_link_reset_out : signal is "xilinx.com:signal:reset:1.0 RST.C2C1_PHY_LINK_RESET_OUT RST";
  attribute X_INTERFACE_PARAMETER of C2C1_PHY_link_reset_out : signal is "XIL_INTERFACENAME RST.C2C1_PHY_LINK_RESET_OUT, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C1_PHY_power_down : signal is "xilinx.com:signal:reset:1.0 RST.C2C1_PHY_POWER_DOWN RST";
  attribute X_INTERFACE_PARAMETER of C2C1_PHY_power_down : signal is "XIL_INTERFACENAME RST.C2C1_PHY_POWER_DOWN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of C2C1_PHY_refclk : signal is "xilinx.com:signal:clock:1.0 CLK.C2C1_PHY_REFCLK CLK";
  attribute X_INTERFACE_PARAMETER of C2C1_PHY_refclk : signal is "XIL_INTERFACENAME CLK.C2C1_PHY_REFCLK, CLK_DOMAIN zynq_bd_C2C1_PHY_refclk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of C2C1_aurora_pma_init_in : signal is "xilinx.com:signal:reset:1.0 RST.C2C1_AURORA_PMA_INIT_IN RST";
  attribute X_INTERFACE_PARAMETER of C2C1_aurora_pma_init_in : signal is "XIL_INTERFACENAME RST.C2C1_AURORA_PMA_INIT_IN, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C1_aurora_reset_pb : signal is "xilinx.com:signal:reset:1.0 RST.C2C1_AURORA_RESET_PB RST";
  attribute X_INTERFACE_PARAMETER of C2C1_aurora_reset_pb : signal is "XIL_INTERFACENAME RST.C2C1_AURORA_RESET_PB, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C2B_PHY_CLK : signal is "xilinx.com:signal:clock:1.0 CLK.C2C2B_PHY_CLK CLK";
  attribute X_INTERFACE_PARAMETER of C2C2B_PHY_CLK : signal is "XIL_INTERFACENAME CLK.C2C2B_PHY_CLK, CLK_DOMAIN zynq_bd_C2C2B_PHY_0_user_clk_out, FREQ_HZ 78125000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DRP_den : signal is "xilinx.com:interface:drp:1.0 C2C2B_PHY_DRP DEN";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DRP_drdy : signal is "xilinx.com:interface:drp:1.0 C2C2B_PHY_DRP DRDY";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DRP_dwe : signal is "xilinx.com:interface:drp:1.0 C2C2B_PHY_DRP DWE";
  attribute X_INTERFACE_INFO of C2C2B_PHY_link_reset_out : signal is "xilinx.com:signal:reset:1.0 RST.C2C2B_PHY_LINK_RESET_OUT RST";
  attribute X_INTERFACE_PARAMETER of C2C2B_PHY_link_reset_out : signal is "XIL_INTERFACENAME RST.C2C2B_PHY_LINK_RESET_OUT, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C2B_PHY_power_down : signal is "xilinx.com:signal:reset:1.0 RST.C2C2B_PHY_POWER_DOWN RST";
  attribute X_INTERFACE_PARAMETER of C2C2B_PHY_power_down : signal is "XIL_INTERFACENAME RST.C2C2B_PHY_POWER_DOWN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of C2C2B_PHY_refclk : signal is "xilinx.com:signal:clock:1.0 CLK.C2C2B_PHY_REFCLK CLK";
  attribute X_INTERFACE_PARAMETER of C2C2B_PHY_refclk : signal is "XIL_INTERFACENAME CLK.C2C2B_PHY_REFCLK, CLK_DOMAIN zynq_bd_C2C2B_PHY_refclk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of C2C2B_aurora_pma_init_in : signal is "xilinx.com:signal:reset:1.0 RST.C2C2B_AURORA_PMA_INIT_IN RST";
  attribute X_INTERFACE_PARAMETER of C2C2B_aurora_pma_init_in : signal is "XIL_INTERFACENAME RST.C2C2B_AURORA_PMA_INIT_IN, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C2B_aurora_reset_pb : signal is "xilinx.com:signal:reset:1.0 RST.C2C2B_AURORA_RESET_PB RST";
  attribute X_INTERFACE_PARAMETER of C2C2B_aurora_reset_pb : signal is "XIL_INTERFACENAME RST.C2C2B_AURORA_RESET_PB, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C2_PHY_CLK : signal is "xilinx.com:signal:clock:1.0 CLK.C2C2_PHY_CLK CLK";
  attribute X_INTERFACE_PARAMETER of C2C2_PHY_CLK : signal is "XIL_INTERFACENAME CLK.C2C2_PHY_CLK, CLK_DOMAIN zynq_bd_C2C2_PHY_0_user_clk_out, FREQ_HZ 78125000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of C2C2_PHY_DRP_den : signal is "xilinx.com:interface:drp:1.0 C2C2_PHY_DRP DEN";
  attribute X_INTERFACE_INFO of C2C2_PHY_DRP_drdy : signal is "xilinx.com:interface:drp:1.0 C2C2_PHY_DRP DRDY";
  attribute X_INTERFACE_INFO of C2C2_PHY_DRP_dwe : signal is "xilinx.com:interface:drp:1.0 C2C2_PHY_DRP DWE";
  attribute X_INTERFACE_INFO of C2C2_PHY_link_reset_out : signal is "xilinx.com:signal:reset:1.0 RST.C2C2_PHY_LINK_RESET_OUT RST";
  attribute X_INTERFACE_PARAMETER of C2C2_PHY_link_reset_out : signal is "XIL_INTERFACENAME RST.C2C2_PHY_LINK_RESET_OUT, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C2_PHY_power_down : signal is "xilinx.com:signal:reset:1.0 RST.C2C2_PHY_POWER_DOWN RST";
  attribute X_INTERFACE_PARAMETER of C2C2_PHY_power_down : signal is "XIL_INTERFACENAME RST.C2C2_PHY_POWER_DOWN, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of C2C2_PHY_refclk : signal is "xilinx.com:signal:clock:1.0 CLK.C2C2_PHY_REFCLK CLK";
  attribute X_INTERFACE_PARAMETER of C2C2_PHY_refclk : signal is "XIL_INTERFACENAME CLK.C2C2_PHY_REFCLK, CLK_DOMAIN zynq_bd_C2C2_PHY_refclk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0";
  attribute X_INTERFACE_INFO of C2C2_aurora_pma_init_in : signal is "xilinx.com:signal:reset:1.0 RST.C2C2_AURORA_PMA_INIT_IN RST";
  attribute X_INTERFACE_PARAMETER of C2C2_aurora_pma_init_in : signal is "XIL_INTERFACENAME RST.C2C2_AURORA_PMA_INIT_IN, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of C2C2_aurora_reset_pb : signal is "xilinx.com:signal:reset:1.0 RST.C2C2_AURORA_RESET_PB RST";
  attribute X_INTERFACE_PARAMETER of C2C2_aurora_reset_pb : signal is "XIL_INTERFACENAME RST.C2C2_AURORA_RESET_PB, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of CM1_PB_UART_rxd : signal is "xilinx.com:interface:uart:1.0 CM1_PB_UART RxD";
  attribute X_INTERFACE_INFO of CM1_PB_UART_txd : signal is "xilinx.com:interface:uart:1.0 CM1_PB_UART TxD";
  attribute X_INTERFACE_INFO of CM1_UART_rxd : signal is "xilinx.com:interface:uart:1.0 CM1_UART RxD";
  attribute X_INTERFACE_INFO of CM1_UART_txd : signal is "xilinx.com:interface:uart:1.0 CM1_UART TxD";
  attribute X_INTERFACE_INFO of CM2_PB_UART_rxd : signal is "xilinx.com:interface:uart:1.0 CM2_PB_UART RxD";
  attribute X_INTERFACE_INFO of CM2_PB_UART_txd : signal is "xilinx.com:interface:uart:1.0 CM2_PB_UART TxD";
  attribute X_INTERFACE_INFO of CM2_UART_rxd : signal is "xilinx.com:interface:uart:1.0 CM2_UART RxD";
  attribute X_INTERFACE_INFO of CM2_UART_txd : signal is "xilinx.com:interface:uart:1.0 CM2_UART TxD";
  attribute X_INTERFACE_INFO of CM_arready : signal is "xilinx.com:interface:aximm:1.0 CM ARREADY";
  attribute X_INTERFACE_INFO of CM_arvalid : signal is "xilinx.com:interface:aximm:1.0 CM ARVALID";
  attribute X_INTERFACE_INFO of CM_awready : signal is "xilinx.com:interface:aximm:1.0 CM AWREADY";
  attribute X_INTERFACE_INFO of CM_awvalid : signal is "xilinx.com:interface:aximm:1.0 CM AWVALID";
  attribute X_INTERFACE_INFO of CM_bready : signal is "xilinx.com:interface:aximm:1.0 CM BREADY";
  attribute X_INTERFACE_INFO of CM_bvalid : signal is "xilinx.com:interface:aximm:1.0 CM BVALID";
  attribute X_INTERFACE_INFO of CM_rready : signal is "xilinx.com:interface:aximm:1.0 CM RREADY";
  attribute X_INTERFACE_INFO of CM_rvalid : signal is "xilinx.com:interface:aximm:1.0 CM RVALID";
  attribute X_INTERFACE_INFO of CM_wready : signal is "xilinx.com:interface:aximm:1.0 CM WREADY";
  attribute X_INTERFACE_INFO of CM_wvalid : signal is "xilinx.com:interface:aximm:1.0 CM WVALID";
  attribute X_INTERFACE_INFO of ESM_UART_rxd : signal is "xilinx.com:interface:uart:1.0 ESM_UART RxD";
  attribute X_INTERFACE_INFO of ESM_UART_txd : signal is "xilinx.com:interface:uart:1.0 ESM_UART TxD";
  attribute X_INTERFACE_INFO of INIT_CLK : signal is "xilinx.com:signal:clock:1.0 CLK.INIT_CLK CLK";
  attribute X_INTERFACE_PARAMETER of INIT_CLK : signal is "XIL_INTERFACENAME CLK.INIT_CLK, CLK_DOMAIN zynq_bd_INIT_CLK, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of PLXVC_arready : signal is "xilinx.com:interface:aximm:1.0 PLXVC ARREADY";
  attribute X_INTERFACE_INFO of PLXVC_arvalid : signal is "xilinx.com:interface:aximm:1.0 PLXVC ARVALID";
  attribute X_INTERFACE_INFO of PLXVC_awready : signal is "xilinx.com:interface:aximm:1.0 PLXVC AWREADY";
  attribute X_INTERFACE_INFO of PLXVC_awvalid : signal is "xilinx.com:interface:aximm:1.0 PLXVC AWVALID";
  attribute X_INTERFACE_INFO of PLXVC_bready : signal is "xilinx.com:interface:aximm:1.0 PLXVC BREADY";
  attribute X_INTERFACE_INFO of PLXVC_bvalid : signal is "xilinx.com:interface:aximm:1.0 PLXVC BVALID";
  attribute X_INTERFACE_INFO of PLXVC_rready : signal is "xilinx.com:interface:aximm:1.0 PLXVC RREADY";
  attribute X_INTERFACE_INFO of PLXVC_rvalid : signal is "xilinx.com:interface:aximm:1.0 PLXVC RVALID";
  attribute X_INTERFACE_INFO of PLXVC_wready : signal is "xilinx.com:interface:aximm:1.0 PLXVC WREADY";
  attribute X_INTERFACE_INFO of PLXVC_wvalid : signal is "xilinx.com:interface:aximm:1.0 PLXVC WVALID";
  attribute X_INTERFACE_INFO of PL_MEM_CM_RAM_PORTB_clk : signal is "xilinx.com:interface:bram:1.0 PL_MEM_CM_RAM_PORTB CLK";
  attribute X_INTERFACE_INFO of PL_MEM_CM_RAM_PORTB_en : signal is "xilinx.com:interface:bram:1.0 PL_MEM_CM_RAM_PORTB EN";
  attribute X_INTERFACE_INFO of PL_MEM_CM_RAM_PORTB_rst : signal is "xilinx.com:interface:bram:1.0 PL_MEM_CM_RAM_PORTB RST";
  attribute X_INTERFACE_INFO of PL_MEM_RAM_PORTB_clk : signal is "xilinx.com:interface:bram:1.0 PL_MEM_RAM_PORTB CLK";
  attribute X_INTERFACE_INFO of PL_MEM_RAM_PORTB_en : signal is "xilinx.com:interface:bram:1.0 PL_MEM_RAM_PORTB EN";
  attribute X_INTERFACE_INFO of PL_MEM_RAM_PORTB_rst : signal is "xilinx.com:interface:bram:1.0 PL_MEM_RAM_PORTB RST";
  attribute X_INTERFACE_INFO of SERV_arready : signal is "xilinx.com:interface:aximm:1.0 SERV ARREADY";
  attribute X_INTERFACE_INFO of SERV_arvalid : signal is "xilinx.com:interface:aximm:1.0 SERV ARVALID";
  attribute X_INTERFACE_INFO of SERV_awready : signal is "xilinx.com:interface:aximm:1.0 SERV AWREADY";
  attribute X_INTERFACE_INFO of SERV_awvalid : signal is "xilinx.com:interface:aximm:1.0 SERV AWVALID";
  attribute X_INTERFACE_INFO of SERV_bready : signal is "xilinx.com:interface:aximm:1.0 SERV BREADY";
  attribute X_INTERFACE_INFO of SERV_bvalid : signal is "xilinx.com:interface:aximm:1.0 SERV BVALID";
  attribute X_INTERFACE_INFO of SERV_rready : signal is "xilinx.com:interface:aximm:1.0 SERV RREADY";
  attribute X_INTERFACE_INFO of SERV_rvalid : signal is "xilinx.com:interface:aximm:1.0 SERV RVALID";
  attribute X_INTERFACE_INFO of SERV_wready : signal is "xilinx.com:interface:aximm:1.0 SERV WREADY";
  attribute X_INTERFACE_INFO of SERV_wvalid : signal is "xilinx.com:interface:aximm:1.0 SERV WVALID";
  attribute X_INTERFACE_INFO of SLAVE_I2C_arready : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C ARREADY";
  attribute X_INTERFACE_INFO of SLAVE_I2C_arvalid : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C ARVALID";
  attribute X_INTERFACE_INFO of SLAVE_I2C_awready : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C AWREADY";
  attribute X_INTERFACE_INFO of SLAVE_I2C_awvalid : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C AWVALID";
  attribute X_INTERFACE_INFO of SLAVE_I2C_bready : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C BREADY";
  attribute X_INTERFACE_INFO of SLAVE_I2C_bvalid : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C BVALID";
  attribute X_INTERFACE_INFO of SLAVE_I2C_rready : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C RREADY";
  attribute X_INTERFACE_INFO of SLAVE_I2C_rvalid : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C RVALID";
  attribute X_INTERFACE_INFO of SLAVE_I2C_wready : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C WREADY";
  attribute X_INTERFACE_INFO of SLAVE_I2C_wvalid : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C WVALID";
  attribute X_INTERFACE_INFO of SM_INFO_arready : signal is "xilinx.com:interface:aximm:1.0 SM_INFO ARREADY";
  attribute X_INTERFACE_INFO of SM_INFO_arvalid : signal is "xilinx.com:interface:aximm:1.0 SM_INFO ARVALID";
  attribute X_INTERFACE_INFO of SM_INFO_awready : signal is "xilinx.com:interface:aximm:1.0 SM_INFO AWREADY";
  attribute X_INTERFACE_INFO of SM_INFO_awvalid : signal is "xilinx.com:interface:aximm:1.0 SM_INFO AWVALID";
  attribute X_INTERFACE_INFO of SM_INFO_bready : signal is "xilinx.com:interface:aximm:1.0 SM_INFO BREADY";
  attribute X_INTERFACE_INFO of SM_INFO_bvalid : signal is "xilinx.com:interface:aximm:1.0 SM_INFO BVALID";
  attribute X_INTERFACE_INFO of SM_INFO_rready : signal is "xilinx.com:interface:aximm:1.0 SM_INFO RREADY";
  attribute X_INTERFACE_INFO of SM_INFO_rvalid : signal is "xilinx.com:interface:aximm:1.0 SM_INFO RVALID";
  attribute X_INTERFACE_INFO of SM_INFO_wready : signal is "xilinx.com:interface:aximm:1.0 SM_INFO WREADY";
  attribute X_INTERFACE_INFO of SM_INFO_wvalid : signal is "xilinx.com:interface:aximm:1.0 SM_INFO WVALID";
  attribute X_INTERFACE_INFO of axi_clk : signal is "xilinx.com:signal:clock:1.0 CLK.AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of axi_clk : signal is "XIL_INTERFACENAME CLK.AXI_CLK, CLK_DOMAIN zynq_bd_ZynqMPSoC_0_pl_clk1, FREQ_HZ 49999500, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of c2c_interconnect_reset : signal is "xilinx.com:signal:reset:1.0 RST.C2C_INTERCONNECT_RESET RST";
  attribute X_INTERFACE_PARAMETER of c2c_interconnect_reset : signal is "XIL_INTERFACENAME RST.C2C_INTERCONNECT_RESET, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of dma_jtag_tck : signal is "xilinx.com:interface:jtag:2.0 dma_jtag TCK";
  attribute X_INTERFACE_INFO of dma_jtag_tdi : signal is "xilinx.com:interface:jtag:2.0 dma_jtag TDI";
  attribute X_INTERFACE_INFO of dma_jtag_tdo : signal is "xilinx.com:interface:jtag:2.0 dma_jtag TDO";
  attribute X_INTERFACE_INFO of dma_jtag_tms : signal is "xilinx.com:interface:jtag:2.0 dma_jtag TMS";
  attribute X_INTERFACE_INFO of AXIM_PL_araddr : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL ARADDR";
  attribute X_INTERFACE_PARAMETER of AXIM_PL_araddr : signal is "XIL_INTERFACENAME AXIM_PL, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, FREQ_HZ 49999500, HAS_BRESP 1, HAS_BURST 1, HAS_CACHE 1, HAS_LOCK 1, HAS_PROT 1, HAS_QOS 1, HAS_REGION 1, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 1, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 1, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of AXIM_PL_arprot : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL ARPROT";
  attribute X_INTERFACE_INFO of AXIM_PL_arready : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL ARREADY";
  attribute X_INTERFACE_INFO of AXIM_PL_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL ARVALID";
  attribute X_INTERFACE_INFO of AXIM_PL_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL AWADDR";
  attribute X_INTERFACE_INFO of AXIM_PL_awprot : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL AWPROT";
  attribute X_INTERFACE_INFO of AXIM_PL_awready : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL AWREADY";
  attribute X_INTERFACE_INFO of AXIM_PL_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL AWVALID";
  attribute X_INTERFACE_INFO of AXIM_PL_bready : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL BREADY";
  attribute X_INTERFACE_INFO of AXIM_PL_bresp : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL BRESP";
  attribute X_INTERFACE_INFO of AXIM_PL_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL BVALID";
  attribute X_INTERFACE_INFO of AXIM_PL_rdata : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL RDATA";
  attribute X_INTERFACE_INFO of AXIM_PL_rready : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL RREADY";
  attribute X_INTERFACE_INFO of AXIM_PL_rresp : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL RRESP";
  attribute X_INTERFACE_INFO of AXIM_PL_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL RVALID";
  attribute X_INTERFACE_INFO of AXIM_PL_wdata : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL WDATA";
  attribute X_INTERFACE_INFO of AXIM_PL_wready : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL WREADY";
  attribute X_INTERFACE_INFO of AXIM_PL_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL WSTRB";
  attribute X_INTERFACE_INFO of AXIM_PL_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXIM_PL WVALID";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_cplllock : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG cplllock";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_dmonitorout : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG dmonitorout";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_eyescandataerror : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG eyescandataerror";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_eyescanreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG eyescanreset";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_eyescantrigger : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG eyescantrigger";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_pcsrsvdin : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG pcsrsvdin";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_qplllock : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG qplllock";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxbufreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxbufreset";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxbufstatus : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxbufstatus";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxcdrhold : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxcdrhold";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxdfelpmreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxdfelpmreset";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxlpmen : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxlpmen";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxpcsreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxpcsreset";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxpmareset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxpmareset";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxpmaresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxpmaresetdone";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxprbscntreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxprbscntreset";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxprbserr : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxprbserr";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxprbssel : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxprbssel";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxrate : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxrate";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_rxresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG rxresetdone";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txbufstatus : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txbufstatus";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txdiffctrl : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txdiffctrl";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txinhibit : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txinhibit";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txpcsreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txpcsreset";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txpmareset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txpmareset";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txpolarity : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txpolarity";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txpostcursor : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txpostcursor";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txprbsforceerr : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txprbsforceerr";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txprbssel : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txprbssel";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txprecursor : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txprecursor";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DEBUG_txresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1B_PHY_DEBUG txresetdone";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DRP_daddr : signal is "xilinx.com:interface:drp:1.0 C2C1B_PHY_DRP DADDR";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DRP_di : signal is "xilinx.com:interface:drp:1.0 C2C1B_PHY_DRP DI";
  attribute X_INTERFACE_INFO of C2C1B_PHY_DRP_do : signal is "xilinx.com:interface:drp:1.0 C2C1B_PHY_DRP DO";
  attribute X_INTERFACE_INFO of C2C1B_PHY_Rx_rxn : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0 C2C1B_PHY_Rx RXN";
  attribute X_INTERFACE_INFO of C2C1B_PHY_Rx_rxp : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0 C2C1B_PHY_Rx RXP";
  attribute X_INTERFACE_INFO of C2C1B_PHY_Tx_txn : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0 C2C1B_PHY_Tx TXN";
  attribute X_INTERFACE_INFO of C2C1B_PHY_Tx_txp : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0 C2C1B_PHY_Tx TXP";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_cplllock : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG cplllock";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_dmonitorout : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG dmonitorout";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_eyescandataerror : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG eyescandataerror";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_eyescanreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG eyescanreset";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_eyescantrigger : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG eyescantrigger";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_pcsrsvdin : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG pcsrsvdin";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_qplllock : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG qplllock";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxbufreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxbufreset";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxbufstatus : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxbufstatus";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxcdrhold : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxcdrhold";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxdfelpmreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxdfelpmreset";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxlpmen : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxlpmen";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxpcsreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxpcsreset";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxpmareset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxpmareset";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxpmaresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxpmaresetdone";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxprbscntreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxprbscntreset";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxprbserr : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxprbserr";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxprbssel : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxprbssel";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxrate : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxrate";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_rxresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG rxresetdone";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txbufstatus : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txbufstatus";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txdiffctrl : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txdiffctrl";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txinhibit : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txinhibit";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txpcsreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txpcsreset";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txpmareset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txpmareset";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txpolarity : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txpolarity";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txpostcursor : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txpostcursor";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txprbsforceerr : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txprbsforceerr";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txprbssel : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txprbssel";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txprecursor : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txprecursor";
  attribute X_INTERFACE_INFO of C2C1_PHY_DEBUG_txresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C1_PHY_DEBUG txresetdone";
  attribute X_INTERFACE_INFO of C2C1_PHY_DRP_daddr : signal is "xilinx.com:interface:drp:1.0 C2C1_PHY_DRP DADDR";
  attribute X_INTERFACE_INFO of C2C1_PHY_DRP_di : signal is "xilinx.com:interface:drp:1.0 C2C1_PHY_DRP DI";
  attribute X_INTERFACE_INFO of C2C1_PHY_DRP_do : signal is "xilinx.com:interface:drp:1.0 C2C1_PHY_DRP DO";
  attribute X_INTERFACE_INFO of C2C1_PHY_Rx_rxn : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0 C2C1_PHY_Rx RXN";
  attribute X_INTERFACE_INFO of C2C1_PHY_Rx_rxp : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0 C2C1_PHY_Rx RXP";
  attribute X_INTERFACE_INFO of C2C1_PHY_Tx_txn : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0 C2C1_PHY_Tx TXN";
  attribute X_INTERFACE_INFO of C2C1_PHY_Tx_txp : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0 C2C1_PHY_Tx TXP";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_cplllock : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG cplllock";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_dmonitorout : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG dmonitorout";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_eyescandataerror : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG eyescandataerror";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_eyescanreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG eyescanreset";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_eyescantrigger : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG eyescantrigger";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_pcsrsvdin : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG pcsrsvdin";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_qplllock : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG qplllock";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxbufreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxbufreset";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxbufstatus : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxbufstatus";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxcdrhold : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxcdrhold";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxdfelpmreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxdfelpmreset";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxlpmen : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxlpmen";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxpcsreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxpcsreset";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxpmareset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxpmareset";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxpmaresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxpmaresetdone";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxprbscntreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxprbscntreset";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxprbserr : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxprbserr";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxprbssel : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxprbssel";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxrate : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxrate";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_rxresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG rxresetdone";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txbufstatus : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txbufstatus";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txdiffctrl : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txdiffctrl";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txinhibit : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txinhibit";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txpcsreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txpcsreset";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txpmareset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txpmareset";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txpolarity : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txpolarity";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txpostcursor : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txpostcursor";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txprbsforceerr : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txprbsforceerr";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txprbssel : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txprbssel";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txprecursor : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txprecursor";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DEBUG_txresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2B_PHY_DEBUG txresetdone";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DRP_daddr : signal is "xilinx.com:interface:drp:1.0 C2C2B_PHY_DRP DADDR";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DRP_di : signal is "xilinx.com:interface:drp:1.0 C2C2B_PHY_DRP DI";
  attribute X_INTERFACE_INFO of C2C2B_PHY_DRP_do : signal is "xilinx.com:interface:drp:1.0 C2C2B_PHY_DRP DO";
  attribute X_INTERFACE_INFO of C2C2B_PHY_Rx_rxn : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0 C2C2B_PHY_Rx RXN";
  attribute X_INTERFACE_INFO of C2C2B_PHY_Rx_rxp : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0 C2C2B_PHY_Rx RXP";
  attribute X_INTERFACE_INFO of C2C2B_PHY_Tx_txn : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0 C2C2B_PHY_Tx TXN";
  attribute X_INTERFACE_INFO of C2C2B_PHY_Tx_txp : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0 C2C2B_PHY_Tx TXP";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_cplllock : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG cplllock";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_dmonitorout : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG dmonitorout";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_eyescandataerror : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG eyescandataerror";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_eyescanreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG eyescanreset";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_eyescantrigger : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG eyescantrigger";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_pcsrsvdin : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG pcsrsvdin";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_qplllock : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG qplllock";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxbufreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxbufreset";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxbufstatus : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxbufstatus";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxcdrhold : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxcdrhold";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxdfelpmreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxdfelpmreset";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxlpmen : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxlpmen";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxpcsreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxpcsreset";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxpmareset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxpmareset";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxpmaresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxpmaresetdone";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxprbscntreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxprbscntreset";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxprbserr : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxprbserr";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxprbssel : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxprbssel";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxrate : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxrate";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_rxresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG rxresetdone";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txbufstatus : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txbufstatus";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txdiffctrl : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txdiffctrl";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txinhibit : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txinhibit";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txpcsreset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txpcsreset";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txpmareset : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txpmareset";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txpolarity : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txpolarity";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txpostcursor : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txpostcursor";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txprbsforceerr : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txprbsforceerr";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txprbssel : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txprbssel";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txprecursor : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txprecursor";
  attribute X_INTERFACE_INFO of C2C2_PHY_DEBUG_txresetdone : signal is "xilinx.com:display_aurora:transceiver_debug:1.0 C2C2_PHY_DEBUG txresetdone";
  attribute X_INTERFACE_INFO of C2C2_PHY_DRP_daddr : signal is "xilinx.com:interface:drp:1.0 C2C2_PHY_DRP DADDR";
  attribute X_INTERFACE_INFO of C2C2_PHY_DRP_di : signal is "xilinx.com:interface:drp:1.0 C2C2_PHY_DRP DI";
  attribute X_INTERFACE_INFO of C2C2_PHY_DRP_do : signal is "xilinx.com:interface:drp:1.0 C2C2_PHY_DRP DO";
  attribute X_INTERFACE_INFO of C2C2_PHY_Rx_rxn : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0 C2C2_PHY_Rx RXN";
  attribute X_INTERFACE_INFO of C2C2_PHY_Rx_rxp : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX:1.0 C2C2_PHY_Rx RXP";
  attribute X_INTERFACE_INFO of C2C2_PHY_Tx_txn : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0 C2C2_PHY_Tx TXN";
  attribute X_INTERFACE_INFO of C2C2_PHY_Tx_txp : signal is "xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX:1.0 C2C2_PHY_Tx TXP";
  attribute X_INTERFACE_INFO of CM_araddr : signal is "xilinx.com:interface:aximm:1.0 CM ARADDR";
  attribute X_INTERFACE_PARAMETER of CM_araddr : signal is "XIL_INTERFACENAME CM, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, FREQ_HZ 49999500, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of CM_arprot : signal is "xilinx.com:interface:aximm:1.0 CM ARPROT";
  attribute X_INTERFACE_INFO of CM_awaddr : signal is "xilinx.com:interface:aximm:1.0 CM AWADDR";
  attribute X_INTERFACE_INFO of CM_awprot : signal is "xilinx.com:interface:aximm:1.0 CM AWPROT";
  attribute X_INTERFACE_INFO of CM_bresp : signal is "xilinx.com:interface:aximm:1.0 CM BRESP";
  attribute X_INTERFACE_INFO of CM_rdata : signal is "xilinx.com:interface:aximm:1.0 CM RDATA";
  attribute X_INTERFACE_INFO of CM_rresp : signal is "xilinx.com:interface:aximm:1.0 CM RRESP";
  attribute X_INTERFACE_INFO of CM_wdata : signal is "xilinx.com:interface:aximm:1.0 CM WDATA";
  attribute X_INTERFACE_INFO of CM_wstrb : signal is "xilinx.com:interface:aximm:1.0 CM WSTRB";
  attribute X_INTERFACE_INFO of PLXVC_araddr : signal is "xilinx.com:interface:aximm:1.0 PLXVC ARADDR";
  attribute X_INTERFACE_PARAMETER of PLXVC_araddr : signal is "XIL_INTERFACENAME PLXVC, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, FREQ_HZ 49999500, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of PLXVC_arprot : signal is "xilinx.com:interface:aximm:1.0 PLXVC ARPROT";
  attribute X_INTERFACE_INFO of PLXVC_awaddr : signal is "xilinx.com:interface:aximm:1.0 PLXVC AWADDR";
  attribute X_INTERFACE_INFO of PLXVC_awprot : signal is "xilinx.com:interface:aximm:1.0 PLXVC AWPROT";
  attribute X_INTERFACE_INFO of PLXVC_bresp : signal is "xilinx.com:interface:aximm:1.0 PLXVC BRESP";
  attribute X_INTERFACE_INFO of PLXVC_rdata : signal is "xilinx.com:interface:aximm:1.0 PLXVC RDATA";
  attribute X_INTERFACE_INFO of PLXVC_rresp : signal is "xilinx.com:interface:aximm:1.0 PLXVC RRESP";
  attribute X_INTERFACE_INFO of PLXVC_wdata : signal is "xilinx.com:interface:aximm:1.0 PLXVC WDATA";
  attribute X_INTERFACE_INFO of PLXVC_wstrb : signal is "xilinx.com:interface:aximm:1.0 PLXVC WSTRB";
  attribute X_INTERFACE_INFO of PL_MEM_CM_RAM_PORTB_addr : signal is "xilinx.com:interface:bram:1.0 PL_MEM_CM_RAM_PORTB ADDR";
  attribute X_INTERFACE_PARAMETER of PL_MEM_CM_RAM_PORTB_addr : signal is "XIL_INTERFACENAME PL_MEM_CM_RAM_PORTB, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, MEM_SIZE 8192, MEM_WIDTH 32, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of PL_MEM_CM_RAM_PORTB_din : signal is "xilinx.com:interface:bram:1.0 PL_MEM_CM_RAM_PORTB DIN";
  attribute X_INTERFACE_INFO of PL_MEM_CM_RAM_PORTB_dout : signal is "xilinx.com:interface:bram:1.0 PL_MEM_CM_RAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of PL_MEM_CM_RAM_PORTB_we : signal is "xilinx.com:interface:bram:1.0 PL_MEM_CM_RAM_PORTB WE";
  attribute X_INTERFACE_INFO of PL_MEM_RAM_PORTB_addr : signal is "xilinx.com:interface:bram:1.0 PL_MEM_RAM_PORTB ADDR";
  attribute X_INTERFACE_PARAMETER of PL_MEM_RAM_PORTB_addr : signal is "XIL_INTERFACENAME PL_MEM_RAM_PORTB, MASTER_TYPE BRAM_CTRL, MEM_ECC NONE, MEM_SIZE 8192, MEM_WIDTH 32, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of PL_MEM_RAM_PORTB_din : signal is "xilinx.com:interface:bram:1.0 PL_MEM_RAM_PORTB DIN";
  attribute X_INTERFACE_INFO of PL_MEM_RAM_PORTB_dout : signal is "xilinx.com:interface:bram:1.0 PL_MEM_RAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of PL_MEM_RAM_PORTB_we : signal is "xilinx.com:interface:bram:1.0 PL_MEM_RAM_PORTB WE";
  attribute X_INTERFACE_INFO of SERV_araddr : signal is "xilinx.com:interface:aximm:1.0 SERV ARADDR";
  attribute X_INTERFACE_PARAMETER of SERV_araddr : signal is "XIL_INTERFACENAME SERV, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, FREQ_HZ 49999500, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of SERV_arprot : signal is "xilinx.com:interface:aximm:1.0 SERV ARPROT";
  attribute X_INTERFACE_INFO of SERV_awaddr : signal is "xilinx.com:interface:aximm:1.0 SERV AWADDR";
  attribute X_INTERFACE_INFO of SERV_awprot : signal is "xilinx.com:interface:aximm:1.0 SERV AWPROT";
  attribute X_INTERFACE_INFO of SERV_bresp : signal is "xilinx.com:interface:aximm:1.0 SERV BRESP";
  attribute X_INTERFACE_INFO of SERV_rdata : signal is "xilinx.com:interface:aximm:1.0 SERV RDATA";
  attribute X_INTERFACE_INFO of SERV_rresp : signal is "xilinx.com:interface:aximm:1.0 SERV RRESP";
  attribute X_INTERFACE_INFO of SERV_wdata : signal is "xilinx.com:interface:aximm:1.0 SERV WDATA";
  attribute X_INTERFACE_INFO of SERV_wstrb : signal is "xilinx.com:interface:aximm:1.0 SERV WSTRB";
  attribute X_INTERFACE_INFO of SLAVE_I2C_araddr : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C ARADDR";
  attribute X_INTERFACE_PARAMETER of SLAVE_I2C_araddr : signal is "XIL_INTERFACENAME SLAVE_I2C, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, FREQ_HZ 49999500, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of SLAVE_I2C_arprot : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C ARPROT";
  attribute X_INTERFACE_INFO of SLAVE_I2C_awaddr : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C AWADDR";
  attribute X_INTERFACE_INFO of SLAVE_I2C_awprot : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C AWPROT";
  attribute X_INTERFACE_INFO of SLAVE_I2C_bresp : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C BRESP";
  attribute X_INTERFACE_INFO of SLAVE_I2C_rdata : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C RDATA";
  attribute X_INTERFACE_INFO of SLAVE_I2C_rresp : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C RRESP";
  attribute X_INTERFACE_INFO of SLAVE_I2C_wdata : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C WDATA";
  attribute X_INTERFACE_INFO of SLAVE_I2C_wstrb : signal is "xilinx.com:interface:aximm:1.0 SLAVE_I2C WSTRB";
  attribute X_INTERFACE_INFO of SM_INFO_araddr : signal is "xilinx.com:interface:aximm:1.0 SM_INFO ARADDR";
  attribute X_INTERFACE_PARAMETER of SM_INFO_araddr : signal is "XIL_INTERFACENAME SM_INFO, ADDR_WIDTH 32, ARUSER_WIDTH 0, AWUSER_WIDTH 0, BUSER_WIDTH 0, DATA_WIDTH 32, FREQ_HZ 49999500, HAS_BRESP 1, HAS_BURST 0, HAS_CACHE 0, HAS_LOCK 0, HAS_PROT 1, HAS_QOS 0, HAS_REGION 0, HAS_RRESP 1, HAS_WSTRB 1, ID_WIDTH 0, INSERT_VIP 0, MAX_BURST_LENGTH 1, NUM_READ_OUTSTANDING 2, NUM_READ_THREADS 1, NUM_WRITE_OUTSTANDING 2, NUM_WRITE_THREADS 1, PHASE 0.0, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, RUSER_BITS_PER_BYTE 0, RUSER_WIDTH 0, SUPPORTS_NARROW_BURST 0, WUSER_BITS_PER_BYTE 0, WUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of SM_INFO_arprot : signal is "xilinx.com:interface:aximm:1.0 SM_INFO ARPROT";
  attribute X_INTERFACE_INFO of SM_INFO_awaddr : signal is "xilinx.com:interface:aximm:1.0 SM_INFO AWADDR";
  attribute X_INTERFACE_INFO of SM_INFO_awprot : signal is "xilinx.com:interface:aximm:1.0 SM_INFO AWPROT";
  attribute X_INTERFACE_INFO of SM_INFO_bresp : signal is "xilinx.com:interface:aximm:1.0 SM_INFO BRESP";
  attribute X_INTERFACE_INFO of SM_INFO_rdata : signal is "xilinx.com:interface:aximm:1.0 SM_INFO RDATA";
  attribute X_INTERFACE_INFO of SM_INFO_rresp : signal is "xilinx.com:interface:aximm:1.0 SM_INFO RRESP";
  attribute X_INTERFACE_INFO of SM_INFO_wdata : signal is "xilinx.com:interface:aximm:1.0 SM_INFO WDATA";
  attribute X_INTERFACE_INFO of SM_INFO_wstrb : signal is "xilinx.com:interface:aximm:1.0 SM_INFO WSTRB";
  attribute X_INTERFACE_INFO of SYS_RESET_intcn_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.SYS_RESET_INTCN_RST_N RST";
  attribute X_INTERFACE_PARAMETER of SYS_RESET_intcn_rst_n : signal is "XIL_INTERFACENAME RST.SYS_RESET_INTCN_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of SYS_RESET_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.SYS_RESET_RST_N RST";
  attribute X_INTERFACE_PARAMETER of SYS_RESET_rst_n : signal is "XIL_INTERFACENAME RST.SYS_RESET_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of sys_resetter_c2c_intcn_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.SYS_RESETTER_C2C_INTCN_RST_N RST";
  attribute X_INTERFACE_PARAMETER of sys_resetter_c2c_intcn_rst_n : signal is "XIL_INTERFACENAME RST.SYS_RESETTER_C2C_INTCN_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of sys_resetter_c2c_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.SYS_RESETTER_C2C_RST_N RST";
  attribute X_INTERFACE_PARAMETER of sys_resetter_c2c_rst_n : signal is "XIL_INTERFACENAME RST.SYS_RESETTER_C2C_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of sys_resetter_primary_intcn_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.SYS_RESETTER_PRIMARY_INTCN_RST_N RST";
  attribute X_INTERFACE_PARAMETER of sys_resetter_primary_intcn_rst_n : signal is "XIL_INTERFACENAME RST.SYS_RESETTER_PRIMARY_INTCN_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of sys_resetter_primary_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.SYS_RESETTER_PRIMARY_RST_N RST";
  attribute X_INTERFACE_PARAMETER of sys_resetter_primary_rst_n : signal is "XIL_INTERFACENAME RST.SYS_RESETTER_PRIMARY_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
begin
  AXIM_PL_1_ARADDR(31 downto 0) <= AXIM_PL_araddr(31 downto 0);
  AXIM_PL_1_ARPROT(2 downto 0) <= AXIM_PL_arprot(2 downto 0);
  AXIM_PL_1_ARVALID(0) <= AXIM_PL_arvalid(0);
  AXIM_PL_1_AWADDR(31 downto 0) <= AXIM_PL_awaddr(31 downto 0);
  AXIM_PL_1_AWPROT(2 downto 0) <= AXIM_PL_awprot(2 downto 0);
  AXIM_PL_1_AWVALID(0) <= AXIM_PL_awvalid(0);
  AXIM_PL_1_BREADY(0) <= AXIM_PL_bready(0);
  AXIM_PL_1_RREADY(0) <= AXIM_PL_rready(0);
  AXIM_PL_1_WDATA(31 downto 0) <= AXIM_PL_wdata(31 downto 0);
  AXIM_PL_1_WSTRB(3 downto 0) <= AXIM_PL_wstrb(3 downto 0);
  AXIM_PL_1_WVALID(0) <= AXIM_PL_wvalid(0);
  AXIM_PL_arready(0) <= AXIM_PL_1_ARREADY;
  AXIM_PL_awready(0) <= AXIM_PL_1_AWREADY;
  AXIM_PL_bresp(1 downto 0) <= AXIM_PL_1_BRESP(1 downto 0);
  AXIM_PL_bvalid(0) <= AXIM_PL_1_BVALID;
  AXIM_PL_rdata(31 downto 0) <= AXIM_PL_1_RDATA(31 downto 0);
  AXIM_PL_rresp(1 downto 0) <= AXIM_PL_1_RRESP(1 downto 0);
  AXIM_PL_rvalid(0) <= AXIM_PL_1_RVALID;
  AXIM_PL_wready(0) <= AXIM_PL_1_WREADY;
  AXI_LOCAL_INTERCONNECT_M02_AXI_ARREADY <= SERV_arready;
  AXI_LOCAL_INTERCONNECT_M02_AXI_AWREADY <= SERV_awready;
  AXI_LOCAL_INTERCONNECT_M02_AXI_BRESP(1 downto 0) <= SERV_bresp(1 downto 0);
  AXI_LOCAL_INTERCONNECT_M02_AXI_BVALID <= SERV_bvalid;
  AXI_LOCAL_INTERCONNECT_M02_AXI_RDATA(31 downto 0) <= SERV_rdata(31 downto 0);
  AXI_LOCAL_INTERCONNECT_M02_AXI_RRESP(1 downto 0) <= SERV_rresp(1 downto 0);
  AXI_LOCAL_INTERCONNECT_M02_AXI_RVALID <= SERV_rvalid;
  AXI_LOCAL_INTERCONNECT_M02_AXI_WREADY <= SERV_wready;
  AXI_LOCAL_INTERCONNECT_M03_AXI_ARREADY <= SLAVE_I2C_arready;
  AXI_LOCAL_INTERCONNECT_M03_AXI_AWREADY <= SLAVE_I2C_awready;
  AXI_LOCAL_INTERCONNECT_M03_AXI_BRESP(1 downto 0) <= SLAVE_I2C_bresp(1 downto 0);
  AXI_LOCAL_INTERCONNECT_M03_AXI_BVALID <= SLAVE_I2C_bvalid;
  AXI_LOCAL_INTERCONNECT_M03_AXI_RDATA(31 downto 0) <= SLAVE_I2C_rdata(31 downto 0);
  AXI_LOCAL_INTERCONNECT_M03_AXI_RRESP(1 downto 0) <= SLAVE_I2C_rresp(1 downto 0);
  AXI_LOCAL_INTERCONNECT_M03_AXI_RVALID <= SLAVE_I2C_rvalid;
  AXI_LOCAL_INTERCONNECT_M03_AXI_WREADY <= SLAVE_I2C_wready;
  AXI_LOCAL_INTERCONNECT_M04_AXI_ARREADY <= SM_INFO_arready;
  AXI_LOCAL_INTERCONNECT_M04_AXI_AWREADY <= SM_INFO_awready;
  AXI_LOCAL_INTERCONNECT_M04_AXI_BRESP(1 downto 0) <= SM_INFO_bresp(1 downto 0);
  AXI_LOCAL_INTERCONNECT_M04_AXI_BVALID <= SM_INFO_bvalid;
  AXI_LOCAL_INTERCONNECT_M04_AXI_RDATA(31 downto 0) <= SM_INFO_rdata(31 downto 0);
  AXI_LOCAL_INTERCONNECT_M04_AXI_RRESP(1 downto 0) <= SM_INFO_rresp(1 downto 0);
  AXI_LOCAL_INTERCONNECT_M04_AXI_RVALID <= SM_INFO_rvalid;
  AXI_LOCAL_INTERCONNECT_M04_AXI_WREADY <= SM_INFO_wready;
  AXI_MAIN_INTERCONNECT_M08_AXI_ARREADY <= PLXVC_arready;
  AXI_MAIN_INTERCONNECT_M08_AXI_AWREADY <= PLXVC_awready;
  AXI_MAIN_INTERCONNECT_M08_AXI_BRESP(1 downto 0) <= PLXVC_bresp(1 downto 0);
  AXI_MAIN_INTERCONNECT_M08_AXI_BVALID <= PLXVC_bvalid;
  AXI_MAIN_INTERCONNECT_M08_AXI_RDATA(31 downto 0) <= PLXVC_rdata(31 downto 0);
  AXI_MAIN_INTERCONNECT_M08_AXI_RRESP(1 downto 0) <= PLXVC_rresp(1 downto 0);
  AXI_MAIN_INTERCONNECT_M08_AXI_RVALID <= PLXVC_rvalid;
  AXI_MAIN_INTERCONNECT_M08_AXI_WREADY <= PLXVC_wready;
  AXI_MAIN_INTERCONNECT_M09_AXI_ARREADY <= CM_arready;
  AXI_MAIN_INTERCONNECT_M09_AXI_AWREADY <= CM_awready;
  AXI_MAIN_INTERCONNECT_M09_AXI_BRESP(1 downto 0) <= CM_bresp(1 downto 0);
  AXI_MAIN_INTERCONNECT_M09_AXI_BVALID <= CM_bvalid;
  AXI_MAIN_INTERCONNECT_M09_AXI_RDATA(31 downto 0) <= CM_rdata(31 downto 0);
  AXI_MAIN_INTERCONNECT_M09_AXI_RRESP(1 downto 0) <= CM_rresp(1 downto 0);
  AXI_MAIN_INTERCONNECT_M09_AXI_RVALID <= CM_rvalid;
  AXI_MAIN_INTERCONNECT_M09_AXI_WREADY <= CM_wready;
  C2C1B_PHY_CLK <= C2C1B_PHY_user_clk_out;
  C2C1B_PHY_DEBUG_cplllock(0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_cplllock(0);
  C2C1B_PHY_DEBUG_dmonitorout(15 downto 0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_dmonitorout(15 downto 0);
  C2C1B_PHY_DEBUG_eyescandataerror(0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_eyescandataerror(0);
  C2C1B_PHY_DEBUG_qplllock(0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_qplllock(0);
  C2C1B_PHY_DEBUG_rxbufstatus(2 downto 0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_rxbufstatus(2 downto 0);
  C2C1B_PHY_DEBUG_rxpmaresetdone(0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone(0);
  C2C1B_PHY_DEBUG_rxprbserr(0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_rxprbserr(0);
  C2C1B_PHY_DEBUG_rxresetdone(0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_rxresetdone(0);
  C2C1B_PHY_DEBUG_txbufstatus(1 downto 0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_txbufstatus(1 downto 0);
  C2C1B_PHY_DEBUG_txresetdone(0) <= C2C1B_PHY_TRANSCEIVER_DEBUG_txresetdone(0);
  C2C1B_PHY_DRP_1_DADDR(9 downto 0) <= C2C1B_PHY_DRP_daddr(9 downto 0);
  C2C1B_PHY_DRP_1_DEN <= C2C1B_PHY_DRP_den;
  C2C1B_PHY_DRP_1_DI(15 downto 0) <= C2C1B_PHY_DRP_di(15 downto 0);
  C2C1B_PHY_DRP_1_DWE <= C2C1B_PHY_DRP_dwe;
  C2C1B_PHY_DRP_do(15 downto 0) <= C2C1B_PHY_DRP_1_DO(15 downto 0);
  C2C1B_PHY_DRP_drdy <= C2C1B_PHY_DRP_1_DRDY;
  C2C1B_PHY_Rx_1_RXN(0) <= C2C1B_PHY_Rx_rxn(0);
  C2C1B_PHY_Rx_1_RXP(0) <= C2C1B_PHY_Rx_rxp(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_eyescanreset(0) <= C2C1B_PHY_DEBUG_eyescanreset(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_eyescantrigger(0) <= C2C1B_PHY_DEBUG_eyescantrigger(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_pcsrsvdin(15 downto 0) <= C2C1B_PHY_DEBUG_pcsrsvdin(15 downto 0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_rxbufreset(0) <= C2C1B_PHY_DEBUG_rxbufreset(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_rxcdrhold(0) <= C2C1B_PHY_DEBUG_rxcdrhold(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset(0) <= C2C1B_PHY_DEBUG_rxdfelpmreset(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_rxlpmen(0) <= C2C1B_PHY_DEBUG_rxlpmen(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_rxpcsreset(0) <= C2C1B_PHY_DEBUG_rxpcsreset(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_rxpmareset(0) <= C2C1B_PHY_DEBUG_rxpmareset(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_rxprbscntreset(0) <= C2C1B_PHY_DEBUG_rxprbscntreset(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_rxprbssel(3 downto 0) <= C2C1B_PHY_DEBUG_rxprbssel(3 downto 0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_rxrate(2 downto 0) <= C2C1B_PHY_DEBUG_rxrate(2 downto 0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_txdiffctrl(4 downto 0) <= C2C1B_PHY_DEBUG_txdiffctrl(4 downto 0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_txinhibit(0) <= C2C1B_PHY_DEBUG_txinhibit(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_txpcsreset(0) <= C2C1B_PHY_DEBUG_txpcsreset(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_txpmareset(0) <= C2C1B_PHY_DEBUG_txpmareset(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_txpolarity(0) <= C2C1B_PHY_DEBUG_txpolarity(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_txpostcursor(4 downto 0) <= C2C1B_PHY_DEBUG_txpostcursor(4 downto 0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_txprbsforceerr(0) <= C2C1B_PHY_DEBUG_txprbsforceerr(0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_txprbssel(3 downto 0) <= C2C1B_PHY_DEBUG_txprbssel(3 downto 0);
  C2C1B_PHY_TRANSCEIVER_DEBUG_txprecursor(4 downto 0) <= C2C1B_PHY_DEBUG_txprecursor(4 downto 0);
  C2C1B_PHY_Tx_txn(0) <= C2C1B_PHY_GT_SERIAL_TX_TXN(0);
  C2C1B_PHY_Tx_txp(0) <= C2C1B_PHY_GT_SERIAL_TX_TXP(0);
  C2C1B_PHY_channel_up <= C2C1B_PHY_channel_up1;
  C2C1B_PHY_gt_pll_lock <= C2C1B_PHY_gt_pll_lock1;
  C2C1B_PHY_hard_err <= C2C1B_PHY_hard_err1;
  C2C1B_PHY_lane_up(0) <= C2C1B_PHY_lane_up1(0);
  C2C1B_PHY_link_reset_out <= C2C1B_PHY_link_reset_out1;
  C2C1B_PHY_mmcm_not_locked_out <= C2C1B_PHY_mmcm_not_locked_out1;
  C2C1B_PHY_power_down_1 <= C2C1B_PHY_power_down;
  C2C1B_PHY_refclk_1 <= C2C1B_PHY_refclk;
  C2C1B_PHY_soft_err <= C2C1B_PHY_soft_err1;
  C2C1B_aurora_do_cc <= C2C1B_aurora_do_cc1;
  C2C1B_aurora_pma_init_in_1 <= C2C1B_aurora_pma_init_in;
  C2C1B_aurora_reset_pb <= C2C1B_aurora_reset_pb1;
  C2C1B_axi_c2c_config_error_out <= C2C1B_axi_c2c_config_error_out1;
  C2C1B_axi_c2c_link_error_out <= C2C1B_axi_c2c_link_error_out1;
  C2C1B_axi_c2c_link_status_out <= C2C1B_axi_c2c_link_status_out1;
  C2C1B_axi_c2c_multi_bit_error_out <= C2C1B_axi_c2c_multi_bit_error_out1;
  C2C1_PHY_CLK <= C2C1_PHY_user_clk_out;
  C2C1_PHY_DEBUG_cplllock(0) <= C2C1_PHY_TRANSCEIVER_DEBUG_cplllock(0);
  C2C1_PHY_DEBUG_dmonitorout(15 downto 0) <= C2C1_PHY_TRANSCEIVER_DEBUG_dmonitorout(15 downto 0);
  C2C1_PHY_DEBUG_eyescandataerror(0) <= C2C1_PHY_TRANSCEIVER_DEBUG_eyescandataerror(0);
  C2C1_PHY_DEBUG_qplllock(0) <= C2C1_PHY_TRANSCEIVER_DEBUG_qplllock(0);
  C2C1_PHY_DEBUG_rxbufstatus(2 downto 0) <= C2C1_PHY_TRANSCEIVER_DEBUG_rxbufstatus(2 downto 0);
  C2C1_PHY_DEBUG_rxpmaresetdone(0) <= C2C1_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone(0);
  C2C1_PHY_DEBUG_rxprbserr(0) <= C2C1_PHY_TRANSCEIVER_DEBUG_rxprbserr(0);
  C2C1_PHY_DEBUG_rxresetdone(0) <= C2C1_PHY_TRANSCEIVER_DEBUG_rxresetdone(0);
  C2C1_PHY_DEBUG_txbufstatus(1 downto 0) <= C2C1_PHY_TRANSCEIVER_DEBUG_txbufstatus(1 downto 0);
  C2C1_PHY_DEBUG_txresetdone(0) <= C2C1_PHY_TRANSCEIVER_DEBUG_txresetdone(0);
  C2C1_PHY_DRP_1_DADDR(9 downto 0) <= C2C1_PHY_DRP_daddr(9 downto 0);
  C2C1_PHY_DRP_1_DEN <= C2C1_PHY_DRP_den;
  C2C1_PHY_DRP_1_DI(15 downto 0) <= C2C1_PHY_DRP_di(15 downto 0);
  C2C1_PHY_DRP_1_DWE <= C2C1_PHY_DRP_dwe;
  C2C1_PHY_DRP_do(15 downto 0) <= C2C1_PHY_DRP_1_DO(15 downto 0);
  C2C1_PHY_DRP_drdy <= C2C1_PHY_DRP_1_DRDY;
  C2C1_PHY_Rx_1_RXN(0) <= C2C1_PHY_Rx_rxn(0);
  C2C1_PHY_Rx_1_RXP(0) <= C2C1_PHY_Rx_rxp(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_eyescanreset(0) <= C2C1_PHY_DEBUG_eyescanreset(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_eyescantrigger(0) <= C2C1_PHY_DEBUG_eyescantrigger(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_pcsrsvdin(15 downto 0) <= C2C1_PHY_DEBUG_pcsrsvdin(15 downto 0);
  C2C1_PHY_TRANSCEIVER_DEBUG_rxbufreset(0) <= C2C1_PHY_DEBUG_rxbufreset(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_rxcdrhold(0) <= C2C1_PHY_DEBUG_rxcdrhold(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset(0) <= C2C1_PHY_DEBUG_rxdfelpmreset(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_rxlpmen(0) <= C2C1_PHY_DEBUG_rxlpmen(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_rxpcsreset(0) <= C2C1_PHY_DEBUG_rxpcsreset(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_rxpmareset(0) <= C2C1_PHY_DEBUG_rxpmareset(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_rxprbscntreset(0) <= C2C1_PHY_DEBUG_rxprbscntreset(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_rxprbssel(3 downto 0) <= C2C1_PHY_DEBUG_rxprbssel(3 downto 0);
  C2C1_PHY_TRANSCEIVER_DEBUG_rxrate(2 downto 0) <= C2C1_PHY_DEBUG_rxrate(2 downto 0);
  C2C1_PHY_TRANSCEIVER_DEBUG_txdiffctrl(4 downto 0) <= C2C1_PHY_DEBUG_txdiffctrl(4 downto 0);
  C2C1_PHY_TRANSCEIVER_DEBUG_txinhibit(0) <= C2C1_PHY_DEBUG_txinhibit(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_txpcsreset(0) <= C2C1_PHY_DEBUG_txpcsreset(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_txpmareset(0) <= C2C1_PHY_DEBUG_txpmareset(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_txpolarity(0) <= C2C1_PHY_DEBUG_txpolarity(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_txpostcursor(4 downto 0) <= C2C1_PHY_DEBUG_txpostcursor(4 downto 0);
  C2C1_PHY_TRANSCEIVER_DEBUG_txprbsforceerr(0) <= C2C1_PHY_DEBUG_txprbsforceerr(0);
  C2C1_PHY_TRANSCEIVER_DEBUG_txprbssel(3 downto 0) <= C2C1_PHY_DEBUG_txprbssel(3 downto 0);
  C2C1_PHY_TRANSCEIVER_DEBUG_txprecursor(4 downto 0) <= C2C1_PHY_DEBUG_txprecursor(4 downto 0);
  C2C1_PHY_Tx_txn(0) <= C2C1_PHY_GT_SERIAL_TX_TXN(0);
  C2C1_PHY_Tx_txp(0) <= C2C1_PHY_GT_SERIAL_TX_TXP(0);
  C2C1_PHY_channel_up <= C2C1_PHY_channel_up1;
  C2C1_PHY_gt_pll_lock <= C2C1_PHY_gt_pll_lock1;
  C2C1_PHY_hard_err <= C2C1_PHY_hard_err1;
  C2C1_PHY_lane_up(0) <= C2C1_PHY_lane_up1(0);
  C2C1_PHY_link_reset_out <= C2C1_PHY_link_reset_out1;
  C2C1_PHY_mmcm_not_locked_out <= C2C1_PHY_mmcm_not_locked_out1;
  C2C1_PHY_power_down_1 <= C2C1_PHY_power_down;
  C2C1_PHY_refclk_1 <= C2C1_PHY_refclk;
  C2C1_PHY_soft_err <= C2C1_PHY_soft_err1;
  C2C1_aurora_do_cc <= C2C1_aurora_do_cc1;
  C2C1_aurora_pma_init_in_1 <= C2C1_aurora_pma_init_in;
  C2C1_aurora_reset_pb <= C2C1_aurora_reset_pb1;
  C2C1_axi_c2c_config_error_out <= C2C1_axi_c2c_config_error_out1;
  C2C1_axi_c2c_link_error_out <= C2C1_axi_c2c_link_error_out1;
  C2C1_axi_c2c_link_status_out <= C2C1_axi_c2c_link_status_out1;
  C2C1_axi_c2c_multi_bit_error_out <= C2C1_axi_c2c_multi_bit_error_out1;
  C2C2B_PHY_CLK <= C2C2B_PHY_user_clk_out;
  C2C2B_PHY_DEBUG_cplllock(0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_cplllock(0);
  C2C2B_PHY_DEBUG_dmonitorout(15 downto 0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_dmonitorout(15 downto 0);
  C2C2B_PHY_DEBUG_eyescandataerror(0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_eyescandataerror(0);
  C2C2B_PHY_DEBUG_qplllock(0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_qplllock(0);
  C2C2B_PHY_DEBUG_rxbufstatus(2 downto 0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_rxbufstatus(2 downto 0);
  C2C2B_PHY_DEBUG_rxpmaresetdone(0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone(0);
  C2C2B_PHY_DEBUG_rxprbserr(0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_rxprbserr(0);
  C2C2B_PHY_DEBUG_rxresetdone(0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_rxresetdone(0);
  C2C2B_PHY_DEBUG_txbufstatus(1 downto 0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_txbufstatus(1 downto 0);
  C2C2B_PHY_DEBUG_txresetdone(0) <= C2C2B_PHY_TRANSCEIVER_DEBUG_txresetdone(0);
  C2C2B_PHY_DRP_1_DADDR(9 downto 0) <= C2C2B_PHY_DRP_daddr(9 downto 0);
  C2C2B_PHY_DRP_1_DEN <= C2C2B_PHY_DRP_den;
  C2C2B_PHY_DRP_1_DI(15 downto 0) <= C2C2B_PHY_DRP_di(15 downto 0);
  C2C2B_PHY_DRP_1_DWE <= C2C2B_PHY_DRP_dwe;
  C2C2B_PHY_DRP_do(15 downto 0) <= C2C2B_PHY_DRP_1_DO(15 downto 0);
  C2C2B_PHY_DRP_drdy <= C2C2B_PHY_DRP_1_DRDY;
  C2C2B_PHY_Rx_1_RXN(0) <= C2C2B_PHY_Rx_rxn(0);
  C2C2B_PHY_Rx_1_RXP(0) <= C2C2B_PHY_Rx_rxp(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_eyescanreset(0) <= C2C2B_PHY_DEBUG_eyescanreset(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_eyescantrigger(0) <= C2C2B_PHY_DEBUG_eyescantrigger(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_pcsrsvdin(15 downto 0) <= C2C2B_PHY_DEBUG_pcsrsvdin(15 downto 0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_rxbufreset(0) <= C2C2B_PHY_DEBUG_rxbufreset(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_rxcdrhold(0) <= C2C2B_PHY_DEBUG_rxcdrhold(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset(0) <= C2C2B_PHY_DEBUG_rxdfelpmreset(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_rxlpmen(0) <= C2C2B_PHY_DEBUG_rxlpmen(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_rxpcsreset(0) <= C2C2B_PHY_DEBUG_rxpcsreset(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_rxpmareset(0) <= C2C2B_PHY_DEBUG_rxpmareset(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_rxprbscntreset(0) <= C2C2B_PHY_DEBUG_rxprbscntreset(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_rxprbssel(3 downto 0) <= C2C2B_PHY_DEBUG_rxprbssel(3 downto 0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_rxrate(2 downto 0) <= C2C2B_PHY_DEBUG_rxrate(2 downto 0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_txdiffctrl(4 downto 0) <= C2C2B_PHY_DEBUG_txdiffctrl(4 downto 0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_txinhibit(0) <= C2C2B_PHY_DEBUG_txinhibit(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_txpcsreset(0) <= C2C2B_PHY_DEBUG_txpcsreset(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_txpmareset(0) <= C2C2B_PHY_DEBUG_txpmareset(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_txpolarity(0) <= C2C2B_PHY_DEBUG_txpolarity(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_txpostcursor(4 downto 0) <= C2C2B_PHY_DEBUG_txpostcursor(4 downto 0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_txprbsforceerr(0) <= C2C2B_PHY_DEBUG_txprbsforceerr(0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_txprbssel(3 downto 0) <= C2C2B_PHY_DEBUG_txprbssel(3 downto 0);
  C2C2B_PHY_TRANSCEIVER_DEBUG_txprecursor(4 downto 0) <= C2C2B_PHY_DEBUG_txprecursor(4 downto 0);
  C2C2B_PHY_Tx_txn(0) <= C2C2B_PHY_GT_SERIAL_TX_TXN(0);
  C2C2B_PHY_Tx_txp(0) <= C2C2B_PHY_GT_SERIAL_TX_TXP(0);
  C2C2B_PHY_channel_up <= C2C2B_PHY_channel_up1;
  C2C2B_PHY_gt_pll_lock <= C2C2B_PHY_gt_pll_lock1;
  C2C2B_PHY_hard_err <= C2C2B_PHY_hard_err1;
  C2C2B_PHY_lane_up(0) <= C2C2B_PHY_lane_up1(0);
  C2C2B_PHY_link_reset_out <= C2C2B_PHY_link_reset_out1;
  C2C2B_PHY_mmcm_not_locked_out <= C2C2B_PHY_mmcm_not_locked_out1;
  C2C2B_PHY_power_down_1 <= C2C2B_PHY_power_down;
  C2C2B_PHY_refclk_1 <= C2C2B_PHY_refclk;
  C2C2B_PHY_soft_err <= C2C2B_PHY_soft_err1;
  C2C2B_aurora_do_cc <= C2C2B_aurora_do_cc1;
  C2C2B_aurora_pma_init_in_1 <= C2C2B_aurora_pma_init_in;
  C2C2B_aurora_reset_pb <= C2C2B_aurora_reset_pb1;
  C2C2B_axi_c2c_config_error_out <= C2C2B_axi_c2c_config_error_out1;
  C2C2B_axi_c2c_link_error_out <= C2C2B_axi_c2c_link_error_out1;
  C2C2B_axi_c2c_link_status_out <= C2C2B_axi_c2c_link_status_out1;
  C2C2B_axi_c2c_multi_bit_error_out <= C2C2B_axi_c2c_multi_bit_error_out1;
  C2C2_PHY_CLK <= C2C2_PHY_user_clk_out;
  C2C2_PHY_DEBUG_cplllock(0) <= C2C2_PHY_TRANSCEIVER_DEBUG_cplllock(0);
  C2C2_PHY_DEBUG_dmonitorout(15 downto 0) <= C2C2_PHY_TRANSCEIVER_DEBUG_dmonitorout(15 downto 0);
  C2C2_PHY_DEBUG_eyescandataerror(0) <= C2C2_PHY_TRANSCEIVER_DEBUG_eyescandataerror(0);
  C2C2_PHY_DEBUG_qplllock(0) <= C2C2_PHY_TRANSCEIVER_DEBUG_qplllock(0);
  C2C2_PHY_DEBUG_rxbufstatus(2 downto 0) <= C2C2_PHY_TRANSCEIVER_DEBUG_rxbufstatus(2 downto 0);
  C2C2_PHY_DEBUG_rxpmaresetdone(0) <= C2C2_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone(0);
  C2C2_PHY_DEBUG_rxprbserr(0) <= C2C2_PHY_TRANSCEIVER_DEBUG_rxprbserr(0);
  C2C2_PHY_DEBUG_rxresetdone(0) <= C2C2_PHY_TRANSCEIVER_DEBUG_rxresetdone(0);
  C2C2_PHY_DEBUG_txbufstatus(1 downto 0) <= C2C2_PHY_TRANSCEIVER_DEBUG_txbufstatus(1 downto 0);
  C2C2_PHY_DEBUG_txresetdone(0) <= C2C2_PHY_TRANSCEIVER_DEBUG_txresetdone(0);
  C2C2_PHY_DRP_1_DADDR(9 downto 0) <= C2C2_PHY_DRP_daddr(9 downto 0);
  C2C2_PHY_DRP_1_DEN <= C2C2_PHY_DRP_den;
  C2C2_PHY_DRP_1_DI(15 downto 0) <= C2C2_PHY_DRP_di(15 downto 0);
  C2C2_PHY_DRP_1_DWE <= C2C2_PHY_DRP_dwe;
  C2C2_PHY_DRP_do(15 downto 0) <= C2C2_PHY_DRP_1_DO(15 downto 0);
  C2C2_PHY_DRP_drdy <= C2C2_PHY_DRP_1_DRDY;
  C2C2_PHY_Rx_1_RXN(0) <= C2C2_PHY_Rx_rxn(0);
  C2C2_PHY_Rx_1_RXP(0) <= C2C2_PHY_Rx_rxp(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_eyescanreset(0) <= C2C2_PHY_DEBUG_eyescanreset(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_eyescantrigger(0) <= C2C2_PHY_DEBUG_eyescantrigger(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_pcsrsvdin(15 downto 0) <= C2C2_PHY_DEBUG_pcsrsvdin(15 downto 0);
  C2C2_PHY_TRANSCEIVER_DEBUG_rxbufreset(0) <= C2C2_PHY_DEBUG_rxbufreset(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_rxcdrhold(0) <= C2C2_PHY_DEBUG_rxcdrhold(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset(0) <= C2C2_PHY_DEBUG_rxdfelpmreset(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_rxlpmen(0) <= C2C2_PHY_DEBUG_rxlpmen(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_rxpcsreset(0) <= C2C2_PHY_DEBUG_rxpcsreset(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_rxpmareset(0) <= C2C2_PHY_DEBUG_rxpmareset(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_rxprbscntreset(0) <= C2C2_PHY_DEBUG_rxprbscntreset(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_rxprbssel(3 downto 0) <= C2C2_PHY_DEBUG_rxprbssel(3 downto 0);
  C2C2_PHY_TRANSCEIVER_DEBUG_rxrate(2 downto 0) <= C2C2_PHY_DEBUG_rxrate(2 downto 0);
  C2C2_PHY_TRANSCEIVER_DEBUG_txdiffctrl(4 downto 0) <= C2C2_PHY_DEBUG_txdiffctrl(4 downto 0);
  C2C2_PHY_TRANSCEIVER_DEBUG_txinhibit(0) <= C2C2_PHY_DEBUG_txinhibit(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_txpcsreset(0) <= C2C2_PHY_DEBUG_txpcsreset(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_txpmareset(0) <= C2C2_PHY_DEBUG_txpmareset(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_txpolarity(0) <= C2C2_PHY_DEBUG_txpolarity(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_txpostcursor(4 downto 0) <= C2C2_PHY_DEBUG_txpostcursor(4 downto 0);
  C2C2_PHY_TRANSCEIVER_DEBUG_txprbsforceerr(0) <= C2C2_PHY_DEBUG_txprbsforceerr(0);
  C2C2_PHY_TRANSCEIVER_DEBUG_txprbssel(3 downto 0) <= C2C2_PHY_DEBUG_txprbssel(3 downto 0);
  C2C2_PHY_TRANSCEIVER_DEBUG_txprecursor(4 downto 0) <= C2C2_PHY_DEBUG_txprecursor(4 downto 0);
  C2C2_PHY_Tx_txn(0) <= C2C2_PHY_GT_SERIAL_TX_TXN(0);
  C2C2_PHY_Tx_txp(0) <= C2C2_PHY_GT_SERIAL_TX_TXP(0);
  C2C2_PHY_channel_up <= C2C2_PHY_channel_up1;
  C2C2_PHY_gt_pll_lock <= C2C2_PHY_gt_pll_lock1;
  C2C2_PHY_hard_err <= C2C2_PHY_hard_err1;
  C2C2_PHY_lane_up(0) <= C2C2_PHY_lane_up1(0);
  C2C2_PHY_link_reset_out <= C2C2_PHY_link_reset_out1;
  C2C2_PHY_mmcm_not_locked_out <= C2C2_PHY_mmcm_not_locked_out1;
  C2C2_PHY_power_down_1 <= C2C2_PHY_power_down;
  C2C2_PHY_refclk_1 <= C2C2_PHY_refclk;
  C2C2_PHY_soft_err <= C2C2_PHY_soft_err1;
  C2C2_aurora_do_cc <= C2C2_aurora_do_cc1;
  C2C2_aurora_pma_init_in_1 <= C2C2_aurora_pma_init_in;
  C2C2_aurora_reset_pb <= C2C2_aurora_reset_pb1;
  C2C2_axi_c2c_config_error_out <= C2C2_axi_c2c_config_error_out1;
  C2C2_axi_c2c_link_error_out <= C2C2_axi_c2c_link_error_out1;
  C2C2_axi_c2c_link_status_out <= C2C2_axi_c2c_link_status_out1;
  C2C2_axi_c2c_multi_bit_error_out <= C2C2_axi_c2c_multi_bit_error_out1;
  CM1_PB_UART_UART_RxD <= CM1_PB_UART_rxd;
  CM1_PB_UART_txd <= CM1_PB_UART_UART_TxD;
  CM1_UART_UART_RxD <= CM1_UART_rxd;
  CM1_UART_txd <= CM1_UART_UART_TxD;
  CM2_PB_UART_UART_RxD <= CM2_PB_UART_rxd;
  CM2_PB_UART_txd <= CM2_PB_UART_UART_TxD;
  CM2_UART_UART_RxD <= CM2_UART_rxd;
  CM2_UART_txd <= CM2_UART_UART_TxD;
  CM_araddr(31 downto 0) <= AXI_MAIN_INTERCONNECT_M09_AXI_ARADDR(31 downto 0);
  CM_arprot(2 downto 0) <= AXI_MAIN_INTERCONNECT_M09_AXI_ARPROT(2 downto 0);
  CM_arvalid <= AXI_MAIN_INTERCONNECT_M09_AXI_ARVALID;
  CM_awaddr(31 downto 0) <= AXI_MAIN_INTERCONNECT_M09_AXI_AWADDR(31 downto 0);
  CM_awprot(2 downto 0) <= AXI_MAIN_INTERCONNECT_M09_AXI_AWPROT(2 downto 0);
  CM_awvalid <= AXI_MAIN_INTERCONNECT_M09_AXI_AWVALID;
  CM_bready <= AXI_MAIN_INTERCONNECT_M09_AXI_BREADY;
  CM_rready <= AXI_MAIN_INTERCONNECT_M09_AXI_RREADY;
  CM_wdata(31 downto 0) <= AXI_MAIN_INTERCONNECT_M09_AXI_WDATA(31 downto 0);
  CM_wstrb(3 downto 0) <= AXI_MAIN_INTERCONNECT_M09_AXI_WSTRB(3 downto 0);
  CM_wvalid <= AXI_MAIN_INTERCONNECT_M09_AXI_WVALID;
  ESM_UART_UART_RxD <= ESM_UART_rxd;
  ESM_UART_txd <= ESM_UART_UART_TxD;
  INIT_CLK_1 <= INIT_CLK;
  MONITOR_alarm <= MONITOR_alarm_out;
  MONITOR_overtemp_alarm <= MONITOR_ot_out;
  MONITOR_vccaux_alarm <= MONITOR_vccaux_alarm_out;
  MONITOR_vccint_alarm <= MONITOR_vccint_alarm_out;
  PLXVC_araddr(31 downto 0) <= AXI_MAIN_INTERCONNECT_M08_AXI_ARADDR(31 downto 0);
  PLXVC_arprot(2 downto 0) <= AXI_MAIN_INTERCONNECT_M08_AXI_ARPROT(2 downto 0);
  PLXVC_arvalid <= AXI_MAIN_INTERCONNECT_M08_AXI_ARVALID;
  PLXVC_awaddr(31 downto 0) <= AXI_MAIN_INTERCONNECT_M08_AXI_AWADDR(31 downto 0);
  PLXVC_awprot(2 downto 0) <= AXI_MAIN_INTERCONNECT_M08_AXI_AWPROT(2 downto 0);
  PLXVC_awvalid <= AXI_MAIN_INTERCONNECT_M08_AXI_AWVALID;
  PLXVC_bready <= AXI_MAIN_INTERCONNECT_M08_AXI_BREADY;
  PLXVC_rready <= AXI_MAIN_INTERCONNECT_M08_AXI_RREADY;
  PLXVC_wdata(31 downto 0) <= AXI_MAIN_INTERCONNECT_M08_AXI_WDATA(31 downto 0);
  PLXVC_wstrb(3 downto 0) <= AXI_MAIN_INTERCONNECT_M08_AXI_WSTRB(3 downto 0);
  PLXVC_wvalid <= AXI_MAIN_INTERCONNECT_M08_AXI_WVALID;
  PL_MEM_CM_RAM_PORTB_1_ADDR(31 downto 0) <= PL_MEM_CM_RAM_PORTB_addr(31 downto 0);
  PL_MEM_CM_RAM_PORTB_1_CLK <= PL_MEM_CM_RAM_PORTB_clk;
  PL_MEM_CM_RAM_PORTB_1_DIN(31 downto 0) <= PL_MEM_CM_RAM_PORTB_din(31 downto 0);
  PL_MEM_CM_RAM_PORTB_1_EN <= PL_MEM_CM_RAM_PORTB_en;
  PL_MEM_CM_RAM_PORTB_1_RST <= PL_MEM_CM_RAM_PORTB_rst;
  PL_MEM_CM_RAM_PORTB_1_WE(3 downto 0) <= PL_MEM_CM_RAM_PORTB_we(3 downto 0);
  PL_MEM_CM_RAM_PORTB_dout(31 downto 0) <= PL_MEM_CM_RAM_PORTB_1_DOUT(31 downto 0);
  PL_MEM_RAM_PORTB_1_ADDR(31 downto 0) <= PL_MEM_RAM_PORTB_addr(31 downto 0);
  PL_MEM_RAM_PORTB_1_CLK <= PL_MEM_RAM_PORTB_clk;
  PL_MEM_RAM_PORTB_1_DIN(31 downto 0) <= PL_MEM_RAM_PORTB_din(31 downto 0);
  PL_MEM_RAM_PORTB_1_EN <= PL_MEM_RAM_PORTB_en;
  PL_MEM_RAM_PORTB_1_RST <= PL_MEM_RAM_PORTB_rst;
  PL_MEM_RAM_PORTB_1_WE(3 downto 0) <= PL_MEM_RAM_PORTB_we(3 downto 0);
  PL_MEM_RAM_PORTB_dout(31 downto 0) <= PL_MEM_RAM_PORTB_1_DOUT(31 downto 0);
  SERV_araddr(31 downto 0) <= AXI_LOCAL_INTERCONNECT_M02_AXI_ARADDR(31 downto 0);
  SERV_arprot(2 downto 0) <= AXI_LOCAL_INTERCONNECT_M02_AXI_ARPROT(2 downto 0);
  SERV_arvalid <= AXI_LOCAL_INTERCONNECT_M02_AXI_ARVALID;
  SERV_awaddr(31 downto 0) <= AXI_LOCAL_INTERCONNECT_M02_AXI_AWADDR(31 downto 0);
  SERV_awprot(2 downto 0) <= AXI_LOCAL_INTERCONNECT_M02_AXI_AWPROT(2 downto 0);
  SERV_awvalid <= AXI_LOCAL_INTERCONNECT_M02_AXI_AWVALID;
  SERV_bready <= AXI_LOCAL_INTERCONNECT_M02_AXI_BREADY;
  SERV_rready <= AXI_LOCAL_INTERCONNECT_M02_AXI_RREADY;
  SERV_wdata(31 downto 0) <= AXI_LOCAL_INTERCONNECT_M02_AXI_WDATA(31 downto 0);
  SERV_wstrb(3 downto 0) <= AXI_LOCAL_INTERCONNECT_M02_AXI_WSTRB(3 downto 0);
  SERV_wvalid <= AXI_LOCAL_INTERCONNECT_M02_AXI_WVALID;
  SI_scl_i_1 <= SI_scl_i;
  SI_scl_o <= SI_scl_o1;
  SI_scl_t <= SI_scl_t1;
  SI_sda_i_1 <= SI_sda_i;
  SI_sda_o <= SI_sda_o1;
  SI_sda_t <= SI_sda_t1;
  SLAVE_I2C_araddr(31 downto 0) <= AXI_LOCAL_INTERCONNECT_M03_AXI_ARADDR(31 downto 0);
  SLAVE_I2C_arprot(2 downto 0) <= AXI_LOCAL_INTERCONNECT_M03_AXI_ARPROT(2 downto 0);
  SLAVE_I2C_arvalid <= AXI_LOCAL_INTERCONNECT_M03_AXI_ARVALID;
  SLAVE_I2C_awaddr(31 downto 0) <= AXI_LOCAL_INTERCONNECT_M03_AXI_AWADDR(31 downto 0);
  SLAVE_I2C_awprot(2 downto 0) <= AXI_LOCAL_INTERCONNECT_M03_AXI_AWPROT(2 downto 0);
  SLAVE_I2C_awvalid <= AXI_LOCAL_INTERCONNECT_M03_AXI_AWVALID;
  SLAVE_I2C_bready <= AXI_LOCAL_INTERCONNECT_M03_AXI_BREADY;
  SLAVE_I2C_rready <= AXI_LOCAL_INTERCONNECT_M03_AXI_RREADY;
  SLAVE_I2C_wdata(31 downto 0) <= AXI_LOCAL_INTERCONNECT_M03_AXI_WDATA(31 downto 0);
  SLAVE_I2C_wstrb(3 downto 0) <= AXI_LOCAL_INTERCONNECT_M03_AXI_WSTRB(3 downto 0);
  SLAVE_I2C_wvalid <= AXI_LOCAL_INTERCONNECT_M03_AXI_WVALID;
  SM_INFO_araddr(31 downto 0) <= AXI_LOCAL_INTERCONNECT_M04_AXI_ARADDR(31 downto 0);
  SM_INFO_arprot(2 downto 0) <= AXI_LOCAL_INTERCONNECT_M04_AXI_ARPROT(2 downto 0);
  SM_INFO_arvalid <= AXI_LOCAL_INTERCONNECT_M04_AXI_ARVALID;
  SM_INFO_awaddr(31 downto 0) <= AXI_LOCAL_INTERCONNECT_M04_AXI_AWADDR(31 downto 0);
  SM_INFO_awprot(2 downto 0) <= AXI_LOCAL_INTERCONNECT_M04_AXI_AWPROT(2 downto 0);
  SM_INFO_awvalid <= AXI_LOCAL_INTERCONNECT_M04_AXI_AWVALID;
  SM_INFO_bready <= AXI_LOCAL_INTERCONNECT_M04_AXI_BREADY;
  SM_INFO_rready <= AXI_LOCAL_INTERCONNECT_M04_AXI_RREADY;
  SM_INFO_wdata(31 downto 0) <= AXI_LOCAL_INTERCONNECT_M04_AXI_WDATA(31 downto 0);
  SM_INFO_wstrb(3 downto 0) <= AXI_LOCAL_INTERCONNECT_M04_AXI_WSTRB(3 downto 0);
  SM_INFO_wvalid <= AXI_LOCAL_INTERCONNECT_M04_AXI_WVALID;
  SYS_RESET_bus_rst_n(0) <= SYS_RESET_BUS_RST_N_Res(0);
  SYS_RESET_intcn_rst_n(0) <= SYS_RESET_interconnect_aresetn(0);
  SYS_RESET_rst_n(0) <= SYS_RESET_peripheral_aresetn(0);
  axi_clk <= ZynqMPSoC_pl_clk1;
  axis_jtag_0_jtag_0_TDO <= dma_jtag_tdo;
  c2c_interconnect_reset_1 <= c2c_interconnect_reset;
  dma_jtag_tck <= axis_jtag_0_jtag_0_TCK;
  dma_jtag_tdi <= axis_jtag_0_jtag_0_TDI;
  dma_jtag_tms <= axis_jtag_0_jtag_0_TMS;
  sys_resetter_c2c_bus_rst_n(0) <= sys_resetter_c2c_BUS_RST_N_Res(0);
  sys_resetter_c2c_intcn_rst_n(0) <= sys_resetter_c2c_interconnect_aresetn(0);
  sys_resetter_c2c_rst_n(0) <= sys_resetter_c2c_peripheral_aresetn(0);
  sys_resetter_primary_bus_rst_n(0) <= sys_resetter_primary_BUS_RST_N_Res(0);
  sys_resetter_primary_intcn_rst_n(0) <= sys_resetter_primary_interconnect_aresetn(0);
  sys_resetter_primary_rst_n(0) <= sys_resetter_primary_peripheral_aresetn(0);
AXI_C2C_INTERCONNECT: entity work.zynq_bd_AXI_C2C_INTERCONNECT_0
     port map (
      ACLK => ZynqMPSoC_pl_clk1,
      ARESETN => sys_resetter_c2c_interconnect_aresetn(0),
      M00_ACLK => ZynqMPSoC_pl_clk1,
      M00_ARESETN => sys_resetter_c2c_peripheral_aresetn(0),
      M00_AXI_araddr(39 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARADDR(39 downto 0),
      M00_AXI_arburst(1 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARBURST(1 downto 0),
      M00_AXI_arcache(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_arlen(7 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARLEN(7 downto 0),
      M00_AXI_arlock(0) => AXI_C2C_INTERCONNECT_M00_AXI_ARLOCK(0),
      M00_AXI_arprot(2 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arqos(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARQOS(3 downto 0),
      M00_AXI_arready => AXI_C2C_INTERCONNECT_M00_AXI_ARREADY,
      M00_AXI_arregion(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARREGION(3 downto 0),
      M00_AXI_arsize(2 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_aruser(15 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARUSER(15 downto 0),
      M00_AXI_arvalid => AXI_C2C_INTERCONNECT_M00_AXI_ARVALID,
      M00_AXI_awaddr(39 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWADDR(39 downto 0),
      M00_AXI_awburst(1 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWBURST(1 downto 0),
      M00_AXI_awcache(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_awlen(7 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWLEN(7 downto 0),
      M00_AXI_awlock(0) => AXI_C2C_INTERCONNECT_M00_AXI_AWLOCK(0),
      M00_AXI_awprot(2 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awqos(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWQOS(3 downto 0),
      M00_AXI_awready => AXI_C2C_INTERCONNECT_M00_AXI_AWREADY,
      M00_AXI_awregion(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWREGION(3 downto 0),
      M00_AXI_awsize(2 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_awuser(15 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWUSER(15 downto 0),
      M00_AXI_awvalid => AXI_C2C_INTERCONNECT_M00_AXI_AWVALID,
      M00_AXI_bready => AXI_C2C_INTERCONNECT_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => AXI_C2C_INTERCONNECT_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rlast => AXI_C2C_INTERCONNECT_M00_AXI_RLAST,
      M00_AXI_rready => AXI_C2C_INTERCONNECT_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => AXI_C2C_INTERCONNECT_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wlast => AXI_C2C_INTERCONNECT_M00_AXI_WLAST,
      M00_AXI_wready => AXI_C2C_INTERCONNECT_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid => AXI_C2C_INTERCONNECT_M00_AXI_WVALID,
      M01_ACLK => ZynqMPSoC_pl_clk1,
      M01_ARESETN => sys_resetter_c2c_peripheral_aresetn(0),
      M01_AXI_araddr(31 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_ARADDR(31 downto 0),
      M01_AXI_arprot(2 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_ARPROT(2 downto 0),
      M01_AXI_arready => AXI_C2C_INTERCONNECT_M01_AXI_ARREADY,
      M01_AXI_arvalid => AXI_C2C_INTERCONNECT_M01_AXI_ARVALID,
      M01_AXI_awaddr(31 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_AWADDR(31 downto 0),
      M01_AXI_awprot(2 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_AWPROT(2 downto 0),
      M01_AXI_awready => AXI_C2C_INTERCONNECT_M01_AXI_AWREADY,
      M01_AXI_awvalid => AXI_C2C_INTERCONNECT_M01_AXI_AWVALID,
      M01_AXI_bready => AXI_C2C_INTERCONNECT_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => AXI_C2C_INTERCONNECT_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => AXI_C2C_INTERCONNECT_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => AXI_C2C_INTERCONNECT_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => AXI_C2C_INTERCONNECT_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => AXI_C2C_INTERCONNECT_M01_AXI_WVALID,
      M02_ACLK => ZynqMPSoC_pl_clk1,
      M02_ARESETN => sys_resetter_c2c_peripheral_aresetn(0),
      M02_AXI_araddr(39 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARADDR(39 downto 0),
      M02_AXI_arburst(1 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARBURST(1 downto 0),
      M02_AXI_arcache(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARCACHE(3 downto 0),
      M02_AXI_arlen(7 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARLEN(7 downto 0),
      M02_AXI_arlock(0) => AXI_C2C_INTERCONNECT_M02_AXI_ARLOCK(0),
      M02_AXI_arprot(2 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARPROT(2 downto 0),
      M02_AXI_arqos(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARQOS(3 downto 0),
      M02_AXI_arready => AXI_C2C_INTERCONNECT_M02_AXI_ARREADY,
      M02_AXI_arregion(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARREGION(3 downto 0),
      M02_AXI_arsize(2 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARSIZE(2 downto 0),
      M02_AXI_aruser(15 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARUSER(15 downto 0),
      M02_AXI_arvalid => AXI_C2C_INTERCONNECT_M02_AXI_ARVALID,
      M02_AXI_awaddr(39 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWADDR(39 downto 0),
      M02_AXI_awburst(1 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWBURST(1 downto 0),
      M02_AXI_awcache(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWCACHE(3 downto 0),
      M02_AXI_awlen(7 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWLEN(7 downto 0),
      M02_AXI_awlock(0) => AXI_C2C_INTERCONNECT_M02_AXI_AWLOCK(0),
      M02_AXI_awprot(2 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWPROT(2 downto 0),
      M02_AXI_awqos(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWQOS(3 downto 0),
      M02_AXI_awready => AXI_C2C_INTERCONNECT_M02_AXI_AWREADY,
      M02_AXI_awregion(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWREGION(3 downto 0),
      M02_AXI_awsize(2 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWSIZE(2 downto 0),
      M02_AXI_awuser(15 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWUSER(15 downto 0),
      M02_AXI_awvalid => AXI_C2C_INTERCONNECT_M02_AXI_AWVALID,
      M02_AXI_bready => AXI_C2C_INTERCONNECT_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => AXI_C2C_INTERCONNECT_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rlast => AXI_C2C_INTERCONNECT_M02_AXI_RLAST,
      M02_AXI_rready => AXI_C2C_INTERCONNECT_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => AXI_C2C_INTERCONNECT_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wlast => AXI_C2C_INTERCONNECT_M02_AXI_WLAST,
      M02_AXI_wready => AXI_C2C_INTERCONNECT_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid => AXI_C2C_INTERCONNECT_M02_AXI_WVALID,
      M03_ACLK => ZynqMPSoC_pl_clk1,
      M03_ARESETN => sys_resetter_c2c_peripheral_aresetn(0),
      M03_AXI_araddr(31 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arprot(2 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready => AXI_C2C_INTERCONNECT_M03_AXI_ARREADY,
      M03_AXI_arvalid => AXI_C2C_INTERCONNECT_M03_AXI_ARVALID,
      M03_AXI_awaddr(31 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awprot(2 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready => AXI_C2C_INTERCONNECT_M03_AXI_AWREADY,
      M03_AXI_awvalid => AXI_C2C_INTERCONNECT_M03_AXI_AWVALID,
      M03_AXI_bready => AXI_C2C_INTERCONNECT_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => AXI_C2C_INTERCONNECT_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => AXI_C2C_INTERCONNECT_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => AXI_C2C_INTERCONNECT_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => AXI_C2C_INTERCONNECT_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => AXI_C2C_INTERCONNECT_M03_AXI_WVALID,
      M04_ACLK => ZynqMPSoC_pl_clk1,
      M04_ARESETN => sys_resetter_c2c_peripheral_aresetn(0),
      M04_AXI_araddr(11 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_ARADDR(11 downto 0),
      M04_AXI_arready => AXI_C2C_INTERCONNECT_M04_AXI_ARREADY,
      M04_AXI_arvalid => AXI_C2C_INTERCONNECT_M04_AXI_ARVALID,
      M04_AXI_awaddr(11 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_AWADDR(11 downto 0),
      M04_AXI_awready => AXI_C2C_INTERCONNECT_M04_AXI_AWREADY,
      M04_AXI_awvalid => AXI_C2C_INTERCONNECT_M04_AXI_AWVALID,
      M04_AXI_bready => AXI_C2C_INTERCONNECT_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => AXI_C2C_INTERCONNECT_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => AXI_C2C_INTERCONNECT_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => AXI_C2C_INTERCONNECT_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => AXI_C2C_INTERCONNECT_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => AXI_C2C_INTERCONNECT_M04_AXI_WVALID,
      M05_ACLK => ZynqMPSoC_pl_clk1,
      M05_ARESETN => sys_resetter_c2c_peripheral_aresetn(0),
      M05_AXI_araddr(15 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_ARADDR(15 downto 0),
      M05_AXI_arready => AXI_C2C_INTERCONNECT_M05_AXI_ARREADY,
      M05_AXI_arvalid => AXI_C2C_INTERCONNECT_M05_AXI_ARVALID,
      M05_AXI_awaddr(15 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_AWADDR(15 downto 0),
      M05_AXI_awready => AXI_C2C_INTERCONNECT_M05_AXI_AWREADY,
      M05_AXI_awvalid => AXI_C2C_INTERCONNECT_M05_AXI_AWVALID,
      M05_AXI_bready => AXI_C2C_INTERCONNECT_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => AXI_C2C_INTERCONNECT_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready => AXI_C2C_INTERCONNECT_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => AXI_C2C_INTERCONNECT_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready => AXI_C2C_INTERCONNECT_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => AXI_C2C_INTERCONNECT_M05_AXI_WVALID,
      M06_ACLK => ZynqMPSoC_pl_clk1,
      M06_ARESETN => sys_resetter_c2c_peripheral_aresetn(0),
      M06_AXI_araddr(11 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_ARADDR(11 downto 0),
      M06_AXI_arready => AXI_C2C_INTERCONNECT_M06_AXI_ARREADY,
      M06_AXI_arvalid => AXI_C2C_INTERCONNECT_M06_AXI_ARVALID,
      M06_AXI_awaddr(11 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_AWADDR(11 downto 0),
      M06_AXI_awready => AXI_C2C_INTERCONNECT_M06_AXI_AWREADY,
      M06_AXI_awvalid => AXI_C2C_INTERCONNECT_M06_AXI_AWVALID,
      M06_AXI_bready => AXI_C2C_INTERCONNECT_M06_AXI_BREADY,
      M06_AXI_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid => AXI_C2C_INTERCONNECT_M06_AXI_BVALID,
      M06_AXI_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_RDATA(31 downto 0),
      M06_AXI_rready => AXI_C2C_INTERCONNECT_M06_AXI_RREADY,
      M06_AXI_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid => AXI_C2C_INTERCONNECT_M06_AXI_RVALID,
      M06_AXI_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_WDATA(31 downto 0),
      M06_AXI_wready => AXI_C2C_INTERCONNECT_M06_AXI_WREADY,
      M06_AXI_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_WSTRB(3 downto 0),
      M06_AXI_wvalid => AXI_C2C_INTERCONNECT_M06_AXI_WVALID,
      M07_ACLK => ZynqMPSoC_pl_clk1,
      M07_ARESETN => sys_resetter_c2c_peripheral_aresetn(0),
      M07_AXI_araddr(39 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_ARADDR(39 downto 0),
      M07_AXI_arready => AXI_C2C_INTERCONNECT_M07_AXI_ARREADY,
      M07_AXI_arvalid => AXI_C2C_INTERCONNECT_M07_AXI_ARVALID,
      M07_AXI_awaddr(39 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_AWADDR(39 downto 0),
      M07_AXI_awready => AXI_C2C_INTERCONNECT_M07_AXI_AWREADY,
      M07_AXI_awvalid => AXI_C2C_INTERCONNECT_M07_AXI_AWVALID,
      M07_AXI_bready => AXI_C2C_INTERCONNECT_M07_AXI_BREADY,
      M07_AXI_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_BRESP(1 downto 0),
      M07_AXI_bvalid => AXI_C2C_INTERCONNECT_M07_AXI_BVALID,
      M07_AXI_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_RDATA(31 downto 0),
      M07_AXI_rready => AXI_C2C_INTERCONNECT_M07_AXI_RREADY,
      M07_AXI_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_RRESP(1 downto 0),
      M07_AXI_rvalid => AXI_C2C_INTERCONNECT_M07_AXI_RVALID,
      M07_AXI_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_WDATA(31 downto 0),
      M07_AXI_wready => AXI_C2C_INTERCONNECT_M07_AXI_WREADY,
      M07_AXI_wvalid => AXI_C2C_INTERCONNECT_M07_AXI_WVALID,
      S00_ACLK => ZynqMPSoC_pl_clk1,
      S00_ARESETN => sys_resetter_c2c_interconnect_aresetn(0),
      S00_AXI_araddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARCACHE(3 downto 0),
      S00_AXI_arid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARID(15 downto 0),
      S00_AXI_arlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARLEN(7 downto 0),
      S00_AXI_arlock(0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARLOCK,
      S00_AXI_arprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARQOS(3 downto 0),
      S00_AXI_arready => ZynqMPSoC_M_AXI_HPM1_FPD_ARREADY,
      S00_AXI_arsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARSIZE(2 downto 0),
      S00_AXI_aruser(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARUSER(15 downto 0),
      S00_AXI_arvalid => ZynqMPSoC_M_AXI_HPM1_FPD_ARVALID,
      S00_AXI_awaddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWCACHE(3 downto 0),
      S00_AXI_awid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWID(15 downto 0),
      S00_AXI_awlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWLEN(7 downto 0),
      S00_AXI_awlock(0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWLOCK,
      S00_AXI_awprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWQOS(3 downto 0),
      S00_AXI_awready => ZynqMPSoC_M_AXI_HPM1_FPD_AWREADY,
      S00_AXI_awsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWSIZE(2 downto 0),
      S00_AXI_awuser(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWUSER(15 downto 0),
      S00_AXI_awvalid => ZynqMPSoC_M_AXI_HPM1_FPD_AWVALID,
      S00_AXI_bid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_BID(15 downto 0),
      S00_AXI_bready => ZynqMPSoC_M_AXI_HPM1_FPD_BREADY,
      S00_AXI_bresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_BRESP(1 downto 0),
      S00_AXI_bvalid => ZynqMPSoC_M_AXI_HPM1_FPD_BVALID,
      S00_AXI_rdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_RDATA(31 downto 0),
      S00_AXI_rid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_RID(15 downto 0),
      S00_AXI_rlast => ZynqMPSoC_M_AXI_HPM1_FPD_RLAST,
      S00_AXI_rready => ZynqMPSoC_M_AXI_HPM1_FPD_RREADY,
      S00_AXI_rresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_RRESP(1 downto 0),
      S00_AXI_rvalid => ZynqMPSoC_M_AXI_HPM1_FPD_RVALID,
      S00_AXI_wdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_WDATA(31 downto 0),
      S00_AXI_wlast => ZynqMPSoC_M_AXI_HPM1_FPD_WLAST,
      S00_AXI_wready => ZynqMPSoC_M_AXI_HPM1_FPD_WREADY,
      S00_AXI_wstrb(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_WSTRB(3 downto 0),
      S00_AXI_wvalid => ZynqMPSoC_M_AXI_HPM1_FPD_WVALID
    );
AXI_LOCAL_INTERCONNECT: entity work.zynq_bd_AXI_LOCAL_INTERCONNECT_0
     port map (
      ACLK => ZynqMPSoC_pl_clk1,
      ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M00_ACLK => ZynqMPSoC_pl_clk1,
      M00_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M00_AXI_araddr(39 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARADDR(39 downto 0),
      M00_AXI_arburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARBURST(1 downto 0),
      M00_AXI_arcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_arlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARLEN(7 downto 0),
      M00_AXI_arlock => AXI_LOCAL_INTERCONNECT_M00_AXI_ARLOCK,
      M00_AXI_arprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arready => AXI_LOCAL_INTERCONNECT_M00_AXI_ARREADY,
      M00_AXI_arsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_arvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_ARVALID,
      M00_AXI_awaddr(39 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWADDR(39 downto 0),
      M00_AXI_awburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWBURST(1 downto 0),
      M00_AXI_awcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_awlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWLEN(7 downto 0),
      M00_AXI_awlock => AXI_LOCAL_INTERCONNECT_M00_AXI_AWLOCK,
      M00_AXI_awprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awready => AXI_LOCAL_INTERCONNECT_M00_AXI_AWREADY,
      M00_AXI_awsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_awvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_AWVALID,
      M00_AXI_bready => AXI_LOCAL_INTERCONNECT_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rlast => AXI_LOCAL_INTERCONNECT_M00_AXI_RLAST,
      M00_AXI_rready => AXI_LOCAL_INTERCONNECT_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wlast => AXI_LOCAL_INTERCONNECT_M00_AXI_WLAST,
      M00_AXI_wready => AXI_LOCAL_INTERCONNECT_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_WVALID,
      M01_ACLK => ZynqMPSoC_pl_clk1,
      M01_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M01_AXI_araddr(39 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARADDR(39 downto 0),
      M01_AXI_arburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARBURST(1 downto 0),
      M01_AXI_arcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARCACHE(3 downto 0),
      M01_AXI_arlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARLEN(7 downto 0),
      M01_AXI_arlock => AXI_LOCAL_INTERCONNECT_M01_AXI_ARLOCK,
      M01_AXI_arprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARPROT(2 downto 0),
      M01_AXI_arready => AXI_LOCAL_INTERCONNECT_M01_AXI_ARREADY,
      M01_AXI_arsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARSIZE(2 downto 0),
      M01_AXI_arvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_ARVALID,
      M01_AXI_awaddr(39 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWADDR(39 downto 0),
      M01_AXI_awburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWBURST(1 downto 0),
      M01_AXI_awcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWCACHE(3 downto 0),
      M01_AXI_awlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWLEN(7 downto 0),
      M01_AXI_awlock => AXI_LOCAL_INTERCONNECT_M01_AXI_AWLOCK,
      M01_AXI_awprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWPROT(2 downto 0),
      M01_AXI_awready => AXI_LOCAL_INTERCONNECT_M01_AXI_AWREADY,
      M01_AXI_awsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWSIZE(2 downto 0),
      M01_AXI_awvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_AWVALID,
      M01_AXI_bready => AXI_LOCAL_INTERCONNECT_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rlast => AXI_LOCAL_INTERCONNECT_M01_AXI_RLAST,
      M01_AXI_rready => AXI_LOCAL_INTERCONNECT_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wlast => AXI_LOCAL_INTERCONNECT_M01_AXI_WLAST,
      M01_AXI_wready => AXI_LOCAL_INTERCONNECT_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_WVALID,
      M02_ACLK => ZynqMPSoC_pl_clk1,
      M02_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M02_AXI_araddr(31 downto 0) => AXI_LOCAL_INTERCONNECT_M02_AXI_ARADDR(31 downto 0),
      M02_AXI_arprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M02_AXI_ARPROT(2 downto 0),
      M02_AXI_arready => AXI_LOCAL_INTERCONNECT_M02_AXI_ARREADY,
      M02_AXI_arvalid => AXI_LOCAL_INTERCONNECT_M02_AXI_ARVALID,
      M02_AXI_awaddr(31 downto 0) => AXI_LOCAL_INTERCONNECT_M02_AXI_AWADDR(31 downto 0),
      M02_AXI_awprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M02_AXI_AWPROT(2 downto 0),
      M02_AXI_awready => AXI_LOCAL_INTERCONNECT_M02_AXI_AWREADY,
      M02_AXI_awvalid => AXI_LOCAL_INTERCONNECT_M02_AXI_AWVALID,
      M02_AXI_bready => AXI_LOCAL_INTERCONNECT_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => AXI_LOCAL_INTERCONNECT_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready => AXI_LOCAL_INTERCONNECT_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => AXI_LOCAL_INTERCONNECT_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready => AXI_LOCAL_INTERCONNECT_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => AXI_LOCAL_INTERCONNECT_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid => AXI_LOCAL_INTERCONNECT_M02_AXI_WVALID,
      M03_ACLK => ZynqMPSoC_pl_clk1,
      M03_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M03_AXI_araddr(31 downto 0) => AXI_LOCAL_INTERCONNECT_M03_AXI_ARADDR(31 downto 0),
      M03_AXI_arprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready => AXI_LOCAL_INTERCONNECT_M03_AXI_ARREADY,
      M03_AXI_arvalid => AXI_LOCAL_INTERCONNECT_M03_AXI_ARVALID,
      M03_AXI_awaddr(31 downto 0) => AXI_LOCAL_INTERCONNECT_M03_AXI_AWADDR(31 downto 0),
      M03_AXI_awprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready => AXI_LOCAL_INTERCONNECT_M03_AXI_AWREADY,
      M03_AXI_awvalid => AXI_LOCAL_INTERCONNECT_M03_AXI_AWVALID,
      M03_AXI_bready => AXI_LOCAL_INTERCONNECT_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => AXI_LOCAL_INTERCONNECT_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => AXI_LOCAL_INTERCONNECT_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => AXI_LOCAL_INTERCONNECT_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => AXI_LOCAL_INTERCONNECT_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => AXI_LOCAL_INTERCONNECT_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => AXI_LOCAL_INTERCONNECT_M03_AXI_WVALID,
      M04_ACLK => ZynqMPSoC_pl_clk1,
      M04_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M04_AXI_araddr(31 downto 0) => AXI_LOCAL_INTERCONNECT_M04_AXI_ARADDR(31 downto 0),
      M04_AXI_arprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arready => AXI_LOCAL_INTERCONNECT_M04_AXI_ARREADY,
      M04_AXI_arvalid => AXI_LOCAL_INTERCONNECT_M04_AXI_ARVALID,
      M04_AXI_awaddr(31 downto 0) => AXI_LOCAL_INTERCONNECT_M04_AXI_AWADDR(31 downto 0),
      M04_AXI_awprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awready => AXI_LOCAL_INTERCONNECT_M04_AXI_AWREADY,
      M04_AXI_awvalid => AXI_LOCAL_INTERCONNECT_M04_AXI_AWVALID,
      M04_AXI_bready => AXI_LOCAL_INTERCONNECT_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => AXI_LOCAL_INTERCONNECT_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => AXI_LOCAL_INTERCONNECT_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => AXI_LOCAL_INTERCONNECT_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => AXI_LOCAL_INTERCONNECT_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => AXI_LOCAL_INTERCONNECT_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => AXI_LOCAL_INTERCONNECT_M04_AXI_WVALID,
      S00_ACLK => ZynqMPSoC_pl_clk1,
      S00_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      S00_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARCACHE(3 downto 0),
      S00_AXI_arlen(7 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARLEN(7 downto 0),
      S00_AXI_arlock(0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARLOCK(0),
      S00_AXI_arprot(2 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARQOS(3 downto 0),
      S00_AXI_arready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARREADY(0),
      S00_AXI_arsize(2 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARSIZE(2 downto 0),
      S00_AXI_aruser(15 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARUSER(15 downto 0),
      S00_AXI_arvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARVALID(0),
      S00_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWCACHE(3 downto 0),
      S00_AXI_awlen(7 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWLEN(7 downto 0),
      S00_AXI_awlock(0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWLOCK(0),
      S00_AXI_awprot(2 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWQOS(3 downto 0),
      S00_AXI_awready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWREADY(0),
      S00_AXI_awsize(2 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWSIZE(2 downto 0),
      S00_AXI_awuser(15 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWUSER(15 downto 0),
      S00_AXI_awvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWVALID(0),
      S00_AXI_bready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_BREADY(0),
      S00_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_BVALID(0),
      S00_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_RDATA(31 downto 0),
      S00_AXI_rlast(0) => AXI_MAIN_INTERCONNECT_M05_AXI_RLAST(0),
      S00_AXI_rready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_RREADY(0),
      S00_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_RVALID(0),
      S00_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_WDATA(31 downto 0),
      S00_AXI_wlast(0) => AXI_MAIN_INTERCONNECT_M05_AXI_WLAST(0),
      S00_AXI_wready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_WREADY(0),
      S00_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_WVALID(0)
    );
AXI_MAIN_INTERCONNECT: entity work.zynq_bd_AXI_MAIN_INTERCONNECT_0
     port map (
      ACLK => ZynqMPSoC_pl_clk1,
      ARESETN => sys_resetter_primary_interconnect_aresetn(0),
      M00_ACLK => ZynqMPSoC_pl_clk1,
      M00_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M00_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_ARADDR(39 downto 0),
      M00_AXI_arready => AXI_MAIN_INTERCONNECT_M00_AXI_ARREADY,
      M00_AXI_arvalid => AXI_MAIN_INTERCONNECT_M00_AXI_ARVALID,
      M00_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_AWADDR(39 downto 0),
      M00_AXI_awready => AXI_MAIN_INTERCONNECT_M00_AXI_AWREADY,
      M00_AXI_awvalid => AXI_MAIN_INTERCONNECT_M00_AXI_AWVALID,
      M00_AXI_bready => AXI_MAIN_INTERCONNECT_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => AXI_MAIN_INTERCONNECT_M00_AXI_BVALID,
      M00_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_RDATA(31 downto 0),
      M00_AXI_rready => AXI_MAIN_INTERCONNECT_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => AXI_MAIN_INTERCONNECT_M00_AXI_RVALID,
      M00_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_WDATA(31 downto 0),
      M00_AXI_wready => AXI_MAIN_INTERCONNECT_M00_AXI_WREADY,
      M00_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_WSTRB(3 downto 0),
      M00_AXI_wvalid => AXI_MAIN_INTERCONNECT_M00_AXI_WVALID,
      M01_ACLK => ZynqMPSoC_pl_clk1,
      M01_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M01_AXI_araddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_ARADDR(11 downto 0),
      M01_AXI_arready => AXI_MAIN_INTERCONNECT_M01_AXI_ARREADY,
      M01_AXI_arvalid => AXI_MAIN_INTERCONNECT_M01_AXI_ARVALID,
      M01_AXI_awaddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_AWADDR(11 downto 0),
      M01_AXI_awready => AXI_MAIN_INTERCONNECT_M01_AXI_AWREADY,
      M01_AXI_awvalid => AXI_MAIN_INTERCONNECT_M01_AXI_AWVALID,
      M01_AXI_bready => AXI_MAIN_INTERCONNECT_M01_AXI_BREADY,
      M01_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid => AXI_MAIN_INTERCONNECT_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready => AXI_MAIN_INTERCONNECT_M01_AXI_RREADY,
      M01_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid => AXI_MAIN_INTERCONNECT_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready => AXI_MAIN_INTERCONNECT_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid => AXI_MAIN_INTERCONNECT_M01_AXI_WVALID,
      M02_ACLK => ZynqMPSoC_pl_clk1,
      M02_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M02_AXI_araddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_ARADDR(11 downto 0),
      M02_AXI_arready => AXI_MAIN_INTERCONNECT_M02_AXI_ARREADY,
      M02_AXI_arvalid => AXI_MAIN_INTERCONNECT_M02_AXI_ARVALID,
      M02_AXI_awaddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_AWADDR(11 downto 0),
      M02_AXI_awready => AXI_MAIN_INTERCONNECT_M02_AXI_AWREADY,
      M02_AXI_awvalid => AXI_MAIN_INTERCONNECT_M02_AXI_AWVALID,
      M02_AXI_bready => AXI_MAIN_INTERCONNECT_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => AXI_MAIN_INTERCONNECT_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready => AXI_MAIN_INTERCONNECT_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => AXI_MAIN_INTERCONNECT_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready => AXI_MAIN_INTERCONNECT_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid => AXI_MAIN_INTERCONNECT_M02_AXI_WVALID,
      M03_ACLK => ZynqMPSoC_pl_clk1,
      M03_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M03_AXI_araddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_ARADDR(11 downto 0),
      M03_AXI_arready => AXI_MAIN_INTERCONNECT_M03_AXI_ARREADY,
      M03_AXI_arvalid => AXI_MAIN_INTERCONNECT_M03_AXI_ARVALID,
      M03_AXI_awaddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_AWADDR(11 downto 0),
      M03_AXI_awready => AXI_MAIN_INTERCONNECT_M03_AXI_AWREADY,
      M03_AXI_awvalid => AXI_MAIN_INTERCONNECT_M03_AXI_AWVALID,
      M03_AXI_bready => AXI_MAIN_INTERCONNECT_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => AXI_MAIN_INTERCONNECT_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => AXI_MAIN_INTERCONNECT_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => AXI_MAIN_INTERCONNECT_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => AXI_MAIN_INTERCONNECT_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => AXI_MAIN_INTERCONNECT_M03_AXI_WVALID,
      M04_ACLK => ZynqMPSoC_pl_clk1,
      M04_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M04_AXI_araddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_ARADDR(11 downto 0),
      M04_AXI_arready => AXI_MAIN_INTERCONNECT_M04_AXI_ARREADY,
      M04_AXI_arvalid => AXI_MAIN_INTERCONNECT_M04_AXI_ARVALID,
      M04_AXI_awaddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_AWADDR(11 downto 0),
      M04_AXI_awready => AXI_MAIN_INTERCONNECT_M04_AXI_AWREADY,
      M04_AXI_awvalid => AXI_MAIN_INTERCONNECT_M04_AXI_AWVALID,
      M04_AXI_bready => AXI_MAIN_INTERCONNECT_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => AXI_MAIN_INTERCONNECT_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => AXI_MAIN_INTERCONNECT_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => AXI_MAIN_INTERCONNECT_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => AXI_MAIN_INTERCONNECT_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => AXI_MAIN_INTERCONNECT_M04_AXI_WVALID,
      M05_ACLK => ZynqMPSoC_pl_clk1,
      M05_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M05_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARADDR(39 downto 0),
      M05_AXI_arburst(1 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARBURST(1 downto 0),
      M05_AXI_arcache(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARCACHE(3 downto 0),
      M05_AXI_arlen(7 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARLEN(7 downto 0),
      M05_AXI_arlock(0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARLOCK(0),
      M05_AXI_arprot(2 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARPROT(2 downto 0),
      M05_AXI_arqos(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARQOS(3 downto 0),
      M05_AXI_arready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARREADY(0),
      M05_AXI_arsize(2 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARSIZE(2 downto 0),
      M05_AXI_aruser(15 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARUSER(15 downto 0),
      M05_AXI_arvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_ARVALID(0),
      M05_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWADDR(39 downto 0),
      M05_AXI_awburst(1 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWBURST(1 downto 0),
      M05_AXI_awcache(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWCACHE(3 downto 0),
      M05_AXI_awlen(7 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWLEN(7 downto 0),
      M05_AXI_awlock(0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWLOCK(0),
      M05_AXI_awprot(2 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWPROT(2 downto 0),
      M05_AXI_awqos(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWQOS(3 downto 0),
      M05_AXI_awready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWREADY(0),
      M05_AXI_awsize(2 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWSIZE(2 downto 0),
      M05_AXI_awuser(15 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWUSER(15 downto 0),
      M05_AXI_awvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_AWVALID(0),
      M05_AXI_bready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_BREADY(0),
      M05_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_BVALID(0),
      M05_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rlast(0) => AXI_MAIN_INTERCONNECT_M05_AXI_RLAST(0),
      M05_AXI_rready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_RREADY(0),
      M05_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_RVALID(0),
      M05_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wlast(0) => AXI_MAIN_INTERCONNECT_M05_AXI_WLAST(0),
      M05_AXI_wready(0) => AXI_MAIN_INTERCONNECT_M05_AXI_WREADY(0),
      M05_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid(0) => AXI_MAIN_INTERCONNECT_M05_AXI_WVALID(0),
      M06_ACLK => ZynqMPSoC_pl_clk1,
      M06_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M06_AXI_araddr(12 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_ARADDR(12 downto 0),
      M06_AXI_arready => AXI_MAIN_INTERCONNECT_M06_AXI_ARREADY,
      M06_AXI_arvalid => AXI_MAIN_INTERCONNECT_M06_AXI_ARVALID,
      M06_AXI_awaddr(12 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_AWADDR(12 downto 0),
      M06_AXI_awready => AXI_MAIN_INTERCONNECT_M06_AXI_AWREADY,
      M06_AXI_awvalid => AXI_MAIN_INTERCONNECT_M06_AXI_AWVALID,
      M06_AXI_bready => AXI_MAIN_INTERCONNECT_M06_AXI_BREADY,
      M06_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_BRESP(1 downto 0),
      M06_AXI_bvalid => AXI_MAIN_INTERCONNECT_M06_AXI_BVALID,
      M06_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_RDATA(31 downto 0),
      M06_AXI_rready => AXI_MAIN_INTERCONNECT_M06_AXI_RREADY,
      M06_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_RRESP(1 downto 0),
      M06_AXI_rvalid => AXI_MAIN_INTERCONNECT_M06_AXI_RVALID,
      M06_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_WDATA(31 downto 0),
      M06_AXI_wready => AXI_MAIN_INTERCONNECT_M06_AXI_WREADY,
      M06_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_WSTRB(3 downto 0),
      M06_AXI_wvalid => AXI_MAIN_INTERCONNECT_M06_AXI_WVALID,
      M07_ACLK => ZynqMPSoC_pl_clk1,
      M07_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M07_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_ARADDR(39 downto 0),
      M07_AXI_arready => AXI_MAIN_INTERCONNECT_M07_AXI_ARREADY,
      M07_AXI_arvalid => AXI_MAIN_INTERCONNECT_M07_AXI_ARVALID,
      M07_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_AWADDR(39 downto 0),
      M07_AXI_awready => AXI_MAIN_INTERCONNECT_M07_AXI_AWREADY,
      M07_AXI_awvalid => AXI_MAIN_INTERCONNECT_M07_AXI_AWVALID,
      M07_AXI_bready => AXI_MAIN_INTERCONNECT_M07_AXI_BREADY,
      M07_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_BRESP(1 downto 0),
      M07_AXI_bvalid => AXI_MAIN_INTERCONNECT_M07_AXI_BVALID,
      M07_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_RDATA(31 downto 0),
      M07_AXI_rready => AXI_MAIN_INTERCONNECT_M07_AXI_RREADY,
      M07_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_RRESP(1 downto 0),
      M07_AXI_rvalid => AXI_MAIN_INTERCONNECT_M07_AXI_RVALID,
      M07_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_WDATA(31 downto 0),
      M07_AXI_wready => AXI_MAIN_INTERCONNECT_M07_AXI_WREADY,
      M07_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_WSTRB(3 downto 0),
      M07_AXI_wvalid => AXI_MAIN_INTERCONNECT_M07_AXI_WVALID,
      M08_ACLK => ZynqMPSoC_pl_clk1,
      M08_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M08_AXI_araddr(31 downto 0) => AXI_MAIN_INTERCONNECT_M08_AXI_ARADDR(31 downto 0),
      M08_AXI_arprot(2 downto 0) => AXI_MAIN_INTERCONNECT_M08_AXI_ARPROT(2 downto 0),
      M08_AXI_arready => AXI_MAIN_INTERCONNECT_M08_AXI_ARREADY,
      M08_AXI_arvalid => AXI_MAIN_INTERCONNECT_M08_AXI_ARVALID,
      M08_AXI_awaddr(31 downto 0) => AXI_MAIN_INTERCONNECT_M08_AXI_AWADDR(31 downto 0),
      M08_AXI_awprot(2 downto 0) => AXI_MAIN_INTERCONNECT_M08_AXI_AWPROT(2 downto 0),
      M08_AXI_awready => AXI_MAIN_INTERCONNECT_M08_AXI_AWREADY,
      M08_AXI_awvalid => AXI_MAIN_INTERCONNECT_M08_AXI_AWVALID,
      M08_AXI_bready => AXI_MAIN_INTERCONNECT_M08_AXI_BREADY,
      M08_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M08_AXI_BRESP(1 downto 0),
      M08_AXI_bvalid => AXI_MAIN_INTERCONNECT_M08_AXI_BVALID,
      M08_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M08_AXI_RDATA(31 downto 0),
      M08_AXI_rready => AXI_MAIN_INTERCONNECT_M08_AXI_RREADY,
      M08_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M08_AXI_RRESP(1 downto 0),
      M08_AXI_rvalid => AXI_MAIN_INTERCONNECT_M08_AXI_RVALID,
      M08_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M08_AXI_WDATA(31 downto 0),
      M08_AXI_wready => AXI_MAIN_INTERCONNECT_M08_AXI_WREADY,
      M08_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M08_AXI_WSTRB(3 downto 0),
      M08_AXI_wvalid => AXI_MAIN_INTERCONNECT_M08_AXI_WVALID,
      M09_ACLK => ZynqMPSoC_pl_clk1,
      M09_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M09_AXI_araddr(31 downto 0) => AXI_MAIN_INTERCONNECT_M09_AXI_ARADDR(31 downto 0),
      M09_AXI_arprot(2 downto 0) => AXI_MAIN_INTERCONNECT_M09_AXI_ARPROT(2 downto 0),
      M09_AXI_arready => AXI_MAIN_INTERCONNECT_M09_AXI_ARREADY,
      M09_AXI_arvalid => AXI_MAIN_INTERCONNECT_M09_AXI_ARVALID,
      M09_AXI_awaddr(31 downto 0) => AXI_MAIN_INTERCONNECT_M09_AXI_AWADDR(31 downto 0),
      M09_AXI_awprot(2 downto 0) => AXI_MAIN_INTERCONNECT_M09_AXI_AWPROT(2 downto 0),
      M09_AXI_awready => AXI_MAIN_INTERCONNECT_M09_AXI_AWREADY,
      M09_AXI_awvalid => AXI_MAIN_INTERCONNECT_M09_AXI_AWVALID,
      M09_AXI_bready => AXI_MAIN_INTERCONNECT_M09_AXI_BREADY,
      M09_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M09_AXI_BRESP(1 downto 0),
      M09_AXI_bvalid => AXI_MAIN_INTERCONNECT_M09_AXI_BVALID,
      M09_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M09_AXI_RDATA(31 downto 0),
      M09_AXI_rready => AXI_MAIN_INTERCONNECT_M09_AXI_RREADY,
      M09_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M09_AXI_RRESP(1 downto 0),
      M09_AXI_rvalid => AXI_MAIN_INTERCONNECT_M09_AXI_RVALID,
      M09_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M09_AXI_WDATA(31 downto 0),
      M09_AXI_wready => AXI_MAIN_INTERCONNECT_M09_AXI_WREADY,
      M09_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M09_AXI_WSTRB(3 downto 0),
      M09_AXI_wvalid => AXI_MAIN_INTERCONNECT_M09_AXI_WVALID,
      M10_ACLK => ZynqMPSoC_pl_clk1,
      M10_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M10_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_ARADDR(39 downto 0),
      M10_AXI_arready => AXI_MAIN_INTERCONNECT_M10_AXI_ARREADY,
      M10_AXI_arvalid => AXI_MAIN_INTERCONNECT_M10_AXI_ARVALID,
      M10_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_AWADDR(39 downto 0),
      M10_AXI_awready => AXI_MAIN_INTERCONNECT_M10_AXI_AWREADY,
      M10_AXI_awvalid => AXI_MAIN_INTERCONNECT_M10_AXI_AWVALID,
      M10_AXI_bready => AXI_MAIN_INTERCONNECT_M10_AXI_BREADY,
      M10_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_BRESP(1 downto 0),
      M10_AXI_bvalid => AXI_MAIN_INTERCONNECT_M10_AXI_BVALID,
      M10_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_RDATA(31 downto 0),
      M10_AXI_rready => AXI_MAIN_INTERCONNECT_M10_AXI_RREADY,
      M10_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_RRESP(1 downto 0),
      M10_AXI_rvalid => AXI_MAIN_INTERCONNECT_M10_AXI_RVALID,
      M10_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_WDATA(31 downto 0),
      M10_AXI_wready => AXI_MAIN_INTERCONNECT_M10_AXI_WREADY,
      M10_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_WSTRB(3 downto 0),
      M10_AXI_wvalid => AXI_MAIN_INTERCONNECT_M10_AXI_WVALID,
      M11_ACLK => ZynqMPSoC_pl_clk1,
      M11_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M11_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_ARADDR(39 downto 0),
      M11_AXI_arready => AXI_MAIN_INTERCONNECT_M11_AXI_ARREADY,
      M11_AXI_arvalid => AXI_MAIN_INTERCONNECT_M11_AXI_ARVALID,
      M11_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_AWADDR(39 downto 0),
      M11_AXI_awready => AXI_MAIN_INTERCONNECT_M11_AXI_AWREADY,
      M11_AXI_awvalid => AXI_MAIN_INTERCONNECT_M11_AXI_AWVALID,
      M11_AXI_bready => AXI_MAIN_INTERCONNECT_M11_AXI_BREADY,
      M11_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_BRESP(1 downto 0),
      M11_AXI_bvalid => AXI_MAIN_INTERCONNECT_M11_AXI_BVALID,
      M11_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_RDATA(31 downto 0),
      M11_AXI_rready => AXI_MAIN_INTERCONNECT_M11_AXI_RREADY,
      M11_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_RRESP(1 downto 0),
      M11_AXI_rvalid => AXI_MAIN_INTERCONNECT_M11_AXI_RVALID,
      M11_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_WDATA(31 downto 0),
      M11_AXI_wready => AXI_MAIN_INTERCONNECT_M11_AXI_WREADY,
      M11_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_WSTRB(3 downto 0),
      M11_AXI_wvalid => AXI_MAIN_INTERCONNECT_M11_AXI_WVALID,
      M12_ACLK => ZynqMPSoC_pl_clk1,
      M12_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M12_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_ARADDR(39 downto 0),
      M12_AXI_arready => AXI_MAIN_INTERCONNECT_M12_AXI_ARREADY,
      M12_AXI_arvalid => AXI_MAIN_INTERCONNECT_M12_AXI_ARVALID,
      M12_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_AWADDR(39 downto 0),
      M12_AXI_awready => AXI_MAIN_INTERCONNECT_M12_AXI_AWREADY,
      M12_AXI_awvalid => AXI_MAIN_INTERCONNECT_M12_AXI_AWVALID,
      M12_AXI_bready => AXI_MAIN_INTERCONNECT_M12_AXI_BREADY,
      M12_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_BRESP(1 downto 0),
      M12_AXI_bvalid => AXI_MAIN_INTERCONNECT_M12_AXI_BVALID,
      M12_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_RDATA(31 downto 0),
      M12_AXI_rready => AXI_MAIN_INTERCONNECT_M12_AXI_RREADY,
      M12_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_RRESP(1 downto 0),
      M12_AXI_rvalid => AXI_MAIN_INTERCONNECT_M12_AXI_RVALID,
      M12_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_WDATA(31 downto 0),
      M12_AXI_wready => AXI_MAIN_INTERCONNECT_M12_AXI_WREADY,
      M12_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_WSTRB(3 downto 0),
      M12_AXI_wvalid => AXI_MAIN_INTERCONNECT_M12_AXI_WVALID,
      M13_ACLK => ZynqMPSoC_pl_clk1,
      M13_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M13_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_ARADDR(39 downto 0),
      M13_AXI_arready => AXI_MAIN_INTERCONNECT_M13_AXI_ARREADY,
      M13_AXI_arvalid => AXI_MAIN_INTERCONNECT_M13_AXI_ARVALID,
      M13_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_AWADDR(39 downto 0),
      M13_AXI_awready => AXI_MAIN_INTERCONNECT_M13_AXI_AWREADY,
      M13_AXI_awvalid => AXI_MAIN_INTERCONNECT_M13_AXI_AWVALID,
      M13_AXI_bready => AXI_MAIN_INTERCONNECT_M13_AXI_BREADY,
      M13_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_BRESP(1 downto 0),
      M13_AXI_bvalid => AXI_MAIN_INTERCONNECT_M13_AXI_BVALID,
      M13_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_RDATA(31 downto 0),
      M13_AXI_rready => AXI_MAIN_INTERCONNECT_M13_AXI_RREADY,
      M13_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_RRESP(1 downto 0),
      M13_AXI_rvalid => AXI_MAIN_INTERCONNECT_M13_AXI_RVALID,
      M13_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_WDATA(31 downto 0),
      M13_AXI_wready => AXI_MAIN_INTERCONNECT_M13_AXI_WREADY,
      M13_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_WSTRB(3 downto 0),
      M13_AXI_wvalid => AXI_MAIN_INTERCONNECT_M13_AXI_WVALID,
      M14_ACLK => ZynqMPSoC_pl_clk1,
      M14_ARESETN => sys_resetter_primary_peripheral_aresetn(0),
      M14_AXI_araddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_ARADDR(39 downto 0),
      M14_AXI_arready => AXI_MAIN_INTERCONNECT_M14_AXI_ARREADY,
      M14_AXI_arvalid => AXI_MAIN_INTERCONNECT_M14_AXI_ARVALID,
      M14_AXI_awaddr(39 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_AWADDR(39 downto 0),
      M14_AXI_awready => AXI_MAIN_INTERCONNECT_M14_AXI_AWREADY,
      M14_AXI_awvalid => AXI_MAIN_INTERCONNECT_M14_AXI_AWVALID,
      M14_AXI_bready => AXI_MAIN_INTERCONNECT_M14_AXI_BREADY,
      M14_AXI_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_BRESP(1 downto 0),
      M14_AXI_bvalid => AXI_MAIN_INTERCONNECT_M14_AXI_BVALID,
      M14_AXI_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_RDATA(31 downto 0),
      M14_AXI_rready => AXI_MAIN_INTERCONNECT_M14_AXI_RREADY,
      M14_AXI_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_RRESP(1 downto 0),
      M14_AXI_rvalid => AXI_MAIN_INTERCONNECT_M14_AXI_RVALID,
      M14_AXI_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_WDATA(31 downto 0),
      M14_AXI_wready => AXI_MAIN_INTERCONNECT_M14_AXI_WREADY,
      M14_AXI_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_WSTRB(3 downto 0),
      M14_AXI_wvalid => AXI_MAIN_INTERCONNECT_M14_AXI_WVALID,
      S00_ACLK => ZynqMPSoC_pl_clk1,
      S00_ARESETN => sys_resetter_primary_interconnect_aresetn(0),
      S00_AXI_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      S00_AXI_arid(15 downto 0) => S00_AXI_1_ARID(15 downto 0),
      S00_AXI_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      S00_AXI_arlock(0) => S00_AXI_1_ARLOCK(0),
      S00_AXI_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      S00_AXI_arready => S00_AXI_1_ARREADY,
      S00_AXI_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      S00_AXI_aruser(15 downto 0) => S00_AXI_1_ARUSER(15 downto 0),
      S00_AXI_arvalid => S00_AXI_1_ARVALID,
      S00_AXI_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      S00_AXI_awid(15 downto 0) => S00_AXI_1_AWID(15 downto 0),
      S00_AXI_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      S00_AXI_awlock(0) => S00_AXI_1_AWLOCK(0),
      S00_AXI_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      S00_AXI_awready => S00_AXI_1_AWREADY,
      S00_AXI_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      S00_AXI_awuser(15 downto 0) => S00_AXI_1_AWUSER(15 downto 0),
      S00_AXI_awvalid => S00_AXI_1_AWVALID,
      S00_AXI_bid(16 downto 0) => S00_AXI_1_BID(16 downto 0),
      S00_AXI_bready => S00_AXI_1_BREADY,
      S00_AXI_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      S00_AXI_bvalid => S00_AXI_1_BVALID,
      S00_AXI_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      S00_AXI_rid(16 downto 0) => S00_AXI_1_RID(16 downto 0),
      S00_AXI_rlast => S00_AXI_1_RLAST,
      S00_AXI_rready => S00_AXI_1_RREADY,
      S00_AXI_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      S00_AXI_rvalid => S00_AXI_1_RVALID,
      S00_AXI_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      S00_AXI_wlast => S00_AXI_1_WLAST,
      S00_AXI_wready => S00_AXI_1_WREADY,
      S00_AXI_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      S00_AXI_wvalid => S00_AXI_1_WVALID,
      S01_ACLK => ZynqMPSoC_pl_clk1,
      S01_ARESETN => sys_resetter_primary_interconnect_aresetn(0),
      S01_AXI_araddr(31 downto 0) => S01_AXI_1_ARADDR(31 downto 0),
      S01_AXI_arprot(2 downto 0) => S01_AXI_1_ARPROT(2 downto 0),
      S01_AXI_arready => S01_AXI_1_ARREADY,
      S01_AXI_arvalid => S01_AXI_1_ARVALID,
      S01_AXI_awaddr(31 downto 0) => S01_AXI_1_AWADDR(31 downto 0),
      S01_AXI_awprot(2 downto 0) => S01_AXI_1_AWPROT(2 downto 0),
      S01_AXI_awready => S01_AXI_1_AWREADY,
      S01_AXI_awvalid => S01_AXI_1_AWVALID,
      S01_AXI_bready => S01_AXI_1_BREADY,
      S01_AXI_bresp(1 downto 0) => S01_AXI_1_BRESP(1 downto 0),
      S01_AXI_bvalid => S01_AXI_1_BVALID,
      S01_AXI_rdata(31 downto 0) => S01_AXI_1_RDATA(31 downto 0),
      S01_AXI_rready => S01_AXI_1_RREADY,
      S01_AXI_rresp(1 downto 0) => S01_AXI_1_RRESP(1 downto 0),
      S01_AXI_rvalid => S01_AXI_1_RVALID,
      S01_AXI_wdata(31 downto 0) => S01_AXI_1_WDATA(31 downto 0),
      S01_AXI_wready => S01_AXI_1_WREADY,
      S01_AXI_wstrb(3 downto 0) => S01_AXI_1_WSTRB(3 downto 0),
      S01_AXI_wvalid => S01_AXI_1_WVALID
    );
AXI_MON: component zynq_bd_AXI_MON_0
     port map (
      capture_event => '0',
      core_aclk => ZynqMPSoC_pl_clk1,
      core_aresetn => sys_resetter_primary_interconnect_aresetn(0),
      interrupt => NLW_AXI_MON_interrupt_UNCONNECTED,
      reset_event => '0',
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(15 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_ARADDR(15 downto 0),
      s_axi_aresetn => sys_resetter_c2c_peripheral_aresetn(0),
      s_axi_arready => AXI_C2C_INTERCONNECT_M05_AXI_ARREADY,
      s_axi_arvalid => AXI_C2C_INTERCONNECT_M05_AXI_ARVALID,
      s_axi_awaddr(15 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_AWADDR(15 downto 0),
      s_axi_awready => AXI_C2C_INTERCONNECT_M05_AXI_AWREADY,
      s_axi_awvalid => AXI_C2C_INTERCONNECT_M05_AXI_AWVALID,
      s_axi_bready => AXI_C2C_INTERCONNECT_M05_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_C2C_INTERCONNECT_M05_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_C2C_INTERCONNECT_M05_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_C2C_INTERCONNECT_M05_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_C2C_INTERCONNECT_M05_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M05_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_C2C_INTERCONNECT_M05_AXI_WVALID,
      slot_0_axi_aclk => ZynqMPSoC_pl_clk1,
      slot_0_axi_araddr(39 downto 0) => B"0000000000000000000000000000000000000000",
      slot_0_axi_arburst(1 downto 0) => B"01",
      slot_0_axi_arcache(3 downto 0) => B"0011",
      slot_0_axi_aresetn => sys_resetter_primary_interconnect_aresetn(0),
      slot_0_axi_arid(15 downto 0) => B"0000000000000000",
      slot_0_axi_arlen(7 downto 0) => B"00000000",
      slot_0_axi_arlock(0) => '0',
      slot_0_axi_arprot(2 downto 0) => B"000",
      slot_0_axi_arready => '0',
      slot_0_axi_arsize(2 downto 0) => B"010",
      slot_0_axi_arvalid => '0',
      slot_0_axi_awaddr(39 downto 0) => B"0000000000000000000000000000000000000000",
      slot_0_axi_awburst(1 downto 0) => B"01",
      slot_0_axi_awcache(3 downto 0) => B"0011",
      slot_0_axi_awid(15 downto 0) => B"0000000000000000",
      slot_0_axi_awlen(7 downto 0) => B"00000000",
      slot_0_axi_awlock(0) => '0',
      slot_0_axi_awprot(2 downto 0) => B"000",
      slot_0_axi_awready => '0',
      slot_0_axi_awsize(2 downto 0) => B"010",
      slot_0_axi_awvalid => '0',
      slot_0_axi_bid(15 downto 0) => B"0000000000000000",
      slot_0_axi_bready => '0',
      slot_0_axi_bresp(1 downto 0) => B"00",
      slot_0_axi_bvalid => '0',
      slot_0_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_0_axi_rid(15 downto 0) => B"0000000000000000",
      slot_0_axi_rlast => '0',
      slot_0_axi_rready => '0',
      slot_0_axi_rresp(1 downto 0) => B"00",
      slot_0_axi_rvalid => '0',
      slot_0_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_0_axi_wlast => '0',
      slot_0_axi_wready => '0',
      slot_0_axi_wstrb(3 downto 0) => B"1111",
      slot_0_axi_wvalid => '0',
      slot_1_axi_aclk => ZynqMPSoC_pl_clk1,
      slot_1_axi_araddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARADDR(39 downto 0),
      slot_1_axi_arburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARBURST(1 downto 0),
      slot_1_axi_arcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARCACHE(3 downto 0),
      slot_1_axi_aresetn => sys_resetter_c2c_interconnect_aresetn(0),
      slot_1_axi_arid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARID(15 downto 0),
      slot_1_axi_arlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARLEN(7 downto 0),
      slot_1_axi_arlock(0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARLOCK,
      slot_1_axi_arprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARPROT(2 downto 0),
      slot_1_axi_arready => ZynqMPSoC_M_AXI_HPM1_FPD_ARREADY,
      slot_1_axi_arsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARSIZE(2 downto 0),
      slot_1_axi_arvalid => ZynqMPSoC_M_AXI_HPM1_FPD_ARVALID,
      slot_1_axi_awaddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWADDR(39 downto 0),
      slot_1_axi_awburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWBURST(1 downto 0),
      slot_1_axi_awcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWCACHE(3 downto 0),
      slot_1_axi_awid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWID(15 downto 0),
      slot_1_axi_awlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWLEN(7 downto 0),
      slot_1_axi_awlock(0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWLOCK,
      slot_1_axi_awprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWPROT(2 downto 0),
      slot_1_axi_awready => ZynqMPSoC_M_AXI_HPM1_FPD_AWREADY,
      slot_1_axi_awsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWSIZE(2 downto 0),
      slot_1_axi_awvalid => ZynqMPSoC_M_AXI_HPM1_FPD_AWVALID,
      slot_1_axi_bid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_BID(15 downto 0),
      slot_1_axi_bready => ZynqMPSoC_M_AXI_HPM1_FPD_BREADY,
      slot_1_axi_bresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_BRESP(1 downto 0),
      slot_1_axi_bvalid => ZynqMPSoC_M_AXI_HPM1_FPD_BVALID,
      slot_1_axi_rdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_RDATA(31 downto 0),
      slot_1_axi_rid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_RID(15 downto 0),
      slot_1_axi_rlast => ZynqMPSoC_M_AXI_HPM1_FPD_RLAST,
      slot_1_axi_rready => ZynqMPSoC_M_AXI_HPM1_FPD_RREADY,
      slot_1_axi_rresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_RRESP(1 downto 0),
      slot_1_axi_rvalid => ZynqMPSoC_M_AXI_HPM1_FPD_RVALID,
      slot_1_axi_wdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_WDATA(31 downto 0),
      slot_1_axi_wlast => ZynqMPSoC_M_AXI_HPM1_FPD_WLAST,
      slot_1_axi_wready => ZynqMPSoC_M_AXI_HPM1_FPD_WREADY,
      slot_1_axi_wstrb(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_WSTRB(3 downto 0),
      slot_1_axi_wvalid => ZynqMPSoC_M_AXI_HPM1_FPD_WVALID
    );
C2C1: component zynq_bd_C2C1_0
     port map (
      aurora_do_cc => C2C1_aurora_do_cc1,
      aurora_init_clk => INIT_CLK_1,
      aurora_mmcm_not_locked => C2C1_PHY_mmcm_not_locked_out1,
      aurora_pma_init_in => C2C1_aurora_pma_init_in_1,
      aurora_pma_init_out => C2C1_aurora_pma_init_out,
      aurora_reset_pb => C2C1_aurora_reset_pb1,
      axi_c2c_aurora_channel_up => C2C1_PHY_channel_up1,
      axi_c2c_aurora_rx_tdata(63) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(0),
      axi_c2c_aurora_rx_tdata(62) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(1),
      axi_c2c_aurora_rx_tdata(61) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(2),
      axi_c2c_aurora_rx_tdata(60) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(3),
      axi_c2c_aurora_rx_tdata(59) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(4),
      axi_c2c_aurora_rx_tdata(58) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(5),
      axi_c2c_aurora_rx_tdata(57) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(6),
      axi_c2c_aurora_rx_tdata(56) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(7),
      axi_c2c_aurora_rx_tdata(55) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(8),
      axi_c2c_aurora_rx_tdata(54) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(9),
      axi_c2c_aurora_rx_tdata(53) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(10),
      axi_c2c_aurora_rx_tdata(52) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(11),
      axi_c2c_aurora_rx_tdata(51) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(12),
      axi_c2c_aurora_rx_tdata(50) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(13),
      axi_c2c_aurora_rx_tdata(49) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(14),
      axi_c2c_aurora_rx_tdata(48) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(15),
      axi_c2c_aurora_rx_tdata(47) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(16),
      axi_c2c_aurora_rx_tdata(46) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(17),
      axi_c2c_aurora_rx_tdata(45) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(18),
      axi_c2c_aurora_rx_tdata(44) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(19),
      axi_c2c_aurora_rx_tdata(43) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(20),
      axi_c2c_aurora_rx_tdata(42) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(21),
      axi_c2c_aurora_rx_tdata(41) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(22),
      axi_c2c_aurora_rx_tdata(40) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(23),
      axi_c2c_aurora_rx_tdata(39) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(24),
      axi_c2c_aurora_rx_tdata(38) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(25),
      axi_c2c_aurora_rx_tdata(37) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(26),
      axi_c2c_aurora_rx_tdata(36) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(27),
      axi_c2c_aurora_rx_tdata(35) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(28),
      axi_c2c_aurora_rx_tdata(34) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(29),
      axi_c2c_aurora_rx_tdata(33) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(30),
      axi_c2c_aurora_rx_tdata(32) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(31),
      axi_c2c_aurora_rx_tdata(31) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(32),
      axi_c2c_aurora_rx_tdata(30) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(33),
      axi_c2c_aurora_rx_tdata(29) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(34),
      axi_c2c_aurora_rx_tdata(28) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(35),
      axi_c2c_aurora_rx_tdata(27) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(36),
      axi_c2c_aurora_rx_tdata(26) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(37),
      axi_c2c_aurora_rx_tdata(25) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(38),
      axi_c2c_aurora_rx_tdata(24) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(39),
      axi_c2c_aurora_rx_tdata(23) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(40),
      axi_c2c_aurora_rx_tdata(22) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(41),
      axi_c2c_aurora_rx_tdata(21) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(42),
      axi_c2c_aurora_rx_tdata(20) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(43),
      axi_c2c_aurora_rx_tdata(19) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(44),
      axi_c2c_aurora_rx_tdata(18) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(45),
      axi_c2c_aurora_rx_tdata(17) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(46),
      axi_c2c_aurora_rx_tdata(16) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(47),
      axi_c2c_aurora_rx_tdata(15) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(48),
      axi_c2c_aurora_rx_tdata(14) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(49),
      axi_c2c_aurora_rx_tdata(13) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(50),
      axi_c2c_aurora_rx_tdata(12) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(51),
      axi_c2c_aurora_rx_tdata(11) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(52),
      axi_c2c_aurora_rx_tdata(10) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(53),
      axi_c2c_aurora_rx_tdata(9) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(54),
      axi_c2c_aurora_rx_tdata(8) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(55),
      axi_c2c_aurora_rx_tdata(7) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(56),
      axi_c2c_aurora_rx_tdata(6) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(57),
      axi_c2c_aurora_rx_tdata(5) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(58),
      axi_c2c_aurora_rx_tdata(4) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(59),
      axi_c2c_aurora_rx_tdata(3) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(60),
      axi_c2c_aurora_rx_tdata(2) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(61),
      axi_c2c_aurora_rx_tdata(1) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(62),
      axi_c2c_aurora_rx_tdata(0) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(63),
      axi_c2c_aurora_rx_tvalid => C2C1_PHY_USER_DATA_M_AXIS_RX_TVALID,
      axi_c2c_aurora_tx_tdata(63 downto 0) => C2C1_AXIS_TX_TDATA(63 downto 0),
      axi_c2c_aurora_tx_tready => C2C1_AXIS_TX_TREADY,
      axi_c2c_aurora_tx_tvalid => C2C1_AXIS_TX_TVALID,
      axi_c2c_config_error_out => C2C1_axi_c2c_config_error_out1,
      axi_c2c_link_error_out => C2C1_axi_c2c_link_error_out1,
      axi_c2c_link_status_out => C2C1_axi_c2c_link_status_out1,
      axi_c2c_m2s_intr_in(3 downto 0) => B"0000",
      axi_c2c_multi_bit_error_out => C2C1_axi_c2c_multi_bit_error_out1,
      axi_c2c_phy_clk => C2C1_PHY_user_clk_out,
      axi_c2c_s2m_intr_out(3 downto 0) => C2C1_axi_c2c_s2m_intr_out(3 downto 0),
      s_aclk => ZynqMPSoC_pl_clk1,
      s_aresetn => '1',
      s_axi_araddr(31 downto 0) => C2C1_AXI_FW_M_AXI_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => C2C1_AXI_FW_M_AXI_ARBURST(1 downto 0),
      s_axi_arlen(7 downto 0) => C2C1_AXI_FW_M_AXI_ARLEN(7 downto 0),
      s_axi_arready => C2C1_AXI_FW_M_AXI_ARREADY,
      s_axi_arsize(2 downto 0) => C2C1_AXI_FW_M_AXI_ARSIZE(2 downto 0),
      s_axi_arvalid => C2C1_AXI_FW_M_AXI_ARVALID,
      s_axi_awaddr(31 downto 0) => C2C1_AXI_FW_M_AXI_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => C2C1_AXI_FW_M_AXI_AWBURST(1 downto 0),
      s_axi_awlen(7 downto 0) => C2C1_AXI_FW_M_AXI_AWLEN(7 downto 0),
      s_axi_awready => C2C1_AXI_FW_M_AXI_AWREADY,
      s_axi_awsize(2 downto 0) => C2C1_AXI_FW_M_AXI_AWSIZE(2 downto 0),
      s_axi_awvalid => C2C1_AXI_FW_M_AXI_AWVALID,
      s_axi_bready => C2C1_AXI_FW_M_AXI_BREADY,
      s_axi_bresp(1 downto 0) => C2C1_AXI_FW_M_AXI_BRESP(1 downto 0),
      s_axi_bvalid => C2C1_AXI_FW_M_AXI_BVALID,
      s_axi_lite_aclk => ZynqMPSoC_pl_clk1,
      s_axi_lite_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_arprot(1 downto 0) => B"00",
      s_axi_lite_arready => NLW_C2C1_s_axi_lite_arready_UNCONNECTED,
      s_axi_lite_arvalid => '0',
      s_axi_lite_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_awprot(1 downto 0) => B"00",
      s_axi_lite_awready => NLW_C2C1_s_axi_lite_awready_UNCONNECTED,
      s_axi_lite_awvalid => '0',
      s_axi_lite_bready => '0',
      s_axi_lite_bresp(1 downto 0) => NLW_C2C1_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => NLW_C2C1_s_axi_lite_bvalid_UNCONNECTED,
      s_axi_lite_rdata(31 downto 0) => NLW_C2C1_s_axi_lite_rdata_UNCONNECTED(31 downto 0),
      s_axi_lite_rready => '0',
      s_axi_lite_rresp(1 downto 0) => NLW_C2C1_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => NLW_C2C1_s_axi_lite_rvalid_UNCONNECTED,
      s_axi_lite_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_wready => NLW_C2C1_s_axi_lite_wready_UNCONNECTED,
      s_axi_lite_wstrb(3 downto 0) => B"1111",
      s_axi_lite_wvalid => '0',
      s_axi_rdata(31 downto 0) => C2C1_AXI_FW_M_AXI_RDATA(31 downto 0),
      s_axi_rlast => C2C1_AXI_FW_M_AXI_RLAST,
      s_axi_rready => C2C1_AXI_FW_M_AXI_RREADY,
      s_axi_rresp(1 downto 0) => C2C1_AXI_FW_M_AXI_RRESP(1 downto 0),
      s_axi_rvalid => C2C1_AXI_FW_M_AXI_RVALID,
      s_axi_wdata(31 downto 0) => C2C1_AXI_FW_M_AXI_WDATA(31 downto 0),
      s_axi_wlast => C2C1_AXI_FW_M_AXI_WLAST,
      s_axi_wready => C2C1_AXI_FW_M_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => C2C1_AXI_FW_M_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => C2C1_AXI_FW_M_AXI_WVALID
    );
C2C1B: component zynq_bd_C2C1B_0
     port map (
      aurora_do_cc => C2C1B_aurora_do_cc1,
      aurora_init_clk => INIT_CLK_1,
      aurora_mmcm_not_locked => C2C1B_PHY_mmcm_not_locked_out1,
      aurora_pma_init_in => C2C1B_aurora_pma_init_in_1,
      aurora_pma_init_out => C2C1B_aurora_pma_init_out,
      aurora_reset_pb => C2C1B_aurora_reset_pb1,
      axi_c2c_aurora_channel_up => C2C1B_PHY_channel_up1,
      axi_c2c_aurora_rx_tdata(63) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(0),
      axi_c2c_aurora_rx_tdata(62) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(1),
      axi_c2c_aurora_rx_tdata(61) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(2),
      axi_c2c_aurora_rx_tdata(60) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(3),
      axi_c2c_aurora_rx_tdata(59) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(4),
      axi_c2c_aurora_rx_tdata(58) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(5),
      axi_c2c_aurora_rx_tdata(57) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(6),
      axi_c2c_aurora_rx_tdata(56) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(7),
      axi_c2c_aurora_rx_tdata(55) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(8),
      axi_c2c_aurora_rx_tdata(54) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(9),
      axi_c2c_aurora_rx_tdata(53) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(10),
      axi_c2c_aurora_rx_tdata(52) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(11),
      axi_c2c_aurora_rx_tdata(51) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(12),
      axi_c2c_aurora_rx_tdata(50) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(13),
      axi_c2c_aurora_rx_tdata(49) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(14),
      axi_c2c_aurora_rx_tdata(48) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(15),
      axi_c2c_aurora_rx_tdata(47) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(16),
      axi_c2c_aurora_rx_tdata(46) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(17),
      axi_c2c_aurora_rx_tdata(45) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(18),
      axi_c2c_aurora_rx_tdata(44) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(19),
      axi_c2c_aurora_rx_tdata(43) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(20),
      axi_c2c_aurora_rx_tdata(42) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(21),
      axi_c2c_aurora_rx_tdata(41) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(22),
      axi_c2c_aurora_rx_tdata(40) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(23),
      axi_c2c_aurora_rx_tdata(39) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(24),
      axi_c2c_aurora_rx_tdata(38) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(25),
      axi_c2c_aurora_rx_tdata(37) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(26),
      axi_c2c_aurora_rx_tdata(36) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(27),
      axi_c2c_aurora_rx_tdata(35) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(28),
      axi_c2c_aurora_rx_tdata(34) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(29),
      axi_c2c_aurora_rx_tdata(33) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(30),
      axi_c2c_aurora_rx_tdata(32) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(31),
      axi_c2c_aurora_rx_tdata(31) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(32),
      axi_c2c_aurora_rx_tdata(30) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(33),
      axi_c2c_aurora_rx_tdata(29) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(34),
      axi_c2c_aurora_rx_tdata(28) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(35),
      axi_c2c_aurora_rx_tdata(27) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(36),
      axi_c2c_aurora_rx_tdata(26) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(37),
      axi_c2c_aurora_rx_tdata(25) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(38),
      axi_c2c_aurora_rx_tdata(24) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(39),
      axi_c2c_aurora_rx_tdata(23) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(40),
      axi_c2c_aurora_rx_tdata(22) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(41),
      axi_c2c_aurora_rx_tdata(21) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(42),
      axi_c2c_aurora_rx_tdata(20) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(43),
      axi_c2c_aurora_rx_tdata(19) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(44),
      axi_c2c_aurora_rx_tdata(18) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(45),
      axi_c2c_aurora_rx_tdata(17) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(46),
      axi_c2c_aurora_rx_tdata(16) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(47),
      axi_c2c_aurora_rx_tdata(15) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(48),
      axi_c2c_aurora_rx_tdata(14) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(49),
      axi_c2c_aurora_rx_tdata(13) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(50),
      axi_c2c_aurora_rx_tdata(12) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(51),
      axi_c2c_aurora_rx_tdata(11) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(52),
      axi_c2c_aurora_rx_tdata(10) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(53),
      axi_c2c_aurora_rx_tdata(9) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(54),
      axi_c2c_aurora_rx_tdata(8) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(55),
      axi_c2c_aurora_rx_tdata(7) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(56),
      axi_c2c_aurora_rx_tdata(6) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(57),
      axi_c2c_aurora_rx_tdata(5) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(58),
      axi_c2c_aurora_rx_tdata(4) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(59),
      axi_c2c_aurora_rx_tdata(3) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(60),
      axi_c2c_aurora_rx_tdata(2) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(61),
      axi_c2c_aurora_rx_tdata(1) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(62),
      axi_c2c_aurora_rx_tdata(0) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(63),
      axi_c2c_aurora_rx_tvalid => C2C1B_PHY_USER_DATA_M_AXIS_RX_TVALID,
      axi_c2c_aurora_tx_tdata(63 downto 0) => C2C1B_AXIS_TX_TDATA(63 downto 0),
      axi_c2c_aurora_tx_tready => C2C1B_AXIS_TX_TREADY,
      axi_c2c_aurora_tx_tvalid => C2C1B_AXIS_TX_TVALID,
      axi_c2c_config_error_out => C2C1B_axi_c2c_config_error_out1,
      axi_c2c_link_error_out => C2C1B_axi_c2c_link_error_out1,
      axi_c2c_link_status_out => C2C1B_axi_c2c_link_status_out1,
      axi_c2c_m2s_intr_in(3 downto 0) => B"0000",
      axi_c2c_multi_bit_error_out => C2C1B_axi_c2c_multi_bit_error_out1,
      axi_c2c_phy_clk => C2C1B_PHY_user_clk_out,
      axi_c2c_s2m_intr_out(3 downto 0) => C2C1B_axi_c2c_s2m_intr_out(3 downto 0),
      s_aclk => ZynqMPSoC_pl_clk1,
      s_aresetn => '1',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arid(5 downto 0) => B"000000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_C2C1B_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awid(5 downto 0) => B"000000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_C2C1B_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awvalid => '0',
      s_axi_bid(5 downto 0) => NLW_C2C1B_s_axi_bid_UNCONNECTED(5 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_C2C1B_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_C2C1B_s_axi_bvalid_UNCONNECTED,
      s_axi_lite_aclk => ZynqMPSoC_pl_clk1,
      s_axi_lite_araddr(31 downto 0) => C2C1_AXILITE_FW_M_AXI_ARADDR(31 downto 0),
      s_axi_lite_arprot(1 downto 0) => C2C1_AXILITE_FW_M_AXI_ARPROT(1 downto 0),
      s_axi_lite_arready => C2C1_AXILITE_FW_M_AXI_ARREADY,
      s_axi_lite_arvalid => C2C1_AXILITE_FW_M_AXI_ARVALID,
      s_axi_lite_awaddr(31 downto 0) => C2C1_AXILITE_FW_M_AXI_AWADDR(31 downto 0),
      s_axi_lite_awprot(1 downto 0) => C2C1_AXILITE_FW_M_AXI_AWPROT(1 downto 0),
      s_axi_lite_awready => C2C1_AXILITE_FW_M_AXI_AWREADY,
      s_axi_lite_awvalid => C2C1_AXILITE_FW_M_AXI_AWVALID,
      s_axi_lite_bready => C2C1_AXILITE_FW_M_AXI_BREADY,
      s_axi_lite_bresp(1 downto 0) => C2C1_AXILITE_FW_M_AXI_BRESP(1 downto 0),
      s_axi_lite_bvalid => C2C1_AXILITE_FW_M_AXI_BVALID,
      s_axi_lite_rdata(31 downto 0) => C2C1_AXILITE_FW_M_AXI_RDATA(31 downto 0),
      s_axi_lite_rready => C2C1_AXILITE_FW_M_AXI_RREADY,
      s_axi_lite_rresp(1 downto 0) => C2C1_AXILITE_FW_M_AXI_RRESP(1 downto 0),
      s_axi_lite_rvalid => C2C1_AXILITE_FW_M_AXI_RVALID,
      s_axi_lite_wdata(31 downto 0) => C2C1_AXILITE_FW_M_AXI_WDATA(31 downto 0),
      s_axi_lite_wready => C2C1_AXILITE_FW_M_AXI_WREADY,
      s_axi_lite_wstrb(3 downto 0) => C2C1_AXILITE_FW_M_AXI_WSTRB(3 downto 0),
      s_axi_lite_wvalid => C2C1_AXILITE_FW_M_AXI_WVALID,
      s_axi_rdata(31 downto 0) => NLW_C2C1B_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(5 downto 0) => NLW_C2C1B_s_axi_rid_UNCONNECTED(5 downto 0),
      s_axi_rlast => NLW_C2C1B_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_C2C1B_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_C2C1B_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_C2C1B_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wuser(3 downto 0) => B"0000",
      s_axi_wvalid => '0'
    );
C2C1B_PHY: component zynq_bd_C2C1B_PHY_0
     port map (
      channel_up => C2C1B_PHY_channel_up1,
      gt0_drpaddr(9 downto 0) => C2C1B_PHY_DRP_1_DADDR(9 downto 0),
      gt0_drpdi(15 downto 0) => C2C1B_PHY_DRP_1_DI(15 downto 0),
      gt0_drpdo(15 downto 0) => C2C1B_PHY_DRP_1_DO(15 downto 0),
      gt0_drpen => C2C1B_PHY_DRP_1_DEN,
      gt0_drprdy => C2C1B_PHY_DRP_1_DRDY,
      gt0_drpwe => C2C1B_PHY_DRP_1_DWE,
      gt_cplllock(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_cplllock(0),
      gt_dmonitorout(15 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_eyescandataerror(0),
      gt_eyescanreset(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_eyescanreset(0),
      gt_eyescantrigger(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_pcsrsvdin(15 downto 0),
      gt_pll_lock => C2C1B_PHY_gt_pll_lock1,
      gt_powergood(0) => NLW_C2C1B_PHY_gt_powergood_UNCONNECTED(0),
      gt_qplllock(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_qplllock(0),
      gt_reset_out => NLW_C2C1B_PHY_gt_reset_out_UNCONNECTED,
      gt_rxbufreset(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxcdrhold(0),
      gt_rxcdrovrden_in => '0',
      gt_rxdfelpmreset(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset(0),
      gt_rxlpmen(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxlpmen(0),
      gt_rxpcsreset(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxpcsreset(0),
      gt_rxpmareset(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxpmareset(0),
      gt_rxpmaresetdone(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxprbscntreset(0),
      gt_rxprbserr(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxprbssel(3 downto 0),
      gt_rxrate(2 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxrate(2 downto 0),
      gt_rxresetdone(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_rxresetdone(0),
      gt_rxusrclk_out => NLW_C2C1B_PHY_gt_rxusrclk_out_UNCONNECTED,
      gt_txbufstatus(1 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txinhibit(0),
      gt_txpcsreset(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txpcsreset(0),
      gt_txpmareset(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txpmareset(0),
      gt_txpolarity(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txpolarity(0),
      gt_txpostcursor(4 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txprecursor(4 downto 0),
      gt_txresetdone(0) => C2C1B_PHY_TRANSCEIVER_DEBUG_txresetdone(0),
      hard_err => C2C1B_PHY_hard_err1,
      init_clk => INIT_CLK_1,
      lane_up(0) => C2C1B_PHY_lane_up1(0),
      link_reset_out => C2C1B_PHY_link_reset_out1,
      loopback(2 downto 0) => B"000",
      m_axi_rx_tdata(0 to 63) => C2C1B_PHY_USER_DATA_M_AXIS_RX_TDATA(0 to 63),
      m_axi_rx_tvalid => C2C1B_PHY_USER_DATA_M_AXIS_RX_TVALID,
      mmcm_not_locked_out => C2C1B_PHY_mmcm_not_locked_out1,
      pma_init => C2C1B_aurora_pma_init_out,
      power_down => C2C1B_PHY_power_down_1,
      refclk1_in => C2C1B_PHY_refclk_1,
      reset_pb => C2C1B_aurora_reset_pb1,
      rxn(0) => C2C1B_PHY_Rx_1_RXN(0),
      rxp(0) => C2C1B_PHY_Rx_1_RXP(0),
      s_axi_tx_tdata(0) => C2C1B_AXIS_TX_TDATA(63),
      s_axi_tx_tdata(1) => C2C1B_AXIS_TX_TDATA(62),
      s_axi_tx_tdata(2) => C2C1B_AXIS_TX_TDATA(61),
      s_axi_tx_tdata(3) => C2C1B_AXIS_TX_TDATA(60),
      s_axi_tx_tdata(4) => C2C1B_AXIS_TX_TDATA(59),
      s_axi_tx_tdata(5) => C2C1B_AXIS_TX_TDATA(58),
      s_axi_tx_tdata(6) => C2C1B_AXIS_TX_TDATA(57),
      s_axi_tx_tdata(7) => C2C1B_AXIS_TX_TDATA(56),
      s_axi_tx_tdata(8) => C2C1B_AXIS_TX_TDATA(55),
      s_axi_tx_tdata(9) => C2C1B_AXIS_TX_TDATA(54),
      s_axi_tx_tdata(10) => C2C1B_AXIS_TX_TDATA(53),
      s_axi_tx_tdata(11) => C2C1B_AXIS_TX_TDATA(52),
      s_axi_tx_tdata(12) => C2C1B_AXIS_TX_TDATA(51),
      s_axi_tx_tdata(13) => C2C1B_AXIS_TX_TDATA(50),
      s_axi_tx_tdata(14) => C2C1B_AXIS_TX_TDATA(49),
      s_axi_tx_tdata(15) => C2C1B_AXIS_TX_TDATA(48),
      s_axi_tx_tdata(16) => C2C1B_AXIS_TX_TDATA(47),
      s_axi_tx_tdata(17) => C2C1B_AXIS_TX_TDATA(46),
      s_axi_tx_tdata(18) => C2C1B_AXIS_TX_TDATA(45),
      s_axi_tx_tdata(19) => C2C1B_AXIS_TX_TDATA(44),
      s_axi_tx_tdata(20) => C2C1B_AXIS_TX_TDATA(43),
      s_axi_tx_tdata(21) => C2C1B_AXIS_TX_TDATA(42),
      s_axi_tx_tdata(22) => C2C1B_AXIS_TX_TDATA(41),
      s_axi_tx_tdata(23) => C2C1B_AXIS_TX_TDATA(40),
      s_axi_tx_tdata(24) => C2C1B_AXIS_TX_TDATA(39),
      s_axi_tx_tdata(25) => C2C1B_AXIS_TX_TDATA(38),
      s_axi_tx_tdata(26) => C2C1B_AXIS_TX_TDATA(37),
      s_axi_tx_tdata(27) => C2C1B_AXIS_TX_TDATA(36),
      s_axi_tx_tdata(28) => C2C1B_AXIS_TX_TDATA(35),
      s_axi_tx_tdata(29) => C2C1B_AXIS_TX_TDATA(34),
      s_axi_tx_tdata(30) => C2C1B_AXIS_TX_TDATA(33),
      s_axi_tx_tdata(31) => C2C1B_AXIS_TX_TDATA(32),
      s_axi_tx_tdata(32) => C2C1B_AXIS_TX_TDATA(31),
      s_axi_tx_tdata(33) => C2C1B_AXIS_TX_TDATA(30),
      s_axi_tx_tdata(34) => C2C1B_AXIS_TX_TDATA(29),
      s_axi_tx_tdata(35) => C2C1B_AXIS_TX_TDATA(28),
      s_axi_tx_tdata(36) => C2C1B_AXIS_TX_TDATA(27),
      s_axi_tx_tdata(37) => C2C1B_AXIS_TX_TDATA(26),
      s_axi_tx_tdata(38) => C2C1B_AXIS_TX_TDATA(25),
      s_axi_tx_tdata(39) => C2C1B_AXIS_TX_TDATA(24),
      s_axi_tx_tdata(40) => C2C1B_AXIS_TX_TDATA(23),
      s_axi_tx_tdata(41) => C2C1B_AXIS_TX_TDATA(22),
      s_axi_tx_tdata(42) => C2C1B_AXIS_TX_TDATA(21),
      s_axi_tx_tdata(43) => C2C1B_AXIS_TX_TDATA(20),
      s_axi_tx_tdata(44) => C2C1B_AXIS_TX_TDATA(19),
      s_axi_tx_tdata(45) => C2C1B_AXIS_TX_TDATA(18),
      s_axi_tx_tdata(46) => C2C1B_AXIS_TX_TDATA(17),
      s_axi_tx_tdata(47) => C2C1B_AXIS_TX_TDATA(16),
      s_axi_tx_tdata(48) => C2C1B_AXIS_TX_TDATA(15),
      s_axi_tx_tdata(49) => C2C1B_AXIS_TX_TDATA(14),
      s_axi_tx_tdata(50) => C2C1B_AXIS_TX_TDATA(13),
      s_axi_tx_tdata(51) => C2C1B_AXIS_TX_TDATA(12),
      s_axi_tx_tdata(52) => C2C1B_AXIS_TX_TDATA(11),
      s_axi_tx_tdata(53) => C2C1B_AXIS_TX_TDATA(10),
      s_axi_tx_tdata(54) => C2C1B_AXIS_TX_TDATA(9),
      s_axi_tx_tdata(55) => C2C1B_AXIS_TX_TDATA(8),
      s_axi_tx_tdata(56) => C2C1B_AXIS_TX_TDATA(7),
      s_axi_tx_tdata(57) => C2C1B_AXIS_TX_TDATA(6),
      s_axi_tx_tdata(58) => C2C1B_AXIS_TX_TDATA(5),
      s_axi_tx_tdata(59) => C2C1B_AXIS_TX_TDATA(4),
      s_axi_tx_tdata(60) => C2C1B_AXIS_TX_TDATA(3),
      s_axi_tx_tdata(61) => C2C1B_AXIS_TX_TDATA(2),
      s_axi_tx_tdata(62) => C2C1B_AXIS_TX_TDATA(1),
      s_axi_tx_tdata(63) => C2C1B_AXIS_TX_TDATA(0),
      s_axi_tx_tready => C2C1B_AXIS_TX_TREADY,
      s_axi_tx_tvalid => C2C1B_AXIS_TX_TVALID,
      soft_err => C2C1B_PHY_soft_err1,
      sync_clk_out => NLW_C2C1B_PHY_sync_clk_out_UNCONNECTED,
      sys_reset_out => NLW_C2C1B_PHY_sys_reset_out_UNCONNECTED,
      tx_out_clk => NLW_C2C1B_PHY_tx_out_clk_UNCONNECTED,
      txn(0) => C2C1B_PHY_GT_SERIAL_TX_TXN(0),
      txp(0) => C2C1B_PHY_GT_SERIAL_TX_TXP(0),
      user_clk_out => C2C1B_PHY_user_clk_out
    );
C2C1_AXILITE_FW: component zynq_bd_C2C1_AXILITE_FW_0
     port map (
      aclk => ZynqMPSoC_pl_clk1,
      aresetn => sys_resetter_primary_peripheral_aresetn(0),
      ip2intc_irpt => NLW_C2C1_AXILITE_FW_ip2intc_irpt_UNCONNECTED,
      m_axi_araddr(31 downto 0) => C2C1_AXILITE_FW_M_AXI_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => C2C1_AXILITE_FW_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => C2C1_AXILITE_FW_M_AXI_ARREADY,
      m_axi_arvalid => C2C1_AXILITE_FW_M_AXI_ARVALID,
      m_axi_awaddr(31 downto 0) => C2C1_AXILITE_FW_M_AXI_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => C2C1_AXILITE_FW_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => C2C1_AXILITE_FW_M_AXI_AWREADY,
      m_axi_awvalid => C2C1_AXILITE_FW_M_AXI_AWVALID,
      m_axi_bready => C2C1_AXILITE_FW_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => C2C1_AXILITE_FW_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => C2C1_AXILITE_FW_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => C2C1_AXILITE_FW_M_AXI_RDATA(31 downto 0),
      m_axi_rready => C2C1_AXILITE_FW_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => C2C1_AXILITE_FW_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => C2C1_AXILITE_FW_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => C2C1_AXILITE_FW_M_AXI_WDATA(31 downto 0),
      m_axi_wready => C2C1_AXILITE_FW_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => C2C1_AXILITE_FW_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => C2C1_AXILITE_FW_M_AXI_WVALID,
      mi_r_error => NLW_C2C1_AXILITE_FW_mi_r_error_UNCONNECTED,
      mi_w_error => NLW_C2C1_AXILITE_FW_mi_w_error_UNCONNECTED,
      s_axi_araddr(31 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_ARPROT(2 downto 0),
      s_axi_arready => AXI_C2C_INTERCONNECT_M01_AXI_ARREADY,
      s_axi_arvalid => AXI_C2C_INTERCONNECT_M01_AXI_ARVALID,
      s_axi_awaddr(31 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_AWPROT(2 downto 0),
      s_axi_awready => AXI_C2C_INTERCONNECT_M01_AXI_AWREADY,
      s_axi_awvalid => AXI_C2C_INTERCONNECT_M01_AXI_AWVALID,
      s_axi_bready => AXI_C2C_INTERCONNECT_M01_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_C2C_INTERCONNECT_M01_AXI_BVALID,
      s_axi_ctl_araddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_ARADDR(11 downto 0),
      s_axi_ctl_arready => AXI_MAIN_INTERCONNECT_M02_AXI_ARREADY,
      s_axi_ctl_arvalid => AXI_MAIN_INTERCONNECT_M02_AXI_ARVALID,
      s_axi_ctl_awaddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_AWADDR(11 downto 0),
      s_axi_ctl_awready => AXI_MAIN_INTERCONNECT_M02_AXI_AWREADY,
      s_axi_ctl_awvalid => AXI_MAIN_INTERCONNECT_M02_AXI_AWVALID,
      s_axi_ctl_bready => AXI_MAIN_INTERCONNECT_M02_AXI_BREADY,
      s_axi_ctl_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_BRESP(1 downto 0),
      s_axi_ctl_bvalid => AXI_MAIN_INTERCONNECT_M02_AXI_BVALID,
      s_axi_ctl_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_RDATA(31 downto 0),
      s_axi_ctl_rready => AXI_MAIN_INTERCONNECT_M02_AXI_RREADY,
      s_axi_ctl_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_RRESP(1 downto 0),
      s_axi_ctl_rvalid => AXI_MAIN_INTERCONNECT_M02_AXI_RVALID,
      s_axi_ctl_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_WDATA(31 downto 0),
      s_axi_ctl_wready => AXI_MAIN_INTERCONNECT_M02_AXI_WREADY,
      s_axi_ctl_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M02_AXI_WSTRB(3 downto 0),
      s_axi_ctl_wvalid => AXI_MAIN_INTERCONNECT_M02_AXI_WVALID,
      s_axi_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_C2C_INTERCONNECT_M01_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_C2C_INTERCONNECT_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_C2C_INTERCONNECT_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_C2C_INTERCONNECT_M01_AXI_WVALID
    );
C2C1_AXI_FW: component zynq_bd_C2C1_AXI_FW_0
     port map (
      aclk => ZynqMPSoC_pl_clk1,
      aresetn => sys_resetter_primary_peripheral_aresetn(0),
      ip2intc_irpt => NLW_C2C1_AXI_FW_ip2intc_irpt_UNCONNECTED,
      m_axi_araddr(31 downto 0) => C2C1_AXI_FW_M_AXI_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => C2C1_AXI_FW_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_C2C1_AXI_FW_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => C2C1_AXI_FW_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => NLW_C2C1_AXI_FW_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_C2C1_AXI_FW_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_C2C1_AXI_FW_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => C2C1_AXI_FW_M_AXI_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_C2C1_AXI_FW_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => C2C1_AXI_FW_M_AXI_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_C2C1_AXI_FW_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => C2C1_AXI_FW_M_AXI_ARVALID,
      m_axi_awaddr(31 downto 0) => C2C1_AXI_FW_M_AXI_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => C2C1_AXI_FW_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_C2C1_AXI_FW_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => C2C1_AXI_FW_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => NLW_C2C1_AXI_FW_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_C2C1_AXI_FW_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_C2C1_AXI_FW_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => C2C1_AXI_FW_M_AXI_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_C2C1_AXI_FW_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => C2C1_AXI_FW_M_AXI_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_C2C1_AXI_FW_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => C2C1_AXI_FW_M_AXI_AWVALID,
      m_axi_bready => C2C1_AXI_FW_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => C2C1_AXI_FW_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => C2C1_AXI_FW_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => C2C1_AXI_FW_M_AXI_RDATA(31 downto 0),
      m_axi_rlast => C2C1_AXI_FW_M_AXI_RLAST,
      m_axi_rready => C2C1_AXI_FW_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => C2C1_AXI_FW_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => C2C1_AXI_FW_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => C2C1_AXI_FW_M_AXI_WDATA(31 downto 0),
      m_axi_wlast => C2C1_AXI_FW_M_AXI_WLAST,
      m_axi_wready => C2C1_AXI_FW_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => C2C1_AXI_FW_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => C2C1_AXI_FW_M_AXI_WVALID,
      mi_r_error => NLW_C2C1_AXI_FW_mi_r_error_UNCONNECTED,
      mi_w_error => NLW_C2C1_AXI_FW_mi_w_error_UNCONNECTED,
      s_axi_araddr(31 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARLEN(7 downto 0),
      s_axi_arlock(0) => AXI_C2C_INTERCONNECT_M00_AXI_ARLOCK(0),
      s_axi_arprot(2 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARQOS(3 downto 0),
      s_axi_arready => AXI_C2C_INTERCONNECT_M00_AXI_ARREADY,
      s_axi_arregion(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_ARUSER(15 downto 0),
      s_axi_arvalid => AXI_C2C_INTERCONNECT_M00_AXI_ARVALID,
      s_axi_awaddr(31 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWLEN(7 downto 0),
      s_axi_awlock(0) => AXI_C2C_INTERCONNECT_M00_AXI_AWLOCK(0),
      s_axi_awprot(2 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWQOS(3 downto 0),
      s_axi_awready => AXI_C2C_INTERCONNECT_M00_AXI_AWREADY,
      s_axi_awregion(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_AWUSER(15 downto 0),
      s_axi_awvalid => AXI_C2C_INTERCONNECT_M00_AXI_AWVALID,
      s_axi_bready => AXI_C2C_INTERCONNECT_M00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_C2C_INTERCONNECT_M00_AXI_BVALID,
      s_axi_ctl_araddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_ARADDR(11 downto 0),
      s_axi_ctl_arready => AXI_MAIN_INTERCONNECT_M01_AXI_ARREADY,
      s_axi_ctl_arvalid => AXI_MAIN_INTERCONNECT_M01_AXI_ARVALID,
      s_axi_ctl_awaddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_AWADDR(11 downto 0),
      s_axi_ctl_awready => AXI_MAIN_INTERCONNECT_M01_AXI_AWREADY,
      s_axi_ctl_awvalid => AXI_MAIN_INTERCONNECT_M01_AXI_AWVALID,
      s_axi_ctl_bready => AXI_MAIN_INTERCONNECT_M01_AXI_BREADY,
      s_axi_ctl_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_BRESP(1 downto 0),
      s_axi_ctl_bvalid => AXI_MAIN_INTERCONNECT_M01_AXI_BVALID,
      s_axi_ctl_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_RDATA(31 downto 0),
      s_axi_ctl_rready => AXI_MAIN_INTERCONNECT_M01_AXI_RREADY,
      s_axi_ctl_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_RRESP(1 downto 0),
      s_axi_ctl_rvalid => AXI_MAIN_INTERCONNECT_M01_AXI_RVALID,
      s_axi_ctl_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_WDATA(31 downto 0),
      s_axi_ctl_wready => AXI_MAIN_INTERCONNECT_M01_AXI_WREADY,
      s_axi_ctl_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M01_AXI_WSTRB(3 downto 0),
      s_axi_ctl_wvalid => AXI_MAIN_INTERCONNECT_M01_AXI_WVALID,
      s_axi_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_RDATA(31 downto 0),
      s_axi_rlast => AXI_C2C_INTERCONNECT_M00_AXI_RLAST,
      s_axi_rready => AXI_C2C_INTERCONNECT_M00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_C2C_INTERCONNECT_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_WDATA(31 downto 0),
      s_axi_wlast => AXI_C2C_INTERCONNECT_M00_AXI_WLAST,
      s_axi_wready => AXI_C2C_INTERCONNECT_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_C2C_INTERCONNECT_M00_AXI_WVALID
    );
C2C1_PHY: component zynq_bd_C2C1_PHY_0
     port map (
      channel_up => C2C1_PHY_channel_up1,
      gt0_drpaddr(9 downto 0) => C2C1_PHY_DRP_1_DADDR(9 downto 0),
      gt0_drpdi(15 downto 0) => C2C1_PHY_DRP_1_DI(15 downto 0),
      gt0_drpdo(15 downto 0) => C2C1_PHY_DRP_1_DO(15 downto 0),
      gt0_drpen => C2C1_PHY_DRP_1_DEN,
      gt0_drprdy => C2C1_PHY_DRP_1_DRDY,
      gt0_drpwe => C2C1_PHY_DRP_1_DWE,
      gt_cplllock(0) => C2C1_PHY_TRANSCEIVER_DEBUG_cplllock(0),
      gt_dmonitorout(15 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => C2C1_PHY_TRANSCEIVER_DEBUG_eyescandataerror(0),
      gt_eyescanreset(0) => C2C1_PHY_TRANSCEIVER_DEBUG_eyescanreset(0),
      gt_eyescantrigger(0) => C2C1_PHY_TRANSCEIVER_DEBUG_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_pcsrsvdin(15 downto 0),
      gt_pll_lock => C2C1_PHY_gt_pll_lock1,
      gt_powergood(0) => NLW_C2C1_PHY_gt_powergood_UNCONNECTED(0),
      gt_qplllock(0) => C2C1_PHY_TRANSCEIVER_DEBUG_qplllock(0),
      gt_reset_out => NLW_C2C1_PHY_gt_reset_out_UNCONNECTED,
      gt_rxbufreset(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxcdrhold(0),
      gt_rxcdrovrden_in => '0',
      gt_rxdfelpmreset(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset(0),
      gt_rxlpmen(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxlpmen(0),
      gt_rxpcsreset(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxpcsreset(0),
      gt_rxpmareset(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxpmareset(0),
      gt_rxpmaresetdone(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxprbscntreset(0),
      gt_rxprbserr(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxprbssel(3 downto 0),
      gt_rxrate(2 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxrate(2 downto 0),
      gt_rxresetdone(0) => C2C1_PHY_TRANSCEIVER_DEBUG_rxresetdone(0),
      gt_rxusrclk_out => NLW_C2C1_PHY_gt_rxusrclk_out_UNCONNECTED,
      gt_txbufstatus(1 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => C2C1_PHY_TRANSCEIVER_DEBUG_txinhibit(0),
      gt_txpcsreset(0) => C2C1_PHY_TRANSCEIVER_DEBUG_txpcsreset(0),
      gt_txpmareset(0) => C2C1_PHY_TRANSCEIVER_DEBUG_txpmareset(0),
      gt_txpolarity(0) => C2C1_PHY_TRANSCEIVER_DEBUG_txpolarity(0),
      gt_txpostcursor(4 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => C2C1_PHY_TRANSCEIVER_DEBUG_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => C2C1_PHY_TRANSCEIVER_DEBUG_txprecursor(4 downto 0),
      gt_txresetdone(0) => C2C1_PHY_TRANSCEIVER_DEBUG_txresetdone(0),
      hard_err => C2C1_PHY_hard_err1,
      init_clk => INIT_CLK_1,
      lane_up(0) => C2C1_PHY_lane_up1(0),
      link_reset_out => C2C1_PHY_link_reset_out1,
      loopback(2 downto 0) => B"000",
      m_axi_rx_tdata(0 to 63) => C2C1_PHY_USER_DATA_M_AXIS_RX_TDATA(0 to 63),
      m_axi_rx_tvalid => C2C1_PHY_USER_DATA_M_AXIS_RX_TVALID,
      mmcm_not_locked_out => C2C1_PHY_mmcm_not_locked_out1,
      pma_init => C2C1_aurora_pma_init_out,
      power_down => C2C1_PHY_power_down_1,
      refclk1_in => C2C1_PHY_refclk_1,
      reset_pb => C2C1_aurora_reset_pb1,
      rxn(0) => C2C1_PHY_Rx_1_RXN(0),
      rxp(0) => C2C1_PHY_Rx_1_RXP(0),
      s_axi_tx_tdata(0) => C2C1_AXIS_TX_TDATA(63),
      s_axi_tx_tdata(1) => C2C1_AXIS_TX_TDATA(62),
      s_axi_tx_tdata(2) => C2C1_AXIS_TX_TDATA(61),
      s_axi_tx_tdata(3) => C2C1_AXIS_TX_TDATA(60),
      s_axi_tx_tdata(4) => C2C1_AXIS_TX_TDATA(59),
      s_axi_tx_tdata(5) => C2C1_AXIS_TX_TDATA(58),
      s_axi_tx_tdata(6) => C2C1_AXIS_TX_TDATA(57),
      s_axi_tx_tdata(7) => C2C1_AXIS_TX_TDATA(56),
      s_axi_tx_tdata(8) => C2C1_AXIS_TX_TDATA(55),
      s_axi_tx_tdata(9) => C2C1_AXIS_TX_TDATA(54),
      s_axi_tx_tdata(10) => C2C1_AXIS_TX_TDATA(53),
      s_axi_tx_tdata(11) => C2C1_AXIS_TX_TDATA(52),
      s_axi_tx_tdata(12) => C2C1_AXIS_TX_TDATA(51),
      s_axi_tx_tdata(13) => C2C1_AXIS_TX_TDATA(50),
      s_axi_tx_tdata(14) => C2C1_AXIS_TX_TDATA(49),
      s_axi_tx_tdata(15) => C2C1_AXIS_TX_TDATA(48),
      s_axi_tx_tdata(16) => C2C1_AXIS_TX_TDATA(47),
      s_axi_tx_tdata(17) => C2C1_AXIS_TX_TDATA(46),
      s_axi_tx_tdata(18) => C2C1_AXIS_TX_TDATA(45),
      s_axi_tx_tdata(19) => C2C1_AXIS_TX_TDATA(44),
      s_axi_tx_tdata(20) => C2C1_AXIS_TX_TDATA(43),
      s_axi_tx_tdata(21) => C2C1_AXIS_TX_TDATA(42),
      s_axi_tx_tdata(22) => C2C1_AXIS_TX_TDATA(41),
      s_axi_tx_tdata(23) => C2C1_AXIS_TX_TDATA(40),
      s_axi_tx_tdata(24) => C2C1_AXIS_TX_TDATA(39),
      s_axi_tx_tdata(25) => C2C1_AXIS_TX_TDATA(38),
      s_axi_tx_tdata(26) => C2C1_AXIS_TX_TDATA(37),
      s_axi_tx_tdata(27) => C2C1_AXIS_TX_TDATA(36),
      s_axi_tx_tdata(28) => C2C1_AXIS_TX_TDATA(35),
      s_axi_tx_tdata(29) => C2C1_AXIS_TX_TDATA(34),
      s_axi_tx_tdata(30) => C2C1_AXIS_TX_TDATA(33),
      s_axi_tx_tdata(31) => C2C1_AXIS_TX_TDATA(32),
      s_axi_tx_tdata(32) => C2C1_AXIS_TX_TDATA(31),
      s_axi_tx_tdata(33) => C2C1_AXIS_TX_TDATA(30),
      s_axi_tx_tdata(34) => C2C1_AXIS_TX_TDATA(29),
      s_axi_tx_tdata(35) => C2C1_AXIS_TX_TDATA(28),
      s_axi_tx_tdata(36) => C2C1_AXIS_TX_TDATA(27),
      s_axi_tx_tdata(37) => C2C1_AXIS_TX_TDATA(26),
      s_axi_tx_tdata(38) => C2C1_AXIS_TX_TDATA(25),
      s_axi_tx_tdata(39) => C2C1_AXIS_TX_TDATA(24),
      s_axi_tx_tdata(40) => C2C1_AXIS_TX_TDATA(23),
      s_axi_tx_tdata(41) => C2C1_AXIS_TX_TDATA(22),
      s_axi_tx_tdata(42) => C2C1_AXIS_TX_TDATA(21),
      s_axi_tx_tdata(43) => C2C1_AXIS_TX_TDATA(20),
      s_axi_tx_tdata(44) => C2C1_AXIS_TX_TDATA(19),
      s_axi_tx_tdata(45) => C2C1_AXIS_TX_TDATA(18),
      s_axi_tx_tdata(46) => C2C1_AXIS_TX_TDATA(17),
      s_axi_tx_tdata(47) => C2C1_AXIS_TX_TDATA(16),
      s_axi_tx_tdata(48) => C2C1_AXIS_TX_TDATA(15),
      s_axi_tx_tdata(49) => C2C1_AXIS_TX_TDATA(14),
      s_axi_tx_tdata(50) => C2C1_AXIS_TX_TDATA(13),
      s_axi_tx_tdata(51) => C2C1_AXIS_TX_TDATA(12),
      s_axi_tx_tdata(52) => C2C1_AXIS_TX_TDATA(11),
      s_axi_tx_tdata(53) => C2C1_AXIS_TX_TDATA(10),
      s_axi_tx_tdata(54) => C2C1_AXIS_TX_TDATA(9),
      s_axi_tx_tdata(55) => C2C1_AXIS_TX_TDATA(8),
      s_axi_tx_tdata(56) => C2C1_AXIS_TX_TDATA(7),
      s_axi_tx_tdata(57) => C2C1_AXIS_TX_TDATA(6),
      s_axi_tx_tdata(58) => C2C1_AXIS_TX_TDATA(5),
      s_axi_tx_tdata(59) => C2C1_AXIS_TX_TDATA(4),
      s_axi_tx_tdata(60) => C2C1_AXIS_TX_TDATA(3),
      s_axi_tx_tdata(61) => C2C1_AXIS_TX_TDATA(2),
      s_axi_tx_tdata(62) => C2C1_AXIS_TX_TDATA(1),
      s_axi_tx_tdata(63) => C2C1_AXIS_TX_TDATA(0),
      s_axi_tx_tready => C2C1_AXIS_TX_TREADY,
      s_axi_tx_tvalid => C2C1_AXIS_TX_TVALID,
      soft_err => C2C1_PHY_soft_err1,
      sync_clk_out => NLW_C2C1_PHY_sync_clk_out_UNCONNECTED,
      sys_reset_out => NLW_C2C1_PHY_sys_reset_out_UNCONNECTED,
      tx_out_clk => NLW_C2C1_PHY_tx_out_clk_UNCONNECTED,
      txn(0) => C2C1_PHY_GT_SERIAL_TX_TXN(0),
      txp(0) => C2C1_PHY_GT_SERIAL_TX_TXP(0),
      user_clk_out => C2C1_PHY_user_clk_out
    );
C2C2: component zynq_bd_C2C2_0
     port map (
      aurora_do_cc => C2C2_aurora_do_cc1,
      aurora_init_clk => INIT_CLK_1,
      aurora_mmcm_not_locked => C2C2_PHY_mmcm_not_locked_out1,
      aurora_pma_init_in => C2C2_aurora_pma_init_in_1,
      aurora_pma_init_out => C2C2_aurora_pma_init_out,
      aurora_reset_pb => C2C2_aurora_reset_pb1,
      axi_c2c_aurora_channel_up => C2C2_PHY_channel_up1,
      axi_c2c_aurora_rx_tdata(63) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(0),
      axi_c2c_aurora_rx_tdata(62) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(1),
      axi_c2c_aurora_rx_tdata(61) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(2),
      axi_c2c_aurora_rx_tdata(60) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(3),
      axi_c2c_aurora_rx_tdata(59) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(4),
      axi_c2c_aurora_rx_tdata(58) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(5),
      axi_c2c_aurora_rx_tdata(57) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(6),
      axi_c2c_aurora_rx_tdata(56) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(7),
      axi_c2c_aurora_rx_tdata(55) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(8),
      axi_c2c_aurora_rx_tdata(54) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(9),
      axi_c2c_aurora_rx_tdata(53) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(10),
      axi_c2c_aurora_rx_tdata(52) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(11),
      axi_c2c_aurora_rx_tdata(51) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(12),
      axi_c2c_aurora_rx_tdata(50) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(13),
      axi_c2c_aurora_rx_tdata(49) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(14),
      axi_c2c_aurora_rx_tdata(48) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(15),
      axi_c2c_aurora_rx_tdata(47) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(16),
      axi_c2c_aurora_rx_tdata(46) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(17),
      axi_c2c_aurora_rx_tdata(45) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(18),
      axi_c2c_aurora_rx_tdata(44) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(19),
      axi_c2c_aurora_rx_tdata(43) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(20),
      axi_c2c_aurora_rx_tdata(42) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(21),
      axi_c2c_aurora_rx_tdata(41) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(22),
      axi_c2c_aurora_rx_tdata(40) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(23),
      axi_c2c_aurora_rx_tdata(39) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(24),
      axi_c2c_aurora_rx_tdata(38) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(25),
      axi_c2c_aurora_rx_tdata(37) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(26),
      axi_c2c_aurora_rx_tdata(36) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(27),
      axi_c2c_aurora_rx_tdata(35) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(28),
      axi_c2c_aurora_rx_tdata(34) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(29),
      axi_c2c_aurora_rx_tdata(33) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(30),
      axi_c2c_aurora_rx_tdata(32) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(31),
      axi_c2c_aurora_rx_tdata(31) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(32),
      axi_c2c_aurora_rx_tdata(30) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(33),
      axi_c2c_aurora_rx_tdata(29) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(34),
      axi_c2c_aurora_rx_tdata(28) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(35),
      axi_c2c_aurora_rx_tdata(27) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(36),
      axi_c2c_aurora_rx_tdata(26) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(37),
      axi_c2c_aurora_rx_tdata(25) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(38),
      axi_c2c_aurora_rx_tdata(24) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(39),
      axi_c2c_aurora_rx_tdata(23) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(40),
      axi_c2c_aurora_rx_tdata(22) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(41),
      axi_c2c_aurora_rx_tdata(21) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(42),
      axi_c2c_aurora_rx_tdata(20) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(43),
      axi_c2c_aurora_rx_tdata(19) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(44),
      axi_c2c_aurora_rx_tdata(18) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(45),
      axi_c2c_aurora_rx_tdata(17) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(46),
      axi_c2c_aurora_rx_tdata(16) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(47),
      axi_c2c_aurora_rx_tdata(15) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(48),
      axi_c2c_aurora_rx_tdata(14) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(49),
      axi_c2c_aurora_rx_tdata(13) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(50),
      axi_c2c_aurora_rx_tdata(12) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(51),
      axi_c2c_aurora_rx_tdata(11) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(52),
      axi_c2c_aurora_rx_tdata(10) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(53),
      axi_c2c_aurora_rx_tdata(9) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(54),
      axi_c2c_aurora_rx_tdata(8) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(55),
      axi_c2c_aurora_rx_tdata(7) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(56),
      axi_c2c_aurora_rx_tdata(6) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(57),
      axi_c2c_aurora_rx_tdata(5) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(58),
      axi_c2c_aurora_rx_tdata(4) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(59),
      axi_c2c_aurora_rx_tdata(3) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(60),
      axi_c2c_aurora_rx_tdata(2) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(61),
      axi_c2c_aurora_rx_tdata(1) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(62),
      axi_c2c_aurora_rx_tdata(0) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(63),
      axi_c2c_aurora_rx_tvalid => C2C2_PHY_USER_DATA_M_AXIS_RX_TVALID,
      axi_c2c_aurora_tx_tdata(63 downto 0) => C2C2_AXIS_TX_TDATA(63 downto 0),
      axi_c2c_aurora_tx_tready => C2C2_AXIS_TX_TREADY,
      axi_c2c_aurora_tx_tvalid => C2C2_AXIS_TX_TVALID,
      axi_c2c_config_error_out => C2C2_axi_c2c_config_error_out1,
      axi_c2c_link_error_out => C2C2_axi_c2c_link_error_out1,
      axi_c2c_link_status_out => C2C2_axi_c2c_link_status_out1,
      axi_c2c_m2s_intr_in(3 downto 0) => B"0000",
      axi_c2c_multi_bit_error_out => C2C2_axi_c2c_multi_bit_error_out1,
      axi_c2c_phy_clk => C2C2_PHY_user_clk_out,
      axi_c2c_s2m_intr_out(3 downto 0) => C2C2_axi_c2c_s2m_intr_out(3 downto 0),
      s_aclk => ZynqMPSoC_pl_clk1,
      s_aresetn => '1',
      s_axi_araddr(31 downto 0) => C2C2_AXI_FW_M_AXI_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => C2C2_AXI_FW_M_AXI_ARBURST(1 downto 0),
      s_axi_arlen(7 downto 0) => C2C2_AXI_FW_M_AXI_ARLEN(7 downto 0),
      s_axi_arready => C2C2_AXI_FW_M_AXI_ARREADY,
      s_axi_arsize(2 downto 0) => C2C2_AXI_FW_M_AXI_ARSIZE(2 downto 0),
      s_axi_arvalid => C2C2_AXI_FW_M_AXI_ARVALID,
      s_axi_awaddr(31 downto 0) => C2C2_AXI_FW_M_AXI_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => C2C2_AXI_FW_M_AXI_AWBURST(1 downto 0),
      s_axi_awlen(7 downto 0) => C2C2_AXI_FW_M_AXI_AWLEN(7 downto 0),
      s_axi_awready => C2C2_AXI_FW_M_AXI_AWREADY,
      s_axi_awsize(2 downto 0) => C2C2_AXI_FW_M_AXI_AWSIZE(2 downto 0),
      s_axi_awvalid => C2C2_AXI_FW_M_AXI_AWVALID,
      s_axi_bready => C2C2_AXI_FW_M_AXI_BREADY,
      s_axi_bresp(1 downto 0) => C2C2_AXI_FW_M_AXI_BRESP(1 downto 0),
      s_axi_bvalid => C2C2_AXI_FW_M_AXI_BVALID,
      s_axi_lite_aclk => ZynqMPSoC_pl_clk1,
      s_axi_lite_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_arprot(1 downto 0) => B"00",
      s_axi_lite_arready => NLW_C2C2_s_axi_lite_arready_UNCONNECTED,
      s_axi_lite_arvalid => '0',
      s_axi_lite_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_awprot(1 downto 0) => B"00",
      s_axi_lite_awready => NLW_C2C2_s_axi_lite_awready_UNCONNECTED,
      s_axi_lite_awvalid => '0',
      s_axi_lite_bready => '0',
      s_axi_lite_bresp(1 downto 0) => NLW_C2C2_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => NLW_C2C2_s_axi_lite_bvalid_UNCONNECTED,
      s_axi_lite_rdata(31 downto 0) => NLW_C2C2_s_axi_lite_rdata_UNCONNECTED(31 downto 0),
      s_axi_lite_rready => '0',
      s_axi_lite_rresp(1 downto 0) => NLW_C2C2_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => NLW_C2C2_s_axi_lite_rvalid_UNCONNECTED,
      s_axi_lite_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_lite_wready => NLW_C2C2_s_axi_lite_wready_UNCONNECTED,
      s_axi_lite_wstrb(3 downto 0) => B"1111",
      s_axi_lite_wvalid => '0',
      s_axi_rdata(31 downto 0) => C2C2_AXI_FW_M_AXI_RDATA(31 downto 0),
      s_axi_rlast => C2C2_AXI_FW_M_AXI_RLAST,
      s_axi_rready => C2C2_AXI_FW_M_AXI_RREADY,
      s_axi_rresp(1 downto 0) => C2C2_AXI_FW_M_AXI_RRESP(1 downto 0),
      s_axi_rvalid => C2C2_AXI_FW_M_AXI_RVALID,
      s_axi_wdata(31 downto 0) => C2C2_AXI_FW_M_AXI_WDATA(31 downto 0),
      s_axi_wlast => C2C2_AXI_FW_M_AXI_WLAST,
      s_axi_wready => C2C2_AXI_FW_M_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => C2C2_AXI_FW_M_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => C2C2_AXI_FW_M_AXI_WVALID
    );
C2C2B: component zynq_bd_C2C2B_0
     port map (
      aurora_do_cc => C2C2B_aurora_do_cc1,
      aurora_init_clk => INIT_CLK_1,
      aurora_mmcm_not_locked => C2C2B_PHY_mmcm_not_locked_out1,
      aurora_pma_init_in => C2C2B_aurora_pma_init_in_1,
      aurora_pma_init_out => C2C2B_aurora_pma_init_out,
      aurora_reset_pb => C2C2B_aurora_reset_pb1,
      axi_c2c_aurora_channel_up => C2C2B_PHY_channel_up1,
      axi_c2c_aurora_rx_tdata(63) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(0),
      axi_c2c_aurora_rx_tdata(62) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(1),
      axi_c2c_aurora_rx_tdata(61) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(2),
      axi_c2c_aurora_rx_tdata(60) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(3),
      axi_c2c_aurora_rx_tdata(59) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(4),
      axi_c2c_aurora_rx_tdata(58) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(5),
      axi_c2c_aurora_rx_tdata(57) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(6),
      axi_c2c_aurora_rx_tdata(56) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(7),
      axi_c2c_aurora_rx_tdata(55) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(8),
      axi_c2c_aurora_rx_tdata(54) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(9),
      axi_c2c_aurora_rx_tdata(53) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(10),
      axi_c2c_aurora_rx_tdata(52) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(11),
      axi_c2c_aurora_rx_tdata(51) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(12),
      axi_c2c_aurora_rx_tdata(50) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(13),
      axi_c2c_aurora_rx_tdata(49) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(14),
      axi_c2c_aurora_rx_tdata(48) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(15),
      axi_c2c_aurora_rx_tdata(47) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(16),
      axi_c2c_aurora_rx_tdata(46) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(17),
      axi_c2c_aurora_rx_tdata(45) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(18),
      axi_c2c_aurora_rx_tdata(44) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(19),
      axi_c2c_aurora_rx_tdata(43) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(20),
      axi_c2c_aurora_rx_tdata(42) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(21),
      axi_c2c_aurora_rx_tdata(41) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(22),
      axi_c2c_aurora_rx_tdata(40) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(23),
      axi_c2c_aurora_rx_tdata(39) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(24),
      axi_c2c_aurora_rx_tdata(38) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(25),
      axi_c2c_aurora_rx_tdata(37) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(26),
      axi_c2c_aurora_rx_tdata(36) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(27),
      axi_c2c_aurora_rx_tdata(35) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(28),
      axi_c2c_aurora_rx_tdata(34) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(29),
      axi_c2c_aurora_rx_tdata(33) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(30),
      axi_c2c_aurora_rx_tdata(32) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(31),
      axi_c2c_aurora_rx_tdata(31) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(32),
      axi_c2c_aurora_rx_tdata(30) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(33),
      axi_c2c_aurora_rx_tdata(29) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(34),
      axi_c2c_aurora_rx_tdata(28) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(35),
      axi_c2c_aurora_rx_tdata(27) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(36),
      axi_c2c_aurora_rx_tdata(26) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(37),
      axi_c2c_aurora_rx_tdata(25) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(38),
      axi_c2c_aurora_rx_tdata(24) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(39),
      axi_c2c_aurora_rx_tdata(23) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(40),
      axi_c2c_aurora_rx_tdata(22) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(41),
      axi_c2c_aurora_rx_tdata(21) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(42),
      axi_c2c_aurora_rx_tdata(20) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(43),
      axi_c2c_aurora_rx_tdata(19) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(44),
      axi_c2c_aurora_rx_tdata(18) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(45),
      axi_c2c_aurora_rx_tdata(17) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(46),
      axi_c2c_aurora_rx_tdata(16) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(47),
      axi_c2c_aurora_rx_tdata(15) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(48),
      axi_c2c_aurora_rx_tdata(14) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(49),
      axi_c2c_aurora_rx_tdata(13) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(50),
      axi_c2c_aurora_rx_tdata(12) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(51),
      axi_c2c_aurora_rx_tdata(11) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(52),
      axi_c2c_aurora_rx_tdata(10) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(53),
      axi_c2c_aurora_rx_tdata(9) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(54),
      axi_c2c_aurora_rx_tdata(8) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(55),
      axi_c2c_aurora_rx_tdata(7) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(56),
      axi_c2c_aurora_rx_tdata(6) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(57),
      axi_c2c_aurora_rx_tdata(5) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(58),
      axi_c2c_aurora_rx_tdata(4) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(59),
      axi_c2c_aurora_rx_tdata(3) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(60),
      axi_c2c_aurora_rx_tdata(2) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(61),
      axi_c2c_aurora_rx_tdata(1) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(62),
      axi_c2c_aurora_rx_tdata(0) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(63),
      axi_c2c_aurora_rx_tvalid => C2C2B_PHY_USER_DATA_M_AXIS_RX_TVALID,
      axi_c2c_aurora_tx_tdata(63 downto 0) => C2C2B_AXIS_TX_TDATA(63 downto 0),
      axi_c2c_aurora_tx_tready => C2C2B_AXIS_TX_TREADY,
      axi_c2c_aurora_tx_tvalid => C2C2B_AXIS_TX_TVALID,
      axi_c2c_config_error_out => C2C2B_axi_c2c_config_error_out1,
      axi_c2c_link_error_out => C2C2B_axi_c2c_link_error_out1,
      axi_c2c_link_status_out => C2C2B_axi_c2c_link_status_out1,
      axi_c2c_m2s_intr_in(3 downto 0) => B"0000",
      axi_c2c_multi_bit_error_out => C2C2B_axi_c2c_multi_bit_error_out1,
      axi_c2c_phy_clk => C2C2B_PHY_user_clk_out,
      axi_c2c_s2m_intr_out(3 downto 0) => C2C2B_axi_c2c_s2m_intr_out(3 downto 0),
      s_aclk => ZynqMPSoC_pl_clk1,
      s_aresetn => '1',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arid(5 downto 0) => B"000000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_C2C2B_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"010",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"01",
      s_axi_awid(5 downto 0) => B"000000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_C2C2B_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"010",
      s_axi_awvalid => '0',
      s_axi_bid(5 downto 0) => NLW_C2C2B_s_axi_bid_UNCONNECTED(5 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_C2C2B_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_C2C2B_s_axi_bvalid_UNCONNECTED,
      s_axi_lite_aclk => ZynqMPSoC_pl_clk1,
      s_axi_lite_araddr(31 downto 0) => C2C2_AXILITE_FW_M_AXI_ARADDR(31 downto 0),
      s_axi_lite_arprot(1 downto 0) => C2C2_AXILITE_FW_M_AXI_ARPROT(1 downto 0),
      s_axi_lite_arready => C2C2_AXILITE_FW_M_AXI_ARREADY,
      s_axi_lite_arvalid => C2C2_AXILITE_FW_M_AXI_ARVALID,
      s_axi_lite_awaddr(31 downto 0) => C2C2_AXILITE_FW_M_AXI_AWADDR(31 downto 0),
      s_axi_lite_awprot(1 downto 0) => C2C2_AXILITE_FW_M_AXI_AWPROT(1 downto 0),
      s_axi_lite_awready => C2C2_AXILITE_FW_M_AXI_AWREADY,
      s_axi_lite_awvalid => C2C2_AXILITE_FW_M_AXI_AWVALID,
      s_axi_lite_bready => C2C2_AXILITE_FW_M_AXI_BREADY,
      s_axi_lite_bresp(1 downto 0) => C2C2_AXILITE_FW_M_AXI_BRESP(1 downto 0),
      s_axi_lite_bvalid => C2C2_AXILITE_FW_M_AXI_BVALID,
      s_axi_lite_rdata(31 downto 0) => C2C2_AXILITE_FW_M_AXI_RDATA(31 downto 0),
      s_axi_lite_rready => C2C2_AXILITE_FW_M_AXI_RREADY,
      s_axi_lite_rresp(1 downto 0) => C2C2_AXILITE_FW_M_AXI_RRESP(1 downto 0),
      s_axi_lite_rvalid => C2C2_AXILITE_FW_M_AXI_RVALID,
      s_axi_lite_wdata(31 downto 0) => C2C2_AXILITE_FW_M_AXI_WDATA(31 downto 0),
      s_axi_lite_wready => C2C2_AXILITE_FW_M_AXI_WREADY,
      s_axi_lite_wstrb(3 downto 0) => C2C2_AXILITE_FW_M_AXI_WSTRB(3 downto 0),
      s_axi_lite_wvalid => C2C2_AXILITE_FW_M_AXI_WVALID,
      s_axi_rdata(31 downto 0) => NLW_C2C2B_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(5 downto 0) => NLW_C2C2B_s_axi_rid_UNCONNECTED(5 downto 0),
      s_axi_rlast => NLW_C2C2B_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_C2C2B_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_C2C2B_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_C2C2B_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wuser(3 downto 0) => B"0000",
      s_axi_wvalid => '0'
    );
C2C2B_PHY: component zynq_bd_C2C2B_PHY_0
     port map (
      channel_up => C2C2B_PHY_channel_up1,
      gt0_drpaddr(9 downto 0) => C2C2B_PHY_DRP_1_DADDR(9 downto 0),
      gt0_drpdi(15 downto 0) => C2C2B_PHY_DRP_1_DI(15 downto 0),
      gt0_drpdo(15 downto 0) => C2C2B_PHY_DRP_1_DO(15 downto 0),
      gt0_drpen => C2C2B_PHY_DRP_1_DEN,
      gt0_drprdy => C2C2B_PHY_DRP_1_DRDY,
      gt0_drpwe => C2C2B_PHY_DRP_1_DWE,
      gt_cplllock(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_cplllock(0),
      gt_dmonitorout(15 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_eyescandataerror(0),
      gt_eyescanreset(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_eyescanreset(0),
      gt_eyescantrigger(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_pcsrsvdin(15 downto 0),
      gt_pll_lock => C2C2B_PHY_gt_pll_lock1,
      gt_powergood(0) => NLW_C2C2B_PHY_gt_powergood_UNCONNECTED(0),
      gt_qplllock(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_qplllock(0),
      gt_reset_out => NLW_C2C2B_PHY_gt_reset_out_UNCONNECTED,
      gt_rxbufreset(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxcdrhold(0),
      gt_rxcdrovrden_in => '0',
      gt_rxdfelpmreset(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset(0),
      gt_rxlpmen(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxlpmen(0),
      gt_rxpcsreset(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxpcsreset(0),
      gt_rxpmareset(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxpmareset(0),
      gt_rxpmaresetdone(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxprbscntreset(0),
      gt_rxprbserr(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxprbssel(3 downto 0),
      gt_rxrate(2 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxrate(2 downto 0),
      gt_rxresetdone(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_rxresetdone(0),
      gt_rxusrclk_out => NLW_C2C2B_PHY_gt_rxusrclk_out_UNCONNECTED,
      gt_txbufstatus(1 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txinhibit(0),
      gt_txpcsreset(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txpcsreset(0),
      gt_txpmareset(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txpmareset(0),
      gt_txpolarity(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txpolarity(0),
      gt_txpostcursor(4 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txprecursor(4 downto 0),
      gt_txresetdone(0) => C2C2B_PHY_TRANSCEIVER_DEBUG_txresetdone(0),
      hard_err => C2C2B_PHY_hard_err1,
      init_clk => INIT_CLK_1,
      lane_up(0) => C2C2B_PHY_lane_up1(0),
      link_reset_out => C2C2B_PHY_link_reset_out1,
      loopback(2 downto 0) => B"000",
      m_axi_rx_tdata(0 to 63) => C2C2B_PHY_USER_DATA_M_AXIS_RX_TDATA(0 to 63),
      m_axi_rx_tvalid => C2C2B_PHY_USER_DATA_M_AXIS_RX_TVALID,
      mmcm_not_locked_out => C2C2B_PHY_mmcm_not_locked_out1,
      pma_init => C2C2B_aurora_pma_init_out,
      power_down => C2C2B_PHY_power_down_1,
      refclk1_in => C2C2B_PHY_refclk_1,
      reset_pb => C2C2B_aurora_reset_pb1,
      rxn(0) => C2C2B_PHY_Rx_1_RXN(0),
      rxp(0) => C2C2B_PHY_Rx_1_RXP(0),
      s_axi_tx_tdata(0) => C2C2B_AXIS_TX_TDATA(63),
      s_axi_tx_tdata(1) => C2C2B_AXIS_TX_TDATA(62),
      s_axi_tx_tdata(2) => C2C2B_AXIS_TX_TDATA(61),
      s_axi_tx_tdata(3) => C2C2B_AXIS_TX_TDATA(60),
      s_axi_tx_tdata(4) => C2C2B_AXIS_TX_TDATA(59),
      s_axi_tx_tdata(5) => C2C2B_AXIS_TX_TDATA(58),
      s_axi_tx_tdata(6) => C2C2B_AXIS_TX_TDATA(57),
      s_axi_tx_tdata(7) => C2C2B_AXIS_TX_TDATA(56),
      s_axi_tx_tdata(8) => C2C2B_AXIS_TX_TDATA(55),
      s_axi_tx_tdata(9) => C2C2B_AXIS_TX_TDATA(54),
      s_axi_tx_tdata(10) => C2C2B_AXIS_TX_TDATA(53),
      s_axi_tx_tdata(11) => C2C2B_AXIS_TX_TDATA(52),
      s_axi_tx_tdata(12) => C2C2B_AXIS_TX_TDATA(51),
      s_axi_tx_tdata(13) => C2C2B_AXIS_TX_TDATA(50),
      s_axi_tx_tdata(14) => C2C2B_AXIS_TX_TDATA(49),
      s_axi_tx_tdata(15) => C2C2B_AXIS_TX_TDATA(48),
      s_axi_tx_tdata(16) => C2C2B_AXIS_TX_TDATA(47),
      s_axi_tx_tdata(17) => C2C2B_AXIS_TX_TDATA(46),
      s_axi_tx_tdata(18) => C2C2B_AXIS_TX_TDATA(45),
      s_axi_tx_tdata(19) => C2C2B_AXIS_TX_TDATA(44),
      s_axi_tx_tdata(20) => C2C2B_AXIS_TX_TDATA(43),
      s_axi_tx_tdata(21) => C2C2B_AXIS_TX_TDATA(42),
      s_axi_tx_tdata(22) => C2C2B_AXIS_TX_TDATA(41),
      s_axi_tx_tdata(23) => C2C2B_AXIS_TX_TDATA(40),
      s_axi_tx_tdata(24) => C2C2B_AXIS_TX_TDATA(39),
      s_axi_tx_tdata(25) => C2C2B_AXIS_TX_TDATA(38),
      s_axi_tx_tdata(26) => C2C2B_AXIS_TX_TDATA(37),
      s_axi_tx_tdata(27) => C2C2B_AXIS_TX_TDATA(36),
      s_axi_tx_tdata(28) => C2C2B_AXIS_TX_TDATA(35),
      s_axi_tx_tdata(29) => C2C2B_AXIS_TX_TDATA(34),
      s_axi_tx_tdata(30) => C2C2B_AXIS_TX_TDATA(33),
      s_axi_tx_tdata(31) => C2C2B_AXIS_TX_TDATA(32),
      s_axi_tx_tdata(32) => C2C2B_AXIS_TX_TDATA(31),
      s_axi_tx_tdata(33) => C2C2B_AXIS_TX_TDATA(30),
      s_axi_tx_tdata(34) => C2C2B_AXIS_TX_TDATA(29),
      s_axi_tx_tdata(35) => C2C2B_AXIS_TX_TDATA(28),
      s_axi_tx_tdata(36) => C2C2B_AXIS_TX_TDATA(27),
      s_axi_tx_tdata(37) => C2C2B_AXIS_TX_TDATA(26),
      s_axi_tx_tdata(38) => C2C2B_AXIS_TX_TDATA(25),
      s_axi_tx_tdata(39) => C2C2B_AXIS_TX_TDATA(24),
      s_axi_tx_tdata(40) => C2C2B_AXIS_TX_TDATA(23),
      s_axi_tx_tdata(41) => C2C2B_AXIS_TX_TDATA(22),
      s_axi_tx_tdata(42) => C2C2B_AXIS_TX_TDATA(21),
      s_axi_tx_tdata(43) => C2C2B_AXIS_TX_TDATA(20),
      s_axi_tx_tdata(44) => C2C2B_AXIS_TX_TDATA(19),
      s_axi_tx_tdata(45) => C2C2B_AXIS_TX_TDATA(18),
      s_axi_tx_tdata(46) => C2C2B_AXIS_TX_TDATA(17),
      s_axi_tx_tdata(47) => C2C2B_AXIS_TX_TDATA(16),
      s_axi_tx_tdata(48) => C2C2B_AXIS_TX_TDATA(15),
      s_axi_tx_tdata(49) => C2C2B_AXIS_TX_TDATA(14),
      s_axi_tx_tdata(50) => C2C2B_AXIS_TX_TDATA(13),
      s_axi_tx_tdata(51) => C2C2B_AXIS_TX_TDATA(12),
      s_axi_tx_tdata(52) => C2C2B_AXIS_TX_TDATA(11),
      s_axi_tx_tdata(53) => C2C2B_AXIS_TX_TDATA(10),
      s_axi_tx_tdata(54) => C2C2B_AXIS_TX_TDATA(9),
      s_axi_tx_tdata(55) => C2C2B_AXIS_TX_TDATA(8),
      s_axi_tx_tdata(56) => C2C2B_AXIS_TX_TDATA(7),
      s_axi_tx_tdata(57) => C2C2B_AXIS_TX_TDATA(6),
      s_axi_tx_tdata(58) => C2C2B_AXIS_TX_TDATA(5),
      s_axi_tx_tdata(59) => C2C2B_AXIS_TX_TDATA(4),
      s_axi_tx_tdata(60) => C2C2B_AXIS_TX_TDATA(3),
      s_axi_tx_tdata(61) => C2C2B_AXIS_TX_TDATA(2),
      s_axi_tx_tdata(62) => C2C2B_AXIS_TX_TDATA(1),
      s_axi_tx_tdata(63) => C2C2B_AXIS_TX_TDATA(0),
      s_axi_tx_tready => C2C2B_AXIS_TX_TREADY,
      s_axi_tx_tvalid => C2C2B_AXIS_TX_TVALID,
      soft_err => C2C2B_PHY_soft_err1,
      sync_clk_out => NLW_C2C2B_PHY_sync_clk_out_UNCONNECTED,
      sys_reset_out => NLW_C2C2B_PHY_sys_reset_out_UNCONNECTED,
      tx_out_clk => NLW_C2C2B_PHY_tx_out_clk_UNCONNECTED,
      txn(0) => C2C2B_PHY_GT_SERIAL_TX_TXN(0),
      txp(0) => C2C2B_PHY_GT_SERIAL_TX_TXP(0),
      user_clk_out => C2C2B_PHY_user_clk_out
    );
C2C2_AXILITE_FW: component zynq_bd_C2C2_AXILITE_FW_0
     port map (
      aclk => ZynqMPSoC_pl_clk1,
      aresetn => sys_resetter_primary_peripheral_aresetn(0),
      ip2intc_irpt => NLW_C2C2_AXILITE_FW_ip2intc_irpt_UNCONNECTED,
      m_axi_araddr(31 downto 0) => C2C2_AXILITE_FW_M_AXI_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => C2C2_AXILITE_FW_M_AXI_ARPROT(2 downto 0),
      m_axi_arready => C2C2_AXILITE_FW_M_AXI_ARREADY,
      m_axi_arvalid => C2C2_AXILITE_FW_M_AXI_ARVALID,
      m_axi_awaddr(31 downto 0) => C2C2_AXILITE_FW_M_AXI_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => C2C2_AXILITE_FW_M_AXI_AWPROT(2 downto 0),
      m_axi_awready => C2C2_AXILITE_FW_M_AXI_AWREADY,
      m_axi_awvalid => C2C2_AXILITE_FW_M_AXI_AWVALID,
      m_axi_bready => C2C2_AXILITE_FW_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => C2C2_AXILITE_FW_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => C2C2_AXILITE_FW_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => C2C2_AXILITE_FW_M_AXI_RDATA(31 downto 0),
      m_axi_rready => C2C2_AXILITE_FW_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => C2C2_AXILITE_FW_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => C2C2_AXILITE_FW_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => C2C2_AXILITE_FW_M_AXI_WDATA(31 downto 0),
      m_axi_wready => C2C2_AXILITE_FW_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => C2C2_AXILITE_FW_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => C2C2_AXILITE_FW_M_AXI_WVALID,
      mi_r_error => NLW_C2C2_AXILITE_FW_mi_r_error_UNCONNECTED,
      mi_w_error => NLW_C2C2_AXILITE_FW_mi_w_error_UNCONNECTED,
      s_axi_araddr(31 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_ARPROT(2 downto 0),
      s_axi_arready => AXI_C2C_INTERCONNECT_M03_AXI_ARREADY,
      s_axi_arvalid => AXI_C2C_INTERCONNECT_M03_AXI_ARVALID,
      s_axi_awaddr(31 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_AWPROT(2 downto 0),
      s_axi_awready => AXI_C2C_INTERCONNECT_M03_AXI_AWREADY,
      s_axi_awvalid => AXI_C2C_INTERCONNECT_M03_AXI_AWVALID,
      s_axi_bready => AXI_C2C_INTERCONNECT_M03_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_C2C_INTERCONNECT_M03_AXI_BVALID,
      s_axi_ctl_araddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_ARADDR(11 downto 0),
      s_axi_ctl_arready => AXI_MAIN_INTERCONNECT_M04_AXI_ARREADY,
      s_axi_ctl_arvalid => AXI_MAIN_INTERCONNECT_M04_AXI_ARVALID,
      s_axi_ctl_awaddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_AWADDR(11 downto 0),
      s_axi_ctl_awready => AXI_MAIN_INTERCONNECT_M04_AXI_AWREADY,
      s_axi_ctl_awvalid => AXI_MAIN_INTERCONNECT_M04_AXI_AWVALID,
      s_axi_ctl_bready => AXI_MAIN_INTERCONNECT_M04_AXI_BREADY,
      s_axi_ctl_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_BRESP(1 downto 0),
      s_axi_ctl_bvalid => AXI_MAIN_INTERCONNECT_M04_AXI_BVALID,
      s_axi_ctl_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_RDATA(31 downto 0),
      s_axi_ctl_rready => AXI_MAIN_INTERCONNECT_M04_AXI_RREADY,
      s_axi_ctl_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_RRESP(1 downto 0),
      s_axi_ctl_rvalid => AXI_MAIN_INTERCONNECT_M04_AXI_RVALID,
      s_axi_ctl_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_WDATA(31 downto 0),
      s_axi_ctl_wready => AXI_MAIN_INTERCONNECT_M04_AXI_WREADY,
      s_axi_ctl_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M04_AXI_WSTRB(3 downto 0),
      s_axi_ctl_wvalid => AXI_MAIN_INTERCONNECT_M04_AXI_WVALID,
      s_axi_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_C2C_INTERCONNECT_M03_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_C2C_INTERCONNECT_M03_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_C2C_INTERCONNECT_M03_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M03_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_C2C_INTERCONNECT_M03_AXI_WVALID
    );
C2C2_AXI_FW: component zynq_bd_C2C2_AXI_FW_0
     port map (
      aclk => ZynqMPSoC_pl_clk1,
      aresetn => sys_resetter_primary_peripheral_aresetn(0),
      ip2intc_irpt => NLW_C2C2_AXI_FW_ip2intc_irpt_UNCONNECTED,
      m_axi_araddr(31 downto 0) => C2C2_AXI_FW_M_AXI_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => C2C2_AXI_FW_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_C2C2_AXI_FW_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => C2C2_AXI_FW_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => NLW_C2C2_AXI_FW_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_C2C2_AXI_FW_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_C2C2_AXI_FW_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => C2C2_AXI_FW_M_AXI_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_C2C2_AXI_FW_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => C2C2_AXI_FW_M_AXI_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_C2C2_AXI_FW_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => C2C2_AXI_FW_M_AXI_ARVALID,
      m_axi_awaddr(31 downto 0) => C2C2_AXI_FW_M_AXI_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => C2C2_AXI_FW_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_C2C2_AXI_FW_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => C2C2_AXI_FW_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => NLW_C2C2_AXI_FW_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_C2C2_AXI_FW_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_C2C2_AXI_FW_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => C2C2_AXI_FW_M_AXI_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_C2C2_AXI_FW_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => C2C2_AXI_FW_M_AXI_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_C2C2_AXI_FW_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => C2C2_AXI_FW_M_AXI_AWVALID,
      m_axi_bready => C2C2_AXI_FW_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => C2C2_AXI_FW_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => C2C2_AXI_FW_M_AXI_BVALID,
      m_axi_rdata(31 downto 0) => C2C2_AXI_FW_M_AXI_RDATA(31 downto 0),
      m_axi_rlast => C2C2_AXI_FW_M_AXI_RLAST,
      m_axi_rready => C2C2_AXI_FW_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => C2C2_AXI_FW_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => C2C2_AXI_FW_M_AXI_RVALID,
      m_axi_wdata(31 downto 0) => C2C2_AXI_FW_M_AXI_WDATA(31 downto 0),
      m_axi_wlast => C2C2_AXI_FW_M_AXI_WLAST,
      m_axi_wready => C2C2_AXI_FW_M_AXI_WREADY,
      m_axi_wstrb(3 downto 0) => C2C2_AXI_FW_M_AXI_WSTRB(3 downto 0),
      m_axi_wvalid => C2C2_AXI_FW_M_AXI_WVALID,
      mi_r_error => NLW_C2C2_AXI_FW_mi_r_error_UNCONNECTED,
      mi_w_error => NLW_C2C2_AXI_FW_mi_w_error_UNCONNECTED,
      s_axi_araddr(31 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARLEN(7 downto 0),
      s_axi_arlock(0) => AXI_C2C_INTERCONNECT_M02_AXI_ARLOCK(0),
      s_axi_arprot(2 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARQOS(3 downto 0),
      s_axi_arready => AXI_C2C_INTERCONNECT_M02_AXI_ARREADY,
      s_axi_arregion(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_ARUSER(15 downto 0),
      s_axi_arvalid => AXI_C2C_INTERCONNECT_M02_AXI_ARVALID,
      s_axi_awaddr(31 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWLEN(7 downto 0),
      s_axi_awlock(0) => AXI_C2C_INTERCONNECT_M02_AXI_AWLOCK(0),
      s_axi_awprot(2 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWQOS(3 downto 0),
      s_axi_awready => AXI_C2C_INTERCONNECT_M02_AXI_AWREADY,
      s_axi_awregion(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_AWUSER(15 downto 0),
      s_axi_awvalid => AXI_C2C_INTERCONNECT_M02_AXI_AWVALID,
      s_axi_bready => AXI_C2C_INTERCONNECT_M02_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_C2C_INTERCONNECT_M02_AXI_BVALID,
      s_axi_ctl_araddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_ARADDR(11 downto 0),
      s_axi_ctl_arready => AXI_MAIN_INTERCONNECT_M03_AXI_ARREADY,
      s_axi_ctl_arvalid => AXI_MAIN_INTERCONNECT_M03_AXI_ARVALID,
      s_axi_ctl_awaddr(11 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_AWADDR(11 downto 0),
      s_axi_ctl_awready => AXI_MAIN_INTERCONNECT_M03_AXI_AWREADY,
      s_axi_ctl_awvalid => AXI_MAIN_INTERCONNECT_M03_AXI_AWVALID,
      s_axi_ctl_bready => AXI_MAIN_INTERCONNECT_M03_AXI_BREADY,
      s_axi_ctl_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_BRESP(1 downto 0),
      s_axi_ctl_bvalid => AXI_MAIN_INTERCONNECT_M03_AXI_BVALID,
      s_axi_ctl_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_RDATA(31 downto 0),
      s_axi_ctl_rready => AXI_MAIN_INTERCONNECT_M03_AXI_RREADY,
      s_axi_ctl_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_RRESP(1 downto 0),
      s_axi_ctl_rvalid => AXI_MAIN_INTERCONNECT_M03_AXI_RVALID,
      s_axi_ctl_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_WDATA(31 downto 0),
      s_axi_ctl_wready => AXI_MAIN_INTERCONNECT_M03_AXI_WREADY,
      s_axi_ctl_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M03_AXI_WSTRB(3 downto 0),
      s_axi_ctl_wvalid => AXI_MAIN_INTERCONNECT_M03_AXI_WVALID,
      s_axi_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_RDATA(31 downto 0),
      s_axi_rlast => AXI_C2C_INTERCONNECT_M02_AXI_RLAST,
      s_axi_rready => AXI_C2C_INTERCONNECT_M02_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_C2C_INTERCONNECT_M02_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_WDATA(31 downto 0),
      s_axi_wlast => AXI_C2C_INTERCONNECT_M02_AXI_WLAST,
      s_axi_wready => AXI_C2C_INTERCONNECT_M02_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M02_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_C2C_INTERCONNECT_M02_AXI_WVALID
    );
C2C2_PHY: component zynq_bd_C2C2_PHY_0
     port map (
      channel_up => C2C2_PHY_channel_up1,
      gt0_drpaddr(9 downto 0) => C2C2_PHY_DRP_1_DADDR(9 downto 0),
      gt0_drpdi(15 downto 0) => C2C2_PHY_DRP_1_DI(15 downto 0),
      gt0_drpdo(15 downto 0) => C2C2_PHY_DRP_1_DO(15 downto 0),
      gt0_drpen => C2C2_PHY_DRP_1_DEN,
      gt0_drprdy => C2C2_PHY_DRP_1_DRDY,
      gt0_drpwe => C2C2_PHY_DRP_1_DWE,
      gt_cplllock(0) => C2C2_PHY_TRANSCEIVER_DEBUG_cplllock(0),
      gt_dmonitorout(15 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => C2C2_PHY_TRANSCEIVER_DEBUG_eyescandataerror(0),
      gt_eyescanreset(0) => C2C2_PHY_TRANSCEIVER_DEBUG_eyescanreset(0),
      gt_eyescantrigger(0) => C2C2_PHY_TRANSCEIVER_DEBUG_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_pcsrsvdin(15 downto 0),
      gt_pll_lock => C2C2_PHY_gt_pll_lock1,
      gt_powergood(0) => NLW_C2C2_PHY_gt_powergood_UNCONNECTED(0),
      gt_qplllock(0) => C2C2_PHY_TRANSCEIVER_DEBUG_qplllock(0),
      gt_reset_out => NLW_C2C2_PHY_gt_reset_out_UNCONNECTED,
      gt_rxbufreset(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxcdrhold(0),
      gt_rxcdrovrden_in => '0',
      gt_rxdfelpmreset(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxdfelpmreset(0),
      gt_rxlpmen(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxlpmen(0),
      gt_rxpcsreset(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxpcsreset(0),
      gt_rxpmareset(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxpmareset(0),
      gt_rxpmaresetdone(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxprbscntreset(0),
      gt_rxprbserr(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxprbssel(3 downto 0),
      gt_rxrate(2 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxrate(2 downto 0),
      gt_rxresetdone(0) => C2C2_PHY_TRANSCEIVER_DEBUG_rxresetdone(0),
      gt_rxusrclk_out => NLW_C2C2_PHY_gt_rxusrclk_out_UNCONNECTED,
      gt_txbufstatus(1 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => C2C2_PHY_TRANSCEIVER_DEBUG_txinhibit(0),
      gt_txpcsreset(0) => C2C2_PHY_TRANSCEIVER_DEBUG_txpcsreset(0),
      gt_txpmareset(0) => C2C2_PHY_TRANSCEIVER_DEBUG_txpmareset(0),
      gt_txpolarity(0) => C2C2_PHY_TRANSCEIVER_DEBUG_txpolarity(0),
      gt_txpostcursor(4 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => C2C2_PHY_TRANSCEIVER_DEBUG_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => C2C2_PHY_TRANSCEIVER_DEBUG_txprecursor(4 downto 0),
      gt_txresetdone(0) => C2C2_PHY_TRANSCEIVER_DEBUG_txresetdone(0),
      hard_err => C2C2_PHY_hard_err1,
      init_clk => INIT_CLK_1,
      lane_up(0) => C2C2_PHY_lane_up1(0),
      link_reset_out => C2C2_PHY_link_reset_out1,
      loopback(2 downto 0) => B"000",
      m_axi_rx_tdata(0 to 63) => C2C2_PHY_USER_DATA_M_AXIS_RX_TDATA(0 to 63),
      m_axi_rx_tvalid => C2C2_PHY_USER_DATA_M_AXIS_RX_TVALID,
      mmcm_not_locked_out => C2C2_PHY_mmcm_not_locked_out1,
      pma_init => C2C2_aurora_pma_init_out,
      power_down => C2C2_PHY_power_down_1,
      refclk1_in => C2C2_PHY_refclk_1,
      reset_pb => C2C2_aurora_reset_pb1,
      rxn(0) => C2C2_PHY_Rx_1_RXN(0),
      rxp(0) => C2C2_PHY_Rx_1_RXP(0),
      s_axi_tx_tdata(0) => C2C2_AXIS_TX_TDATA(63),
      s_axi_tx_tdata(1) => C2C2_AXIS_TX_TDATA(62),
      s_axi_tx_tdata(2) => C2C2_AXIS_TX_TDATA(61),
      s_axi_tx_tdata(3) => C2C2_AXIS_TX_TDATA(60),
      s_axi_tx_tdata(4) => C2C2_AXIS_TX_TDATA(59),
      s_axi_tx_tdata(5) => C2C2_AXIS_TX_TDATA(58),
      s_axi_tx_tdata(6) => C2C2_AXIS_TX_TDATA(57),
      s_axi_tx_tdata(7) => C2C2_AXIS_TX_TDATA(56),
      s_axi_tx_tdata(8) => C2C2_AXIS_TX_TDATA(55),
      s_axi_tx_tdata(9) => C2C2_AXIS_TX_TDATA(54),
      s_axi_tx_tdata(10) => C2C2_AXIS_TX_TDATA(53),
      s_axi_tx_tdata(11) => C2C2_AXIS_TX_TDATA(52),
      s_axi_tx_tdata(12) => C2C2_AXIS_TX_TDATA(51),
      s_axi_tx_tdata(13) => C2C2_AXIS_TX_TDATA(50),
      s_axi_tx_tdata(14) => C2C2_AXIS_TX_TDATA(49),
      s_axi_tx_tdata(15) => C2C2_AXIS_TX_TDATA(48),
      s_axi_tx_tdata(16) => C2C2_AXIS_TX_TDATA(47),
      s_axi_tx_tdata(17) => C2C2_AXIS_TX_TDATA(46),
      s_axi_tx_tdata(18) => C2C2_AXIS_TX_TDATA(45),
      s_axi_tx_tdata(19) => C2C2_AXIS_TX_TDATA(44),
      s_axi_tx_tdata(20) => C2C2_AXIS_TX_TDATA(43),
      s_axi_tx_tdata(21) => C2C2_AXIS_TX_TDATA(42),
      s_axi_tx_tdata(22) => C2C2_AXIS_TX_TDATA(41),
      s_axi_tx_tdata(23) => C2C2_AXIS_TX_TDATA(40),
      s_axi_tx_tdata(24) => C2C2_AXIS_TX_TDATA(39),
      s_axi_tx_tdata(25) => C2C2_AXIS_TX_TDATA(38),
      s_axi_tx_tdata(26) => C2C2_AXIS_TX_TDATA(37),
      s_axi_tx_tdata(27) => C2C2_AXIS_TX_TDATA(36),
      s_axi_tx_tdata(28) => C2C2_AXIS_TX_TDATA(35),
      s_axi_tx_tdata(29) => C2C2_AXIS_TX_TDATA(34),
      s_axi_tx_tdata(30) => C2C2_AXIS_TX_TDATA(33),
      s_axi_tx_tdata(31) => C2C2_AXIS_TX_TDATA(32),
      s_axi_tx_tdata(32) => C2C2_AXIS_TX_TDATA(31),
      s_axi_tx_tdata(33) => C2C2_AXIS_TX_TDATA(30),
      s_axi_tx_tdata(34) => C2C2_AXIS_TX_TDATA(29),
      s_axi_tx_tdata(35) => C2C2_AXIS_TX_TDATA(28),
      s_axi_tx_tdata(36) => C2C2_AXIS_TX_TDATA(27),
      s_axi_tx_tdata(37) => C2C2_AXIS_TX_TDATA(26),
      s_axi_tx_tdata(38) => C2C2_AXIS_TX_TDATA(25),
      s_axi_tx_tdata(39) => C2C2_AXIS_TX_TDATA(24),
      s_axi_tx_tdata(40) => C2C2_AXIS_TX_TDATA(23),
      s_axi_tx_tdata(41) => C2C2_AXIS_TX_TDATA(22),
      s_axi_tx_tdata(42) => C2C2_AXIS_TX_TDATA(21),
      s_axi_tx_tdata(43) => C2C2_AXIS_TX_TDATA(20),
      s_axi_tx_tdata(44) => C2C2_AXIS_TX_TDATA(19),
      s_axi_tx_tdata(45) => C2C2_AXIS_TX_TDATA(18),
      s_axi_tx_tdata(46) => C2C2_AXIS_TX_TDATA(17),
      s_axi_tx_tdata(47) => C2C2_AXIS_TX_TDATA(16),
      s_axi_tx_tdata(48) => C2C2_AXIS_TX_TDATA(15),
      s_axi_tx_tdata(49) => C2C2_AXIS_TX_TDATA(14),
      s_axi_tx_tdata(50) => C2C2_AXIS_TX_TDATA(13),
      s_axi_tx_tdata(51) => C2C2_AXIS_TX_TDATA(12),
      s_axi_tx_tdata(52) => C2C2_AXIS_TX_TDATA(11),
      s_axi_tx_tdata(53) => C2C2_AXIS_TX_TDATA(10),
      s_axi_tx_tdata(54) => C2C2_AXIS_TX_TDATA(9),
      s_axi_tx_tdata(55) => C2C2_AXIS_TX_TDATA(8),
      s_axi_tx_tdata(56) => C2C2_AXIS_TX_TDATA(7),
      s_axi_tx_tdata(57) => C2C2_AXIS_TX_TDATA(6),
      s_axi_tx_tdata(58) => C2C2_AXIS_TX_TDATA(5),
      s_axi_tx_tdata(59) => C2C2_AXIS_TX_TDATA(4),
      s_axi_tx_tdata(60) => C2C2_AXIS_TX_TDATA(3),
      s_axi_tx_tdata(61) => C2C2_AXIS_TX_TDATA(2),
      s_axi_tx_tdata(62) => C2C2_AXIS_TX_TDATA(1),
      s_axi_tx_tdata(63) => C2C2_AXIS_TX_TDATA(0),
      s_axi_tx_tready => C2C2_AXIS_TX_TREADY,
      s_axi_tx_tvalid => C2C2_AXIS_TX_TVALID,
      soft_err => C2C2_PHY_soft_err1,
      sync_clk_out => NLW_C2C2_PHY_sync_clk_out_UNCONNECTED,
      sys_reset_out => NLW_C2C2_PHY_sys_reset_out_UNCONNECTED,
      tx_out_clk => NLW_C2C2_PHY_tx_out_clk_UNCONNECTED,
      txn(0) => C2C2_PHY_GT_SERIAL_TX_TXN(0),
      txp(0) => C2C2_PHY_GT_SERIAL_TX_TXP(0),
      user_clk_out => C2C2_PHY_user_clk_out
    );
CM1_PB_UART: component zynq_bd_CM1_PB_UART_0
     port map (
      interrupt => CM1_PB_UART_interrupt,
      rx => CM1_PB_UART_UART_RxD,
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_ARADDR(3 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arready => AXI_MAIN_INTERCONNECT_M12_AXI_ARREADY,
      s_axi_arvalid => AXI_MAIN_INTERCONNECT_M12_AXI_ARVALID,
      s_axi_awaddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_AWADDR(3 downto 0),
      s_axi_awready => AXI_MAIN_INTERCONNECT_M12_AXI_AWREADY,
      s_axi_awvalid => AXI_MAIN_INTERCONNECT_M12_AXI_AWVALID,
      s_axi_bready => AXI_MAIN_INTERCONNECT_M12_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_MAIN_INTERCONNECT_M12_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_MAIN_INTERCONNECT_M12_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_MAIN_INTERCONNECT_M12_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_MAIN_INTERCONNECT_M12_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M12_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_MAIN_INTERCONNECT_M12_AXI_WVALID,
      tx => CM1_PB_UART_UART_TxD
    );
CM1_UART: component zynq_bd_CM1_UART_0
     port map (
      interrupt => CM1_UART_interrupt,
      rx => CM1_UART_UART_RxD,
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_ARADDR(3 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arready => AXI_MAIN_INTERCONNECT_M10_AXI_ARREADY,
      s_axi_arvalid => AXI_MAIN_INTERCONNECT_M10_AXI_ARVALID,
      s_axi_awaddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_AWADDR(3 downto 0),
      s_axi_awready => AXI_MAIN_INTERCONNECT_M10_AXI_AWREADY,
      s_axi_awvalid => AXI_MAIN_INTERCONNECT_M10_AXI_AWVALID,
      s_axi_bready => AXI_MAIN_INTERCONNECT_M10_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_MAIN_INTERCONNECT_M10_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_MAIN_INTERCONNECT_M10_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_MAIN_INTERCONNECT_M10_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_MAIN_INTERCONNECT_M10_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M10_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_MAIN_INTERCONNECT_M10_AXI_WVALID,
      tx => CM1_UART_UART_TxD
    );
CM2_PB_UART: component zynq_bd_CM2_PB_UART_0
     port map (
      interrupt => CM2_PB_UART_interrupt,
      rx => CM2_PB_UART_UART_RxD,
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_ARADDR(3 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arready => AXI_MAIN_INTERCONNECT_M13_AXI_ARREADY,
      s_axi_arvalid => AXI_MAIN_INTERCONNECT_M13_AXI_ARVALID,
      s_axi_awaddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_AWADDR(3 downto 0),
      s_axi_awready => AXI_MAIN_INTERCONNECT_M13_AXI_AWREADY,
      s_axi_awvalid => AXI_MAIN_INTERCONNECT_M13_AXI_AWVALID,
      s_axi_bready => AXI_MAIN_INTERCONNECT_M13_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_MAIN_INTERCONNECT_M13_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_MAIN_INTERCONNECT_M13_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_MAIN_INTERCONNECT_M13_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_MAIN_INTERCONNECT_M13_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M13_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_MAIN_INTERCONNECT_M13_AXI_WVALID,
      tx => CM2_PB_UART_UART_TxD
    );
CM2_UART: component zynq_bd_CM2_UART_0
     port map (
      interrupt => CM2_UART_interrupt,
      rx => CM2_UART_UART_RxD,
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_ARADDR(3 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arready => AXI_MAIN_INTERCONNECT_M11_AXI_ARREADY,
      s_axi_arvalid => AXI_MAIN_INTERCONNECT_M11_AXI_ARVALID,
      s_axi_awaddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_AWADDR(3 downto 0),
      s_axi_awready => AXI_MAIN_INTERCONNECT_M11_AXI_AWREADY,
      s_axi_awvalid => AXI_MAIN_INTERCONNECT_M11_AXI_AWVALID,
      s_axi_bready => AXI_MAIN_INTERCONNECT_M11_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_MAIN_INTERCONNECT_M11_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_MAIN_INTERCONNECT_M11_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_MAIN_INTERCONNECT_M11_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_MAIN_INTERCONNECT_M11_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M11_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_MAIN_INTERCONNECT_M11_AXI_WVALID,
      tx => CM2_UART_UART_TxD
    );
CM_MON_AXI_FW: component zynq_bd_CM_MON_AXI_FW_0
     port map (
      aclk => ZynqMPSoC_pl_clk1,
      aresetn => sys_resetter_c2c_peripheral_aresetn(0),
      ip2intc_irpt => NLW_CM_MON_AXI_FW_ip2intc_irpt_UNCONNECTED,
      m_axi_araddr(31 downto 0) => S01_AXI_1_ARADDR(31 downto 0),
      m_axi_arprot(2 downto 0) => S01_AXI_1_ARPROT(2 downto 0),
      m_axi_arready => S01_AXI_1_ARREADY,
      m_axi_arvalid => S01_AXI_1_ARVALID,
      m_axi_awaddr(31 downto 0) => S01_AXI_1_AWADDR(31 downto 0),
      m_axi_awprot(2 downto 0) => S01_AXI_1_AWPROT(2 downto 0),
      m_axi_awready => S01_AXI_1_AWREADY,
      m_axi_awvalid => S01_AXI_1_AWVALID,
      m_axi_bready => S01_AXI_1_BREADY,
      m_axi_bresp(1 downto 0) => S01_AXI_1_BRESP(1 downto 0),
      m_axi_bvalid => S01_AXI_1_BVALID,
      m_axi_rdata(31 downto 0) => S01_AXI_1_RDATA(31 downto 0),
      m_axi_rready => S01_AXI_1_RREADY,
      m_axi_rresp(1 downto 0) => S01_AXI_1_RRESP(1 downto 0),
      m_axi_rvalid => S01_AXI_1_RVALID,
      m_axi_wdata(31 downto 0) => S01_AXI_1_WDATA(31 downto 0),
      m_axi_wready => S01_AXI_1_WREADY,
      m_axi_wstrb(3 downto 0) => S01_AXI_1_WSTRB(3 downto 0),
      m_axi_wvalid => S01_AXI_1_WVALID,
      mi_r_error => NLW_CM_MON_AXI_FW_mi_r_error_UNCONNECTED,
      mi_w_error => NLW_CM_MON_AXI_FW_mi_w_error_UNCONNECTED,
      s_axi_araddr(31 downto 0) => AXIM_PL_1_ARADDR(31 downto 0),
      s_axi_arprot(2 downto 0) => AXIM_PL_1_ARPROT(2 downto 0),
      s_axi_arready => AXIM_PL_1_ARREADY,
      s_axi_arvalid => AXIM_PL_1_ARVALID(0),
      s_axi_awaddr(31 downto 0) => AXIM_PL_1_AWADDR(31 downto 0),
      s_axi_awprot(2 downto 0) => AXIM_PL_1_AWPROT(2 downto 0),
      s_axi_awready => AXIM_PL_1_AWREADY,
      s_axi_awvalid => AXIM_PL_1_AWVALID(0),
      s_axi_bready => AXIM_PL_1_BREADY(0),
      s_axi_bresp(1 downto 0) => AXIM_PL_1_BRESP(1 downto 0),
      s_axi_bvalid => AXIM_PL_1_BVALID,
      s_axi_ctl_araddr(11 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_ARADDR(11 downto 0),
      s_axi_ctl_arready => AXI_C2C_INTERCONNECT_M04_AXI_ARREADY,
      s_axi_ctl_arvalid => AXI_C2C_INTERCONNECT_M04_AXI_ARVALID,
      s_axi_ctl_awaddr(11 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_AWADDR(11 downto 0),
      s_axi_ctl_awready => AXI_C2C_INTERCONNECT_M04_AXI_AWREADY,
      s_axi_ctl_awvalid => AXI_C2C_INTERCONNECT_M04_AXI_AWVALID,
      s_axi_ctl_bready => AXI_C2C_INTERCONNECT_M04_AXI_BREADY,
      s_axi_ctl_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_BRESP(1 downto 0),
      s_axi_ctl_bvalid => AXI_C2C_INTERCONNECT_M04_AXI_BVALID,
      s_axi_ctl_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_RDATA(31 downto 0),
      s_axi_ctl_rready => AXI_C2C_INTERCONNECT_M04_AXI_RREADY,
      s_axi_ctl_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_RRESP(1 downto 0),
      s_axi_ctl_rvalid => AXI_C2C_INTERCONNECT_M04_AXI_RVALID,
      s_axi_ctl_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_WDATA(31 downto 0),
      s_axi_ctl_wready => AXI_C2C_INTERCONNECT_M04_AXI_WREADY,
      s_axi_ctl_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M04_AXI_WSTRB(3 downto 0),
      s_axi_ctl_wvalid => AXI_C2C_INTERCONNECT_M04_AXI_WVALID,
      s_axi_rdata(31 downto 0) => AXIM_PL_1_RDATA(31 downto 0),
      s_axi_rready => AXIM_PL_1_RREADY(0),
      s_axi_rresp(1 downto 0) => AXIM_PL_1_RRESP(1 downto 0),
      s_axi_rvalid => AXIM_PL_1_RVALID,
      s_axi_wdata(31 downto 0) => AXIM_PL_1_WDATA(31 downto 0),
      s_axi_wready => AXIM_PL_1_WREADY,
      s_axi_wstrb(3 downto 0) => AXIM_PL_1_WSTRB(3 downto 0),
      s_axi_wvalid => AXIM_PL_1_WVALID(0)
    );
DMA_JTAG: entity work.DMA_JTAG_imp_T20218
     port map (
      M00_AXI_araddr(63 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(63 downto 0),
      M00_AXI_arburst(1 downto 0) => axi_interconnect_0_M00_AXI_ARBURST(1 downto 0),
      M00_AXI_arcache(3 downto 0) => axi_interconnect_0_M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_arid(1 downto 0) => axi_interconnect_0_M00_AXI_ARID(1 downto 0),
      M00_AXI_arlen(7 downto 0) => axi_interconnect_0_M00_AXI_ARLEN(7 downto 0),
      M00_AXI_arlock(0) => axi_interconnect_0_M00_AXI_ARLOCK(0),
      M00_AXI_arprot(2 downto 0) => axi_interconnect_0_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arqos(3 downto 0) => axi_interconnect_0_M00_AXI_ARQOS(3 downto 0),
      M00_AXI_arready(0) => axi_interconnect_0_M00_AXI_ARREADY,
      M00_AXI_arsize(2 downto 0) => axi_interconnect_0_M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_arvalid(0) => axi_interconnect_0_M00_AXI_ARVALID(0),
      M00_AXI_awaddr(63 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(63 downto 0),
      M00_AXI_awburst(1 downto 0) => axi_interconnect_0_M00_AXI_AWBURST(1 downto 0),
      M00_AXI_awcache(3 downto 0) => axi_interconnect_0_M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_awid(1 downto 0) => axi_interconnect_0_M00_AXI_AWID(1 downto 0),
      M00_AXI_awlen(7 downto 0) => axi_interconnect_0_M00_AXI_AWLEN(7 downto 0),
      M00_AXI_awlock(0) => axi_interconnect_0_M00_AXI_AWLOCK(0),
      M00_AXI_awprot(2 downto 0) => axi_interconnect_0_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awqos(3 downto 0) => axi_interconnect_0_M00_AXI_AWQOS(3 downto 0),
      M00_AXI_awready(0) => axi_interconnect_0_M00_AXI_AWREADY,
      M00_AXI_awsize(2 downto 0) => axi_interconnect_0_M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_awvalid(0) => axi_interconnect_0_M00_AXI_AWVALID(0),
      M00_AXI_bid(5 downto 0) => axi_interconnect_0_M00_AXI_BID(5 downto 0),
      M00_AXI_bready(0) => axi_interconnect_0_M00_AXI_BREADY(0),
      M00_AXI_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => axi_interconnect_0_M00_AXI_BVALID,
      M00_AXI_rdata(127 downto 0) => axi_interconnect_0_M00_AXI_RDATA(127 downto 0),
      M00_AXI_rid(5 downto 0) => axi_interconnect_0_M00_AXI_RID(5 downto 0),
      M00_AXI_rlast(0) => axi_interconnect_0_M00_AXI_RLAST,
      M00_AXI_rready(0) => axi_interconnect_0_M00_AXI_RREADY(0),
      M00_AXI_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => axi_interconnect_0_M00_AXI_RVALID,
      M00_AXI_wdata(127 downto 0) => axi_interconnect_0_M00_AXI_WDATA(127 downto 0),
      M00_AXI_wlast(0) => axi_interconnect_0_M00_AXI_WLAST(0),
      M00_AXI_wready(0) => axi_interconnect_0_M00_AXI_WREADY,
      M00_AXI_wstrb(15 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(15 downto 0),
      M00_AXI_wvalid(0) => axi_interconnect_0_M00_AXI_WVALID(0),
      S_AXI_LITE_araddr(39 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_ARADDR(39 downto 0),
      S_AXI_LITE_arready => AXI_C2C_INTERCONNECT_M07_AXI_ARREADY,
      S_AXI_LITE_arvalid => AXI_C2C_INTERCONNECT_M07_AXI_ARVALID,
      S_AXI_LITE_awaddr(39 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_AWADDR(39 downto 0),
      S_AXI_LITE_awready => AXI_C2C_INTERCONNECT_M07_AXI_AWREADY,
      S_AXI_LITE_awvalid => AXI_C2C_INTERCONNECT_M07_AXI_AWVALID,
      S_AXI_LITE_bready => AXI_C2C_INTERCONNECT_M07_AXI_BREADY,
      S_AXI_LITE_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_BRESP(1 downto 0),
      S_AXI_LITE_bvalid => AXI_C2C_INTERCONNECT_M07_AXI_BVALID,
      S_AXI_LITE_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_RDATA(31 downto 0),
      S_AXI_LITE_rready => AXI_C2C_INTERCONNECT_M07_AXI_RREADY,
      S_AXI_LITE_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_RRESP(1 downto 0),
      S_AXI_LITE_rvalid => AXI_C2C_INTERCONNECT_M07_AXI_RVALID,
      S_AXI_LITE_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M07_AXI_WDATA(31 downto 0),
      S_AXI_LITE_wready => AXI_C2C_INTERCONNECT_M07_AXI_WREADY,
      S_AXI_LITE_wvalid => AXI_C2C_INTERCONNECT_M07_AXI_WVALID,
      dma_jtag_tck => axis_jtag_0_jtag_0_TCK,
      dma_jtag_tdi => axis_jtag_0_jtag_0_TDI,
      dma_jtag_tdo => axis_jtag_0_jtag_0_TDO,
      dma_jtag_tms => axis_jtag_0_jtag_0_TMS,
      mm2s_introut => axi_dma_0_mm2s_introut,
      s2mm_introut => axi_dma_0_s2mm_introut,
      s_axi_lite_aclk => ZynqMPSoC_pl_clk1,
      sys_resetter_c2c_rst_n => sys_resetter_c2c_peripheral_aresetn(0)
    );
ESM_UART: component zynq_bd_ESM_UART_0
     port map (
      interrupt => ESM_UART_interrupt,
      rx => ESM_UART_UART_RxD,
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_ARADDR(3 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arready => AXI_MAIN_INTERCONNECT_M14_AXI_ARREADY,
      s_axi_arvalid => AXI_MAIN_INTERCONNECT_M14_AXI_ARVALID,
      s_axi_awaddr(3 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_AWADDR(3 downto 0),
      s_axi_awready => AXI_MAIN_INTERCONNECT_M14_AXI_AWREADY,
      s_axi_awvalid => AXI_MAIN_INTERCONNECT_M14_AXI_AWVALID,
      s_axi_bready => AXI_MAIN_INTERCONNECT_M14_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_MAIN_INTERCONNECT_M14_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_MAIN_INTERCONNECT_M14_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_MAIN_INTERCONNECT_M14_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_MAIN_INTERCONNECT_M14_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M14_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_MAIN_INTERCONNECT_M14_AXI_WVALID,
      tx => ESM_UART_UART_TxD
    );
INT_AXI_FW: component zynq_bd_INT_AXI_FW_0
     port map (
      aclk => ZynqMPSoC_pl_clk1,
      aresetn => sys_resetter_c2c_peripheral_aresetn(0),
      ip2intc_irpt => NLW_INT_AXI_FW_ip2intc_irpt_UNCONNECTED,
      m_axi_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      m_axi_arid(15 downto 0) => S00_AXI_1_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      m_axi_arlock(0) => S00_AXI_1_ARLOCK(0),
      m_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      m_axi_arready => S00_AXI_1_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_INT_AXI_FW_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => S00_AXI_1_ARUSER(15 downto 0),
      m_axi_arvalid => S00_AXI_1_ARVALID,
      m_axi_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => S00_AXI_1_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      m_axi_awlock(0) => S00_AXI_1_AWLOCK(0),
      m_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      m_axi_awready => S00_AXI_1_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_INT_AXI_FW_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => S00_AXI_1_AWUSER(15 downto 0),
      m_axi_awvalid => S00_AXI_1_AWVALID,
      m_axi_bid(15 downto 0) => S00_AXI_1_BID(15 downto 0),
      m_axi_bready => S00_AXI_1_BREADY,
      m_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      m_axi_bvalid => S00_AXI_1_BVALID,
      m_axi_rdata(31 downto 0) => S00_AXI_1_RDATA(31 downto 0),
      m_axi_rid(15 downto 0) => S00_AXI_1_RID(15 downto 0),
      m_axi_rlast => S00_AXI_1_RLAST,
      m_axi_rready => S00_AXI_1_RREADY,
      m_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      m_axi_rvalid => S00_AXI_1_RVALID,
      m_axi_wdata(31 downto 0) => S00_AXI_1_WDATA(31 downto 0),
      m_axi_wlast => S00_AXI_1_WLAST,
      m_axi_wready => S00_AXI_1_WREADY,
      m_axi_wstrb(3 downto 0) => S00_AXI_1_WSTRB(3 downto 0),
      m_axi_wvalid => S00_AXI_1_WVALID,
      mi_r_error => NLW_INT_AXI_FW_mi_r_error_UNCONNECTED,
      mi_w_error => NLW_INT_AXI_FW_mi_w_error_UNCONNECTED,
      s_axi_araddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARCACHE(3 downto 0),
      s_axi_arid(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARLEN(7 downto 0),
      s_axi_arlock(0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARLOCK,
      s_axi_arprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARQOS(3 downto 0),
      s_axi_arready => ZynqMPSoC_M_AXI_HPM0_FPD_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARUSER(15 downto 0),
      s_axi_arvalid => ZynqMPSoC_M_AXI_HPM0_FPD_ARVALID,
      s_axi_awaddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWLEN(7 downto 0),
      s_axi_awlock(0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWLOCK,
      s_axi_awprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWQOS(3 downto 0),
      s_axi_awready => ZynqMPSoC_M_AXI_HPM0_FPD_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWUSER(15 downto 0),
      s_axi_awvalid => ZynqMPSoC_M_AXI_HPM0_FPD_AWVALID,
      s_axi_bid(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_BID(15 downto 0),
      s_axi_bready => ZynqMPSoC_M_AXI_HPM0_FPD_BREADY,
      s_axi_bresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_BRESP(1 downto 0),
      s_axi_bvalid => ZynqMPSoC_M_AXI_HPM0_FPD_BVALID,
      s_axi_ctl_araddr(11 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_ARADDR(11 downto 0),
      s_axi_ctl_arready => AXI_C2C_INTERCONNECT_M06_AXI_ARREADY,
      s_axi_ctl_arvalid => AXI_C2C_INTERCONNECT_M06_AXI_ARVALID,
      s_axi_ctl_awaddr(11 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_AWADDR(11 downto 0),
      s_axi_ctl_awready => AXI_C2C_INTERCONNECT_M06_AXI_AWREADY,
      s_axi_ctl_awvalid => AXI_C2C_INTERCONNECT_M06_AXI_AWVALID,
      s_axi_ctl_bready => AXI_C2C_INTERCONNECT_M06_AXI_BREADY,
      s_axi_ctl_bresp(1 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_BRESP(1 downto 0),
      s_axi_ctl_bvalid => AXI_C2C_INTERCONNECT_M06_AXI_BVALID,
      s_axi_ctl_rdata(31 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_RDATA(31 downto 0),
      s_axi_ctl_rready => AXI_C2C_INTERCONNECT_M06_AXI_RREADY,
      s_axi_ctl_rresp(1 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_RRESP(1 downto 0),
      s_axi_ctl_rvalid => AXI_C2C_INTERCONNECT_M06_AXI_RVALID,
      s_axi_ctl_wdata(31 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_WDATA(31 downto 0),
      s_axi_ctl_wready => AXI_C2C_INTERCONNECT_M06_AXI_WREADY,
      s_axi_ctl_wstrb(3 downto 0) => AXI_C2C_INTERCONNECT_M06_AXI_WSTRB(3 downto 0),
      s_axi_ctl_wvalid => AXI_C2C_INTERCONNECT_M06_AXI_WVALID,
      s_axi_rdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_RDATA(31 downto 0),
      s_axi_rid(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_RID(15 downto 0),
      s_axi_rlast => ZynqMPSoC_M_AXI_HPM0_FPD_RLAST,
      s_axi_rready => ZynqMPSoC_M_AXI_HPM0_FPD_RREADY,
      s_axi_rresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_RRESP(1 downto 0),
      s_axi_rvalid => ZynqMPSoC_M_AXI_HPM0_FPD_RVALID,
      s_axi_wdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_WDATA(31 downto 0),
      s_axi_wlast => ZynqMPSoC_M_AXI_HPM0_FPD_WLAST,
      s_axi_wready => ZynqMPSoC_M_AXI_HPM0_FPD_WREADY,
      s_axi_wstrb(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_WSTRB(3 downto 0),
      s_axi_wvalid => ZynqMPSoC_M_AXI_HPM0_FPD_WVALID
    );
IRQ0_INTR_CTRL: component zynq_bd_IRQ0_INTR_CTRL_0
     port map (
      intr(23 downto 0) => IRQ0_INTR_CTRL_IRQ_dout(23 downto 0),
      irq => \^irq0_intr_ctrl_irq\,
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(8 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arready => AXI_MAIN_INTERCONNECT_M00_AXI_ARREADY,
      s_axi_arvalid => AXI_MAIN_INTERCONNECT_M00_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_AWADDR(8 downto 0),
      s_axi_awready => AXI_MAIN_INTERCONNECT_M00_AXI_AWREADY,
      s_axi_awvalid => AXI_MAIN_INTERCONNECT_M00_AXI_AWVALID,
      s_axi_bready => AXI_MAIN_INTERCONNECT_M00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_MAIN_INTERCONNECT_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_MAIN_INTERCONNECT_M00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_MAIN_INTERCONNECT_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_MAIN_INTERCONNECT_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_MAIN_INTERCONNECT_M00_AXI_WVALID
    );
IRQ0_INTR_CTRL_IRQ: component zynq_bd_IRQ0_INTR_CTRL_IRQ_0
     port map (
      In0(3 downto 0) => C2C1_axi_c2c_s2m_intr_out(3 downto 0),
      In1(3 downto 0) => C2C1B_axi_c2c_s2m_intr_out(3 downto 0),
      In10(0) => axi_dma_0_mm2s_introut,
      In11(0) => axi_dma_0_s2mm_introut,
      In2(3 downto 0) => C2C2_axi_c2c_s2m_intr_out(3 downto 0),
      In3(3 downto 0) => C2C2B_axi_c2c_s2m_intr_out(3 downto 0),
      In4(0) => SI_iic2intc_irpt,
      In5(0) => CM1_UART_interrupt,
      In6(0) => CM2_UART_interrupt,
      In7(0) => CM1_PB_UART_interrupt,
      In8(0) => CM2_PB_UART_interrupt,
      In9(0) => ESM_UART_interrupt,
      dout(23 downto 0) => IRQ0_INTR_CTRL_IRQ_dout(23 downto 0)
    );
MONITOR: component zynq_bd_MONITOR_0
     port map (
      alarm_out => MONITOR_alarm_out,
      busy_out => NLW_MONITOR_busy_out_UNCONNECTED,
      channel_out(5 downto 0) => NLW_MONITOR_channel_out_UNCONNECTED(5 downto 0),
      eoc_out => NLW_MONITOR_eoc_out_UNCONNECTED,
      eos_out => NLW_MONITOR_eos_out_UNCONNECTED,
      ip2intc_irpt => NLW_MONITOR_ip2intc_irpt_UNCONNECTED,
      ot_out => MONITOR_ot_out,
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(12 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_ARADDR(12 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arready => AXI_MAIN_INTERCONNECT_M06_AXI_ARREADY,
      s_axi_arvalid => AXI_MAIN_INTERCONNECT_M06_AXI_ARVALID,
      s_axi_awaddr(12 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_AWADDR(12 downto 0),
      s_axi_awready => AXI_MAIN_INTERCONNECT_M06_AXI_AWREADY,
      s_axi_awvalid => AXI_MAIN_INTERCONNECT_M06_AXI_AWVALID,
      s_axi_bready => AXI_MAIN_INTERCONNECT_M06_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_MAIN_INTERCONNECT_M06_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_MAIN_INTERCONNECT_M06_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_MAIN_INTERCONNECT_M06_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_MAIN_INTERCONNECT_M06_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M06_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_MAIN_INTERCONNECT_M06_AXI_WVALID,
      vccaux_alarm_out => MONITOR_vccaux_alarm_out,
      vccint_alarm_out => MONITOR_vccint_alarm_out,
      vccpsaux_alarm_out => NLW_MONITOR_vccpsaux_alarm_out_UNCONNECTED,
      vccpsintfp_alarm_out => NLW_MONITOR_vccpsintfp_alarm_out_UNCONNECTED,
      vccpsintlp_alarm_out => NLW_MONITOR_vccpsintlp_alarm_out_UNCONNECTED,
      vn => '0',
      vp => '0'
    );
PL_MEM: component zynq_bd_PL_MEM_0
     port map (
      bram_addr_a(12 downto 0) => PL_MEM_BRAM_PORTA_ADDR(12 downto 0),
      bram_clk_a => PL_MEM_BRAM_PORTA_CLK,
      bram_en_a => PL_MEM_BRAM_PORTA_EN,
      bram_rddata_a(31 downto 0) => PL_MEM_BRAM_PORTA_DOUT(31 downto 0),
      bram_rst_a => PL_MEM_BRAM_PORTA_RST,
      bram_we_a(3 downto 0) => PL_MEM_BRAM_PORTA_WE(3 downto 0),
      bram_wrdata_a(31 downto 0) => PL_MEM_BRAM_PORTA_DIN(31 downto 0),
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(12 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARCACHE(3 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARLEN(7 downto 0),
      s_axi_arlock => AXI_LOCAL_INTERCONNECT_M00_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARPROT(2 downto 0),
      s_axi_arready => AXI_LOCAL_INTERCONNECT_M00_AXI_ARREADY,
      s_axi_arsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_ARSIZE(2 downto 0),
      s_axi_arvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_ARVALID,
      s_axi_awaddr(12 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWLEN(7 downto 0),
      s_axi_awlock => AXI_LOCAL_INTERCONNECT_M00_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWPROT(2 downto 0),
      s_axi_awready => AXI_LOCAL_INTERCONNECT_M00_AXI_AWREADY,
      s_axi_awsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_AWSIZE(2 downto 0),
      s_axi_awvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_AWVALID,
      s_axi_bready => AXI_LOCAL_INTERCONNECT_M00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_RDATA(31 downto 0),
      s_axi_rlast => AXI_LOCAL_INTERCONNECT_M00_AXI_RLAST,
      s_axi_rready => AXI_LOCAL_INTERCONNECT_M00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_WDATA(31 downto 0),
      s_axi_wlast => AXI_LOCAL_INTERCONNECT_M00_AXI_WLAST,
      s_axi_wready => AXI_LOCAL_INTERCONNECT_M00_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_LOCAL_INTERCONNECT_M00_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_LOCAL_INTERCONNECT_M00_AXI_WVALID
    );
PL_MEM_CM: component zynq_bd_PL_MEM_CM_0
     port map (
      bram_addr_a(12 downto 0) => PL_MEM_CM_BRAM_PORTA_ADDR(12 downto 0),
      bram_clk_a => PL_MEM_CM_BRAM_PORTA_CLK,
      bram_en_a => PL_MEM_CM_BRAM_PORTA_EN,
      bram_rddata_a(31 downto 0) => PL_MEM_CM_BRAM_PORTA_DOUT(31 downto 0),
      bram_rst_a => PL_MEM_CM_BRAM_PORTA_RST,
      bram_we_a(3 downto 0) => PL_MEM_CM_BRAM_PORTA_WE(3 downto 0),
      bram_wrdata_a(31 downto 0) => PL_MEM_CM_BRAM_PORTA_DIN(31 downto 0),
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(12 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARADDR(12 downto 0),
      s_axi_arburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARCACHE(3 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARLEN(7 downto 0),
      s_axi_arlock => AXI_LOCAL_INTERCONNECT_M01_AXI_ARLOCK,
      s_axi_arprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARPROT(2 downto 0),
      s_axi_arready => AXI_LOCAL_INTERCONNECT_M01_AXI_ARREADY,
      s_axi_arsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_ARSIZE(2 downto 0),
      s_axi_arvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_ARVALID,
      s_axi_awaddr(12 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWADDR(12 downto 0),
      s_axi_awburst(1 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWLEN(7 downto 0),
      s_axi_awlock => AXI_LOCAL_INTERCONNECT_M01_AXI_AWLOCK,
      s_axi_awprot(2 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWPROT(2 downto 0),
      s_axi_awready => AXI_LOCAL_INTERCONNECT_M01_AXI_AWREADY,
      s_axi_awsize(2 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_AWSIZE(2 downto 0),
      s_axi_awvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_AWVALID,
      s_axi_bready => AXI_LOCAL_INTERCONNECT_M01_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_RDATA(31 downto 0),
      s_axi_rlast => AXI_LOCAL_INTERCONNECT_M01_AXI_RLAST,
      s_axi_rready => AXI_LOCAL_INTERCONNECT_M01_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_WDATA(31 downto 0),
      s_axi_wlast => AXI_LOCAL_INTERCONNECT_M01_AXI_WLAST,
      s_axi_wready => AXI_LOCAL_INTERCONNECT_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_LOCAL_INTERCONNECT_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_LOCAL_INTERCONNECT_M01_AXI_WVALID
    );
PL_MEM_CM_RAM: component zynq_bd_PL_MEM_CM_RAM_0
     port map (
      addra(31 downto 13) => B"0000000000000000000",
      addra(12 downto 0) => PL_MEM_CM_BRAM_PORTA_ADDR(12 downto 0),
      addrb(31 downto 0) => PL_MEM_CM_RAM_PORTB_1_ADDR(31 downto 0),
      clka => PL_MEM_CM_BRAM_PORTA_CLK,
      clkb => PL_MEM_CM_RAM_PORTB_1_CLK,
      dina(31 downto 0) => PL_MEM_CM_BRAM_PORTA_DIN(31 downto 0),
      dinb(31 downto 0) => PL_MEM_CM_RAM_PORTB_1_DIN(31 downto 0),
      douta(31 downto 0) => PL_MEM_CM_BRAM_PORTA_DOUT(31 downto 0),
      doutb(31 downto 0) => PL_MEM_CM_RAM_PORTB_1_DOUT(31 downto 0),
      ena => PL_MEM_CM_BRAM_PORTA_EN,
      enb => PL_MEM_CM_RAM_PORTB_1_EN,
      rsta => PL_MEM_CM_BRAM_PORTA_RST,
      rsta_busy => NLW_PL_MEM_CM_RAM_rsta_busy_UNCONNECTED,
      rstb => PL_MEM_CM_RAM_PORTB_1_RST,
      rstb_busy => NLW_PL_MEM_CM_RAM_rstb_busy_UNCONNECTED,
      wea(3 downto 0) => PL_MEM_CM_BRAM_PORTA_WE(3 downto 0),
      web(3 downto 0) => PL_MEM_CM_RAM_PORTB_1_WE(3 downto 0)
    );
PL_MEM_RAM: component zynq_bd_PL_MEM_RAM_0
     port map (
      addra(31 downto 13) => B"0000000000000000000",
      addra(12 downto 0) => PL_MEM_BRAM_PORTA_ADDR(12 downto 0),
      addrb(31 downto 0) => PL_MEM_RAM_PORTB_1_ADDR(31 downto 0),
      clka => PL_MEM_BRAM_PORTA_CLK,
      clkb => PL_MEM_RAM_PORTB_1_CLK,
      dina(31 downto 0) => PL_MEM_BRAM_PORTA_DIN(31 downto 0),
      dinb(31 downto 0) => PL_MEM_RAM_PORTB_1_DIN(31 downto 0),
      douta(31 downto 0) => PL_MEM_BRAM_PORTA_DOUT(31 downto 0),
      doutb(31 downto 0) => PL_MEM_RAM_PORTB_1_DOUT(31 downto 0),
      ena => PL_MEM_BRAM_PORTA_EN,
      enb => PL_MEM_RAM_PORTB_1_EN,
      rsta => PL_MEM_BRAM_PORTA_RST,
      rsta_busy => NLW_PL_MEM_RAM_rsta_busy_UNCONNECTED,
      rstb => PL_MEM_RAM_PORTB_1_RST,
      rstb_busy => NLW_PL_MEM_RAM_rstb_busy_UNCONNECTED,
      wea(3 downto 0) => PL_MEM_BRAM_PORTA_WE(3 downto 0),
      web(3 downto 0) => PL_MEM_RAM_PORTB_1_WE(3 downto 0)
    );
SI: component zynq_bd_SI_0
     port map (
      gpo(0) => NLW_SI_gpo_UNCONNECTED(0),
      iic2intc_irpt => SI_iic2intc_irpt,
      s_axi_aclk => ZynqMPSoC_pl_clk1,
      s_axi_araddr(8 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_ARADDR(8 downto 0),
      s_axi_aresetn => sys_resetter_primary_peripheral_aresetn(0),
      s_axi_arready => AXI_MAIN_INTERCONNECT_M07_AXI_ARREADY,
      s_axi_arvalid => AXI_MAIN_INTERCONNECT_M07_AXI_ARVALID,
      s_axi_awaddr(8 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_AWADDR(8 downto 0),
      s_axi_awready => AXI_MAIN_INTERCONNECT_M07_AXI_AWREADY,
      s_axi_awvalid => AXI_MAIN_INTERCONNECT_M07_AXI_AWVALID,
      s_axi_bready => AXI_MAIN_INTERCONNECT_M07_AXI_BREADY,
      s_axi_bresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_BRESP(1 downto 0),
      s_axi_bvalid => AXI_MAIN_INTERCONNECT_M07_AXI_BVALID,
      s_axi_rdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_RDATA(31 downto 0),
      s_axi_rready => AXI_MAIN_INTERCONNECT_M07_AXI_RREADY,
      s_axi_rresp(1 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_RRESP(1 downto 0),
      s_axi_rvalid => AXI_MAIN_INTERCONNECT_M07_AXI_RVALID,
      s_axi_wdata(31 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_WDATA(31 downto 0),
      s_axi_wready => AXI_MAIN_INTERCONNECT_M07_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => AXI_MAIN_INTERCONNECT_M07_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => AXI_MAIN_INTERCONNECT_M07_AXI_WVALID,
      scl_i => SI_scl_i_1,
      scl_o => SI_scl_o1,
      scl_t => SI_scl_t1,
      sda_i => SI_sda_i_1,
      sda_o => SI_sda_o1,
      sda_t => SI_sda_t1
    );
SYS_RESET: component zynq_bd_SYS_RESET_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => SYS_RESET_bus_struct_reset(0),
      dcm_locked => '1',
      ext_reset_in => ZynqMPSoC_pl_resetn0,
      interconnect_aresetn(0) => SYS_RESET_interconnect_aresetn(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_SYS_RESET_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => SYS_RESET_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_SYS_RESET_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => ZynqMPSoC_pl_clk1
    );
sys_reset_bus_rst_n_RnM: component zynq_bd_SYS_RESET_BUS_RST_N_0
     port map (
      Op1(0) => SYS_RESET_bus_struct_reset(0),
      Res(0) => SYS_RESET_BUS_RST_N_Res(0)
    );
ZynqMPSoC: component zynq_bd_ZynqMPSoC_0
     port map (
      emio_enet0_enet_tsu_timer_cnt(93 downto 0) => NLW_ZynqMPSoC_emio_enet0_enet_tsu_timer_cnt_UNCONNECTED(93 downto 0),
      maxigp0_araddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARADDR(39 downto 0),
      maxigp0_arburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARBURST(1 downto 0),
      maxigp0_arcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARCACHE(3 downto 0),
      maxigp0_arid(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARID(15 downto 0),
      maxigp0_arlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARLEN(7 downto 0),
      maxigp0_arlock => ZynqMPSoC_M_AXI_HPM0_FPD_ARLOCK,
      maxigp0_arprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARPROT(2 downto 0),
      maxigp0_arqos(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARQOS(3 downto 0),
      maxigp0_arready => ZynqMPSoC_M_AXI_HPM0_FPD_ARREADY,
      maxigp0_arsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARSIZE(2 downto 0),
      maxigp0_aruser(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_ARUSER(15 downto 0),
      maxigp0_arvalid => ZynqMPSoC_M_AXI_HPM0_FPD_ARVALID,
      maxigp0_awaddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWADDR(39 downto 0),
      maxigp0_awburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWBURST(1 downto 0),
      maxigp0_awcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWCACHE(3 downto 0),
      maxigp0_awid(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWID(15 downto 0),
      maxigp0_awlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWLEN(7 downto 0),
      maxigp0_awlock => ZynqMPSoC_M_AXI_HPM0_FPD_AWLOCK,
      maxigp0_awprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWPROT(2 downto 0),
      maxigp0_awqos(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWQOS(3 downto 0),
      maxigp0_awready => ZynqMPSoC_M_AXI_HPM0_FPD_AWREADY,
      maxigp0_awsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWSIZE(2 downto 0),
      maxigp0_awuser(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_AWUSER(15 downto 0),
      maxigp0_awvalid => ZynqMPSoC_M_AXI_HPM0_FPD_AWVALID,
      maxigp0_bid(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_BID(15 downto 0),
      maxigp0_bready => ZynqMPSoC_M_AXI_HPM0_FPD_BREADY,
      maxigp0_bresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_BRESP(1 downto 0),
      maxigp0_bvalid => ZynqMPSoC_M_AXI_HPM0_FPD_BVALID,
      maxigp0_rdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_RDATA(31 downto 0),
      maxigp0_rid(15 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_RID(15 downto 0),
      maxigp0_rlast => ZynqMPSoC_M_AXI_HPM0_FPD_RLAST,
      maxigp0_rready => ZynqMPSoC_M_AXI_HPM0_FPD_RREADY,
      maxigp0_rresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_RRESP(1 downto 0),
      maxigp0_rvalid => ZynqMPSoC_M_AXI_HPM0_FPD_RVALID,
      maxigp0_wdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_WDATA(31 downto 0),
      maxigp0_wlast => ZynqMPSoC_M_AXI_HPM0_FPD_WLAST,
      maxigp0_wready => ZynqMPSoC_M_AXI_HPM0_FPD_WREADY,
      maxigp0_wstrb(3 downto 0) => ZynqMPSoC_M_AXI_HPM0_FPD_WSTRB(3 downto 0),
      maxigp0_wvalid => ZynqMPSoC_M_AXI_HPM0_FPD_WVALID,
      maxigp1_araddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARADDR(39 downto 0),
      maxigp1_arburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARBURST(1 downto 0),
      maxigp1_arcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARCACHE(3 downto 0),
      maxigp1_arid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARID(15 downto 0),
      maxigp1_arlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARLEN(7 downto 0),
      maxigp1_arlock => ZynqMPSoC_M_AXI_HPM1_FPD_ARLOCK,
      maxigp1_arprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARPROT(2 downto 0),
      maxigp1_arqos(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARQOS(3 downto 0),
      maxigp1_arready => ZynqMPSoC_M_AXI_HPM1_FPD_ARREADY,
      maxigp1_arsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARSIZE(2 downto 0),
      maxigp1_aruser(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_ARUSER(15 downto 0),
      maxigp1_arvalid => ZynqMPSoC_M_AXI_HPM1_FPD_ARVALID,
      maxigp1_awaddr(39 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWADDR(39 downto 0),
      maxigp1_awburst(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWBURST(1 downto 0),
      maxigp1_awcache(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWCACHE(3 downto 0),
      maxigp1_awid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWID(15 downto 0),
      maxigp1_awlen(7 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWLEN(7 downto 0),
      maxigp1_awlock => ZynqMPSoC_M_AXI_HPM1_FPD_AWLOCK,
      maxigp1_awprot(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWPROT(2 downto 0),
      maxigp1_awqos(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWQOS(3 downto 0),
      maxigp1_awready => ZynqMPSoC_M_AXI_HPM1_FPD_AWREADY,
      maxigp1_awsize(2 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWSIZE(2 downto 0),
      maxigp1_awuser(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_AWUSER(15 downto 0),
      maxigp1_awvalid => ZynqMPSoC_M_AXI_HPM1_FPD_AWVALID,
      maxigp1_bid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_BID(15 downto 0),
      maxigp1_bready => ZynqMPSoC_M_AXI_HPM1_FPD_BREADY,
      maxigp1_bresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_BRESP(1 downto 0),
      maxigp1_bvalid => ZynqMPSoC_M_AXI_HPM1_FPD_BVALID,
      maxigp1_rdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_RDATA(31 downto 0),
      maxigp1_rid(15 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_RID(15 downto 0),
      maxigp1_rlast => ZynqMPSoC_M_AXI_HPM1_FPD_RLAST,
      maxigp1_rready => ZynqMPSoC_M_AXI_HPM1_FPD_RREADY,
      maxigp1_rresp(1 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_RRESP(1 downto 0),
      maxigp1_rvalid => ZynqMPSoC_M_AXI_HPM1_FPD_RVALID,
      maxigp1_wdata(31 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_WDATA(31 downto 0),
      maxigp1_wlast => ZynqMPSoC_M_AXI_HPM1_FPD_WLAST,
      maxigp1_wready => ZynqMPSoC_M_AXI_HPM1_FPD_WREADY,
      maxigp1_wstrb(3 downto 0) => ZynqMPSoC_M_AXI_HPM1_FPD_WSTRB(3 downto 0),
      maxigp1_wvalid => ZynqMPSoC_M_AXI_HPM1_FPD_WVALID,
      maxihpm0_fpd_aclk => ZynqMPSoC_pl_clk1,
      maxihpm1_fpd_aclk => ZynqMPSoC_pl_clk1,
      pl_clk0 => NLW_ZynqMPSoC_pl_clk0_UNCONNECTED,
      pl_clk1 => ZynqMPSoC_pl_clk1,
      pl_ps_irq0(0) => \^irq0_intr_ctrl_irq\,
      pl_resetn0 => ZynqMPSoC_pl_resetn0,
      saxigp3_araddr(48 downto 0) => axi_interconnect_0_M00_AXI_ARADDR(48 downto 0),
      saxigp3_arburst(1 downto 0) => axi_interconnect_0_M00_AXI_ARBURST(1 downto 0),
      saxigp3_arcache(3 downto 0) => axi_interconnect_0_M00_AXI_ARCACHE(3 downto 0),
      saxigp3_arid(5 downto 2) => B"0000",
      saxigp3_arid(1 downto 0) => axi_interconnect_0_M00_AXI_ARID(1 downto 0),
      saxigp3_arlen(7 downto 0) => axi_interconnect_0_M00_AXI_ARLEN(7 downto 0),
      saxigp3_arlock => axi_interconnect_0_M00_AXI_ARLOCK(0),
      saxigp3_arprot(2 downto 0) => axi_interconnect_0_M00_AXI_ARPROT(2 downto 0),
      saxigp3_arqos(3 downto 0) => axi_interconnect_0_M00_AXI_ARQOS(3 downto 0),
      saxigp3_arready => axi_interconnect_0_M00_AXI_ARREADY,
      saxigp3_arsize(2 downto 0) => axi_interconnect_0_M00_AXI_ARSIZE(2 downto 0),
      saxigp3_aruser => '0',
      saxigp3_arvalid => axi_interconnect_0_M00_AXI_ARVALID(0),
      saxigp3_awaddr(48 downto 0) => axi_interconnect_0_M00_AXI_AWADDR(48 downto 0),
      saxigp3_awburst(1 downto 0) => axi_interconnect_0_M00_AXI_AWBURST(1 downto 0),
      saxigp3_awcache(3 downto 0) => axi_interconnect_0_M00_AXI_AWCACHE(3 downto 0),
      saxigp3_awid(5 downto 2) => B"0000",
      saxigp3_awid(1 downto 0) => axi_interconnect_0_M00_AXI_AWID(1 downto 0),
      saxigp3_awlen(7 downto 0) => axi_interconnect_0_M00_AXI_AWLEN(7 downto 0),
      saxigp3_awlock => axi_interconnect_0_M00_AXI_AWLOCK(0),
      saxigp3_awprot(2 downto 0) => axi_interconnect_0_M00_AXI_AWPROT(2 downto 0),
      saxigp3_awqos(3 downto 0) => axi_interconnect_0_M00_AXI_AWQOS(3 downto 0),
      saxigp3_awready => axi_interconnect_0_M00_AXI_AWREADY,
      saxigp3_awsize(2 downto 0) => axi_interconnect_0_M00_AXI_AWSIZE(2 downto 0),
      saxigp3_awuser => '0',
      saxigp3_awvalid => axi_interconnect_0_M00_AXI_AWVALID(0),
      saxigp3_bid(5 downto 0) => axi_interconnect_0_M00_AXI_BID(5 downto 0),
      saxigp3_bready => axi_interconnect_0_M00_AXI_BREADY(0),
      saxigp3_bresp(1 downto 0) => axi_interconnect_0_M00_AXI_BRESP(1 downto 0),
      saxigp3_bvalid => axi_interconnect_0_M00_AXI_BVALID,
      saxigp3_rdata(127 downto 0) => axi_interconnect_0_M00_AXI_RDATA(127 downto 0),
      saxigp3_rid(5 downto 0) => axi_interconnect_0_M00_AXI_RID(5 downto 0),
      saxigp3_rlast => axi_interconnect_0_M00_AXI_RLAST,
      saxigp3_rready => axi_interconnect_0_M00_AXI_RREADY(0),
      saxigp3_rresp(1 downto 0) => axi_interconnect_0_M00_AXI_RRESP(1 downto 0),
      saxigp3_rvalid => axi_interconnect_0_M00_AXI_RVALID,
      saxigp3_wdata(127 downto 0) => axi_interconnect_0_M00_AXI_WDATA(127 downto 0),
      saxigp3_wlast => axi_interconnect_0_M00_AXI_WLAST(0),
      saxigp3_wready => axi_interconnect_0_M00_AXI_WREADY,
      saxigp3_wstrb(15 downto 0) => axi_interconnect_0_M00_AXI_WSTRB(15 downto 0),
      saxigp3_wvalid => axi_interconnect_0_M00_AXI_WVALID(0),
      saxihp1_fpd_aclk => ZynqMPSoC_pl_clk1
    );
sys_resetter_c2c: component zynq_bd_sys_resetter_c2c_0
     port map (
      aux_reset_in => c2c_interconnect_reset_1,
      bus_struct_reset(0) => sys_resetter_c2c_bus_struct_reset(0),
      dcm_locked => '1',
      ext_reset_in => ZynqMPSoC_pl_resetn0,
      interconnect_aresetn(0) => sys_resetter_c2c_interconnect_aresetn(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_sys_resetter_c2c_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => sys_resetter_c2c_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_sys_resetter_c2c_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => ZynqMPSoC_pl_clk1
    );
sys_resetter_c2c_bus_rst_n_RnM: component zynq_bd_sys_resetter_c2c_BUS_RST_N_0
     port map (
      Op1(0) => sys_resetter_c2c_bus_struct_reset(0),
      Res(0) => sys_resetter_c2c_BUS_RST_N_Res(0)
    );
sys_resetter_primary: component zynq_bd_sys_resetter_primary_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => sys_resetter_primary_bus_struct_reset(0),
      dcm_locked => '1',
      ext_reset_in => ZynqMPSoC_pl_resetn0,
      interconnect_aresetn(0) => sys_resetter_primary_interconnect_aresetn(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_sys_resetter_primary_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => sys_resetter_primary_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_sys_resetter_primary_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => ZynqMPSoC_pl_clk1
    );
sys_resetter_primary_bus_rst_n_RnM: component zynq_bd_sys_resetter_primary_BUS_RST_N_0
     port map (
      Op1(0) => sys_resetter_primary_bus_struct_reset(0),
      Res(0) => sys_resetter_primary_BUS_RST_N_Res(0)
    );
end STRUCTURE;
