<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.737</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.737</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.737</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.263</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.263</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.263</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.263</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>64</BRAM>
      <CLB>0</CLB>
      <DSP>4</DSP>
      <FF>1037</FF>
      <LATCH>0</LATCH>
      <LUT>1374</LUT>
      <SRL>6</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>624</BRAM>
      <CLB>0</CLB>
      <DSP>1728</DSP>
      <FF>460800</FF>
      <LUT>230400</LUT>
      <URAM>96</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="corr_accel" DISPNAME="inst" RTLNAME="corr_accel">
      <SubModules count="36">control_s_axi_U grp_compute_fu_291 grp_recv_data_burst_fu_221 grp_send_data_burst_fu_300 reg_file_10_U reg_file_11_U reg_file_12_U reg_file_13_U reg_file_14_U reg_file_15_U reg_file_16_U reg_file_17_U reg_file_18_U reg_file_19_U reg_file_1_U reg_file_20_U reg_file_21_U reg_file_22_U reg_file_23_U reg_file_24_U reg_file_25_U reg_file_26_U reg_file_27_U reg_file_28_U reg_file_29_U reg_file_2_U reg_file_30_U reg_file_31_U reg_file_3_U reg_file_4_U reg_file_5_U reg_file_6_U reg_file_7_U reg_file_8_U reg_file_9_U reg_file_U</SubModules>
      <Resources BRAM="64" DSP="4" FF="1037" LUT="1374"/>
      <LocalResources FF="139"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="corr_accel_control_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="corr_accel_control_s_axi">
      <Resources FF="183" LUT="69"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291" DEPTH="1" TYPE="function" MODULENAME="compute" DISPNAME="grp_compute_fu_291" RTLNAME="corr_accel_compute">
      <SubModules count="6">grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42 grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_50 grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62 grp_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6_fu_72 hadd_16ns_16ns_16_2_full_dsp_1_U54 hadd_16ns_16ns_16_2_full_dsp_1_U55</SubModules>
      <Resources DSP="4" FF="469" LUT="851"/>
      <LocalResources FF="28" LUT="3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42" DEPTH="2" TYPE="function" MODULENAME="compute_Pipeline_VITIS_LOOP_134_1" DISPNAME="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42" RTLNAME="corr_accel_compute_Pipeline_VITIS_LOOP_134_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="7" LUT="12"/>
      <LocalResources FF="5"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="corr_accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_50" DEPTH="2" TYPE="function" MODULENAME="compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3" DISPNAME="grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_50" RTLNAME="corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="39" LUT="48"/>
      <LocalResources FF="37" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_50/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="corr_accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="41"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62" DEPTH="2" TYPE="function" MODULENAME="compute_Pipeline_VITIS_LOOP_150_4" DISPNAME="grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62" RTLNAME="corr_accel_compute_Pipeline_VITIS_LOOP_150_4">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U hdiv_16ns_16ns_16_5_no_dsp_1_U42 hdiv_16ns_16ns_16_5_no_dsp_1_U43</SubModules>
      <Resources FF="240" LUT="491"/>
      <LocalResources FF="22" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="corr_accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="10"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62/hdiv_16ns_16ns_16_5_no_dsp_1_U42" BINDMODULE="corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="hdiv_16ns_16ns_16_5_no_dsp_1" DISPNAME="hdiv_16ns_16ns_16_5_no_dsp_1_U42" RTLNAME="corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1">
      <Resources FF="116" LUT="233"/>
      <LocalResources FF="32"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hdiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_150_4" OPTYPE="hdiv" PRAGMA="" RTLNAME="hdiv_16ns_16ns_16_5_no_dsp_1_U42" SOURCE="center-max-throughput/src/correlation.cpp:154" URAM="0" VARIABLE="div"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62/hdiv_16ns_16ns_16_5_no_dsp_1_U43" BINDMODULE="corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1" DEPTH="3" TYPE="resource" MODULENAME="hdiv_16ns_16ns_16_5_no_dsp_1" DISPNAME="hdiv_16ns_16ns_16_5_no_dsp_1_U43" RTLNAME="corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1">
      <Resources FF="100" LUT="233"/>
      <LocalResources FF="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hdiv" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_150_4" OPTYPE="hdiv" PRAGMA="" RTLNAME="hdiv_16ns_16ns_16_5_no_dsp_1_U43" SOURCE="center-max-throughput/src/correlation.cpp:154" URAM="0" VARIABLE="div_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6_fu_72" DEPTH="2" TYPE="function" MODULENAME="compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6" DISPNAME="grp_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6_fu_72" RTLNAME="corr_accel_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="91" LUT="61"/>
      <LocalResources FF="89" LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6_fu_72/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="corr_accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U54" BINDMODULE="corr_accel_hadd_16ns_16ns_16_2_full_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="hadd_16ns_16ns_16_2_full_dsp_1" DISPNAME="hadd_16ns_16ns_16_2_full_dsp_1_U54" RTLNAME="corr_accel_hadd_16ns_16ns_16_2_full_dsp_1">
      <Resources DSP="2" FF="32" LUT="118"/>
      <LocalResources FF="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U55" BINDMODULE="corr_accel_hadd_16ns_16ns_16_2_full_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="hadd_16ns_16ns_16_2_full_dsp_1" DISPNAME="hadd_16ns_16ns_16_2_full_dsp_1_U55" RTLNAME="corr_accel_hadd_16ns_16ns_16_2_full_dsp_1">
      <Resources DSP="2" FF="32" LUT="118"/>
      <LocalResources FF="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_recv_data_burst_fu_221" DEPTH="1" TYPE="function" MODULENAME="recv_data_burst" DISPNAME="grp_recv_data_burst_fu_221" RTLNAME="corr_accel_recv_data_burst">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="105" LUT="60"/>
      <LocalResources FF="103" LUT="50"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_recv_data_burst_fu_221/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="corr_accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="10"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_send_data_burst_fu_300" DEPTH="1" TYPE="function" MODULENAME="send_data_burst" DISPNAME="grp_send_data_burst_fu_300" RTLNAME="corr_accel_send_data_burst">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="141" LUT="361"/>
      <LocalResources FF="139" LUT="356"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_send_data_burst_fu_300/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="corr_accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_10_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_10_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_10_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_10"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_11_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_11_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_11_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_11"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_12_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_12_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_12_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_12"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_13_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_13_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_13_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_13"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_14_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_14_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_14_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_14"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_15_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_15_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_15_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_15"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_16_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_16_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_16_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_16"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_17_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_17_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_17_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_17"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_18_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_18_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_18_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_18"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_19_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_19_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_19_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_19"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_1_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_1_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_1_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_1"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_20_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_20_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_20_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_20"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_21_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_21_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_21_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_21"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_22_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_22_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_22_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_22"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_23_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_23_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_23_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_23"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_24_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_24_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_24_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_24"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_25_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_25_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_25_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_25"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_26_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_26_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_26_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_26"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_27_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_27_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_27_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_27"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_28_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_28_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_28_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_28"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_29_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_29_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_29_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_29"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_2_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_2_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_2_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_2"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_30_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_30_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_30_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_30"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_31_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_31_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_31_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_31"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_3_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_3_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_3_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_3"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_4_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_4_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_4_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_4"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_5_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_5_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_5_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_5"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_6_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_6_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_6_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_6"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_7_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_7_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_7_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_7"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_8_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_8_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_8_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_8"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_9_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_9_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2" LUT="8"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_9_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file_9"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2" LUT="1"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_U" SOURCE="center-max-throughput/src/correlation.cpp:183" URAM="0" VARIABLE="reg_file"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="6.443" DATAPATH_LOGIC_DELAY="4.147" DATAPATH_NET_DELAY="2.296" ENDPOINT_PIN="reg_file_4_U/ram_reg_bram_0/DINBDIN[14]" LOGIC_LEVELS="21" MAX_FANOUT="13" SLACK="3.263" STARTPOINT_PIN="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U54/din1_buf1_reg[1]/C">
      <CELL NAME="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U54/din1_buf1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="49"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[14]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U54/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_26" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="916"/>
      <CELL NAME="reg_file_4_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.443" DATAPATH_LOGIC_DELAY="4.147" DATAPATH_NET_DELAY="2.296" ENDPOINT_PIN="reg_file_5_U/ram_reg_bram_0/DINBDIN[14]" LOGIC_LEVELS="21" MAX_FANOUT="13" SLACK="3.263" STARTPOINT_PIN="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U55/din1_buf1_reg[1]/C">
      <CELL NAME="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U55/din1_buf1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="49"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[14]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U55/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_2__0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="935"/>
      <CELL NAME="reg_file_5_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.443" DATAPATH_LOGIC_DELAY="4.147" DATAPATH_NET_DELAY="2.296" ENDPOINT_PIN="reg_file_8_U/ram_reg_bram_0/DINBDIN[14]" LOGIC_LEVELS="21" MAX_FANOUT="13" SLACK="3.263" STARTPOINT_PIN="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U54/din1_buf1_reg[1]/C">
      <CELL NAME="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U54/din1_buf1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="49"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[14]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62/hdiv_16ns_16ns_16_5_no_dsp_1_U42/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/ram_reg_bram_0_i_30__0" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="992"/>
      <CELL NAME="reg_file_8_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.443" DATAPATH_LOGIC_DELAY="4.147" DATAPATH_NET_DELAY="2.296" ENDPOINT_PIN="reg_file_9_U/ram_reg_bram_0/DINBDIN[14]" LOGIC_LEVELS="21" MAX_FANOUT="13" SLACK="3.263" STARTPOINT_PIN="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U55/din1_buf1_reg[1]/C">
      <CELL NAME="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U55/din1_buf1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="49"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/gen_lut_pairs[2].lutpairmode1.lutXo6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/LSBaddmode1.lut0o6_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/LSBaddmode1.lut0o6/LUT5" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_lut_pairs[1].lutpairmode1.lutXo6/LUT6" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NOT_LOW_LATENCY_NORM_DIST.STRUCT_ADD/gen_carry4s[0].gen_carry4.y0.mcy00_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/OP/m_axis_result_tdata[14]_INST_0" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="grp_compute_fu_291/grp_compute_Pipeline_VITIS_LOOP_150_4_fu_62/hdiv_16ns_16ns_16_5_no_dsp_1_U43/corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u/ram_reg_bram_0_i_18" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1011"/>
      <CELL NAME="reg_file_9_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="6.418" DATAPATH_LOGIC_DELAY="4.657" DATAPATH_NET_DELAY="1.761" ENDPOINT_PIN="reg_file_4_U/ram_reg_bram_0/DINBDIN[9]" LOGIC_LEVELS="20" MAX_FANOUT="13" SLACK="3.314" STARTPOINT_PIN="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U54/din1_buf1_reg[1]/C">
      <CELL NAME="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U54/din1_buf1_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="49"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_PREADD_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DIST_ENC[0].i_det_lut1" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/DET_GEN[0].CARRY_MUX_CARRY4_CARRY8" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_5" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="1"/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_ALU_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" LINE_NUMBER=""/>
      <CELL NAME="i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/mant_op_inferred_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="1"/>
      <CELL NAME="grp_compute_fu_291/hadd_16ns_16ns_16_2_full_dsp_1_U54/corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u/ram_reg_bram_0_i_31" PRIMITIVE_TYPE="CLB.LUT.LUT3" LINE_NUMBER="916"/>
      <CELL NAME="reg_file_4_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/corr_accel_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/corr_accel_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/corr_accel_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/corr_accel_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/corr_accel_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/corr_accel_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sat Nov 19 16:02:59 MST 2022"/>
    <item NAME="Version" VALUE="2022.2 (Build 3670227 on Oct 13 2022)"/>
    <item NAME="Project" VALUE="center-max-throughput"/>
    <item NAME="Solution" VALUE="zcu104 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu7ev-ffvc1156-2-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

