Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jan 10 11:54:07 2026
| Host         : LAPTOP-JOE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            6 |
| No           | No                    | Yes                    |              25 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------+-----------------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------+-----------------------------+------------------+----------------+
|  clk_BUFG            | BTNL_IBUF                   | mips/dp/pcreg/q_reg[5]_4[0] |                1 |              1 |
|  clk_BUFG            |                             | BTNC_IBUF                   |                3 |              5 |
|  clk_BUFG            | BTNR_IBUF                   | BTNC_IBUF                   |                6 |             17 |
|  CLK100MHZ_IBUF_BUFG |                             | BTNC_IBUF                   |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG |                             |                             |                6 |             21 |
|  clk_BUFG            | mips/dp/pcreg/q_reg[5]_5[0] | BTNC_IBUF                   |               13 |             28 |
|  clk_BUFG            | mips/dp/pcreg/mWrite        |                             |                8 |             32 |
|  clk_BUFG            | mips/dp/pcreg/we3           |                             |               12 |             96 |
+----------------------+-----------------------------+-----------------------------+------------------+----------------+


