[connectivity]
sp=blur3_1_opt_d32_accel_1.blur3_1_update_0_sm18_027_sm38_050_write_pipe0:DDR[0]
sp=blur3_1_opt_d32_accel_1.input_update_0_sm16_023_sm42_044_read_pipe0:DDR[1]
