// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state4 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [319:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [63:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_read;
reg out_V_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln150_reg_3060;
reg    out_V_V_blk_n;
reg   [0:0] icmp_ln197_reg_3064;
reg   [31:0] i_0_reg_338;
wire   [31:0] add_ln147_fu_366_p2;
reg   [31:0] add_ln147_reg_3046;
reg    ap_block_state1;
wire   [0:0] icmp_ln147_fu_377_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] i_fu_382_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln150_fu_391_p2;
wire   [0:0] icmp_ln197_fu_958_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg   [15:0] accu_1_V_2_fu_58;
wire   [15:0] accu_1_V_3_fu_944_p3;
reg   [15:0] accu_2_V_2_fu_62;
wire   [15:0] accu_2_V_3_fu_936_p3;
reg   [15:0] accu_3_V_2_fu_66;
wire   [15:0] accu_3_V_3_fu_928_p3;
reg   [15:0] accu_4_V_2_fu_70;
wire   [15:0] accu_4_V_3_fu_920_p3;
reg   [15:0] accu_5_V_2_fu_74;
wire   [15:0] accu_5_V_3_fu_912_p3;
reg   [15:0] accu_6_V_2_fu_78;
wire   [15:0] accu_6_V_3_fu_904_p3;
reg   [15:0] accu_7_V_2_fu_82;
wire   [15:0] accu_7_V_3_fu_896_p3;
reg   [31:0] sf_1_fu_86;
wire   [31:0] sf_fu_952_p2;
reg   [31:0] nf_0_fu_90;
wire   [31:0] select_ln212_fu_2360_p3;
reg   [15:0] neust_V_1_0_0177_fu_94;
wire   [15:0] neust_V_1_0_1_fu_1020_p10;
reg   [15:0] neust_V_2_0_0178_fu_98;
wire   [15:0] neust_V_2_0_1_fu_1212_p10;
reg   [15:0] neust_V_3_0_0179_fu_102;
wire   [15:0] neust_V_3_0_1_fu_1404_p10;
reg   [15:0] neust_V_4_0_0180_fu_106;
wire   [15:0] neust_V_4_0_1_fu_1596_p10;
reg   [15:0] neust_V_5_0_0181_fu_110;
wire   [15:0] neust_V_5_0_1_fu_1788_p10;
reg   [15:0] neust_V_6_0_0182_fu_114;
wire   [15:0] neust_V_6_0_1_fu_1980_p10;
reg   [15:0] neust_V_7_0_0183_fu_118;
wire   [15:0] neust_V_7_0_1_fu_2172_p10;
reg   [15:0] neust_V_9_0_0185_fu_122;
wire   [15:0] neust_V_9_0_1_fu_1042_p10;
reg   [15:0] neust_V_10_0_0186_fu_126;
wire   [15:0] neust_V_10_0_1_fu_1234_p10;
reg   [15:0] neust_V_11_0_0187_fu_130;
wire   [15:0] neust_V_11_0_1_fu_1426_p10;
reg   [15:0] neust_V_12_0_0188_fu_134;
wire   [15:0] neust_V_12_0_1_fu_1618_p10;
reg   [15:0] neust_V_13_0_0189_fu_138;
wire   [15:0] neust_V_13_0_1_fu_1810_p10;
reg   [15:0] neust_V_14_0_0190_fu_142;
wire   [15:0] neust_V_14_0_1_fu_2002_p10;
reg   [15:0] neust_V_15_0_0191_fu_146;
wire   [15:0] neust_V_15_0_1_fu_2194_p10;
reg   [15:0] neust_V_17_0_0193_fu_150;
wire   [15:0] neust_V_17_0_1_fu_1064_p10;
reg   [15:0] neust_V_18_0_0194_fu_154;
wire   [15:0] neust_V_18_0_1_fu_1256_p10;
reg   [15:0] neust_V_19_0_0195_fu_158;
wire   [15:0] neust_V_19_0_1_fu_1448_p10;
reg   [15:0] neust_V_20_0_0196_fu_162;
wire   [15:0] neust_V_20_0_1_fu_1640_p10;
reg   [15:0] neust_V_21_0_0197_fu_166;
wire   [15:0] neust_V_21_0_1_fu_1832_p10;
reg   [15:0] neust_V_22_0_0198_fu_170;
wire   [15:0] neust_V_22_0_1_fu_2024_p10;
reg   [15:0] neust_V_23_0_0199_fu_174;
wire   [15:0] neust_V_23_0_1_fu_2216_p10;
reg   [15:0] neust_V_25_0_0201_fu_178;
wire   [15:0] neust_V_25_0_1_fu_1086_p10;
reg   [15:0] neust_V_26_0_0202_fu_182;
wire   [15:0] neust_V_26_0_1_fu_1278_p10;
reg   [15:0] neust_V_27_0_0203_fu_186;
wire   [15:0] neust_V_27_0_1_fu_1470_p10;
reg   [15:0] neust_V_28_0_0204_fu_190;
wire   [15:0] neust_V_28_0_1_fu_1662_p10;
reg   [15:0] neust_V_29_0_0205_fu_194;
wire   [15:0] neust_V_29_0_1_fu_1854_p10;
reg   [15:0] neust_V_30_0_0206_fu_198;
wire   [15:0] neust_V_30_0_1_fu_2046_p10;
reg   [15:0] neust_V_31_0_0207_fu_202;
wire   [15:0] neust_V_31_0_1_fu_2238_p10;
reg   [15:0] neust_V_33_0_0209_fu_206;
wire   [15:0] neust_V_33_0_1_fu_1108_p10;
reg   [15:0] neust_V_34_0_0210_fu_210;
wire   [15:0] neust_V_34_0_1_fu_1300_p10;
reg   [15:0] neust_V_35_0_0211_fu_214;
wire   [15:0] neust_V_35_0_1_fu_1492_p10;
reg   [15:0] neust_V_36_0_0212_fu_218;
wire   [15:0] neust_V_36_0_1_fu_1684_p10;
reg   [15:0] neust_V_37_0_0213_fu_222;
wire   [15:0] neust_V_37_0_1_fu_1876_p10;
reg   [15:0] neust_V_38_0_0214_fu_226;
wire   [15:0] neust_V_38_0_1_fu_2068_p10;
reg   [15:0] neust_V_39_0_0215_fu_230;
wire   [15:0] neust_V_39_0_1_fu_2260_p10;
reg   [15:0] neust_V_41_0_0217_fu_234;
wire   [15:0] neust_V_41_0_1_fu_1130_p10;
reg   [15:0] neust_V_42_0_0218_fu_238;
wire   [15:0] neust_V_42_0_1_fu_1322_p10;
reg   [15:0] neust_V_43_0_0219_fu_242;
wire   [15:0] neust_V_43_0_1_fu_1514_p10;
reg   [15:0] neust_V_44_0_0220_fu_246;
wire   [15:0] neust_V_44_0_1_fu_1706_p10;
reg   [15:0] neust_V_45_0_0221_fu_250;
wire   [15:0] neust_V_45_0_1_fu_1898_p10;
reg   [15:0] neust_V_46_0_0222_fu_254;
wire   [15:0] neust_V_46_0_1_fu_2090_p10;
reg   [15:0] neust_V_47_0_0223_fu_258;
wire   [15:0] neust_V_47_0_1_fu_2282_p10;
reg   [15:0] neust_V_49_0_0225_fu_262;
wire   [15:0] neust_V_49_0_1_fu_1152_p10;
reg   [15:0] neust_V_50_0_0226_fu_266;
wire   [15:0] neust_V_50_0_1_fu_1344_p10;
reg   [15:0] neust_V_51_0_0227_fu_270;
wire   [15:0] neust_V_51_0_1_fu_1536_p10;
reg   [15:0] neust_V_52_0_0228_fu_274;
wire   [15:0] neust_V_52_0_1_fu_1728_p10;
reg   [15:0] neust_V_53_0_0229_fu_278;
wire   [15:0] neust_V_53_0_1_fu_1920_p10;
reg   [15:0] neust_V_54_0_0230_fu_282;
wire   [15:0] neust_V_54_0_1_fu_2112_p10;
reg   [15:0] neust_V_55_0_0231_fu_286;
wire   [15:0] neust_V_55_0_1_fu_2304_p10;
reg   [15:0] neust_V_57_0_0233_fu_290;
wire   [15:0] neust_V_57_0_1_fu_1174_p10;
reg   [15:0] neust_V_58_0_0234_fu_294;
wire   [15:0] neust_V_58_0_1_fu_1366_p10;
reg   [15:0] neust_V_59_0_0235_fu_298;
wire   [15:0] neust_V_59_0_1_fu_1558_p10;
reg   [15:0] neust_V_60_0_0236_fu_302;
wire   [15:0] neust_V_60_0_1_fu_1750_p10;
reg   [15:0] neust_V_61_0_0237_fu_306;
wire   [15:0] neust_V_61_0_1_fu_1942_p10;
reg   [15:0] neust_V_62_0_0238_fu_310;
wire   [15:0] neust_V_62_0_1_fu_2134_p10;
reg   [15:0] neust_V_63_0_0239_fu_314;
wire   [15:0] neust_V_63_0_1_fu_2326_p10;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] shl_ln147_fu_354_p2;
wire   [31:0] shl_ln147_1_fu_360_p2;
wire   [2:0] trunc_ln169_fu_598_p1;
wire   [15:0] phi_ln169_1_fu_602_p10;
wire   [11:0] trunc_ln1333_1_fu_624_p4;
wire  signed [15:0] sext_ln1333_fu_634_p1;
wire   [15:0] phi_ln169_2_fu_644_p10;
wire   [11:0] trunc_ln1333_2_fu_666_p4;
wire  signed [15:0] sext_ln1333_1_fu_676_p1;
wire   [15:0] phi_ln169_3_fu_686_p10;
wire   [11:0] trunc_ln1333_3_fu_708_p4;
wire  signed [15:0] sext_ln1333_2_fu_718_p1;
wire   [15:0] phi_ln169_4_fu_728_p10;
wire   [11:0] trunc_ln1333_4_fu_750_p4;
wire  signed [15:0] sext_ln1333_3_fu_760_p1;
wire   [15:0] phi_ln169_5_fu_770_p10;
wire   [11:0] trunc_ln1333_5_fu_792_p4;
wire  signed [15:0] sext_ln1333_4_fu_802_p1;
wire   [15:0] phi_ln169_6_fu_812_p10;
wire   [11:0] trunc_ln1333_6_fu_834_p4;
wire  signed [15:0] sext_ln1333_5_fu_844_p1;
wire   [15:0] phi_ln169_7_fu_854_p10;
wire   [11:0] trunc_ln1333_7_fu_876_p4;
wire  signed [15:0] sext_ln1333_6_fu_886_p1;
wire   [0:0] icmp_ln165_fu_592_p2;
wire   [15:0] accu_7_V_fu_890_p2;
wire   [15:0] accu_6_V_fu_848_p2;
wire   [15:0] accu_5_V_fu_806_p2;
wire   [15:0] accu_4_V_fu_764_p2;
wire   [15:0] accu_3_V_fu_722_p2;
wire   [15:0] accu_2_V_fu_680_p2;
wire   [15:0] accu_1_V_fu_638_p2;
wire   [0:0] tmp_1_fu_1004_p3;
wire   [15:0] select_ln204_fu_1012_p3;
wire   [0:0] tmp_2_fu_1196_p3;
wire   [15:0] select_ln204_1_fu_1204_p3;
wire   [0:0] tmp_3_fu_1388_p3;
wire   [15:0] select_ln204_2_fu_1396_p3;
wire   [0:0] tmp_4_fu_1580_p3;
wire   [15:0] select_ln204_3_fu_1588_p3;
wire   [0:0] tmp_5_fu_1772_p3;
wire   [15:0] select_ln204_4_fu_1780_p3;
wire   [0:0] tmp_6_fu_1964_p3;
wire   [15:0] select_ln204_5_fu_1972_p3;
wire   [0:0] tmp_7_fu_2156_p3;
wire   [15:0] select_ln204_6_fu_2164_p3;
wire   [31:0] nf_fu_2348_p2;
wire   [0:0] icmp_ln212_fu_2354_p2;
wire    ap_CS_fsm_state4;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U1(
    .din0(neust_V_1_0_0177_fu_94),
    .din1(neust_V_9_0_0185_fu_122),
    .din2(neust_V_17_0_0193_fu_150),
    .din3(neust_V_25_0_0201_fu_178),
    .din4(neust_V_33_0_0209_fu_206),
    .din5(neust_V_41_0_0217_fu_234),
    .din6(neust_V_49_0_0225_fu_262),
    .din7(neust_V_57_0_0233_fu_290),
    .din8(trunc_ln169_fu_598_p1),
    .dout(phi_ln169_1_fu_602_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U2(
    .din0(neust_V_2_0_0178_fu_98),
    .din1(neust_V_10_0_0186_fu_126),
    .din2(neust_V_18_0_0194_fu_154),
    .din3(neust_V_26_0_0202_fu_182),
    .din4(neust_V_34_0_0210_fu_210),
    .din5(neust_V_42_0_0218_fu_238),
    .din6(neust_V_50_0_0226_fu_266),
    .din7(neust_V_58_0_0234_fu_294),
    .din8(trunc_ln169_fu_598_p1),
    .dout(phi_ln169_2_fu_644_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U3(
    .din0(neust_V_3_0_0179_fu_102),
    .din1(neust_V_11_0_0187_fu_130),
    .din2(neust_V_19_0_0195_fu_158),
    .din3(neust_V_27_0_0203_fu_186),
    .din4(neust_V_35_0_0211_fu_214),
    .din5(neust_V_43_0_0219_fu_242),
    .din6(neust_V_51_0_0227_fu_270),
    .din7(neust_V_59_0_0235_fu_298),
    .din8(trunc_ln169_fu_598_p1),
    .dout(phi_ln169_3_fu_686_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U4(
    .din0(neust_V_4_0_0180_fu_106),
    .din1(neust_V_12_0_0188_fu_134),
    .din2(neust_V_20_0_0196_fu_162),
    .din3(neust_V_28_0_0204_fu_190),
    .din4(neust_V_36_0_0212_fu_218),
    .din5(neust_V_44_0_0220_fu_246),
    .din6(neust_V_52_0_0228_fu_274),
    .din7(neust_V_60_0_0236_fu_302),
    .din8(trunc_ln169_fu_598_p1),
    .dout(phi_ln169_4_fu_728_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U5(
    .din0(neust_V_5_0_0181_fu_110),
    .din1(neust_V_13_0_0189_fu_138),
    .din2(neust_V_21_0_0197_fu_166),
    .din3(neust_V_29_0_0205_fu_194),
    .din4(neust_V_37_0_0213_fu_222),
    .din5(neust_V_45_0_0221_fu_250),
    .din6(neust_V_53_0_0229_fu_278),
    .din7(neust_V_61_0_0237_fu_306),
    .din8(trunc_ln169_fu_598_p1),
    .dout(phi_ln169_5_fu_770_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U6(
    .din0(neust_V_6_0_0182_fu_114),
    .din1(neust_V_14_0_0190_fu_142),
    .din2(neust_V_22_0_0198_fu_170),
    .din3(neust_V_30_0_0206_fu_198),
    .din4(neust_V_38_0_0214_fu_226),
    .din5(neust_V_46_0_0222_fu_254),
    .din6(neust_V_54_0_0230_fu_282),
    .din7(neust_V_62_0_0238_fu_310),
    .din8(trunc_ln169_fu_598_p1),
    .dout(phi_ln169_6_fu_812_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U7(
    .din0(neust_V_7_0_0183_fu_118),
    .din1(neust_V_15_0_0191_fu_146),
    .din2(neust_V_23_0_0199_fu_174),
    .din3(neust_V_31_0_0207_fu_202),
    .din4(neust_V_39_0_0215_fu_230),
    .din5(neust_V_47_0_0223_fu_258),
    .din6(neust_V_55_0_0231_fu_286),
    .din7(neust_V_63_0_0239_fu_314),
    .din8(trunc_ln169_fu_598_p1),
    .dout(phi_ln169_7_fu_854_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U8(
    .din0(select_ln204_fu_1012_p3),
    .din1(neust_V_1_0_0177_fu_94),
    .din2(neust_V_1_0_0177_fu_94),
    .din3(neust_V_1_0_0177_fu_94),
    .din4(neust_V_1_0_0177_fu_94),
    .din5(neust_V_1_0_0177_fu_94),
    .din6(neust_V_1_0_0177_fu_94),
    .din7(neust_V_1_0_0177_fu_94),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_1_0_1_fu_1020_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U9(
    .din0(neust_V_9_0_0185_fu_122),
    .din1(select_ln204_fu_1012_p3),
    .din2(neust_V_9_0_0185_fu_122),
    .din3(neust_V_9_0_0185_fu_122),
    .din4(neust_V_9_0_0185_fu_122),
    .din5(neust_V_9_0_0185_fu_122),
    .din6(neust_V_9_0_0185_fu_122),
    .din7(neust_V_9_0_0185_fu_122),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_9_0_1_fu_1042_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U10(
    .din0(neust_V_17_0_0193_fu_150),
    .din1(neust_V_17_0_0193_fu_150),
    .din2(select_ln204_fu_1012_p3),
    .din3(neust_V_17_0_0193_fu_150),
    .din4(neust_V_17_0_0193_fu_150),
    .din5(neust_V_17_0_0193_fu_150),
    .din6(neust_V_17_0_0193_fu_150),
    .din7(neust_V_17_0_0193_fu_150),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_17_0_1_fu_1064_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U11(
    .din0(neust_V_25_0_0201_fu_178),
    .din1(neust_V_25_0_0201_fu_178),
    .din2(neust_V_25_0_0201_fu_178),
    .din3(select_ln204_fu_1012_p3),
    .din4(neust_V_25_0_0201_fu_178),
    .din5(neust_V_25_0_0201_fu_178),
    .din6(neust_V_25_0_0201_fu_178),
    .din7(neust_V_25_0_0201_fu_178),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_25_0_1_fu_1086_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U12(
    .din0(neust_V_33_0_0209_fu_206),
    .din1(neust_V_33_0_0209_fu_206),
    .din2(neust_V_33_0_0209_fu_206),
    .din3(neust_V_33_0_0209_fu_206),
    .din4(select_ln204_fu_1012_p3),
    .din5(neust_V_33_0_0209_fu_206),
    .din6(neust_V_33_0_0209_fu_206),
    .din7(neust_V_33_0_0209_fu_206),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_33_0_1_fu_1108_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U13(
    .din0(neust_V_41_0_0217_fu_234),
    .din1(neust_V_41_0_0217_fu_234),
    .din2(neust_V_41_0_0217_fu_234),
    .din3(neust_V_41_0_0217_fu_234),
    .din4(neust_V_41_0_0217_fu_234),
    .din5(select_ln204_fu_1012_p3),
    .din6(neust_V_41_0_0217_fu_234),
    .din7(neust_V_41_0_0217_fu_234),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_41_0_1_fu_1130_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U14(
    .din0(neust_V_49_0_0225_fu_262),
    .din1(neust_V_49_0_0225_fu_262),
    .din2(neust_V_49_0_0225_fu_262),
    .din3(neust_V_49_0_0225_fu_262),
    .din4(neust_V_49_0_0225_fu_262),
    .din5(neust_V_49_0_0225_fu_262),
    .din6(select_ln204_fu_1012_p3),
    .din7(neust_V_49_0_0225_fu_262),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_49_0_1_fu_1152_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U15(
    .din0(neust_V_57_0_0233_fu_290),
    .din1(neust_V_57_0_0233_fu_290),
    .din2(neust_V_57_0_0233_fu_290),
    .din3(neust_V_57_0_0233_fu_290),
    .din4(neust_V_57_0_0233_fu_290),
    .din5(neust_V_57_0_0233_fu_290),
    .din6(neust_V_57_0_0233_fu_290),
    .din7(select_ln204_fu_1012_p3),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_57_0_1_fu_1174_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U16(
    .din0(select_ln204_1_fu_1204_p3),
    .din1(neust_V_2_0_0178_fu_98),
    .din2(neust_V_2_0_0178_fu_98),
    .din3(neust_V_2_0_0178_fu_98),
    .din4(neust_V_2_0_0178_fu_98),
    .din5(neust_V_2_0_0178_fu_98),
    .din6(neust_V_2_0_0178_fu_98),
    .din7(neust_V_2_0_0178_fu_98),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_2_0_1_fu_1212_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U17(
    .din0(neust_V_10_0_0186_fu_126),
    .din1(select_ln204_1_fu_1204_p3),
    .din2(neust_V_10_0_0186_fu_126),
    .din3(neust_V_10_0_0186_fu_126),
    .din4(neust_V_10_0_0186_fu_126),
    .din5(neust_V_10_0_0186_fu_126),
    .din6(neust_V_10_0_0186_fu_126),
    .din7(neust_V_10_0_0186_fu_126),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_10_0_1_fu_1234_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U18(
    .din0(neust_V_18_0_0194_fu_154),
    .din1(neust_V_18_0_0194_fu_154),
    .din2(select_ln204_1_fu_1204_p3),
    .din3(neust_V_18_0_0194_fu_154),
    .din4(neust_V_18_0_0194_fu_154),
    .din5(neust_V_18_0_0194_fu_154),
    .din6(neust_V_18_0_0194_fu_154),
    .din7(neust_V_18_0_0194_fu_154),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_18_0_1_fu_1256_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U19(
    .din0(neust_V_26_0_0202_fu_182),
    .din1(neust_V_26_0_0202_fu_182),
    .din2(neust_V_26_0_0202_fu_182),
    .din3(select_ln204_1_fu_1204_p3),
    .din4(neust_V_26_0_0202_fu_182),
    .din5(neust_V_26_0_0202_fu_182),
    .din6(neust_V_26_0_0202_fu_182),
    .din7(neust_V_26_0_0202_fu_182),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_26_0_1_fu_1278_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U20(
    .din0(neust_V_34_0_0210_fu_210),
    .din1(neust_V_34_0_0210_fu_210),
    .din2(neust_V_34_0_0210_fu_210),
    .din3(neust_V_34_0_0210_fu_210),
    .din4(select_ln204_1_fu_1204_p3),
    .din5(neust_V_34_0_0210_fu_210),
    .din6(neust_V_34_0_0210_fu_210),
    .din7(neust_V_34_0_0210_fu_210),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_34_0_1_fu_1300_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U21(
    .din0(neust_V_42_0_0218_fu_238),
    .din1(neust_V_42_0_0218_fu_238),
    .din2(neust_V_42_0_0218_fu_238),
    .din3(neust_V_42_0_0218_fu_238),
    .din4(neust_V_42_0_0218_fu_238),
    .din5(select_ln204_1_fu_1204_p3),
    .din6(neust_V_42_0_0218_fu_238),
    .din7(neust_V_42_0_0218_fu_238),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_42_0_1_fu_1322_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U22(
    .din0(neust_V_50_0_0226_fu_266),
    .din1(neust_V_50_0_0226_fu_266),
    .din2(neust_V_50_0_0226_fu_266),
    .din3(neust_V_50_0_0226_fu_266),
    .din4(neust_V_50_0_0226_fu_266),
    .din5(neust_V_50_0_0226_fu_266),
    .din6(select_ln204_1_fu_1204_p3),
    .din7(neust_V_50_0_0226_fu_266),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_50_0_1_fu_1344_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U23(
    .din0(neust_V_58_0_0234_fu_294),
    .din1(neust_V_58_0_0234_fu_294),
    .din2(neust_V_58_0_0234_fu_294),
    .din3(neust_V_58_0_0234_fu_294),
    .din4(neust_V_58_0_0234_fu_294),
    .din5(neust_V_58_0_0234_fu_294),
    .din6(neust_V_58_0_0234_fu_294),
    .din7(select_ln204_1_fu_1204_p3),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_58_0_1_fu_1366_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U24(
    .din0(select_ln204_2_fu_1396_p3),
    .din1(neust_V_3_0_0179_fu_102),
    .din2(neust_V_3_0_0179_fu_102),
    .din3(neust_V_3_0_0179_fu_102),
    .din4(neust_V_3_0_0179_fu_102),
    .din5(neust_V_3_0_0179_fu_102),
    .din6(neust_V_3_0_0179_fu_102),
    .din7(neust_V_3_0_0179_fu_102),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_3_0_1_fu_1404_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U25(
    .din0(neust_V_11_0_0187_fu_130),
    .din1(select_ln204_2_fu_1396_p3),
    .din2(neust_V_11_0_0187_fu_130),
    .din3(neust_V_11_0_0187_fu_130),
    .din4(neust_V_11_0_0187_fu_130),
    .din5(neust_V_11_0_0187_fu_130),
    .din6(neust_V_11_0_0187_fu_130),
    .din7(neust_V_11_0_0187_fu_130),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_11_0_1_fu_1426_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U26(
    .din0(neust_V_19_0_0195_fu_158),
    .din1(neust_V_19_0_0195_fu_158),
    .din2(select_ln204_2_fu_1396_p3),
    .din3(neust_V_19_0_0195_fu_158),
    .din4(neust_V_19_0_0195_fu_158),
    .din5(neust_V_19_0_0195_fu_158),
    .din6(neust_V_19_0_0195_fu_158),
    .din7(neust_V_19_0_0195_fu_158),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_19_0_1_fu_1448_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U27(
    .din0(neust_V_27_0_0203_fu_186),
    .din1(neust_V_27_0_0203_fu_186),
    .din2(neust_V_27_0_0203_fu_186),
    .din3(select_ln204_2_fu_1396_p3),
    .din4(neust_V_27_0_0203_fu_186),
    .din5(neust_V_27_0_0203_fu_186),
    .din6(neust_V_27_0_0203_fu_186),
    .din7(neust_V_27_0_0203_fu_186),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_27_0_1_fu_1470_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U28(
    .din0(neust_V_35_0_0211_fu_214),
    .din1(neust_V_35_0_0211_fu_214),
    .din2(neust_V_35_0_0211_fu_214),
    .din3(neust_V_35_0_0211_fu_214),
    .din4(select_ln204_2_fu_1396_p3),
    .din5(neust_V_35_0_0211_fu_214),
    .din6(neust_V_35_0_0211_fu_214),
    .din7(neust_V_35_0_0211_fu_214),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_35_0_1_fu_1492_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U29(
    .din0(neust_V_43_0_0219_fu_242),
    .din1(neust_V_43_0_0219_fu_242),
    .din2(neust_V_43_0_0219_fu_242),
    .din3(neust_V_43_0_0219_fu_242),
    .din4(neust_V_43_0_0219_fu_242),
    .din5(select_ln204_2_fu_1396_p3),
    .din6(neust_V_43_0_0219_fu_242),
    .din7(neust_V_43_0_0219_fu_242),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_43_0_1_fu_1514_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U30(
    .din0(neust_V_51_0_0227_fu_270),
    .din1(neust_V_51_0_0227_fu_270),
    .din2(neust_V_51_0_0227_fu_270),
    .din3(neust_V_51_0_0227_fu_270),
    .din4(neust_V_51_0_0227_fu_270),
    .din5(neust_V_51_0_0227_fu_270),
    .din6(select_ln204_2_fu_1396_p3),
    .din7(neust_V_51_0_0227_fu_270),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_51_0_1_fu_1536_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U31(
    .din0(neust_V_59_0_0235_fu_298),
    .din1(neust_V_59_0_0235_fu_298),
    .din2(neust_V_59_0_0235_fu_298),
    .din3(neust_V_59_0_0235_fu_298),
    .din4(neust_V_59_0_0235_fu_298),
    .din5(neust_V_59_0_0235_fu_298),
    .din6(neust_V_59_0_0235_fu_298),
    .din7(select_ln204_2_fu_1396_p3),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_59_0_1_fu_1558_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U32(
    .din0(select_ln204_3_fu_1588_p3),
    .din1(neust_V_4_0_0180_fu_106),
    .din2(neust_V_4_0_0180_fu_106),
    .din3(neust_V_4_0_0180_fu_106),
    .din4(neust_V_4_0_0180_fu_106),
    .din5(neust_V_4_0_0180_fu_106),
    .din6(neust_V_4_0_0180_fu_106),
    .din7(neust_V_4_0_0180_fu_106),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_4_0_1_fu_1596_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U33(
    .din0(neust_V_12_0_0188_fu_134),
    .din1(select_ln204_3_fu_1588_p3),
    .din2(neust_V_12_0_0188_fu_134),
    .din3(neust_V_12_0_0188_fu_134),
    .din4(neust_V_12_0_0188_fu_134),
    .din5(neust_V_12_0_0188_fu_134),
    .din6(neust_V_12_0_0188_fu_134),
    .din7(neust_V_12_0_0188_fu_134),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_12_0_1_fu_1618_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U34(
    .din0(neust_V_20_0_0196_fu_162),
    .din1(neust_V_20_0_0196_fu_162),
    .din2(select_ln204_3_fu_1588_p3),
    .din3(neust_V_20_0_0196_fu_162),
    .din4(neust_V_20_0_0196_fu_162),
    .din5(neust_V_20_0_0196_fu_162),
    .din6(neust_V_20_0_0196_fu_162),
    .din7(neust_V_20_0_0196_fu_162),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_20_0_1_fu_1640_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U35(
    .din0(neust_V_28_0_0204_fu_190),
    .din1(neust_V_28_0_0204_fu_190),
    .din2(neust_V_28_0_0204_fu_190),
    .din3(select_ln204_3_fu_1588_p3),
    .din4(neust_V_28_0_0204_fu_190),
    .din5(neust_V_28_0_0204_fu_190),
    .din6(neust_V_28_0_0204_fu_190),
    .din7(neust_V_28_0_0204_fu_190),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_28_0_1_fu_1662_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U36(
    .din0(neust_V_36_0_0212_fu_218),
    .din1(neust_V_36_0_0212_fu_218),
    .din2(neust_V_36_0_0212_fu_218),
    .din3(neust_V_36_0_0212_fu_218),
    .din4(select_ln204_3_fu_1588_p3),
    .din5(neust_V_36_0_0212_fu_218),
    .din6(neust_V_36_0_0212_fu_218),
    .din7(neust_V_36_0_0212_fu_218),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_36_0_1_fu_1684_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U37(
    .din0(neust_V_44_0_0220_fu_246),
    .din1(neust_V_44_0_0220_fu_246),
    .din2(neust_V_44_0_0220_fu_246),
    .din3(neust_V_44_0_0220_fu_246),
    .din4(neust_V_44_0_0220_fu_246),
    .din5(select_ln204_3_fu_1588_p3),
    .din6(neust_V_44_0_0220_fu_246),
    .din7(neust_V_44_0_0220_fu_246),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_44_0_1_fu_1706_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U38(
    .din0(neust_V_52_0_0228_fu_274),
    .din1(neust_V_52_0_0228_fu_274),
    .din2(neust_V_52_0_0228_fu_274),
    .din3(neust_V_52_0_0228_fu_274),
    .din4(neust_V_52_0_0228_fu_274),
    .din5(neust_V_52_0_0228_fu_274),
    .din6(select_ln204_3_fu_1588_p3),
    .din7(neust_V_52_0_0228_fu_274),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_52_0_1_fu_1728_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U39(
    .din0(neust_V_60_0_0236_fu_302),
    .din1(neust_V_60_0_0236_fu_302),
    .din2(neust_V_60_0_0236_fu_302),
    .din3(neust_V_60_0_0236_fu_302),
    .din4(neust_V_60_0_0236_fu_302),
    .din5(neust_V_60_0_0236_fu_302),
    .din6(neust_V_60_0_0236_fu_302),
    .din7(select_ln204_3_fu_1588_p3),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_60_0_1_fu_1750_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U40(
    .din0(select_ln204_4_fu_1780_p3),
    .din1(neust_V_5_0_0181_fu_110),
    .din2(neust_V_5_0_0181_fu_110),
    .din3(neust_V_5_0_0181_fu_110),
    .din4(neust_V_5_0_0181_fu_110),
    .din5(neust_V_5_0_0181_fu_110),
    .din6(neust_V_5_0_0181_fu_110),
    .din7(neust_V_5_0_0181_fu_110),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_5_0_1_fu_1788_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U41(
    .din0(neust_V_13_0_0189_fu_138),
    .din1(select_ln204_4_fu_1780_p3),
    .din2(neust_V_13_0_0189_fu_138),
    .din3(neust_V_13_0_0189_fu_138),
    .din4(neust_V_13_0_0189_fu_138),
    .din5(neust_V_13_0_0189_fu_138),
    .din6(neust_V_13_0_0189_fu_138),
    .din7(neust_V_13_0_0189_fu_138),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_13_0_1_fu_1810_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U42(
    .din0(neust_V_21_0_0197_fu_166),
    .din1(neust_V_21_0_0197_fu_166),
    .din2(select_ln204_4_fu_1780_p3),
    .din3(neust_V_21_0_0197_fu_166),
    .din4(neust_V_21_0_0197_fu_166),
    .din5(neust_V_21_0_0197_fu_166),
    .din6(neust_V_21_0_0197_fu_166),
    .din7(neust_V_21_0_0197_fu_166),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_21_0_1_fu_1832_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U43(
    .din0(neust_V_29_0_0205_fu_194),
    .din1(neust_V_29_0_0205_fu_194),
    .din2(neust_V_29_0_0205_fu_194),
    .din3(select_ln204_4_fu_1780_p3),
    .din4(neust_V_29_0_0205_fu_194),
    .din5(neust_V_29_0_0205_fu_194),
    .din6(neust_V_29_0_0205_fu_194),
    .din7(neust_V_29_0_0205_fu_194),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_29_0_1_fu_1854_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U44(
    .din0(neust_V_37_0_0213_fu_222),
    .din1(neust_V_37_0_0213_fu_222),
    .din2(neust_V_37_0_0213_fu_222),
    .din3(neust_V_37_0_0213_fu_222),
    .din4(select_ln204_4_fu_1780_p3),
    .din5(neust_V_37_0_0213_fu_222),
    .din6(neust_V_37_0_0213_fu_222),
    .din7(neust_V_37_0_0213_fu_222),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_37_0_1_fu_1876_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U45(
    .din0(neust_V_45_0_0221_fu_250),
    .din1(neust_V_45_0_0221_fu_250),
    .din2(neust_V_45_0_0221_fu_250),
    .din3(neust_V_45_0_0221_fu_250),
    .din4(neust_V_45_0_0221_fu_250),
    .din5(select_ln204_4_fu_1780_p3),
    .din6(neust_V_45_0_0221_fu_250),
    .din7(neust_V_45_0_0221_fu_250),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_45_0_1_fu_1898_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U46(
    .din0(neust_V_53_0_0229_fu_278),
    .din1(neust_V_53_0_0229_fu_278),
    .din2(neust_V_53_0_0229_fu_278),
    .din3(neust_V_53_0_0229_fu_278),
    .din4(neust_V_53_0_0229_fu_278),
    .din5(neust_V_53_0_0229_fu_278),
    .din6(select_ln204_4_fu_1780_p3),
    .din7(neust_V_53_0_0229_fu_278),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_53_0_1_fu_1920_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U47(
    .din0(neust_V_61_0_0237_fu_306),
    .din1(neust_V_61_0_0237_fu_306),
    .din2(neust_V_61_0_0237_fu_306),
    .din3(neust_V_61_0_0237_fu_306),
    .din4(neust_V_61_0_0237_fu_306),
    .din5(neust_V_61_0_0237_fu_306),
    .din6(neust_V_61_0_0237_fu_306),
    .din7(select_ln204_4_fu_1780_p3),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_61_0_1_fu_1942_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U48(
    .din0(select_ln204_5_fu_1972_p3),
    .din1(neust_V_6_0_0182_fu_114),
    .din2(neust_V_6_0_0182_fu_114),
    .din3(neust_V_6_0_0182_fu_114),
    .din4(neust_V_6_0_0182_fu_114),
    .din5(neust_V_6_0_0182_fu_114),
    .din6(neust_V_6_0_0182_fu_114),
    .din7(neust_V_6_0_0182_fu_114),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_6_0_1_fu_1980_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U49(
    .din0(neust_V_14_0_0190_fu_142),
    .din1(select_ln204_5_fu_1972_p3),
    .din2(neust_V_14_0_0190_fu_142),
    .din3(neust_V_14_0_0190_fu_142),
    .din4(neust_V_14_0_0190_fu_142),
    .din5(neust_V_14_0_0190_fu_142),
    .din6(neust_V_14_0_0190_fu_142),
    .din7(neust_V_14_0_0190_fu_142),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_14_0_1_fu_2002_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U50(
    .din0(neust_V_22_0_0198_fu_170),
    .din1(neust_V_22_0_0198_fu_170),
    .din2(select_ln204_5_fu_1972_p3),
    .din3(neust_V_22_0_0198_fu_170),
    .din4(neust_V_22_0_0198_fu_170),
    .din5(neust_V_22_0_0198_fu_170),
    .din6(neust_V_22_0_0198_fu_170),
    .din7(neust_V_22_0_0198_fu_170),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_22_0_1_fu_2024_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U51(
    .din0(neust_V_30_0_0206_fu_198),
    .din1(neust_V_30_0_0206_fu_198),
    .din2(neust_V_30_0_0206_fu_198),
    .din3(select_ln204_5_fu_1972_p3),
    .din4(neust_V_30_0_0206_fu_198),
    .din5(neust_V_30_0_0206_fu_198),
    .din6(neust_V_30_0_0206_fu_198),
    .din7(neust_V_30_0_0206_fu_198),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_30_0_1_fu_2046_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U52(
    .din0(neust_V_38_0_0214_fu_226),
    .din1(neust_V_38_0_0214_fu_226),
    .din2(neust_V_38_0_0214_fu_226),
    .din3(neust_V_38_0_0214_fu_226),
    .din4(select_ln204_5_fu_1972_p3),
    .din5(neust_V_38_0_0214_fu_226),
    .din6(neust_V_38_0_0214_fu_226),
    .din7(neust_V_38_0_0214_fu_226),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_38_0_1_fu_2068_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U53(
    .din0(neust_V_46_0_0222_fu_254),
    .din1(neust_V_46_0_0222_fu_254),
    .din2(neust_V_46_0_0222_fu_254),
    .din3(neust_V_46_0_0222_fu_254),
    .din4(neust_V_46_0_0222_fu_254),
    .din5(select_ln204_5_fu_1972_p3),
    .din6(neust_V_46_0_0222_fu_254),
    .din7(neust_V_46_0_0222_fu_254),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_46_0_1_fu_2090_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U54(
    .din0(neust_V_54_0_0230_fu_282),
    .din1(neust_V_54_0_0230_fu_282),
    .din2(neust_V_54_0_0230_fu_282),
    .din3(neust_V_54_0_0230_fu_282),
    .din4(neust_V_54_0_0230_fu_282),
    .din5(neust_V_54_0_0230_fu_282),
    .din6(select_ln204_5_fu_1972_p3),
    .din7(neust_V_54_0_0230_fu_282),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_54_0_1_fu_2112_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U55(
    .din0(neust_V_62_0_0238_fu_310),
    .din1(neust_V_62_0_0238_fu_310),
    .din2(neust_V_62_0_0238_fu_310),
    .din3(neust_V_62_0_0238_fu_310),
    .din4(neust_V_62_0_0238_fu_310),
    .din5(neust_V_62_0_0238_fu_310),
    .din6(neust_V_62_0_0238_fu_310),
    .din7(select_ln204_5_fu_1972_p3),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_62_0_1_fu_2134_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U56(
    .din0(select_ln204_6_fu_2164_p3),
    .din1(neust_V_7_0_0183_fu_118),
    .din2(neust_V_7_0_0183_fu_118),
    .din3(neust_V_7_0_0183_fu_118),
    .din4(neust_V_7_0_0183_fu_118),
    .din5(neust_V_7_0_0183_fu_118),
    .din6(neust_V_7_0_0183_fu_118),
    .din7(neust_V_7_0_0183_fu_118),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_7_0_1_fu_2172_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U57(
    .din0(neust_V_15_0_0191_fu_146),
    .din1(select_ln204_6_fu_2164_p3),
    .din2(neust_V_15_0_0191_fu_146),
    .din3(neust_V_15_0_0191_fu_146),
    .din4(neust_V_15_0_0191_fu_146),
    .din5(neust_V_15_0_0191_fu_146),
    .din6(neust_V_15_0_0191_fu_146),
    .din7(neust_V_15_0_0191_fu_146),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_15_0_1_fu_2194_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U58(
    .din0(neust_V_23_0_0199_fu_174),
    .din1(neust_V_23_0_0199_fu_174),
    .din2(select_ln204_6_fu_2164_p3),
    .din3(neust_V_23_0_0199_fu_174),
    .din4(neust_V_23_0_0199_fu_174),
    .din5(neust_V_23_0_0199_fu_174),
    .din6(neust_V_23_0_0199_fu_174),
    .din7(neust_V_23_0_0199_fu_174),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_23_0_1_fu_2216_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U59(
    .din0(neust_V_31_0_0207_fu_202),
    .din1(neust_V_31_0_0207_fu_202),
    .din2(neust_V_31_0_0207_fu_202),
    .din3(select_ln204_6_fu_2164_p3),
    .din4(neust_V_31_0_0207_fu_202),
    .din5(neust_V_31_0_0207_fu_202),
    .din6(neust_V_31_0_0207_fu_202),
    .din7(neust_V_31_0_0207_fu_202),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_31_0_1_fu_2238_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U60(
    .din0(neust_V_39_0_0215_fu_230),
    .din1(neust_V_39_0_0215_fu_230),
    .din2(neust_V_39_0_0215_fu_230),
    .din3(neust_V_39_0_0215_fu_230),
    .din4(select_ln204_6_fu_2164_p3),
    .din5(neust_V_39_0_0215_fu_230),
    .din6(neust_V_39_0_0215_fu_230),
    .din7(neust_V_39_0_0215_fu_230),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_39_0_1_fu_2260_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U61(
    .din0(neust_V_47_0_0223_fu_258),
    .din1(neust_V_47_0_0223_fu_258),
    .din2(neust_V_47_0_0223_fu_258),
    .din3(neust_V_47_0_0223_fu_258),
    .din4(neust_V_47_0_0223_fu_258),
    .din5(select_ln204_6_fu_2164_p3),
    .din6(neust_V_47_0_0223_fu_258),
    .din7(neust_V_47_0_0223_fu_258),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_47_0_1_fu_2282_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U62(
    .din0(neust_V_55_0_0231_fu_286),
    .din1(neust_V_55_0_0231_fu_286),
    .din2(neust_V_55_0_0231_fu_286),
    .din3(neust_V_55_0_0231_fu_286),
    .din4(neust_V_55_0_0231_fu_286),
    .din5(neust_V_55_0_0231_fu_286),
    .din6(select_ln204_6_fu_2164_p3),
    .din7(neust_V_55_0_0231_fu_286),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_55_0_1_fu_2304_p10)
);

fc1_top_mux_83_16bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
fc1_top_mux_83_16bkb_U63(
    .din0(neust_V_63_0_0239_fu_314),
    .din1(neust_V_63_0_0239_fu_314),
    .din2(neust_V_63_0_0239_fu_314),
    .din3(neust_V_63_0_0239_fu_314),
    .din4(neust_V_63_0_0239_fu_314),
    .din5(neust_V_63_0_0239_fu_314),
    .din6(neust_V_63_0_0239_fu_314),
    .din7(select_ln204_6_fu_2164_p3),
    .din8(trunc_ln169_fu_598_p1),
    .dout(neust_V_63_0_1_fu_2326_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_377_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_338 <= i_fu_382_p2;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_338 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_377_p2 == 1'd0) & (icmp_ln197_fu_958_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nf_0_fu_90 <= select_ln212_fu_2360_p3;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_0_fu_90 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_958_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_377_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sf_1_fu_86 <= sf_fu_952_p2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_377_p2 == 1'd0) & (icmp_ln197_fu_958_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_86 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_377_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        accu_1_V_2_fu_58 <= accu_1_V_3_fu_944_p3;
        accu_2_V_2_fu_62 <= accu_2_V_3_fu_936_p3;
        accu_3_V_2_fu_66 <= accu_3_V_3_fu_928_p3;
        accu_4_V_2_fu_70 <= accu_4_V_3_fu_920_p3;
        accu_5_V_2_fu_74 <= accu_5_V_3_fu_912_p3;
        accu_6_V_2_fu_78 <= accu_6_V_3_fu_904_p3;
        accu_7_V_2_fu_82 <= accu_7_V_3_fu_896_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln147_reg_3046[31 : 5] <= add_ln147_fu_366_p2[31 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_377_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln150_reg_3060 <= icmp_ln150_fu_391_p2;
        icmp_ln197_reg_3064 <= icmp_ln197_fu_958_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln147_fu_377_p2 == 1'd0) & (icmp_ln197_fu_958_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        neust_V_10_0_0186_fu_126 <= neust_V_10_0_1_fu_1234_p10;
        neust_V_11_0_0187_fu_130 <= neust_V_11_0_1_fu_1426_p10;
        neust_V_12_0_0188_fu_134 <= neust_V_12_0_1_fu_1618_p10;
        neust_V_13_0_0189_fu_138 <= neust_V_13_0_1_fu_1810_p10;
        neust_V_14_0_0190_fu_142 <= neust_V_14_0_1_fu_2002_p10;
        neust_V_15_0_0191_fu_146 <= neust_V_15_0_1_fu_2194_p10;
        neust_V_17_0_0193_fu_150 <= neust_V_17_0_1_fu_1064_p10;
        neust_V_18_0_0194_fu_154 <= neust_V_18_0_1_fu_1256_p10;
        neust_V_19_0_0195_fu_158 <= neust_V_19_0_1_fu_1448_p10;
        neust_V_1_0_0177_fu_94 <= neust_V_1_0_1_fu_1020_p10;
        neust_V_20_0_0196_fu_162 <= neust_V_20_0_1_fu_1640_p10;
        neust_V_21_0_0197_fu_166 <= neust_V_21_0_1_fu_1832_p10;
        neust_V_22_0_0198_fu_170 <= neust_V_22_0_1_fu_2024_p10;
        neust_V_23_0_0199_fu_174 <= neust_V_23_0_1_fu_2216_p10;
        neust_V_25_0_0201_fu_178 <= neust_V_25_0_1_fu_1086_p10;
        neust_V_26_0_0202_fu_182 <= neust_V_26_0_1_fu_1278_p10;
        neust_V_27_0_0203_fu_186 <= neust_V_27_0_1_fu_1470_p10;
        neust_V_28_0_0204_fu_190 <= neust_V_28_0_1_fu_1662_p10;
        neust_V_29_0_0205_fu_194 <= neust_V_29_0_1_fu_1854_p10;
        neust_V_2_0_0178_fu_98 <= neust_V_2_0_1_fu_1212_p10;
        neust_V_30_0_0206_fu_198 <= neust_V_30_0_1_fu_2046_p10;
        neust_V_31_0_0207_fu_202 <= neust_V_31_0_1_fu_2238_p10;
        neust_V_33_0_0209_fu_206 <= neust_V_33_0_1_fu_1108_p10;
        neust_V_34_0_0210_fu_210 <= neust_V_34_0_1_fu_1300_p10;
        neust_V_35_0_0211_fu_214 <= neust_V_35_0_1_fu_1492_p10;
        neust_V_36_0_0212_fu_218 <= neust_V_36_0_1_fu_1684_p10;
        neust_V_37_0_0213_fu_222 <= neust_V_37_0_1_fu_1876_p10;
        neust_V_38_0_0214_fu_226 <= neust_V_38_0_1_fu_2068_p10;
        neust_V_39_0_0215_fu_230 <= neust_V_39_0_1_fu_2260_p10;
        neust_V_3_0_0179_fu_102 <= neust_V_3_0_1_fu_1404_p10;
        neust_V_41_0_0217_fu_234 <= neust_V_41_0_1_fu_1130_p10;
        neust_V_42_0_0218_fu_238 <= neust_V_42_0_1_fu_1322_p10;
        neust_V_43_0_0219_fu_242 <= neust_V_43_0_1_fu_1514_p10;
        neust_V_44_0_0220_fu_246 <= neust_V_44_0_1_fu_1706_p10;
        neust_V_45_0_0221_fu_250 <= neust_V_45_0_1_fu_1898_p10;
        neust_V_46_0_0222_fu_254 <= neust_V_46_0_1_fu_2090_p10;
        neust_V_47_0_0223_fu_258 <= neust_V_47_0_1_fu_2282_p10;
        neust_V_49_0_0225_fu_262 <= neust_V_49_0_1_fu_1152_p10;
        neust_V_4_0_0180_fu_106 <= neust_V_4_0_1_fu_1596_p10;
        neust_V_50_0_0226_fu_266 <= neust_V_50_0_1_fu_1344_p10;
        neust_V_51_0_0227_fu_270 <= neust_V_51_0_1_fu_1536_p10;
        neust_V_52_0_0228_fu_274 <= neust_V_52_0_1_fu_1728_p10;
        neust_V_53_0_0229_fu_278 <= neust_V_53_0_1_fu_1920_p10;
        neust_V_54_0_0230_fu_282 <= neust_V_54_0_1_fu_2112_p10;
        neust_V_55_0_0231_fu_286 <= neust_V_55_0_1_fu_2304_p10;
        neust_V_57_0_0233_fu_290 <= neust_V_57_0_1_fu_1174_p10;
        neust_V_58_0_0234_fu_294 <= neust_V_58_0_1_fu_1366_p10;
        neust_V_59_0_0235_fu_298 <= neust_V_59_0_1_fu_1558_p10;
        neust_V_5_0_0181_fu_110 <= neust_V_5_0_1_fu_1788_p10;
        neust_V_60_0_0236_fu_302 <= neust_V_60_0_1_fu_1750_p10;
        neust_V_61_0_0237_fu_306 <= neust_V_61_0_1_fu_1942_p10;
        neust_V_62_0_0238_fu_310 <= neust_V_62_0_1_fu_2134_p10;
        neust_V_63_0_0239_fu_314 <= neust_V_63_0_1_fu_2326_p10;
        neust_V_6_0_0182_fu_114 <= neust_V_6_0_1_fu_1980_p10;
        neust_V_7_0_0183_fu_118 <= neust_V_7_0_1_fu_2172_p10;
        neust_V_9_0_0185_fu_122 <= neust_V_9_0_1_fu_1042_p10;
    end
end

always @ (*) begin
    if ((icmp_ln147_fu_377_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln150_reg_3060 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln150_reg_3060 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln197_reg_3064 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln197_reg_3064 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln147_fu_377_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln147_fu_377_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accu_1_V_3_fu_944_p3 = ((icmp_ln165_fu_592_p2[0:0] === 1'b1) ? accu_1_V_fu_638_p2 : accu_1_V_2_fu_58);

assign accu_1_V_fu_638_p2 = ($signed(phi_ln169_1_fu_602_p10) - $signed(sext_ln1333_fu_634_p1));

assign accu_2_V_3_fu_936_p3 = ((icmp_ln165_fu_592_p2[0:0] === 1'b1) ? accu_2_V_fu_680_p2 : accu_2_V_2_fu_62);

assign accu_2_V_fu_680_p2 = ($signed(phi_ln169_2_fu_644_p10) - $signed(sext_ln1333_1_fu_676_p1));

assign accu_3_V_3_fu_928_p3 = ((icmp_ln165_fu_592_p2[0:0] === 1'b1) ? accu_3_V_fu_722_p2 : accu_3_V_2_fu_66);

assign accu_3_V_fu_722_p2 = ($signed(phi_ln169_3_fu_686_p10) - $signed(sext_ln1333_2_fu_718_p1));

assign accu_4_V_3_fu_920_p3 = ((icmp_ln165_fu_592_p2[0:0] === 1'b1) ? accu_4_V_fu_764_p2 : accu_4_V_2_fu_70);

assign accu_4_V_fu_764_p2 = ($signed(phi_ln169_4_fu_728_p10) - $signed(sext_ln1333_3_fu_760_p1));

assign accu_5_V_3_fu_912_p3 = ((icmp_ln165_fu_592_p2[0:0] === 1'b1) ? accu_5_V_fu_806_p2 : accu_5_V_2_fu_74);

assign accu_5_V_fu_806_p2 = ($signed(phi_ln169_5_fu_770_p10) - $signed(sext_ln1333_4_fu_802_p1));

assign accu_6_V_3_fu_904_p3 = ((icmp_ln165_fu_592_p2[0:0] === 1'b1) ? accu_6_V_fu_848_p2 : accu_6_V_2_fu_78);

assign accu_6_V_fu_848_p2 = ($signed(phi_ln169_6_fu_812_p10) - $signed(sext_ln1333_5_fu_844_p1));

assign accu_7_V_3_fu_896_p3 = ((icmp_ln165_fu_592_p2[0:0] === 1'b1) ? accu_7_V_fu_890_p2 : accu_7_V_2_fu_82);

assign accu_7_V_fu_890_p2 = ($signed(phi_ln169_7_fu_854_p10) - $signed(sext_ln1333_6_fu_886_p1));

assign add_ln147_fu_366_p2 = (shl_ln147_fu_354_p2 + shl_ln147_1_fu_360_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln197_reg_3064 == 1'd1) & (out_V_V_full_n == 1'b0)) | ((icmp_ln150_reg_3060 == 1'd1) & (in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln197_reg_3064 == 1'd1) & (out_V_V_full_n == 1'b0)) | ((icmp_ln150_reg_3060 == 1'd1) & (in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln197_reg_3064 == 1'd1) & (out_V_V_full_n == 1'b0)) | ((icmp_ln150_reg_3060 == 1'd1) & (in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((icmp_ln197_reg_3064 == 1'd1) & (out_V_V_full_n == 1'b0)) | ((icmp_ln150_reg_3060 == 1'd1) & (in_V_V_empty_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign i_fu_382_p2 = (i_0_reg_338 + 32'd1);

assign icmp_ln147_fu_377_p2 = ((i_0_reg_338 == add_ln147_reg_3046) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_391_p2 = ((nf_0_fu_90 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_592_p2 = ((sf_1_fu_86 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_958_p2 = ((sf_fu_952_p2 == 32'd20) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_2354_p2 = ((nf_fu_2348_p2 == 32'd8) ? 1'b1 : 1'b0);

assign nf_fu_2348_p2 = (nf_0_fu_90 + 32'd1);

assign out_V_V_din = 64'd0;

assign select_ln204_1_fu_1204_p3 = ((tmp_2_fu_1196_p3[0:0] === 1'b1) ? accu_2_V_3_fu_936_p3 : 16'd0);

assign select_ln204_2_fu_1396_p3 = ((tmp_3_fu_1388_p3[0:0] === 1'b1) ? accu_3_V_3_fu_928_p3 : 16'd0);

assign select_ln204_3_fu_1588_p3 = ((tmp_4_fu_1580_p3[0:0] === 1'b1) ? accu_4_V_3_fu_920_p3 : 16'd0);

assign select_ln204_4_fu_1780_p3 = ((tmp_5_fu_1772_p3[0:0] === 1'b1) ? accu_5_V_3_fu_912_p3 : 16'd0);

assign select_ln204_5_fu_1972_p3 = ((tmp_6_fu_1964_p3[0:0] === 1'b1) ? accu_6_V_3_fu_904_p3 : 16'd0);

assign select_ln204_6_fu_2164_p3 = ((tmp_7_fu_2156_p3[0:0] === 1'b1) ? accu_7_V_3_fu_896_p3 : 16'd0);

assign select_ln204_fu_1012_p3 = ((tmp_1_fu_1004_p3[0:0] === 1'b1) ? accu_1_V_3_fu_944_p3 : 16'd0);

assign select_ln212_fu_2360_p3 = ((icmp_ln212_fu_2354_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_2348_p2);

assign sext_ln1333_1_fu_676_p1 = $signed(trunc_ln1333_2_fu_666_p4);

assign sext_ln1333_2_fu_718_p1 = $signed(trunc_ln1333_3_fu_708_p4);

assign sext_ln1333_3_fu_760_p1 = $signed(trunc_ln1333_4_fu_750_p4);

assign sext_ln1333_4_fu_802_p1 = $signed(trunc_ln1333_5_fu_792_p4);

assign sext_ln1333_5_fu_844_p1 = $signed(trunc_ln1333_6_fu_834_p4);

assign sext_ln1333_6_fu_886_p1 = $signed(trunc_ln1333_7_fu_876_p4);

assign sext_ln1333_fu_634_p1 = $signed(trunc_ln1333_1_fu_624_p4);

assign sf_fu_952_p2 = (32'd1 + sf_1_fu_86);

assign shl_ln147_1_fu_360_p2 = reps << 32'd5;

assign shl_ln147_fu_354_p2 = reps << 32'd7;

assign tmp_1_fu_1004_p3 = accu_1_V_3_fu_944_p3[32'd15];

assign tmp_2_fu_1196_p3 = accu_2_V_3_fu_936_p3[32'd15];

assign tmp_3_fu_1388_p3 = accu_3_V_3_fu_928_p3[32'd15];

assign tmp_4_fu_1580_p3 = accu_4_V_3_fu_920_p3[32'd15];

assign tmp_5_fu_1772_p3 = accu_5_V_3_fu_912_p3[32'd15];

assign tmp_6_fu_1964_p3 = accu_6_V_3_fu_904_p3[32'd15];

assign tmp_7_fu_2156_p3 = accu_7_V_3_fu_896_p3[32'd15];

assign trunc_ln1333_1_fu_624_p4 = {{phi_ln169_1_fu_602_p10[14:3]}};

assign trunc_ln1333_2_fu_666_p4 = {{phi_ln169_2_fu_644_p10[14:3]}};

assign trunc_ln1333_3_fu_708_p4 = {{phi_ln169_3_fu_686_p10[14:3]}};

assign trunc_ln1333_4_fu_750_p4 = {{phi_ln169_4_fu_728_p10[14:3]}};

assign trunc_ln1333_5_fu_792_p4 = {{phi_ln169_5_fu_770_p10[14:3]}};

assign trunc_ln1333_6_fu_834_p4 = {{phi_ln169_6_fu_812_p10[14:3]}};

assign trunc_ln1333_7_fu_876_p4 = {{phi_ln169_7_fu_854_p10[14:3]}};

assign trunc_ln169_fu_598_p1 = nf_0_fu_90[2:0];

always @ (posedge ap_clk) begin
    add_ln147_reg_3046[4:0] <= 5'b00000;
end

endmodule //Matrix_Vector_Activa
