# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do adder2_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab62_soc
# ** Warning: (vlib-34) Library already exists at "lab62_soc".
# vmap lab62_soc lab62_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab62_soc lab62_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/lab62_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:53 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/lab62_soc.v 
# -- Compiling module lab62_soc
# 
# Top level modules:
# 	lab62_soc
# End time: 17:52:53 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:53 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 17:52:53 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:53 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 17:52:53 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:53 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0.v 
# -- Compiling module lab62_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0
# End time: 17:52:53 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:53 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_rst.v 
# -- Compiling module lab62_soc_usb_rst
# 
# Top level modules:
# 	lab62_soc_usb_rst
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_usb_gpx.v 
# -- Compiling module lab62_soc_usb_gpx
# 
# Top level modules:
# 	lab62_soc_usb_gpx
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_timer_0.v 
# -- Compiling module lab62_soc_timer_0
# 
# Top level modules:
# 	lab62_soc_timer_0
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_sysid_qsys_0.v 
# -- Compiling module lab62_soc_sysid_qsys_0
# 
# Top level modules:
# 	lab62_soc_sysid_qsys_0
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_spi_0.v 
# -- Compiling module lab62_soc_spi_0
# 
# Top level modules:
# 	lab62_soc_spi_0
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram_pll.v 
# -- Compiling module lab62_soc_sdram_pll_dffpipe_l2c
# -- Compiling module lab62_soc_sdram_pll_stdsync_sv6
# -- Compiling module lab62_soc_sdram_pll_altpll_vg92
# -- Compiling module lab62_soc_sdram_pll
# 
# Top level modules:
# 	lab62_soc_sdram_pll
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_sdram.v 
# -- Compiling module lab62_soc_sdram_input_efifo_module
# -- Compiling module lab62_soc_sdram
# 
# Top level modules:
# 	lab62_soc_sdram
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_onchip_memory2_0.v 
# -- Compiling module lab62_soc_onchip_memory2_0
# 
# Top level modules:
# 	lab62_soc_onchip_memory2_0
# End time: 17:52:54 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:54 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0.v 
# -- Compiling module lab62_soc_nios2_qsys_0_register_bank_a_module
# -- Compiling module lab62_soc_nios2_qsys_0_register_bank_b_module
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_debug
# -- Compiling module lab62_soc_nios2_qsys_0_ociram_sp_ram_module
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_ocimem
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_avalon_reg
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_break
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_xbrk
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_dbrk
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_itrace
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_td_mode
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_dtrace
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_fifo
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_pib
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci_im
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_performance_monitors
# -- Compiling module lab62_soc_nios2_qsys_0_nios2_oci
# -- Compiling module lab62_soc_nios2_qsys_0
# 
# Top level modules:
# 	lab62_soc_nios2_qsys_0_nios2_performance_monitors
# 	lab62_soc_nios2_qsys_0
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_jtag_debug_module_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_jtag_debug_module_sysclk.v 
# -- Compiling module lab62_soc_nios2_qsys_0_jtag_debug_module_sysclk
# 
# Top level modules:
# 	lab62_soc_nios2_qsys_0_jtag_debug_module_sysclk
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_jtag_debug_module_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_jtag_debug_module_tck.v 
# -- Compiling module lab62_soc_nios2_qsys_0_jtag_debug_module_tck
# 
# Top level modules:
# 	lab62_soc_nios2_qsys_0_jtag_debug_module_tck
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_jtag_debug_module_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_jtag_debug_module_wrapper.v 
# -- Compiling module lab62_soc_nios2_qsys_0_jtag_debug_module_wrapper
# 
# Top level modules:
# 	lab62_soc_nios2_qsys_0_jtag_debug_module_wrapper
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_oci_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_oci_test_bench.v 
# -- Compiling module lab62_soc_nios2_qsys_0_oci_test_bench
# 
# Top level modules:
# 	lab62_soc_nios2_qsys_0_oci_test_bench
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_nios2_qsys_0_test_bench.v 
# -- Compiling module lab62_soc_nios2_qsys_0_test_bench
# 
# Top level modules:
# 	lab62_soc_nios2_qsys_0_test_bench
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_leds_pio.v 
# -- Compiling module lab62_soc_leds_pio
# 
# Top level modules:
# 	lab62_soc_leds_pio
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_keycode.v 
# -- Compiling module lab62_soc_keycode
# 
# Top level modules:
# 	lab62_soc_keycode
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_key.v 
# -- Compiling module lab62_soc_key
# 
# Top level modules:
# 	lab62_soc_key
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_jtag_uart_0.v 
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_w
# -- Compiling module lab62_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0_scfifo_r
# -- Compiling module lab62_soc_jtag_uart_0
# 
# Top level modules:
# 	lab62_soc_jtag_uart_0
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_hex_digits_pio.v 
# -- Compiling module lab62_soc_hex_digits_pio
# 
# Top level modules:
# 	lab62_soc_hex_digits_pio
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_acc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_acc.v 
# -- Compiling module lab62_soc_acc
# 
# Top level modules:
# 	lab62_soc_acc
# End time: 17:52:55 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6 {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/GameStateController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:55 on Dec 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/GameStateController.sv 
# -- Compiling module gamestate
# 
# Top level modules:
# 	gamestate
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6 {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/walldecider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/walldecider.sv 
# -- Compiling module mazewalls
# 
# Top level modules:
# 	mazewalls
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6 {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6 {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6 {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/ball.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/ball.sv 
# -- Compiling module ball
# 
# Top level modules:
# 	ball
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6 {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_irq_mapper.sv 
# -- Compiling module lab62_soc_irq_mapper
# 
# Top level modules:
# 	lab62_soc_irq_mapper
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -vlog01compat -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 17:52:56 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:56 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:57 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_mux
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:57 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:57 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_rsp_demux
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:57 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_mux
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:57 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_cmd_demux
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:57 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:57 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:57 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_007
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:57 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router_002
# End time: 17:52:57 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:58 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/lab62_soc_mm_interconnect_0_router.sv 
# -- Compiling module lab62_soc_mm_interconnect_0_router_default_decode
# -- Compiling module lab62_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	lab62_soc_mm_interconnect_0_router
# End time: 17:52:58 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:58 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 17:52:58 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:58 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 17:52:58 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:58 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 17:52:58 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work lab62_soc +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:58 on Dec 04,2021
# vlog -reportprogress 300 -sv -work lab62_soc "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 17:52:58 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6 {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:58 on Dec 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 17:52:58 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6 {C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:52:59 on Dec 04,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6" C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:52:59 on Dec 04,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L lab62_soc -voptargs=""+acc"" testbench 
# Start time: 17:52:59 on Dec 04,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab62
# Loading work.HexDriver
# Loading lab62_soc.lab62_soc
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/lab/u0 File: C:/Users/rushi/Desktop/tthakur2_rushill2_lab6/tthakur2_rushill2_lab6/lab62_soc/synthesis/lab62_soc.v
# Loading lab62_soc.lab62_soc_acc
# Loading lab62_soc.lab62_soc_hex_digits_pio
# Loading lab62_soc.lab62_soc_jtag_uart_0
# Loading lab62_soc.lab62_soc_jtag_uart_0_scfifo_w
# Loading lab62_soc.lab62_soc_jtag_uart_0_sim_scfifo_w
# Loading lab62_soc.lab62_soc_jtag_uart_0_scfifo_r
# Loading lab62_soc.lab62_soc_jtag_uart_0_sim_scfifo_r
# Loading lab62_soc.lab62_soc_key
# Loading lab62_soc.lab62_soc_keycode
# Loading lab62_soc.lab62_soc_leds_pio
# Loading lab62_soc.lab62_soc_nios2_qsys_0
# Loading lab62_soc.lab62_soc_nios2_qsys_0_test_bench
# Loading lab62_soc.lab62_soc_nios2_qsys_0_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading lab62_soc.lab62_soc_nios2_qsys_0_register_bank_b_module
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_ocimem
# Loading lab62_soc.lab62_soc_nios2_qsys_0_ociram_sp_ram_module
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_avalon_reg
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_break
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_xbrk
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_dbrk
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_itrace
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_dtrace
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_td_mode
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_fifo
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc
# Loading lab62_soc.lab62_soc_nios2_qsys_0_oci_test_bench
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_pib
# Loading lab62_soc.lab62_soc_nios2_qsys_0_nios2_oci_im
# Loading lab62_soc.lab62_soc_nios2_qsys_0_jtag_debug_module_wrapper
# Loading lab62_soc.lab62_soc_nios2_qsys_0_jtag_debug_module_tck
# Loading lab62_soc.lab62_soc_nios2_qsys_0_jtag_debug_module_sysclk
# Loading lab62_soc.lab62_soc_onchip_memory2_0
# Loading lab62_soc.lab62_soc_sdram
# Loading lab62_soc.lab62_soc_sdram_input_efifo_module
# Loading lab62_soc.lab62_soc_sdram_pll
# Loading lab62_soc.lab62_soc_sdram_pll_stdsync_sv6
# Loading lab62_soc.lab62_soc_sdram_pll_dffpipe_l2c
# Loading lab62_soc.lab62_soc_sdram_pll_altpll_vg92
# Loading fiftyfivenm_ver.fiftyfivenm_pll
# Loading fiftyfivenm_ver.fiftyfivenm_m_cntr
# Loading fiftyfivenm_ver.fiftyfivenm_n_cntr
# Loading fiftyfivenm_ver.fiftyfivenm_scale_cntr
# Loading lab62_soc.lab62_soc_spi_0
# Loading lab62_soc.lab62_soc_sysid_qsys_0
# Loading lab62_soc.lab62_soc_timer_0
# Loading lab62_soc.lab62_soc_usb_gpx
# Loading lab62_soc.lab62_soc_usb_rst
# Loading lab62_soc.lab62_soc_mm_interconnect_0
# Loading lab62_soc.altera_merlin_master_translator
# Loading lab62_soc.altera_merlin_slave_translator
# Loading lab62_soc.altera_merlin_master_agent
# Loading lab62_soc.altera_merlin_slave_agent
# Loading lab62_soc.altera_merlin_burst_uncompressor
# Loading lab62_soc.altera_avalon_sc_fifo
# Loading lab62_soc.lab62_soc_mm_interconnect_0_router
# Loading lab62_soc.lab62_soc_mm_interconnect_0_router_default_decode
# Loading lab62_soc.lab62_soc_mm_interconnect_0_router_002
# Loading lab62_soc.lab62_soc_mm_interconnect_0_router_002_default_decode
# Loading lab62_soc.lab62_soc_mm_interconnect_0_router_007
# Loading lab62_soc.lab62_soc_mm_interconnect_0_router_007_default_decode
# Loading lab62_soc.altera_merlin_burst_adapter
# Loading lab62_soc.lab62_soc_mm_interconnect_0_cmd_demux
# Loading lab62_soc.lab62_soc_mm_interconnect_0_cmd_mux
# Loading lab62_soc.altera_merlin_arbitrator
# Loading lab62_soc.altera_merlin_arb_adder
# Loading lab62_soc.lab62_soc_mm_interconnect_0_rsp_demux
# Loading lab62_soc.lab62_soc_mm_interconnect_0_rsp_mux
# Loading lab62_soc.altera_merlin_width_adapter
# Loading lab62_soc.altera_avalon_st_handshake_clock_crosser
# Loading lab62_soc.altera_avalon_st_clock_crosser
# Loading lab62_soc.altera_std_synchronizer_nocut
# Loading lab62_soc.lab62_soc_mm_interconnect_0_avalon_st_adapter
# Loading lab62_soc.lab62_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading lab62_soc.lab62_soc_mm_interconnect_0_avalon_st_adapter_005
# Loading lab62_soc.lab62_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# Loading lab62_soc.lab62_soc_irq_mapper
# Loading lab62_soc.altera_reset_controller
# Loading work.vga_controller
# Loading work.ball
# Loading work.mazewalls
# Loading work.color_mapper
# Loading work.gamestate
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./adder2_run_msim_rtl_systemverilog.do PAUSED at line 69
# End time: 17:54:10 on Dec 04,2021, Elapsed time: 0:01:11
# Errors: 1, Warnings: 0
