# //  Questa Sim-64
# //  Version 10.5c_2 linux_x86_64 Oct 17 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd script
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:48:25 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 12:48:25 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:48:26 on May 01,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(141): (vcom-1484) Unknown formal identifier "vect_input_A_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(142): (vcom-1484) Unknown formal identifier "vect_input_B_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(143): (vcom-1484) Unknown formal identifier "vect_input_C_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(144): (vcom-1484) Unknown formal identifier "vect_input_D_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(146): (vcom-1484) Unknown formal identifier "output_reg_A_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(147): (vcom-1484) Unknown formal identifier "output_reg_B_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(148): (vcom-1484) Unknown formal identifier "output_reg_C_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(149): (vcom-1484) Unknown formal identifier "output_reg_D_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(305): VHDL Compiler exiting
# End time: 12:48:26 on May 01,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 30
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/axi4lite_slave_tb.vhd"
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:51:18 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# ** Error: ../src/axi4lite_slave.vhd(72): (vcom-1136) Unknown identifier "switch_i".
# ** Error: ../src/axi4lite_slave.vhd(72): Bad resolution function (STD_LOGIC_VECTOR) for type (error).
# ** Error: ../src/axi4lite_slave.vhd(72): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 12:51:18 on May 01,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 27
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src/axi4lite_slave.vhd"
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:51:42 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 12:51:42 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:51:42 on May 01,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 12:51:42 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 12:51:42 on May 01,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
# ** Error: Cannot open macro file: ../wave_axi_dummy_slv_tb.do
# Error in macro ././run_axi4lite_slave_tb.tcl line 37
# Cannot open macro file: ../wave_axi_dummy_slv_tb.do
#     while executing
# "do ../wave_axi_dummy_slv_tb.do"
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:52:06 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 12:52:06 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:52:06 on May 01,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 12:52:07 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 12:52:07 on May 01,2020, Elapsed time: 0:00:25
# Errors: 3, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 12:52:07 on May 01,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
# ** Error: Cannot open macro file: ../wave_axi_dummy_slv_tb.do
# Error in macro ././run_axi4lite_slave_tb.tcl line 37
# Cannot open macro file: ../wave_axi_dummy_slv_tb.do
#     while executing
# "do ../wave_axi_dummy_slv_tb.do"
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:52:59 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 12:52:59 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 12:52:59 on May 01,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 12:52:59 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 12:53:00 on May 01,2020, Elapsed time: 0:00:53
# Errors: 3, Warnings: 2
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 12:53:00 on May 01,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/reset_i'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 3
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/clk_i'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 4
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/internal_reg_1_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 33
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/internal_reg_2_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 34
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/internal_reg_3_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 35
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/axi_rresp_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 44
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/axi_raddr_done_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 45
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/axi_data_rden_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 50
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/dummy_cnt'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 52
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/byte_index'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 53
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/local_addr_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 54
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/CST_ADDR_0_FOR_TST'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 56
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 13:07:27 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 13:07:27 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 13:07:27 on May 01,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(141): (vcom-1484) Unknown formal identifier "vect_input_A_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(142): (vcom-1484) Unknown formal identifier "vect_input_B_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(143): (vcom-1484) Unknown formal identifier "vect_input_C_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(144): (vcom-1484) Unknown formal identifier "vect_input_D_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(146): (vcom-1484) Unknown formal identifier "output_reg_A_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(147): (vcom-1484) Unknown formal identifier "output_reg_B_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(148): (vcom-1484) Unknown formal identifier "output_reg_C_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(149): (vcom-1484) Unknown formal identifier "output_reg_D_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(305): VHDL Compiler exiting
# End time: 13:07:27 on May 01,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 30
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/axi4lite_slave_tb.vhd"
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 13:49:09 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 13:49:09 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 13:49:09 on May 01,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 13:49:09 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 13:49:10 on May 01,2020, Elapsed time: 0:56:10
# Errors: 48, Warnings: 3
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 13:49:10 on May 01,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/reset_i'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 3
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/clk_i'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 4
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/internal_reg_1_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 33
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/internal_reg_2_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 34
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/internal_reg_3_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 35
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/axi_rresp_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 44
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/axi_raddr_done_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 45
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/axi_data_rden_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 50
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/dummy_cnt'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 52
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/byte_index'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 53
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/local_addr_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 54
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/CST_ADDR_0_FOR_TST'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 56
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 130 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 145 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 160 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 13:51:14 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 13:51:14 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 13:51:14 on May 01,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(141): (vcom-1484) Unknown formal identifier "vect_input_A_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(142): (vcom-1484) Unknown formal identifier "vect_input_B_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(143): (vcom-1484) Unknown formal identifier "vect_input_C_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(144): (vcom-1484) Unknown formal identifier "vect_input_D_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(146): (vcom-1484) Unknown formal identifier "output_reg_A_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(147): (vcom-1484) Unknown formal identifier "output_reg_B_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(148): (vcom-1484) Unknown formal identifier "output_reg_C_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(149): (vcom-1484) Unknown formal identifier "output_reg_D_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(305): VHDL Compiler exiting
# End time: 13:51:14 on May 01,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 30
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/axi4lite_slave_tb.vhd"
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:05:10 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 15:05:10 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:05:10 on May 01,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# End time: 15:05:11 on May 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 15:05:11 on May 01,2020, Elapsed time: 1:16:01
# Errors: 48, Warnings: 3
# vsim -novopt work.axi4lite_slave_tb 
# Start time: 15:05:11 on May 01,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave_tb(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi4lite_slave_tb(behavioral)
# Refreshing /home/redsuser/SOCF/axi4lite/IP_axi4lite_interface/script/work.axi4lite_slave(rtl)
# Loading work.axi4lite_slave(rtl)
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/reset_i'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 3
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/clk_i'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 4
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/internal_reg_1_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 33
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/internal_reg_2_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 34
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/internal_reg_3_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 35
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/axi_rresp_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 44
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/axi_raddr_done_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 45
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/axi_data_rden_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 50
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/dummy_cnt'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 52
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/byte_index'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 53
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/local_addr_s'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 54
# ** Error: (vish-4014) No objects found matching '/axi4lite_slave_tb/axi_instance/CST_ADDR_0_FOR_TST'.
# Executing ONERROR command at macro ././wave_axi4lite_slave_tb.do line 56
run -all
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 12 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 35 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 55 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 75 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table d'ecriture sur bus AXI
#    Time: 95 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 115 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 135 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 155 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 175 ns  Iteration: 0  Instance: /axi4lite_slave_tb
# ** Note: >>Test avec table de lecture sur bus AXI
#    Time: 195 ns  Iteration: 0  Instance: /axi4lite_slave_tb
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:07:55 on May 01,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 15:07:55 on May 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:07:55 on May 01,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(141): (vcom-1484) Unknown formal identifier "vect_input_A_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(142): (vcom-1484) Unknown formal identifier "vect_input_B_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(143): (vcom-1484) Unknown formal identifier "vect_input_C_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(144): (vcom-1484) Unknown formal identifier "vect_input_D_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(146): (vcom-1484) Unknown formal identifier "output_reg_A_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(147): (vcom-1484) Unknown formal identifier "output_reg_B_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(148): (vcom-1484) Unknown formal identifier "output_reg_C_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(149): (vcom-1484) Unknown formal identifier "output_reg_D_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(305): VHDL Compiler exiting
# End time: 15:07:56 on May 01,2020, Elapsed time: 0:00:01
# Errors: 9, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 30
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/axi4lite_slave_tb.vhd"
