#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov  2 17:36:52 2022
# Process ID: 60540
# Current directory: C:/Users/devin/VGATest
# Command line: vivado.exe -mode tcl
# Log file: C:/Users/devin/VGATest/vivado.log
# Journal file: C:/Users/devin/VGATest\vivado.jou
#-----------------------------------------------------------
Vivado% open_project VGATest.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1144.285 ; gain = 0.000
VGATest
Vivado% help
WARNING: [Common 17-20] Did not find any categories for task 'platform_verify'
Topic Categories:
Bitgen
Board
CDC
Configuration
DRC
Debug
Device
Feasibility
FileIO
Floorplan
GUIControl
IPFlow
IPIntegrator
Memory
Memory Initialization
Methodology
Netlist
Object
Partition
PinPlanning
Platform
Power
Project
PropertyAndParameter
Report
SDC
Simulation
SysGen
Tcl
TclBuiltIn
TclPackage
Timing
ToolLaunch
Tools
Vitis
Waiver
XDC
XPS
cluster_configuration
projutils
simulation
synthesis
user-written
vivado_preferences
xilinxtclstore
To list help topics by category, type 'help -category <category>'. For example:
% help -category Project

Vivado% help -category Simulation

Topic                    Description
add_files                Add sources to the active fileset
compile_simlib           Compile simulation libraries
config_compile_simlib    Configure settings for compile_simlib
create_fileset           Create a new fileset
delete_fileset           Delete a fileset
export_ip_user_files     (User-written application)
                         Generate and export IP/IPI 
                         user files from a project. This can be scoped to work 
                         on one or more IPs.
                         
export_simulation        (User-written application)
                         Export a script and 
                         associated data files (if any) for driving standalone 
                         simulation using the specified simulator.
                         
generate_hier_access     (User-written application)
                         Generate sources for 
                         hierarchical access simulation
                         
generate_mem_files       Write all the simulation .mem files.
get_simulators           Get registered simulators
import_files             Import files and/or directories into the active 
                         fileset
launch_simulation        Generate simulation scripts of the design and launch 
                         steps for the target simulator.
                         
move_files               Moves the files from one fileset to another while 
                         maintaining all of their original properties.
read_saif                Import simulation data in saif format
remove_files             Remove files or directories from a fileset
report_simlib_info       Report info of simulation libraries
reset_simulation         Reset an existing simulation run
setup_ip_static_library  (User-written application)
                         Extract IP static files 
                         from the project or repository and prepare it for 
                         compile_simlib
                         
write_sdf                write_sdf command generates flat sdf delay files for 
                         event simulation
write_verilog            Export the current netlist in Verilog format
write_vhdl               Export the current netlist in VHDL format

For help on an individual topic, type 'help <topic>'. For example:
% help create_project

Vivado% launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/devin/VGATest/VGATest.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/devin/VGATest/VGATest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'TestImageOutputTB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/devin/VGATest/VGATest.sim/sim_1/behav/xsim/imageMemory.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/devin/VGATest/VGATest.sim/sim_1/behav/xsim/i2senseLogo.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/devin/VGATest/VGATest.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TestImageOutputTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/PWMmod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWMmod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/TestImageOutput.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestImageOutput
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/imageSequencer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageSequencer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/devin/VGATest/VGATest.srcs/sources_1/new/pixelCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixelCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/devin/VGATest/VGATest.srcs/sim_1/new/vgaSync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgaSync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/devin/VGATest/VGATest.srcs/sim_1/new/TestImageOutputTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestImageOutputTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/devin/VGATest/VGATest.sim/sim_1/behav/xsim'
"xelab -wto c224c5c95939435ba7fb983c2bc9d3a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestImageOutputTB_behav xil_defaultlib.TestImageOutputTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c224c5c95939435ba7fb983c2bc9d3a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestImageOutputTB_behav xil_defaultlib.TestImageOutputTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'triggerValue' [C:/Users/devin/VGATest/VGATest.srcs/sim_1/new/vgaSync.sv:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'triggerValue' [C:/Users/devin/VGATest/VGATest.srcs/sim_1/new/vgaSync.sv:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PWMmod(registerSize=10,maxRegist...
Compiling module xil_defaultlib.PWMmod(registerSize=10,maxRegist...
Compiling module xil_defaultlib.vgaSync
Compiling module xil_defaultlib.pixelCounter
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.imageMemory
Compiling module xil_defaultlib.imageSequencer
Compiling module xil_defaultlib.TestImageOutput
Compiling module xil_defaultlib.TestImageOutputTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestImageOutputTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/devin/VGATest/VGATest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestImageOutputTB_behav -key {Behavioral:sim_1:Functional:TestImageOutputTB} -tclbatch {TestImageOutputTB.tcl} -protoinst "protoinst_files/MicroB.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MicroB.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/MicroB.protoinst for the following reason(s):
There are no instances of module "MicroB" in the design.

Time resolution is 1 ps
source TestImageOutputTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TestImageOutputTB.untested.mem.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestImageOutputTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1144.285 ; gain = 0.000
Vivado% run 10ms;
Vivado% save_wave_config Test
Test.wcfg
Vivado% ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
Vivado% save_wave
C:/Users/devin/VGATest/Test.wcfg
Vivado% help -category Simulation
WARNING: [Common 17-20] Did not find any categories for task 'platform_verify'

Topic                    Description
add_bp                   Add breakpoint at a line of a HDL source
add_condition            Conditionally execute Tcl commands
add_files                Add sources to the active fileset
add_force                Force value of signal, wire, or reg to a specified 
                         value
checkpoint_vcd           Create a VCD checkpoint (equivalent of Verilog 
                         $dumpall system task)
close_saif               Flush SAIF toggle information to the SAIF output file 
                         and close the file
close_sim                Unload the current simulation without exiting Vivado
close_vcd                Flush VCD information to the VCD output file and close
                         the file
compile_simlib           Compile simulation libraries
config_compile_simlib    Configure settings for compile_simlib
create_fileset           Create a new fileset
current_frame            Get index of the selected subprogram frame (default, 
                         top i.e. most recent subprogram call) in the 
                         call-stack of the HDL process scope (current_scope). 
                         Sets current stack frame for the subprogram call-stack
                         of the current_scope.
current_scope            Get the current scope or set the current scope
current_sim              Set the current simulation object or get the current 
                         simulation object
current_time             Report current simulation time
current_vcd              Return the current VCD object or make VCDObject the 
                         current VCD object
delete_fileset           Delete a fileset
describe                 Describe an HDL object (variable, signal, wire, or 
                         reg) by printing type and declaration information
export_ip_user_files     (User-written application)
                         Generate and export IP/IPI 
                         user files from a project. This can be scoped to work 
                         on one or more IPs.
                         
export_simulation        (User-written application)
                         Export a script and 
                         associated data files (if any) for driving standalone 
                         simulation using the specified simulator.
                         
flush_vcd                Flush VCD simulation output to the VCD output file 
                         (equivalent of $dumpflush verilog system task)
generate_hier_access     (User-written application)
                         Generate sources for 
                         hierarchical access simulation
                         
generate_mem_files       Write all the simulation .mem files.
get_objects              Get a list of HDL objects in one or more HDL scopes as
                         per the specified pattern
get_scopes               Get a list of children HDL scopes of a scope
get_simulators           Get registered simulators
get_stacks               Get list of processes in a design, which are waiting 
                         inside a subprogram
get_value                Get current value of the selected HDL object 
                         (variable, signal, wire, reg)
import_files             Import files and/or directories into the active 
                         fileset
launch_simulation        Generate simulation scripts of the design and launch 
                         steps for the target simulator.
                         
limit_vcd                Limit the maximum size of the VCD file on disk 
                         (equivalent of $dumplimit verilog task)
log_saif                 Log Switching Activity Interchange Format (SAIF) 
                         toggle for specified wire, signal, or reg
log_vcd                  Log Value Change Dump (VCD) simulation output for 
                         specified wire, signal, or reg
log_wave                 Log simulation output for specified wire, signal, or 
                         reg for viewing using Vivado Simulators waveform 
                         viewer. Unlike add_wave, this command does not add the
                         waveform object to waveform viewer (i.e. Waveform 
                         Configuration). It simply enables logging of output to
                         the Vivado Simulators Waveform Database (WDB).
ltrace                   Turns on or off printing of file name and line number 
                         of the hdl statement being simulated
move_files               Moves the files from one fileset to another while 
                         maintaining all of their original properties.
open_saif                Open file for storing signal switching rate for power 
                         estimation. The switching rate is written out in 
                         Switching Activity Interchange Format (SAIF) Only one 
                         SAIF is allowed to be open per simulation run.
open_vcd                 Open a Value Change Dump (VCD) file for capturing 
                         simulation output. This Tcl command models behavior of
                         $dumpfile Verilog system task 
open_wave_database       Open Waveform Database (WDB) file produced by a prior 
                         simulation run and return a simulation object
ptrace                   Turns on or off printing of name of the hdl process 
                         being simulated
read_saif                Import simulation data in saif format
relaunch_sim             Recompile the design without changing compilation 
                         options and restart the current simulation
remove_bps               Remove breakpoints from a simulation
remove_conditions        Remove conditions from a simulation. The names can be 
                         specified as Tcl glob pattern
remove_files             Remove files or directories from a fileset
remove_forces            Release force on signal, wire, or reg applied using 
                         'add_force' command
report_bps               Print details of the given breakpoint objects
report_conditions        Print details of the given condition objects
report_drivers           Print drivers along with current driving values for an
                         HDL wire or signal object
report_frames            Print, in textual format, stack frames when 
                         current_scope is a process waiting inside subprogram 
report_objects           Print details of the given hdl objects (variable, 
                         signal, wire, or reg)
report_scopes            Print names of the children scopes (declarative 
                         regions) of given scope(s) or the current scope
report_simlib_info       Report info of simulation libraries
report_stacks            Print names of processes in a design, which are 
                         waiting inside a subprogram, in textual format
report_values            Print current simulated value of given HDL objects 
                         (variable, signal, wire, or reg)
reset_simulation         Reset an existing simulation run
restart                  Rewind simulation to post loading state (as if design 
                         was reloaded), time is set to 0
run                      Run the simulation for the specified time
set_value                Set the current value of an HDL object (variable, 
                         signal, wire, or reg) to a specified value
setup_ip_static_library  (User-written application)
                         Extract IP static files 
                         from the project or repository and prepare it for 
                         compile_simlib
                         
start_vcd                Start capturing VCD output (equivalent of $dumpon 
                         verilog system task). This can be used after a 
                         stop_vcd TCL command has stopped VCD generation 
                         started by open_vcd
step                     Step simulation to the next statement
stop                     Use within a condition to tell simulation to stop when
                         a condition is true
stop_vcd                 Stop capturing VCD output (equivalent of $dumpoff 
                         verilog system task). The start_vcd TCL command can be
                         used to resume capturing VCD
write_sdf                write_sdf command generates flat sdf delay files for 
                         event simulation
write_verilog            Export the current netlist in Verilog format
write_vhdl               Export the current netlist in VHDL format
xsim                     Load a simulation snapshot for simulation and return a
                         simulation object

For help on an individual topic, type 'help <topic>'. For example:
% help create_project

Vivado% current_time
10001 us
Vivado% run 10ms
Vivado% current_time
20001 us
Vivado% report _values
ambiguous command name "report": report_accelerator_utilization report_attribute report_bps report_bus_skew report_carry_chains report_cdc report_clock report_clock_interaction report_clock_networks report_clock_utilization report_clocks report_compile_order report_conditions report_config_implementation report_config_timing report_constant_paths report_control_sets report_datasheet report_debug_core report_delay_model report_design_analysis report_disable_timing report_drc report_drivers report_environment report_exceptions report_fit report_frames report_high_fanout_nets report_incremental_reuse report_io report_ip_status report_methodology report_min_pulse_width report_objects report_operating_conditions report_param report_phys_opt report_pipeline_analysis report_power report_power_opt report_pr_configuration_analysis report_property report_pulse_width report_qor_assessment report_qor_suggestions report_ram_utilization report_route_status report_scopes report_sdx_utilization report_seu report_sim_device report_simlib_info report_ssn report_stacks report_switching_activity report_synchronizer_mtbf report_timing report_timing_summary report_transformed_primitives report_ucf_timing report_utilization report_values report_waivers report_wave_props
Vivado% report_values
  Variable: {hsync}                        Verilog 0
  Variable: {vsync}                        Verilog 1
  Variable: {clk}                          Verilog 0
  Variable: {reset_n}                      Verilog 1
  Variable: {pixNum[18:0]}                 Verilog 13897
  Variable: {xpix[9:0]}                    Verilog 017
  Variable: {ypix[9:0]}                    Verilog 064
  Variable: {vgaRed[3:0]}                  Verilog f
  Variable: {vgaBlue[3:0]}                 Verilog f
  Variable: {vgaGreen[3:0]}                Verilog f
  Variable: {clock_period[63:0]}           Verilog 40

Vivado% launch_runs synth_1
ERROR: [Common 17-69] Command failed:  Run 'synth_1' needs to be reset before launching. The run can be reset using the Tcl command 'reset_run synth_1'.

Vivado% reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/devin/VGATest/VGATest.runs/synth_1

Vivado% report_power
Command: report_power
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power failed
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.

Vivado% report_values
  Variable: {hsync}                        Verilog 0
  Variable: {vsync}                        Verilog 1
  Variable: {clk}                          Verilog 0
  Variable: {reset_n}                      Verilog 1
  Variable: {pixNum[18:0]}                 Verilog 13897
  Variable: {xpix[9:0]}                    Verilog 017
  Variable: {ypix[9:0]}                    Verilog 064
  Variable: {vgaRed[3:0]}                  Verilog f
  Variable: {vgaBlue[3:0]}                 Verilog f
  Variable: {vgaGreen[3:0]}                Verilog f
  Variable: {clock_period[63:0]}           Verilog 40

Vivado% help -category Simulation

Topic                    Description
add_bp                   Add breakpoint at a line of a HDL source
add_condition            Conditionally execute Tcl commands
add_files                Add sources to the active fileset
add_force                Force value of signal, wire, or reg to a specified 
                         value
checkpoint_vcd           Create a VCD checkpoint (equivalent of Verilog 
                         $dumpall system task)
close_saif               Flush SAIF toggle information to the SAIF output file 
                         and close the file
close_sim                Unload the current simulation without exiting Vivado
close_vcd                Flush VCD information to the VCD output file and close
                         the file
compile_simlib           Compile simulation libraries
config_compile_simlib    Configure settings for compile_simlib
create_fileset           Create a new fileset
current_frame            Get index of the selected subprogram frame (default, 
                         top i.e. most recent subprogram call) in the 
                         call-stack of the HDL process scope (current_scope). 
                         Sets current stack frame for the subprogram call-stack
                         of the current_scope.
current_scope            Get the current scope or set the current scope
current_sim              Set the current simulation object or get the current 
                         simulation object
current_time             Report current simulation time
current_vcd              Return the current VCD object or make VCDObject the 
                         current VCD object
delete_fileset           Delete a fileset
describe                 Describe an HDL object (variable, signal, wire, or 
                         reg) by printing type and declaration information
export_ip_user_files     (User-written application)
                         Generate and export IP/IPI 
                         user files from a project. This can be scoped to work 
                         on one or more IPs.
                         
export_simulation        (User-written application)
                         Export a script and 
                         associated data files (if any) for driving standalone 
                         simulation using the specified simulator.
                         
flush_vcd                Flush VCD simulation output to the VCD output file 
                         (equivalent of $dumpflush verilog system task)
generate_hier_access     (User-written application)
                         Generate sources for 
                         hierarchical access simulation
                         
generate_mem_files       Write all the simulation .mem files.
get_objects              Get a list of HDL objects in one or more HDL scopes as
                         per the specified pattern
get_scopes               Get a list of children HDL scopes of a scope
get_simulators           Get registered simulators
get_stacks               Get list of processes in a design, which are waiting 
                         inside a subprogram
get_value                Get current value of the selected HDL object 
                         (variable, signal, wire, reg)
import_files             Import files and/or directories into the active 
                         fileset
launch_simulation        Generate simulation scripts of the design and launch 
                         steps for the target simulator.
                         
limit_vcd                Limit the maximum size of the VCD file on disk 
                         (equivalent of $dumplimit verilog task)
log_saif                 Log Switching Activity Interchange Format (SAIF) 
                         toggle for specified wire, signal, or reg
log_vcd                  Log Value Change Dump (VCD) simulation output for 
                         specified wire, signal, or reg
log_wave                 Log simulation output for specified wire, signal, or 
                         reg for viewing using Vivado Simulators waveform 
                         viewer. Unlike add_wave, this command does not add the
                         waveform object to waveform viewer (i.e. Waveform 
                         Configuration). It simply enables logging of output to
                         the Vivado Simulators Waveform Database (WDB).
ltrace                   Turns on or off printing of file name and line number 
                         of the hdl statement being simulated
move_files               Moves the files from one fileset to another while 
                         maintaining all of their original properties.
open_saif                Open file for storing signal switching rate for power 
                         estimation. The switching rate is written out in 
                         Switching Activity Interchange Format (SAIF) Only one 
                         SAIF is allowed to be open per simulation run.
open_vcd                 Open a Value Change Dump (VCD) file for capturing 
                         simulation output. This Tcl command models behavior of
                         $dumpfile Verilog system task 
open_wave_database       Open Waveform Database (WDB) file produced by a prior 
                         simulation run and return a simulation object
ptrace                   Turns on or off printing of name of the hdl process 
                         being simulated
read_saif                Import simulation data in saif format
relaunch_sim             Recompile the design without changing compilation 
                         options and restart the current simulation
remove_bps               Remove breakpoints from a simulation
remove_conditions        Remove conditions from a simulation. The names can be 
                         specified as Tcl glob pattern
remove_files             Remove files or directories from a fileset
remove_forces            Release force on signal, wire, or reg applied using 
                         'add_force' command
report_bps               Print details of the given breakpoint objects
report_conditions        Print details of the given condition objects
report_drivers           Print drivers along with current driving values for an
                         HDL wire or signal object
report_frames            Print, in textual format, stack frames when 
                         current_scope is a process waiting inside subprogram 
report_objects           Print details of the given hdl objects (variable, 
                         signal, wire, or reg)
report_scopes            Print names of the children scopes (declarative 
                         regions) of given scope(s) or the current scope
report_simlib_info       Report info of simulation libraries
report_stacks            Print names of processes in a design, which are 
                         waiting inside a subprogram, in textual format
report_values            Print current simulated value of given HDL objects 
                         (variable, signal, wire, or reg)
reset_simulation         Reset an existing simulation run
restart                  Rewind simulation to post loading state (as if design 
                         was reloaded), time is set to 0
run                      Run the simulation for the specified time
set_value                Set the current value of an HDL object (variable, 
                         signal, wire, or reg) to a specified value
setup_ip_static_library  (User-written application)
                         Extract IP static files 
                         from the project or repository and prepare it for 
                         compile_simlib
                         
start_vcd                Start capturing VCD output (equivalent of $dumpon 
                         verilog system task). This can be used after a 
                         stop_vcd TCL command has stopped VCD generation 
                         started by open_vcd
step                     Step simulation to the next statement
stop                     Use within a condition to tell simulation to stop when
                         a condition is true
stop_vcd                 Stop capturing VCD output (equivalent of $dumpoff 
                         verilog system task). The start_vcd TCL command can be
                         used to resume capturing VCD
write_sdf                write_sdf command generates flat sdf delay files for 
                         event simulation
write_verilog            Export the current netlist in Verilog format
write_vhdl               Export the current netlist in VHDL format
xsim                     Load a simulation snapshot for simulation and return a
                         simulation object

For help on an individual topic, type 'help <topic>'. For example:
% help create_project

Vivado% 