current_methodology: info: methodology is now `/eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff'
current_goal: info: removed current goals (sg_shell is now back to methodology scope)
                    (selected methodology is `/eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff')
current_goal: info: loading goal `sg_dft_testpoint_analysis' with top `riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' (in progress)
current_goal: info: finished loading goal `sg_dft_testpoint_analysis' (ok)

RULE-CHECKING IN MIXED MODE
Loading spyglass (SpyGlass_vR-2020.12) ... (picked from /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/policies/spyglass)
Loading dft (SpyGlass_vR-2020.12) ... (picked from /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/policies/dft)
Loading dft_dsm (SpyGlass_vR-2020.12) ... (picked from /eda/synopsys/2020-21/RHELx86/SPYGLASS_2020.12/SPYGLASS_HOME/policies/dft_dsm)
 Reading sgdc file "auto_excluded_cells.sgdc" ...
 Reading sgdc file "sg_design_param.sgdc" ...
Performing unification checks on SGDC... done

INFO [6]    Work Directory './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/WORK' does not exist.

INFO [75]    Creating the Work Directory './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/WORK/64' for 64bit  precompiled dump.
Checking Rule DFT_LP_POWERDATA_CHECK (Rule 1 of total 203) .... done (Time = 0.00s, Memory = -24.0K)
Checking Rule PrecompileLibCheck01 (Rule 2 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck02 (Rule 3 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck03 (Rule 4 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule PrecompileLibCheck04 (Rule 5 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule AbstractInterface (Rule 6 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path01 (Rule 7 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_sdcschema02 (Rule 8 of total 203) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_clock05 (Rule 9 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_clock09 (Rule 10 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_force_ta05 (Rule 11 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_require_path03 (Rule 12 of total 203) .... done (Time = 0.00s, Memory = -24.0K)
Checking Rule SGDC_require_value03 (Rule 13 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain05 (Rule 14 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_voltagedomain06 (Rule 15 of total 203) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_voltagedomain07 (Rule 16 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_powerdomainoutputs02 (Rule 17 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_supply01 (Rule 18 of total 203) .... done (Time = 0.00s, Memory = 8.0K)
Checking Rule SGDC_waive01 (Rule 19 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive02 (Rule 20 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive03 (Rule 21 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive04 (Rule 22 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive05 (Rule 23 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive06 (Rule 24 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive07 (Rule 25 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive08 (Rule 26 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive09 (Rule 27 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive10 (Rule 28 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive11 (Rule 29 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive12 (Rule 30 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive13 (Rule 31 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive21 (Rule 32 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive22 (Rule 33 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive30 (Rule 34 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive32 (Rule 35 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive33 (Rule 36 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive36 (Rule 37 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive38 (Rule 38 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_fifo01 (Rule 39 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup01 (Rule 40 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup02 (Rule 41 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup04 (Rule 42 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_power_data01 (Rule 43 of total 203) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule SGDC_ungroup01 (Rule 44 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port06 (Rule 45 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port14 (Rule 46 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port15 (Rule 47 of total 203) .... done (Time = 0.00s, Memory = 16.0K)
Checking Rule SGDC_abstract_port18 (Rule 48 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule sdc_init_rule (Rule 49 of total 203) .... done (Time = 0.00s, Memory = 112.0K)
Checking Rule CMD_ignorelibs01 (Rule 50 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportRuleNotRun (Rule 51 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSetup (Rule 52 of total 203) .... done (Time = 0.00s, Memory = 248.0K)
Checking Rule dftSGDCDefineMacroCheck_01 (Rule 53 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCCheck_00 (Rule 54 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSFFCheck_00 (Rule 55 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_000 (Rule 56 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_073 (Rule 57 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_058 (Rule 58 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftCumulativeFaultStatusFileCheck (Rule 59 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_075 (Rule 60 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftParamCheck_00 (Rule 61 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftParamCheck_01 (Rule 62 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftParamCheck_02 (Rule 63 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Info_stil_to_sgdc (Rule 64 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_051 (Rule 65 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_053 (Rule 66 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_054 (Rule 67 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_055 (Rule 68 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_072 (Rule 69 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_074 (Rule 70 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_076 (Rule 71 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_077 (Rule 72 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_078 (Rule 73 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_079 (Rule 74 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_080 (Rule 75 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_082 (Rule 76 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_083 (Rule 77 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmParamCheck_00 (Rule 78 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmSetup (Rule 79 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmCumulativeFaultStatusFileCheck (Rule 80 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_01 (Rule 81 of total 203) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_02 (Rule 82 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCDefineSerRedundancyCellCheck (Rule 83 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportStopSummary (Rule 84 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportIgnoreSummary (Rule 85 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
 Analyzing source file "riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v" ....
 Elaborating Top Verilog Design Unit 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' ..... done
Checking Rule ElabSummary (Rule 86 of total 203) .... done (Time = 0.02s, Memory = 32.0K)
Checking Rule ReportCheckDataSummary (Rule 87 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
 Reading waiver file "./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc" ...
 Reading waiver file "./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_spysch/constraint/spg_autogenerated_delete_waivers.sgdc" ...
 Generating WAIVER file "./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_spysch/waiver/pragma2Waiver.swl" from pragmas in HDL source files ....
Checking Rule DetectTopDesignUnits (Rule 88 of total 203)
 Detected 1 top level design units:
     riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800
 .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
Checking Rule SGDC_testmode03 (Rule 89 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportObsoletePragmas (Rule 90 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCksum (Rule 91 of total 203) .... done (Time = 0.02s, Memory = 32.0K)
Checking Rule GenerateConfMap (Rule 92 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule HdlLibDuCheck (Rule 93 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule RtlDesignInfo (Rule 94 of total 203) .... done (Time = 0.09s, Memory = 16.0K)
Checking Rule CheckCelldefine (Rule 95 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive23 (Rule 96 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive26 (Rule 97 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive27 (Rule 98 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive29 (Rule 99 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = -32.0K)
Checking ELABDU Rules for designUnit cluster_clock_gating
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_if_stage_2_128_0_1a110800
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_prefetch_L0_buffer
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_L0_buffer_RDATA_IN_WIDTH128
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_hwloop_controller_N_REGS2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_compressed_decoder_FPU0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHAR_sm_155
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10_sm_154
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11_sm_153
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12_sm_152
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13_sm_151
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14_sm_150
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15_sm_149
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16_sm_148
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17_sm_147
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18_sm_146
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19_sm_145
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20_sm_144
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21_sm_143
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22_sm_142
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23_sm_141
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24_sm_140
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25_sm_139
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26_sm_138
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27_sm_137
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28_sm_136
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29_sm_135
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30_sm_134
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_I_sm_133
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_controller_FPU0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_int_controller_PULP_SECURE1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_hwloop_regs_N_REGS2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_132
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_131
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_130
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_129
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_128
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_127
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_126
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_125
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_124
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_123
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_122
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_121
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_120
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_sm_119
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_alu_SHARED_INT_DIV0_FPU0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit alu_popcnt
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit alu_ff
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_alu_div
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_mult_SHARED_DSP_MULT0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_sm_118
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_load_store_unit
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_117
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_116
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_115
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_114
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_113
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_112
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_111
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_110
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_109
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_108
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_107
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_106
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_105
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_104
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_103
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_102
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_101
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_100
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_99
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_98
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_97
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_96
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_95
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_94
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_93
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_92
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_91
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_90
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_89
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_88
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_87
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_86
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_85
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_84
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking ELABDU Rules for designUnit riscv_pmp_N_PMP_ENTRIES16
    Checking Rule GenTopLevelBlocksForAutoSoc (Rule 100 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftRTLTOPDUSetUp (Rule 101 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftMandatory_Constraint_Check (Rule 102 of total 203) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule dftOptional_Constraint_Check (Rule 103 of total 203) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule dftRTLTOPDUExit (Rule 104 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive24 (Rule 105 of total 203) .... done (Time = 0.00s, Memory = -32.0K)
Checking Rule SGDC_waive25 (Rule 106 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive31 (Rule 107 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_waive35 (Rule 108 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
 Synthesizing module: INV_X1 (elaborated name: INV_X1) ... (Module 1 of total 186)  done 
 Synthesizing module: CLKBUF_X1 (elaborated name: CLKBUF_X1) ... (Module 2 of total 186)  done 
 Synthesizing module: AND2_X1 (elaborated name: AND2_X1) ... (Module 3 of total 186)  done 
 Synthesizing module: BUF_X1 (elaborated name: BUF_X1) ... (Module 4 of total 186)  done 
 Synthesizing module: NAND2_X1 (elaborated name: NAND2_X1) ... (Module 5 of total 186)  done 
 Synthesizing module: NAND4_X1 (elaborated name: NAND4_X1) ... (Module 6 of total 186)  done 
 Synthesizing module: BUF_X2 (elaborated name: BUF_X2) ... (Module 7 of total 186)  done 
 Synthesizing module: NAND3_X1 (elaborated name: NAND3_X1) ... (Module 8 of total 186)  done 
 Synthesizing module: OAI21_X1 (elaborated name: OAI21_X1) ... (Module 9 of total 186)  done 
 Synthesizing module: INV_X2 (elaborated name: INV_X2) ... (Module 10 of total 186)  done 
 Synthesizing module: OAI211_X1 (elaborated name: OAI211_X1) ... (Module 11 of total 186)  done 
 Synthesizing module: AOI21_X1 (elaborated name: AOI21_X1) ... (Module 12 of total 186)  done 
 Synthesizing module: OR2_X1 (elaborated name: OR2_X1) ... (Module 13 of total 186)  done 
 Synthesizing module: AOI22_X1 (elaborated name: AOI22_X1) ... (Module 14 of total 186)  done 
 Synthesizing module: NOR2_X1 (elaborated name: NOR2_X1) ... (Module 15 of total 186)  done 
 Synthesizing module: CLKBUF_X3 (elaborated name: CLKBUF_X3) ... (Module 16 of total 186)  done 
 Synthesizing module: AND4_X1 (elaborated name: AND4_X1) ... (Module 17 of total 186)  done 
 Synthesizing module: AND3_X1 (elaborated name: AND3_X1) ... (Module 18 of total 186)  done 
 Synthesizing module: NOR3_X1 (elaborated name: NOR3_X1) ... (Module 19 of total 186)  done 
 Synthesizing module: OR2_X2 (elaborated name: OR2_X2) ... (Module 20 of total 186)  done 
 Synthesizing module: AND3_X2 (elaborated name: AND3_X2) ... (Module 21 of total 186)  done 
 Synthesizing module: CLKBUF_X2 (elaborated name: CLKBUF_X2) ... (Module 22 of total 186)  done 
 Synthesizing module: NOR2_X2 (elaborated name: NOR2_X2) ... (Module 23 of total 186)  done 
 Synthesizing module: AOI211_X1 (elaborated name: AOI211_X1) ... (Module 24 of total 186)  done 
 Synthesizing module: SDFFR_X1_6_X1_udp (elaborated name: SDFFR_X1_6_X1_udp) ... (Module 25 of total 186)  done 
 Synthesizing module: SDFFR_X1_5_X1_udp (elaborated name: SDFFR_X1_5_X1_udp) ... (Module 26 of total 186)  done 
 Synthesizing module: SDFFR_X1 (elaborated name: SDFFR_X1) ... (Module 27 of total 186)  done 
 Synthesizing module: MUX2_X1 (elaborated name: MUX2_X1) ... (Module 28 of total 186)  done 
 Synthesizing module: OAI22_X1 (elaborated name: OAI22_X1) ... (Module 29 of total 186)  done 
 Synthesizing module: XNOR2_X1 (elaborated name: XNOR2_X1) ... (Module 30 of total 186)  done 
 Synthesizing module: XOR2_X1 (elaborated name: XOR2_X1) ... (Module 31 of total 186)  done 
 Synthesizing module: OR3_X1 (elaborated name: OR3_X1) ... (Module 32 of total 186)  done 
 Synthesizing module: AOI21_X2 (elaborated name: AOI21_X2) ... (Module 33 of total 186)  done 
 Synthesizing module: BUF_X4 (elaborated name: BUF_X4) ... (Module 34 of total 186)  done 
 Synthesizing module: AND4_X2 (elaborated name: AND4_X2) ... (Module 35 of total 186)  done 
 Synthesizing module: OR4_X1 (elaborated name: OR4_X1) ... (Module 36 of total 186)  done 
 Synthesizing module: OAI21_X2 (elaborated name: OAI21_X2) ... (Module 37 of total 186)  done 
 Synthesizing module: INV_X4 (elaborated name: INV_X4) ... (Module 38 of total 186)  done 
 Synthesizing module: NAND2_X2 (elaborated name: NAND2_X2) ... (Module 39 of total 186)  done 
 Synthesizing module: riscv_pmp_N_PMP_ENTRIES16 (elaborated name: riscv_pmp_N_PMP_ENTRIES16) ... (Module 40 of total 186)  done 
 Synthesizing module: AOI222_X1 (elaborated name: AOI222_X1) ... (Module 41 of total 186)  done 
 Synthesizing module: AOI221_X1 (elaborated name: AOI221_X1) ... (Module 42 of total 186)  done 
 Synthesizing module: NOR4_X1 (elaborated name: NOR4_X1) ... (Module 43 of total 186)  done 
 Synthesizing module: OAI221_X1 (elaborated name: OAI221_X1) ... (Module 44 of total 186)  done 
 Synthesizing module: SDFFR_X2_6_X1_udp (elaborated name: SDFFR_X2_6_X1_udp) ... (Module 45 of total 186)  done 
 Synthesizing module: SDFFR_X2_5_X1_udp (elaborated name: SDFFR_X2_5_X1_udp) ... (Module 46 of total 186)  done 
 Synthesizing module: SDFFR_X2 (elaborated name: SDFFR_X2) ... (Module 47 of total 186)  done 
 Synthesizing module: CLKGATETST_X1 (elaborated name: CLKGATETST_X1) ... (Module 48 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_84) ... (Module 49 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_85) ... (Module 50 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_86) ... (Module 51 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_87) ... (Module 52 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_88) ... (Module 53 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_89) ... (Module 54 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_90) ... (Module 55 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_91) ... (Module 56 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_92) ... (Module 57 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_93) ... (Module 58 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_94) ... (Module 59 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_95) ... (Module 60 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_96) ... (Module 61 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_97) ... (Module 62 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_98) ... (Module 63 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_99) ... (Module 64 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_100) ... (Module 65 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_101) ... (Module 66 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_102) ... (Module 67 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_103) ... (Module 68 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_104) ... (Module 69 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_105) ... (Module 70 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_106) ... (Module 71 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_107) ... (Module 72 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_108) ... (Module 73 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_109) ... (Module 74 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_110) ... (Module 75 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_111) ... (Module 76 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_112) ... (Module 77 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_113) ... (Module 78 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_114) ... (Module 79 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_115) ... (Module 80 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_116) ... (Module 81 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PM_sm_117) ... (Module 82 of total 186)  done 
 Synthesizing module: SDFFS_X1_6_X1_udp (elaborated name: SDFFS_X1_6_X1_udp) ... (Module 83 of total 186)  done 
 Synthesizing module: SDFFS_X1_5_X1_udp (elaborated name: SDFFS_X1_5_X1_udp) ... (Module 84 of total 186)  done 
 Synthesizing module: SDFFS_X1 (elaborated name: SDFFS_X1) ... (Module 85 of total 186)  done 
 Synthesizing module: HA_X1 (elaborated name: HA_X1) ... (Module 86 of total 186)  done 
 Synthesizing module: OAI222_X1 (elaborated name: OAI222_X1) ... (Module 87 of total 186)  done 
 Synthesizing module: AOI211_X2 (elaborated name: AOI211_X2) ... (Module 88 of total 186)  done 
 Synthesizing module: riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 (elaborated name: riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16) ... (Module 89 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1) ... (Module 90 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0) ... (Module 91 of total 186)  done 
 Synthesizing module: MUX2_X2 (elaborated name: MUX2_X2) ... (Module 92 of total 186)  done 
 Synthesizing module: AND2_X4 (elaborated name: AND2_X4) ... (Module 93 of total 186)  done 
 Synthesizing module: riscv_load_store_unit (elaborated name: riscv_load_store_unit) ... (Module 94 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_sm_118) ... (Module 95 of total 186)  done 
 Synthesizing module: AND2_X2 (elaborated name: AND2_X2) ... (Module 96 of total 186)  done 
 Synthesizing module: FA_X1 (elaborated name: FA_X1) ... (Module 97 of total 186)  done 
 Synthesizing module: XNOR2_X2 (elaborated name: XNOR2_X2) ... (Module 98 of total 186)  done 
 Synthesizing module: riscv_mult_SHARED_DSP_MULT0 (elaborated name: riscv_mult_SHARED_DSP_MULT0) ... (Module 99 of total 186)  done 
 Synthesizing module: NAND3_X2 (elaborated name: NAND3_X2) ... (Module 100 of total 186)  done 
 Synthesizing module: OAI211_X2 (elaborated name: OAI211_X2) ... (Module 101 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2) ... (Module 102 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1) ... (Module 103 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0) ... (Module 104 of total 186)  done 
 Synthesizing module: riscv_alu_div (elaborated name: riscv_alu_div) ... (Module 105 of total 186)  done 
 Synthesizing module: alu_ff (elaborated name: alu_ff) ... (Module 106 of total 186)  done 
 Synthesizing module: alu_popcnt (elaborated name: alu_popcnt) ... (Module 107 of total 186)  done 
 Synthesizing module: riscv_alu_SHARED_INT_DIV0_FPU0 (elaborated name: riscv_alu_SHARED_INT_DIV0_FPU0) ... (Module 108 of total 186)  done 
 Synthesizing module: riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 (elaborated name: riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_sm_119) ... (Module 109 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_120) ... (Module 110 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_121) ... (Module 111 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_122) ... (Module 112 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_123) ... (Module 113 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_124) ... (Module 114 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_125) ... (Module 115 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_126) ... (Module 116 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_127) ... (Module 117 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_128) ... (Module 118 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_129) ... (Module 119 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_130) ... (Module 120 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_131) ... (Module 121 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIV_sm_132) ... (Module 122 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4) ... (Module 123 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3) ... (Module 124 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2) ... (Module 125 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1) ... (Module 126 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0) ... (Module 127 of total 186)  done 
 Synthesizing module: riscv_hwloop_regs_N_REGS2 (elaborated name: riscv_hwloop_regs_N_REGS2) ... (Module 128 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0) ... (Module 129 of total 186)  done 
 Synthesizing module: riscv_int_controller_PULP_SECURE1 (elaborated name: riscv_int_controller_PULP_SECURE1) ... (Module 130 of total 186)  done 
 Synthesizing module: NAND4_X4 (elaborated name: NAND4_X4) ... (Module 131 of total 186)  done 
 Synthesizing module: OR3_X2 (elaborated name: OR3_X2) ... (Module 132 of total 186)  done 
 Synthesizing module: riscv_controller_FPU0 (elaborated name: riscv_controller_FPU0) ... (Module 133 of total 186)  done 
 Synthesizing module: OAI22_X2 (elaborated name: OAI22_X2) ... (Module 134 of total 186)  done 
 Synthesizing module: riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 (elaborated name: riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_I_sm_133) ... (Module 135 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30_sm_134) ... (Module 136 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29_sm_135) ... (Module 137 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28_sm_136) ... (Module 138 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27_sm_137) ... (Module 139 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26_sm_138) ... (Module 140 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25_sm_139) ... (Module 141 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24_sm_140) ... (Module 142 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23_sm_141) ... (Module 143 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22_sm_142) ... (Module 144 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21_sm_143) ... (Module 145 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20_sm_144) ... (Module 146 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19_sm_145) ... (Module 147 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18_sm_146) ... (Module 148 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17_sm_147) ... (Module 149 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16_sm_148) ... (Module 150 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15_sm_149) ... (Module 151 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14_sm_150) ... (Module 152 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13_sm_151) ... (Module 153 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12_sm_152) ... (Module 154 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11_sm_153) ... (Module 155 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10_sm_154) ... (Module 156 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9) ... (Module 157 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8) ... (Module 158 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7) ... (Module 159 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6) ... (Module 160 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5) ... (Module 161 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4) ... (Module 162 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3) ... (Module 163 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2) ... (Module 164 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1) ... (Module 165 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0) ... (Module 166 of total 186)  done 
 Synthesizing module: OR4_X2 (elaborated name: OR4_X2) ... (Module 167 of total 186)  done 
 Synthesizing module: riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 (elaborated name: riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0) ... (Module 168 of total 186)  done 
 Synthesizing module: register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0 (elaborated name: register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0) ... (Module 169 of total 186)  done 
 Synthesizing module: riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 (elaborated name: riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHAR_sm_155) ... (Module 170 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0) ... (Module 171 of total 186)  done 
 Synthesizing module: riscv_compressed_decoder_FPU0 (elaborated name: riscv_compressed_decoder_FPU0) ... (Module 172 of total 186)  done 
 Synthesizing module: riscv_hwloop_controller_N_REGS2 (elaborated name: riscv_hwloop_controller_N_REGS2) ... (Module 173 of total 186)  done 
 Synthesizing module: OAI33_X1 (elaborated name: OAI33_X1) ... (Module 174 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2) ... (Module 175 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1) ... (Module 176 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0) ... (Module 177 of total 186)  done 
 Synthesizing module: BUF_X8 (elaborated name: BUF_X8) ... (Module 178 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2) ... (Module 179 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1) ... (Module 180 of total 186)  done 
 Synthesizing module: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0 (elaborated name: SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0) ... (Module 181 of total 186)  done 
 Synthesizing module: riscv_L0_buffer_RDATA_IN_WIDTH128 (elaborated name: riscv_L0_buffer_RDATA_IN_WIDTH128) ... (Module 182 of total 186)  done 
 Synthesizing module: riscv_prefetch_L0_buffer (elaborated name: riscv_prefetch_L0_buffer) ... (Module 183 of total 186)  done 
 Synthesizing module: riscv_if_stage_2_128_0_1a110800 (elaborated name: riscv_if_stage_2_128_0_1a110800) ... (Module 184 of total 186)  done 
 Synthesizing module: cluster_clock_gating (elaborated name: cluster_clock_gating) ... (Module 185 of total 186)  done 
 Synthesizing module: riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 (elaborated name: riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800) ... (Module 186 of total 186)  done 
 Synthesis completed.
Checking Rule InferBlackBox (Rule 109 of total 203) .... done (Time = 0.05s, Memory = 0.0K)
Checking Rule checkCMD_mthresh (Rule 110 of total 203) .... done (Time = 0.00s, Memory = 0.0K)

INFO [234]    Saving design database in directory './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/.SG_SaveRestoreDB/autogenerated__msynth_snapshot' ...
              done

Checking Rule SGDC_waive37 (Rule 111 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_pmp_N_PMP_ENTRIES16 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_load_store_unit (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_mult_SHARED_DSP_MULT0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_alu_div (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module alu_ff (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module alu_popcnt (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_alu_SHARED_INT_DIV0_FPU0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_hwloop_regs_N_REGS2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_int_controller_PULP_SECURE1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_controller_FPU0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_compressed_decoder_FPU0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_hwloop_controller_N_REGS2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_L0_buffer_RDATA_IN_WIDTH128 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_prefetch_L0_buffer (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_if_stage_2_128_0_1a110800 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module cluster_clock_gating (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmVSTOPDU_Init for module riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 (Rule 112 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Performing semantic checks on SGDC contents
Checking Rule SGDC_testmode03 (Rule 89 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_01 (Rule 113 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_03 (Rule 114 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule checkSGDC_08 (Rule 115 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_memorywritepin04 (Rule 116 of total 203) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_reset02 (Rule 117 of total 203) .... done (Time = 0.00s, Memory = 32.0K)
Checking Rule SGDC_reset03 (Rule 118 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_libgroup03 (Rule 119 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_ungroup02 (Rule 120 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule _abstractPortSGDC (Rule 121 of total 203) .... done (Time = 0.01s, Memory = 0.0K)
Checking Rule SGDC_abstract_port03 (Rule 122 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port04 (Rule 123 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port05 (Rule 124 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port07 (Rule 125 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port08 (Rule 126 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port10 (Rule 127 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port11 (Rule 128 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port12 (Rule 129 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port13 (Rule 130 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportUngroup (Rule 131 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule DFT_LP_LIB_DATA (Rule 132 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_abstract_port21 (Rule 133 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftVSTOPDUSetUp (Rule 134 of total 203) .... done (Time = 0.05s, Memory = 1552.0K)
Checking Rule dftVSTOPDUExit (Rule 135 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule SGDC_assume_path05 (Rule 136 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
 Flattening riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 (.lib instances separately flattened) ....
    30% completed (50000 instances created)
    61% completed (100000 instances created)
    92% completed (150000 instances created)
 Flattening completed
Checking Rule SGDC_set_case_analysis_LC (Rule 137 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCCheck_01 (Rule 138 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_059 (Rule 139 of total 203) .... done (Time = 0.05s, Memory = 968.0K)
Checking Rule dftSGDCSTX_060 (Rule 140 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_061 (Rule 141 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_069 (Rule 142 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftFLATDU_RFSetUp (Rule 143 of total 203) .... done (Time = 9.05s, Memory = 35088.0K)
Checking Rule dftSGDCDefineMacroCheck_02 (Rule 144 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_070 (Rule 145 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_071 (Rule 146 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Diagnose_ScanChain (Rule 147 of total 203) .... done (Time = 0.12s, Memory = 1392.0K)
Checking Rule Info_coverage (Rule 148 of total 203) .... done (Time = 3.47s, Memory = 7992.0K)
Checking Rule dftSGDCSTX_057 (Rule 149 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftUserMacroSanityCheck_01 (Rule 150 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftSGDCSTX_064 (Rule 151 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Info_DftDebugData (Rule 152 of total 203) .... done (Time = 3.79s, Memory = 992.0K)
Checking Rule Info_dft_deprecated (Rule 153 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Coverage_audit (Rule 154 of total 203) .... done (Time = 3.15s, Memory = 1480.0K)
Checking Rule Info_generated_reports (Rule 155 of total 203) .... done (Time = 0.58s, Memory = 160.0K)
Checking Rule dftFLATDU_RFExit (Rule 156 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_ComplexCell (Rule 157 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_06 (Rule 158 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmFLATDU_WL_Init (Rule 159 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_07 (Rule 160 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_08 (Rule 161 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dftDsmConstraintCheck_09 (Rule 162 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule Info_random_resistance (Rule 163 of total 203) .... done (Time = 1290.71s, Memory = 6344.0K)
Checking Rule Info_x_sources (Rule 164 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule dsmFLATDU_RFExit (Rule 165 of total 203) .... done (Time = 0.12s, Memory = -34624.0K)
Checking Rule AnalyzeBBox (Rule 166 of total 203) .... done (Time = 0.00s, Memory = 0.0K)
Checking Rule ReportCheckDataSummary (Rule 87 of total 203) .... done (Time = 0.00s, Memory = 0.0K)

Generating data for Console...

SpyGlass Rule Checking Complete.

Generating moresimple report from './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass.vdb' to './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/moresimple.rpt' ....

Generating runsummary report from './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass.vdb' ....

Generating no_msg_reporting_rules report from './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass.vdb' to './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/no_msg_reporting_rules.rpt' ....

Policy specific data (reports) are present in the directory './sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports'.

SpyGlass critical reports for the current run are present in directory './sg_config/consolidated_reports/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_sg_dft_testpoint_analysis/'.

---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Template/Goal Run  :      sg_dft_testpoint_analysis
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      3 information messages
      Found 1 top module:
         riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800   (file: riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.v)

   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   Policy dft         :      0 error,      0 warning,     16 information messages
   Policy dft_dsm     :      0 error,      0 warning,      3 information messages
   -------------------------------------------------------------------------------------
   Total              :      0 error,      0 warning,     22 information messages

  Total Number of Generated Messages     :        22 (0 error, 0 warning, 22 Infos)
  Number of Reported Messages            :        22 (0 error, 0 warning, 22 Infos)

---------------------------------------------------------------------------------------------


run_goal: info: setting design top `riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' as current_design
SpyGlass Exit Code 0 (Rule-checking completed without errors or warnings)
exit: warning: design query data not saved for last active goal `sg_dft_testpoint_analysis'
               (Enable `auto_save' option in the project to save design query data for goals to be run subsequently)
