

================================================================
== Synthesis Summary Report of 'mergesort'
================================================================
+ General Information: 
    * Date:           Wed Oct 16 20:37:35 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        mergesort
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flga2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |                 Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |            |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |     LUT    | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+
    |+ mergesort                             |     -|  3.17|    22625|  2.262e+05|         -|    22626|     -|        no|  2 (~0%)|   -|  278 (~0%)|  1022 (~0%)|    -|
    | + mergesort_Pipeline_1                 |     -|  4.98|     1026|  1.026e+04|         -|     1026|     -|        no|        -|   -|   13 (~0%)|    64 (~0%)|    -|
    |  o Loop 1                              |     -|  7.30|     1024|  1.024e+04|         1|        1|  1024|       yes|        -|   -|          -|           -|    -|
    | + mergesort_Pipeline_copy_out          |     -|  4.90|     1026|  1.026e+04|         -|     1026|     -|        no|        -|   -|   25 (~0%)|    75 (~0%)|    -|
    |  o copy_out                            |     -|  7.30|     1024|  1.024e+04|         2|        1|  1024|       yes|        -|   -|          -|           -|    -|
    | o window_growth                        |     -|  7.30|    20570|  2.057e+05|      2057|        -|    10|        no|        -|   -|          -|           -|    -|
    |  + mergesort_Pipeline_merge_subarrays  |     -|  3.17|     1027|  1.027e+04|         -|     1027|     -|        no|        -|   -|  163 (~0%)|   599 (~0%)|    -|
    |   o merge_subarrays                    |     -|  7.30|     1025|  1.025e+04|         2|        1|  1024|       yes|        -|   -|          -|           -|    -|
    |  + mergesort_Pipeline_copy             |     -|  4.90|     1026|  1.026e+04|         -|     1026|     -|        no|        -|   -|   25 (~0%)|    75 (~0%)|    -|
    |   o copy                               |     -|  7.30|     1024|  1.024e+04|         2|        1|  1024|       yes|        -|   -|          -|           -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| input_r_address0  | out       | 10       |
| input_r_address1  | out       | 10       |
| input_r_d0        | out       | 32       |
| input_r_q0        | in        | 32       |
| input_r_q1        | in        | 32       |
| output_r_address0 | out       | 10       |
| output_r_d0       | out       | 32       |
+-------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | inout     | int*     |
| output   | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_we0       | port    |          |
| input    | input_r_d0        | port    |          |
| input    | input_r_q0        | port    |          |
| input    | input_r_address1  | port    | offset   |
| input    | input_r_ce1       | port    |          |
| input    | input_r_q1        | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_d0       | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+-------------+--------+----------+---------+
| Name                                  | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+---------------------------------------+-----+--------+-------------+--------+----------+---------+
| + mergesort                           | 0   |        |             |        |          |         |
|   icmp_ln11_fu_117_p2                 |     |        | icmp_ln11   | setgt  | auto     | 0       |
|   end_fu_123_p3                       |     |        | end         | select | auto_sel | 0       |
|  + mergesort_Pipeline_1               | 0   |        |             |        |          |         |
|    exitcond164_fu_50_p2               |     |        | exitcond164 | seteq  | auto     | 0       |
|    empty_11_fu_56_p2                  |     |        | empty_11    | add    | fabric   | 0       |
|  + mergesort_Pipeline_merge_subarrays | 0   |        |             |        |          |         |
|    icmp_ln13_fu_225_p2                |     |        | icmp_ln13   | seteq  | auto     | 0       |
|    add_ln13_fu_231_p2                 |     |        | add_ln13    | add    | fabric   | 0       |
|    icmp_ln16_fu_242_p2                |     |        | icmp_ln16   | seteq  | auto     | 0       |
|    icmp_ln17_fu_266_p2                |     |        | icmp_ln17   | setlt  | auto     | 0       |
|    icmp_ln17_1_fu_271_p2              |     |        | icmp_ln17_1 | setlt  | auto     | 0       |
|    xor_ln17_fu_277_p2                 |     |        | xor_ln17    | xor    | auto     | 0       |
|    and_ln17_fu_283_p2                 |     |        | and_ln17    | and    | auto     | 0       |
|    f2_4_fu_289_p2                     |     |        | f2_4        | add    | fabric   | 0       |
|    f1_4_fu_295_p2                     |     |        | f1_4        | add    | fabric   | 0       |
|    icmp_ln25_fu_301_p2                |     |        | icmp_ln25   | seteq  | auto     | 0       |
|    icmp_ln25_1_fu_307_p2              |     |        | icmp_ln25_1 | seteq  | auto     | 0       |
|    and_ln25_fu_312_p2                 |     |        | and_ln25    | and    | auto     | 0       |
|    add_ln27_fu_322_p2                 |     |        | add_ln27    | add    | fabric   | 0       |
|    icmp_ln27_fu_337_p2                |     |        | icmp_ln27   | setne  | auto     | 0       |
|    add_ln27_1_fu_343_p2               |     |        | add_ln27_1  | add    | fabric   | 0       |
|    mid_fu_348_p3                      |     |        | mid         | select | auto_sel | 0       |
|    add_ln28_fu_359_p2                 |     |        | add_ln28    | add    | fabric   | 0       |
|    icmp_ln28_fu_374_p2                |     |        | icmp_ln28   | setne  | auto     | 0       |
|    add_ln28_1_fu_380_p2               |     |        | add_ln28_1  | add    | fabric   | 0       |
|    end_3_fu_384_p3                    |     |        | end_3       | select | auto_sel | 0       |
|    end_1_fu_392_p3                    |     |        | end_1       | select | auto_sel | 0       |
|    mid_1_fu_399_p3                    |     |        | mid_1       | select | auto_sel | 0       |
|    f2_2_fu_407_p3                     |     |        | f2_2        | select | auto_sel | 0       |
|    end_5_fu_415_p3                    |     |        | end_5       | select | auto_sel | 0       |
|  + mergesort_Pipeline_copy_out        | 0   |        |             |        |          |         |
|    icmp_ln39_fu_73_p2                 |     |        | icmp_ln39   | seteq  | auto     | 0       |
|    add_ln39_fu_79_p2                  |     |        | add_ln39    | add    | fabric   | 0       |
|  + mergesort_Pipeline_copy            | 0   |        |             |        |          |         |
|    icmp_ln33_fu_73_p2                 |     |        | icmp_ln33   | seteq  | auto     | 0       |
|    add_ln33_fu_79_p2                  |     |        | add_ln33    | add    | fabric   | 0       |
+---------------------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+-------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name        | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|             |              |      |      |      |        |          |      |         | Banks            |
+-------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + mergesort |              |      | 2    | 0    |        |          |      |         |                  |
|   tmp_U     | ram_1p array |      | 2    |      |        | tmp      | auto | 1       | 32, 1024, 1      |
+-------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------------------------------+
| Type     | Options | Location                                  |
+----------+---------+-------------------------------------------+
| pipeline | II=1    | mergesort_3_flattened.cpp:14 in mergesort |
| pipeline | II=1    | mergesort_3_flattened.cpp:34 in mergesort |
| pipeline | II=1    | mergesort_3_flattened.cpp:40 in mergesort |
+----------+---------+-------------------------------------------+


