{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1477096455917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1477096455920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 19:34:15 2016 " "Processing started: Fri Oct 21 19:34:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1477096455920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1477096455920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp3 -c mp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1477096455921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1477096456444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall.sv 1 1 " "Found 1 design units, including 1 entities, in source file stall.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stall " "Found entity 1: stall" {  } { { "stall.sv" "" { Text "/home/nbcorra2/ece411/tulkas/stall.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "/home/nbcorra2/ece411/tulkas/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/nbcorra2/ece411/tulkas/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "cache/compare.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/compare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/swap_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/swap_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 swap_word " "Found entity 1: swap_word" {  } { { "cache/swap_word.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/swap_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_datapath.sv(167) " "Verilog HDL information at cache_datapath.sv(167): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 167 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477096456737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sel_way_mux SEL_WAY_MUX cache_datapath.sv(23) " "Verilog HDL Declaration information at cache_datapath.sv(23): object \"sel_way_mux\" differs only in case from object \"SEL_WAY_MUX\" in the same scope" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1477096456737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456737 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cache_control.sv(59) " "Verilog HDL information at cache_control.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "cache/cache_control.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_control.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477096456744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "cache/cache_control.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "cache/cache.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sext.sv 1 1 " "Found 1 design units, including 1 entities, in source file sext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sext " "Found entity 1: sext" {  } { { "sext.sv" "" { Text "/home/nbcorra2/ece411/tulkas/sext.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/nbcorra2/ece411/tulkas/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus2.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus2 " "Found entity 1: plus2" {  } { { "plus2.sv" "" { Text "/home/nbcorra2/ece411/tulkas/plus2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lc3b_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file lc3b_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lc3b_types (SystemVerilog) " "Found design unit 1: lc3b_types (SystemVerilog)" {  } { { "lc3b_types.sv" "" { Text "/home/nbcorra2/ece411/tulkas/lc3b_types.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gencc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gencc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gencc " "Found entity 1: gencc" {  } { { "gencc.sv" "" { Text "/home/nbcorra2/ece411/tulkas/gencc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cccomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file cccomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cccomp " "Found entity 1: cccomp" {  } { { "cccomp.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cccomp.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/nbcorra2/ece411/tulkas/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adj.sv 1 1 " "Found 1 design units, including 1 entities, in source file adj.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adj " "Found entity 1: adj" {  } { { "adj.sv" "" { Text "/home/nbcorra2/ece411/tulkas/adj.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456821 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mp3.sv(55) " "Verilog HDL information at mp3.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1477096456828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp3 " "Found entity 1: mp3" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1477096456835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1477096456835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cache_in_mux_sel cache_datapath.sv(101) " "Verilog HDL Implicit Net warning at cache_datapath.sv(101): created implicit net for \"cache_in_mux_sel\"" {  } { { "cache/cache_datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/cache/cache_datapath.sv" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477096456836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset mp3.sv(75) " "Verilog HDL Implicit Net warning at mp3.sv(75): created implicit net for \"reset\"" {  } { { "mp3.sv" "" { Text "/home/nbcorra2/ece411/tulkas/mp3.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477096456836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sr1_out datapath.sv(65) " "Verilog HDL Implicit Net warning at datapath.sv(65): created implicit net for \"sr1_out\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477096456836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_regfile_wb datapath.sv(188) " "Verilog HDL Implicit Net warning at datapath.sv(188): created implicit net for \"load_regfile_wb\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477096456836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "destmux_out datapath.sv(192) " "Verilog HDL Implicit Net warning at datapath.sv(192): created implicit net for \"destmux_out\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477096456836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_enable_wb datapath.sv(452) " "Verilog HDL Implicit Net warning at datapath.sv(452): created implicit net for \"branch_enable_wb\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 452 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477096456836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcmux_sel_out_sel_wb datapath.sv(457) " "Verilog HDL Implicit Net warning at datapath.sv(457): created implicit net for \"pcmux_sel_out_sel_wb\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 457 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477096456836 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcmux_sel_wb datapath.sv(458) " "Verilog HDL Implicit Net warning at datapath.sv(458): created implicit net for \"pcmux_sel_wb\"" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 458 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1477096456836 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "indirect_ex datapath.sv(243) " "Verilog HDL error at datapath.sv(243): object \"indirect_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 243 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mem_byte_enable_ex datapath.sv(244) " "Verilog HDL error at datapath.sv(244): object \"mem_byte_enable_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 244 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "regfilemux_sel_ex datapath.sv(245) " "Verilog HDL error at datapath.sv(245): object \"regfilemux_sel_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 245 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "load_cc_ex datapath.sv(246) " "Verilog HDL error at datapath.sv(246): object \"load_cc_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 246 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "branch_enable_ex datapath.sv(247) " "Verilog HDL error at datapath.sv(247): object \"branch_enable_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 247 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "destmux_sel_ex datapath.sv(248) " "Verilog HDL error at datapath.sv(248): object \"destmux_sel_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 248 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcmux_sel_ex datapath.sv(249) " "Verilog HDL error at datapath.sv(249): object \"pcmux_sel_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 249 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "indirect_ex datapath.sv(266) " "Verilog HDL error at datapath.sv(266): object \"indirect_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 266 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "mem_byte_enable_ex datapath.sv(267) " "Verilog HDL error at datapath.sv(267): object \"mem_byte_enable_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 267 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "regfilemux_sel_ex datapath.sv(268) " "Verilog HDL error at datapath.sv(268): object \"regfilemux_sel_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 268 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456839 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "load_cc_ex datapath.sv(269) " "Verilog HDL error at datapath.sv(269): object \"load_cc_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 269 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456840 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "branch_enable_ex datapath.sv(270) " "Verilog HDL error at datapath.sv(270): object \"branch_enable_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 270 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456840 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "destmux_sel_ex datapath.sv(271) " "Verilog HDL error at datapath.sv(271): object \"destmux_sel_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 271 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456840 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pcmux_sel_ex datapath.sv(272) " "Verilog HDL error at datapath.sv(272): object \"pcmux_sel_ex\" is not declared" {  } { { "datapath.sv" "" { Text "/home/nbcorra2/ece411/tulkas/datapath.sv" 272 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1477096456840 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 14 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1477096457063 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 21 19:34:17 2016 " "Processing ended: Fri Oct 21 19:34:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1477096457063 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1477096457063 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1477096457063 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1477096457063 ""}
