library IEEE;
use IEEE.std_logic_1164.all;

entity Candado_T is
    port 
    (
        i_LD    : in std_logic;     -- Se√±al de reloj
        i_T     : in std_logic;
        o_Q     : out std_logic;
        o_Qc    : out std_logic
    );
end Candado_T;

architecture Candado of Candado_T is
    signal Q  : std_logic;
    signal Qc : std_logic;
begin
    Q   <= (Q and i_T and i_LD) nor Qc;
    Qc  <= (i_LD and T and Qc) nor Q;

    o_Q     <= Q;
    o_Qc    <= Qc;
end Candado;