Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Nov 30 13:46:38 2024
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.357        0.000                      0                   43        0.214        0.000                      0                   43        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       15.357        0.000                      0                   43        0.214        0.000                      0                   43        9.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.828ns (19.303%)  route 3.462ns (80.697%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 17.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.965     1.895    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    17.991    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism             -0.427    17.564    
                         clock uncertainty           -0.108    17.456    
    SLICE_X0Y62          FDCE (Setup_fdce_C_CE)      -0.205    17.251    vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.828ns (19.303%)  route 3.462ns (80.697%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 17.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.965     1.895    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    17.991    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.427    17.564    
                         clock uncertainty           -0.108    17.456    
    SLICE_X0Y62          FDCE (Setup_fdce_C_CE)      -0.205    17.251    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.828ns (19.303%)  route 3.462ns (80.697%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns = ( 17.991 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.965     1.895    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    17.991    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.427    17.564    
                         clock uncertainty           -0.108    17.456    
    SLICE_X0Y62          FDCE (Setup_fdce_C_CE)      -0.205    17.251    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.251    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             15.444ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.701%)  route 3.375ns (80.299%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.878     1.808    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    17.992    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.427    17.565    
                         clock uncertainty           -0.108    17.457    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    17.252    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 15.444    

Slack (MET) :             15.444ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.701%)  route 3.375ns (80.299%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.878     1.808    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    17.992    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.427    17.565    
                         clock uncertainty           -0.108    17.457    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    17.252    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 15.444    

Slack (MET) :             15.444ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.701%)  route 3.375ns (80.299%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.878     1.808    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    17.992    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.427    17.565    
                         clock uncertainty           -0.108    17.457    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    17.252    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 15.444    

Slack (MET) :             15.444ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.701%)  route 3.375ns (80.299%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.878     1.808    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    17.992    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.427    17.565    
                         clock uncertainty           -0.108    17.457    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    17.252    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 15.444    

Slack (MET) :             15.444ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.828ns (19.701%)  route 3.375ns (80.299%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.878     1.808    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    17.992    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.427    17.565    
                         clock uncertainty           -0.108    17.457    
    SLICE_X0Y61          FDCE (Setup_fdce_C_CE)      -0.205    17.252    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                          -1.808    
  -------------------------------------------------------------------
                         slack                                 15.444    

Slack (MET) :             15.634ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.630%)  route 3.186ns (79.370%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.689     1.619    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X1Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    17.992    vga_sync_unit/CLK
    SLICE_X1Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.427    17.565    
                         clock uncertainty           -0.108    17.457    
    SLICE_X1Y61          FDCE (Setup_fdce_C_CE)      -0.205    17.252    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 15.634    

Slack (MET) :             15.634ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.828ns (20.630%)  route 3.186ns (79.370%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns = ( 17.992 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X5Y52          LUT5 (Prop_lut5_I4_O)        0.124    -0.642 r  vga_sync_unit/h_count_reg[5]_i_2/O
                         net (fo=2, routed)           0.681     0.038    vga_sync_unit/h_count_reg[5]_i_2_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I0_O)        0.124     0.162 r  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.644     0.806    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y54          LUT2 (Prop_lut2_I0_O)        0.124     0.930 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.689     1.619    vga_sync_unit/v_count_reg[9]_i_1_n_0
    SLICE_X1Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    14.819 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    16.396    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    17.992    vga_sync_unit/CLK
    SLICE_X1Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.427    17.565    
                         clock uncertainty           -0.108    17.457    
    SLICE_X1Y61          FDCE (Setup_fdce_C_CE)      -0.205    17.252    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 15.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.476%)  route 0.132ns (41.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.132    -0.265    vga_sync_unit/p_0_in[0]
    SLICE_X1Y61          LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vga_sync_unit/p_0_in__1[4]
    SLICE_X1Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X1Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.218    -0.525    
    SLICE_X1Y61          FDCE (Hold_fdce_C_D)         0.091    -0.434    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.174%)  route 0.164ns (46.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.590    -0.539    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.398 f  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=9, routed)           0.164    -0.234    vga_sync_unit/p_0_in[1]
    SLICE_X0Y60          LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  vga_sync_unit/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.189    vga_sync_unit/v_sync_reg_i_1_n_0
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
                         clock pessimism             -0.215    -0.522    
    SLICE_X0Y60          FDCE (Hold_fdce_C_D)         0.091    -0.431    vga_sync_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.426%)  route 0.169ns (47.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_sync_unit/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.169    -0.228    vga_sync_unit/p_0_in[0]
    SLICE_X0Y61          LUT6 (Prop_lut6_I3_O)        0.045    -0.183 r  vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    vga_sync_unit/p_0_in__1[5]
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X0Y61          FDCE (Hold_fdce_C_D)         0.092    -0.446    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X5Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=19, routed)          0.193    -0.205    vga_sync_unit/pixel_x[8]
    SLICE_X5Y53          LUT5 (Prop_lut5_I0_O)        0.045    -0.160 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    vga_sync_unit/p_0_in__0[8]
    SLICE_X5Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X5Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X5Y53          FDCE (Hold_fdce_C_D)         0.091    -0.447    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          0.212    -0.163    vga_sync_unit/pixel_x[6]
    SLICE_X6Y53          LUT5 (Prop_lut5_I1_O)        0.043    -0.120 r  vga_sync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    vga_sync_unit/p_0_in__0[7]
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X6Y53          FDCE (Hold_fdce_C_D)         0.131    -0.407    vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.660%)  route 0.239ns (53.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.374 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=18, routed)          0.239    -0.135    vga_sync_unit/pixel_x[9]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.045    -0.090 r  vga_sync_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.090    vga_sync_unit/h_sync_reg_i_1_n_0
    SLICE_X2Y52          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.864    -0.304    vga_sync_unit/CLK
    SLICE_X2Y52          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
                         clock pessimism             -0.194    -0.498    
    SLICE_X2Y52          FDCE (Hold_fdce_C_D)         0.120    -0.378    vga_sync_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.183ns (46.005%)  route 0.215ns (53.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.592    -0.537    vga_sync_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=18, routed)          0.215    -0.181    vga_sync_unit/pixel_x[3]
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.042    -0.139 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    vga_sync_unit/p_0_in__0[3]
    SLICE_X5Y51          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.863    -0.306    vga_sync_unit/CLK
    SLICE_X5Y51          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X5Y51          FDCE (Hold_fdce_C_D)         0.105    -0.432    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=25, routed)          0.212    -0.163    vga_sync_unit/pixel_x[6]
    SLICE_X6Y53          LUT4 (Prop_lut4_I0_O)        0.045    -0.118 r  vga_sync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    vga_sync_unit/p_0_in__0[6]
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X6Y53          FDCE (Hold_fdce_C_D)         0.120    -0.418    vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.210ns (46.593%)  route 0.241ns (53.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=44, routed)          0.241    -0.134    vga_sync_unit/pixel_x[0]
    SLICE_X6Y52          LUT3 (Prop_lut3_I2_O)        0.046    -0.088 r  vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    vga_sync_unit/p_0_in__0[2]
    SLICE_X6Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.863    -0.306    vga_sync_unit/CLK
    SLICE_X6Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.215    -0.521    
    SLICE_X6Y52          FDCE (Hold_fdce_C_D)         0.131    -0.390    vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.183ns (44.196%)  route 0.231ns (55.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.590    -0.539    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=10, routed)          0.231    -0.167    vga_sync_unit/p_0_in[2]
    SLICE_X0Y62          LUT5 (Prop_lut5_I0_O)        0.042    -0.125 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    vga_sync_unit/p_0_in__1[3]
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.859    -0.309    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.539    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.107    -0.432    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clock_unit/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X6Y53     vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X5Y51     vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X5Y52     vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X5Y52     vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X6Y53     vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X6Y53     vga_sync_unit/h_count_reg_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y53     vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y53     vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X5Y51     vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X5Y51     vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X5Y52     vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X5Y52     vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y53     vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y53     vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X6Y52     vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X5Y51     vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X5Y51     vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X5Y52     vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X5Y52     vga_sync_unit/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_unit/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1   clock_unit/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_unit/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.782ns  (logic 10.450ns (42.169%)  route 14.331ns (57.831%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.580    15.809    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    15.933 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.958    18.891    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    22.387 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.387    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.684ns  (logic 10.457ns (42.366%)  route 14.226ns (57.634%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.303    15.532    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I4_O)        0.124    15.656 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           3.130    18.786    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    22.289 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.289    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.647ns  (logic 10.458ns (42.433%)  route 14.188ns (57.567%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.580    15.809    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    15.933 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.815    18.748    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    22.252 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.252    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.557ns  (logic 10.474ns (42.651%)  route 14.083ns (57.349%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.303    15.532    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I4_O)        0.124    15.656 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.987    18.643    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    22.162 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.162    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.518ns  (logic 10.480ns (42.743%)  route 14.038ns (57.257%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.580    15.809    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    15.933 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.665    18.598    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    22.123 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.123    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.364ns  (logic 10.479ns (43.010%)  route 13.885ns (56.990%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.580    15.809    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    15.933 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.512    18.445    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    21.969 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.969    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.333ns  (logic 10.460ns (42.989%)  route 13.873ns (57.011%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.580    15.809    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    15.933 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.500    18.433    vgaBlue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    21.938 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.938    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.264ns  (logic 10.476ns (43.175%)  route 13.788ns (56.825%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.303    15.532    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I4_O)        0.124    15.656 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           2.692    18.348    vgaBlue_OBUF[2]
    J17                  OBUF (Prop_obuf_I_O)         3.521    21.869 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.869    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.216ns  (logic 10.484ns (43.295%)  route 13.732ns (56.705%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.580    15.809    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    15.933 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.359    18.292    vgaBlue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    21.821 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.821    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.182ns  (logic 10.474ns (43.315%)  route 13.707ns (56.685%))
  Logic Levels:           26  (CARRY4=13 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.624    -2.395    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.456    -1.939 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=30, routed)          1.173    -0.766    vga_sync_unit/pixel_x[4]
    SLICE_X6Y54          LUT6 (Prop_lut6_I3_O)        0.124    -0.642 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_16/O
                         net (fo=37, routed)          1.028     0.386    vga_sync_unit/vgaRed_OBUF[3]_inst_i_16_n_0
    SLICE_X5Y52          LUT4 (Prop_lut4_I1_O)        0.154     0.540 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_85/O
                         net (fo=21, routed)          0.871     1.410    vga_sync_unit/vgaRed_OBUF[3]_inst_i_139_n_0
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.327     1.737 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_120/O
                         net (fo=2, routed)           0.788     2.526    vga_sync_unit/vgaRed_OBUF[3]_inst_i_120_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     2.930 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_95/CO[3]
                         net (fo=1, routed)           0.000     2.930    vga_sync_unit/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.047 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_78/CO[3]
                         net (fo=1, routed)           0.000     3.047    vga_sync_unit/vgaRed_OBUF[3]_inst_i_78_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.370 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_83/O[1]
                         net (fo=2, routed)           0.981     4.351    vga_sync_unit/vgaRed_OBUF[3]_inst_i_83_n_6
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.334     4.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_59/O
                         net (fo=2, routed)           1.122     5.807    vga_sync_unit/vgaRed_OBUF[3]_inst_i_59_n_0
    SLICE_X4Y56          LUT3 (Prop_lut3_I0_O)        0.326     6.133 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000     6.133    vga_sync_unit/vgaRed_OBUF[3]_inst_i_63_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.773 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_31/O[3]
                         net (fo=6, routed)           0.846     7.619    vga_sync_unit/vgaRed_OBUF[3]_inst_i_31_n_4
    SLICE_X5Y55          LUT1 (Prop_lut1_I0_O)        0.306     7.925 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_112/O
                         net (fo=1, routed)           0.000     7.925    vga_sync_unit/vgaRed_OBUF[3]_inst_i_112_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.505 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_89/O[2]
                         net (fo=2, routed)           0.572     9.077    vga_sync_unit/vgaRed_OBUF[3]_inst_i_89_n_5
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.297     9.374 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_176/O
                         net (fo=2, routed)           0.860    10.234    vga_sync_unit/vgaRed_OBUF[3]_inst_i_176_n_0
    SLICE_X3Y53          LUT3 (Prop_lut3_I0_O)        0.332    10.566 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.000    10.566    vga_sync_unit/vgaRed_OBUF[3]_inst_i_180_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.964 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.964    vga_sync_unit/vgaRed_OBUF[3]_inst_i_156_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.078 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.078    vga_sync_unit/vgaRed_OBUF[3]_inst_i_144_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.192 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_127/CO[3]
                         net (fo=1, routed)           0.000    11.192    vga_sync_unit/vgaRed_OBUF[3]_inst_i_127_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.306 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_109/CO[3]
                         net (fo=1, routed)           0.000    11.306    vga_sync_unit/vgaRed_OBUF[3]_inst_i_109_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.420 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.420    vga_sync_unit/vgaRed_OBUF[3]_inst_i_88_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.534 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    11.534    vga_sync_unit/vgaRed_OBUF[3]_inst_i_65_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.648 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_32/CO[3]
                         net (fo=11, routed)          0.913    12.561    vga_sync_unit/vgaRed_OBUF[3]_inst_i_32_n_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I1_O)        0.124    12.685 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_12/O
                         net (fo=4, routed)           0.348    13.033    vga_sync_unit/p_0_in__0__0[0]
    SLICE_X4Y60          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    13.515 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_21/O[0]
                         net (fo=1, routed)           0.626    14.140    vga_sync_unit/rgb_reg6[1]
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.299    14.439 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.665    15.105    vga_sync_unit/vgaRed_OBUF[3]_inst_i_19_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124    15.229 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.580    15.809    vga_sync_unit/vgaRed_OBUF[3]_inst_i_6_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.124    15.933 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           2.334    18.267    vgaBlue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    21.787 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.787    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.362ns (66.647%)  route 0.681ns (33.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.594    -0.535    vga_sync_unit/CLK
    SLICE_X2Y52          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164    -0.371 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.681     0.310    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.508 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.508    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.345ns (61.916%)  route 0.828ns (38.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.828     0.430    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.635 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.635    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.555ns (59.567%)  route 1.056ns (40.433%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128    -0.410 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.374    -0.036    vga_sync_unit/p_0_in[9]
    SLICE_X5Y61          LUT3 (Prop_lut3_I2_O)        0.100     0.064 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.053     0.117    vga_sync_unit/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.107     0.224 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.628     0.852    vgaBlue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.073 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.073    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.566ns (59.768%)  route 1.054ns (40.232%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128    -0.410 f  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.321    -0.089    vga_sync_unit/p_0_in[9]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.100     0.011 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.200     0.211    vga_sync_unit/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.107     0.318 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.533     0.851    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.082 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.082    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.565ns (59.122%)  route 1.082ns (40.878%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128    -0.410 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.374    -0.036    vga_sync_unit/p_0_in[9]
    SLICE_X5Y61          LUT3 (Prop_lut3_I2_O)        0.100     0.064 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.053     0.117    vga_sync_unit/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.107     0.224 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.655     0.879    vgaBlue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.109 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.109    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.542ns (57.550%)  route 1.137ns (42.450%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128    -0.410 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.374    -0.036    vga_sync_unit/p_0_in[9]
    SLICE_X5Y61          LUT3 (Prop_lut3_I2_O)        0.100     0.064 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.053     0.117    vga_sync_unit/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.107     0.224 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.710     0.934    vgaBlue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.140 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.140    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.560ns (57.533%)  route 1.151ns (42.467%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128    -0.410 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.374    -0.036    vga_sync_unit/p_0_in[9]
    SLICE_X5Y61          LUT3 (Prop_lut3_I2_O)        0.100     0.064 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.053     0.117    vga_sync_unit/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.107     0.224 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.724     0.948    vgaBlue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.173 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.173    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.774ns  (logic 1.560ns (56.233%)  route 1.214ns (43.767%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128    -0.410 f  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.321    -0.089    vga_sync_unit/p_0_in[9]
    SLICE_X5Y62          LUT4 (Prop_lut4_I0_O)        0.100     0.011 f  vga_sync_unit/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.200     0.211    vga_sync_unit/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I2_O)        0.107     0.318 r  vga_sync_unit/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.693     1.011    vgaBlue_OBUF[2]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.235 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.235    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.781ns  (logic 1.561ns (56.112%)  route 1.221ns (43.888%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128    -0.410 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.374    -0.036    vga_sync_unit/p_0_in[9]
    SLICE_X5Y61          LUT3 (Prop_lut3_I2_O)        0.100     0.064 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.053     0.117    vga_sync_unit/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.107     0.224 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.793     1.017    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.243 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.243    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.823ns  (logic 1.540ns (54.531%)  route 1.284ns (45.469%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.591    -0.538    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.128    -0.410 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=13, routed)          0.374    -0.036    vga_sync_unit/p_0_in[9]
    SLICE_X5Y61          LUT3 (Prop_lut3_I2_O)        0.100     0.064 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.053     0.117    vga_sync_unit/vgaRed_OBUF[2]_inst_i_3_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I1_O)        0.107     0.224 r  vga_sync_unit/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=7, routed)           0.856     1.080    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.285 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.285    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.895    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     8.257 f  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     8.803    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.832 f  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     9.653    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_unit/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clock_unit/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_unit/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_unit/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 1.441ns (28.539%)  route 3.609ns (71.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.609     5.050    vga_sync_unit/reset
    SLICE_X0Y62          FDCE                                         f  vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    -2.009    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 1.441ns (28.539%)  route 3.609ns (71.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.609     5.050    vga_sync_unit/reset
    SLICE_X0Y62          FDCE                                         f  vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    -2.009    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 1.441ns (28.539%)  route 3.609ns (71.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.609     5.050    vga_sync_unit/reset
    SLICE_X0Y62          FDCE                                         f  vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.505    -2.009    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.441ns (29.343%)  route 3.471ns (70.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.471     4.912    vga_sync_unit/reset
    SLICE_X0Y61          FDCE                                         f  vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    -2.008    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.441ns (29.343%)  route 3.471ns (70.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.471     4.912    vga_sync_unit/reset
    SLICE_X0Y61          FDCE                                         f  vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    -2.008    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.441ns (29.343%)  route 3.471ns (70.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.471     4.912    vga_sync_unit/reset
    SLICE_X0Y61          FDCE                                         f  vga_sync_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    -2.008    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.441ns (29.343%)  route 3.471ns (70.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.471     4.912    vga_sync_unit/reset
    SLICE_X0Y61          FDCE                                         f  vga_sync_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    -2.008    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.912ns  (logic 1.441ns (29.343%)  route 3.471ns (70.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.471     4.912    vga_sync_unit/reset
    SLICE_X0Y61          FDCE                                         f  vga_sync_unit/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    -2.008    vga_sync_unit/CLK
    SLICE_X0Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 1.441ns (29.369%)  route 3.466ns (70.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.466     4.908    vga_sync_unit/reset
    SLICE_X1Y61          FDCE                                         f  vga_sync_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    -2.008    vga_sync_unit/CLK
    SLICE_X1Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 1.441ns (29.369%)  route 3.466ns (70.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.466     4.908    vga_sync_unit/reset
    SLICE_X1Y61          FDCE                                         f  vga_sync_unit/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          1.506    -2.008    vga_sync_unit/CLK
    SLICE_X1Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.629%)  route 0.915ns (81.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.915     1.125    vga_sync_unit/reset
    SLICE_X5Y52          FDCE                                         f  vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.863    -0.306    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.629%)  route 0.915ns (81.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.915     1.125    vga_sync_unit/reset
    SLICE_X5Y52          FDCE                                         f  vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.863    -0.306    vga_sync_unit/CLK
    SLICE_X5Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.210ns (18.572%)  route 0.919ns (81.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.919     1.128    vga_sync_unit/reset
    SLICE_X6Y52          FDCE                                         f  vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.863    -0.306    vga_sync_unit/CLK
    SLICE_X6Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.210ns (18.572%)  route 0.919ns (81.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.919     1.128    vga_sync_unit/reset
    SLICE_X6Y52          FDCE                                         f  vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.863    -0.306    vga_sync_unit/CLK
    SLICE_X6Y52          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.210ns (17.805%)  route 0.967ns (82.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          0.967     1.177    vga_sync_unit/reset
    SLICE_X5Y53          FDCE                                         f  vga_sync_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X5Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.210ns (17.254%)  route 1.005ns (82.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.005     1.214    vga_sync_unit/reset
    SLICE_X6Y53          FDCE                                         f  vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.210ns (17.254%)  route 1.005ns (82.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.005     1.214    vga_sync_unit/reset
    SLICE_X6Y53          FDCE                                         f  vga_sync_unit/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.210ns (17.254%)  route 1.005ns (82.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.005     1.214    vga_sync_unit/reset
    SLICE_X6Y53          FDCE                                         f  vga_sync_unit/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.210ns (17.254%)  route 1.005ns (82.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.005     1.214    vga_sync_unit/reset
    SLICE_X6Y53          FDCE                                         f  vga_sync_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X6Y53          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/mod2_reg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.210ns (17.254%)  route 1.005ns (82.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=24, routed)          1.005     1.214    vga_sync_unit/reset
    SLICE_X7Y53          FDCE                                         f  vga_sync_unit/mod2_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_unit/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_unit/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_unit/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_unit/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_unit/inst/clkout1_buf/O
                         net (fo=23, routed)          0.861    -0.307    vga_sync_unit/CLK
    SLICE_X7Y53          FDCE                                         r  vga_sync_unit/mod2_reg_reg/C





