{"vcs1":{"timestamp_begin":1740053226.232740313, "rt":3.80, "ut":3.59, "st":0.16}}
{"vcselab":{"timestamp_begin":1740053230.110552295, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740053230.435806320, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740053225.936155945}
{"VCS_COMP_START_TIME": 1740053225.936155945}
{"VCS_COMP_END_TIME": 1740053230.747485439}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288016}}
{"vcselab": {"peak_mem": 150348}}
