module ctf(
 input logic clk,
 input logic rst,
 input logic [3:0] celsius,
 output logic [6:0] fahrenheit
);
always_ff @(posedge clk) begin
 if (rst) begin
 fahrenheit <= 0;
 end else begin
 fahrenheit <= (celsius * 9/5) + 32;
 end
 end
endmodule
