#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Nov  1 19:17:06 2023
# Process ID: 40484
# Current directory: C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.runs/synth_1
# Command line: vivado.exe -log board_clock_divider.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_clock_divider.tcl
# Log file: C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.runs/synth_1/board_clock_divider.vds
# Journal file: C:/Users/dhako/Desktop/FPGA/Ex_Files_Learning_Verilog_FPGA_Development/Exercise Files/Ch05/05_06/sequential_ch/sequential_ch.runs/synth_1\vivado.jou
# Running On: LAPTOP-P8I28OU7, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 34204 MB
#-----------------------------------------------------------
source board_clock_divider.tcl -notrace
