Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:03:14 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : LU32PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.097ns  (arrival time - required time)
  Source:                 compBlock/PE18/MUL/y_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/PE18/mult_result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.228%)  route 0.107ns (51.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.685     1.886    compBlock/PE18/MUL/clk_IBUF_BUFG
    SLICE_X115Y101                                                    r  compBlock/PE18/MUL/y_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y101       FDRE (Prop_fdre_C_Q)         0.100     1.986 r  compBlock/PE18/MUL/y_out_reg[25]/Q
                         net (fo=1, estimated)        0.107     2.093    compBlock/PE18/mult_comp_result[25]
    SLICE_X114Y99        FDRE                                         r  compBlock/PE18/mult_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.980     2.406    compBlock/PE18/clk_IBUF_BUFG
    SLICE_X114Y99                                                     r  compBlock/PE18/mult_result_reg[25]/C
                         clock pessimism             -0.253     2.153    
    SLICE_X114Y99        FDRE (Hold_fdre_C_D)         0.037     2.190    compBlock/PE18/mult_result_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.085ns  (arrival time - required time)
  Source:                 compBlock/leftWriteAddr1Reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftBlock1/inst_ram/mem_reg_5/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.118ns (30.131%)  route 0.274ns (69.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.690     1.891    compBlock/clk_IBUF_BUFG
    SLICE_X20Y54                                                      r  compBlock/leftWriteAddr1Reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_fdre_C_Q)         0.118     2.009 r  compBlock/leftWriteAddr1Reg1_reg[0]/Q
                         net (fo=29, estimated)       0.274     2.283    compBlock/leftBlock1/inst_ram/Q[0]
    RAMB36_X1Y9          RAMB36E1                                     r  compBlock/leftBlock1/inst_ram/mem_reg_5/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    1.032     2.458    compBlock/leftBlock1/inst_ram/clk_IBUF_BUFG
    RAMB36_X1Y9                                                       r  compBlock/leftBlock1/inst_ram/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.273     2.184    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.367    compBlock/leftBlock1/inst_ram/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.085ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[837]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[837]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.363%)  route 0.107ns (47.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.649     1.850    compBlock/clk_IBUF_BUFG
    SLICE_X44Y51                                                      r  compBlock/leftWriteData0Reg0_reg[837]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.118     1.968 r  compBlock/leftWriteData0Reg0_reg[837]/Q
                         net (fo=1, estimated)        0.107     2.075    compBlock/leftWriteData0Reg0[837]
    SLICE_X44Y49         FDRE                                         r  compBlock/leftWriteData0Reg1_reg[837]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.962     2.388    compBlock/clk_IBUF_BUFG
    SLICE_X44Y49                                                      r  compBlock/leftWriteData0Reg1_reg[837]/C
                         clock pessimism             -0.273     2.115    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.045     2.160    compBlock/leftWriteData0Reg1_reg[837]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.056ns  (arrival time - required time)
  Source:                 compBlock/PE17/MUL/y_out_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/PE17/mult_result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.744%)  route 0.158ns (61.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.668     1.869    compBlock/PE17/MUL/clk_IBUF_BUFG
    SLICE_X107Y103                                                    r  compBlock/PE17/MUL/y_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDSE (Prop_fdse_C_Q)         0.100     1.969 r  compBlock/PE17/MUL/y_out_reg[23]/Q
                         net (fo=1, estimated)        0.158     2.127    compBlock/PE17/mult_comp_result[23]
    SLICE_X107Y99        FDRE                                         r  compBlock/PE17/mult_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.963     2.389    compBlock/PE17/clk_IBUF_BUFG
    SLICE_X107Y99                                                     r  compBlock/PE17/mult_result_reg[23]/C
                         clock pessimism             -0.253     2.136    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.047     2.183    compBlock/PE17/mult_result_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                 -0.056    

Slack (VIOLATED) :        -0.054ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[841]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[841]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.197%)  route 0.149ns (59.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.649     1.850    compBlock/clk_IBUF_BUFG
    SLICE_X45Y50                                                      r  compBlock/leftWriteData0Reg0_reg[841]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.100     1.950 r  compBlock/leftWriteData0Reg0_reg[841]/Q
                         net (fo=1, estimated)        0.149     2.099    compBlock/leftWriteData0Reg0[841]
    SLICE_X46Y48         FDRE                                         r  compBlock/leftWriteData0Reg1_reg[841]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.962     2.388    compBlock/clk_IBUF_BUFG
    SLICE_X46Y48                                                      r  compBlock/leftWriteData0Reg1_reg[841]/C
                         clock pessimism             -0.273     2.115    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)         0.038     2.153    compBlock/leftWriteData0Reg1_reg[841]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay1_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay0_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.732%)  route 0.152ns (60.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.715     1.916    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X124Y100                                                    r  compBlock/conBlock/writeByteEnDelay1_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y100       FDRE (Prop_fdre_C_Q)         0.100     2.016 r  compBlock/conBlock/writeByteEnDelay1_reg[89]/Q
                         net (fo=1, estimated)        0.152     2.168    compBlock/conBlock/writeByteEnDelay1[89]
    SLICE_X122Y98        FDRE                                         r  compBlock/conBlock/writeByteEnDelay0_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    1.009     2.435    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X122Y98                                                     r  compBlock/conBlock/writeByteEnDelay0_reg[89]/C
                         clock pessimism             -0.253     2.182    
    SLICE_X122Y98        FDRE (Hold_fdre_C_D)         0.037     2.219    compBlock/conBlock/writeByteEnDelay0_reg[89]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.049ns  (arrival time - required time)
  Source:                 compBlock/leftWriteData0Reg0_reg[835]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/leftWriteData0Reg1_reg[835]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.737%)  route 0.158ns (57.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.648     1.849    compBlock/clk_IBUF_BUFG
    SLICE_X44Y53                                                      r  compBlock/leftWriteData0Reg0_reg[835]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.118     1.967 r  compBlock/leftWriteData0Reg0_reg[835]/Q
                         net (fo=1, estimated)        0.158     2.125    compBlock/leftWriteData0Reg0[835]
    SLICE_X44Y49         FDRE                                         r  compBlock/leftWriteData0Reg1_reg[835]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.962     2.388    compBlock/clk_IBUF_BUFG
    SLICE_X44Y49                                                      r  compBlock/leftWriteData0Reg1_reg[835]/C
                         clock pessimism             -0.273     2.115    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.059     2.174    compBlock/leftWriteData0Reg1_reg[835]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.049ns  (arrival time - required time)
  Source:                 compBlock/conBlock/topWriteEnDelay_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/conBlock/topWriteEnDelay_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.569%)  route 0.159ns (61.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.724     1.925    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X4Y52                                                       r  compBlock/conBlock/topWriteEnDelay_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     2.025 r  compBlock/conBlock/topWriteEnDelay_reg[30]/Q
                         net (fo=1, estimated)        0.159     2.184    compBlock/conBlock/topWriteEnDelay[30]
    SLICE_X2Y49          FDRE                                         r  compBlock/conBlock/topWriteEnDelay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    1.040     2.466    compBlock/conBlock/clk_IBUF_BUFG
    SLICE_X2Y49                                                       r  compBlock/conBlock/topWriteEnDelay_reg[29]/C
                         clock pessimism             -0.273     2.193    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.040     2.233    compBlock/conBlock/topWriteEnDelay_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 compBlock/PE17/MUL/y_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/PE17/mult_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.744%)  route 0.158ns (61.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.638     1.839    compBlock/PE17/MUL/clk_IBUF_BUFG
    SLICE_X105Y100                                                    r  compBlock/PE17/MUL/y_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y100       FDRE (Prop_fdre_C_Q)         0.100     1.939 r  compBlock/PE17/MUL/y_out_reg[0]/Q
                         net (fo=1, estimated)        0.158     2.097    compBlock/PE17/n_151_MUL
    SLICE_X102Y97        FDRE                                         r  compBlock/PE17/mult_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.932     2.358    compBlock/PE17/clk_IBUF_BUFG
    SLICE_X102Y97                                                     r  compBlock/PE17/mult_result_reg[0]/C
                         clock pessimism             -0.253     2.105    
    SLICE_X102Y97        FDRE (Hold_fdre_C_D)         0.037     2.142    compBlock/PE17/mult_result_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (VIOLATED) :        -0.045ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[703]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[703]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.721%)  route 0.165ns (62.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    0.721     1.922    compBlock/clk_IBUF_BUFG
    SLICE_X108Y51                                                     r  compBlock/curWriteData1Reg0_reg[703]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y51        FDRE (Prop_fdre_C_Q)         0.100     2.022 r  compBlock/curWriteData1Reg0_reg[703]/Q
                         net (fo=1, estimated)        0.165     2.187    compBlock/n_0_curWriteData1Reg0_reg[703]
    SLICE_X108Y49        FDRE                                         r  compBlock/curWriteData1Reg1_reg[703]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AF30                                                              r  clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  clk_IBUF_BUFG_inst/O
                         net (fo=21261, estimated)    1.035     2.461    compBlock/clk_IBUF_BUFG
    SLICE_X108Y49                                                     r  compBlock/curWriteData1Reg1_reg[703]/C
                         clock pessimism             -0.273     2.188    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.044     2.232    compBlock/curWriteData1Reg1_reg[703]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                 -0.045    




