# Delay_comparison_B-W_RCA-LACA_in_Verilog
I have successfully validated and verified through Verilog simulation everything we've learned regarding the theoretical calculation of delay in a ripple carry adder and LACA.
