INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/test/test.srcs/sources_1/new/Dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/test/test.srcs/sources_1/new/sgrdf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mod5Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KIIT0001/Desktop/Works/DSD Lab/test/test.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
