
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010566                       # Number of seconds simulated
sim_ticks                                 10565504397                       # Number of ticks simulated
final_tick                               537667567305                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147914                       # Simulator instruction rate (inst/s)
host_op_rate                                   192706                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 199530                       # Simulator tick rate (ticks/s)
host_mem_usage                               67348616                       # Number of bytes of host memory used
host_seconds                                 52951.89                       # Real time elapsed on the host
sim_insts                                  7832304894                       # Number of instructions simulated
sim_ops                                   10204140947                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       181120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       128000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       187648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       187392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       125440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       181248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       189568                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       106752                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1322112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       460288                       # Number of bytes written to this memory
system.physmem.bytes_written::total            460288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1415                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1000                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1466                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1464                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          980                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1416                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1481                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          834                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10329                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3596                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3596                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       424021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17142580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       472481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12114897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       363447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17760439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       339217                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17736210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       496711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11872599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       411907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17154694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       363447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     17942163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       436136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10103824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               125134774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       424021                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       472481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       363447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       339217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       496711                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       411907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       363447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       436136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3307367                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43565170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43565170                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43565170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       424021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17142580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       472481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12114897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       363447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17760439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       339217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17736210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       496711                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11872599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       411907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17154694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       363447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     17942163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       436136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10103824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              168699944                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25336942                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068842                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1697276                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204735                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854963                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          808953                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212086                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9077                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19796745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11764606                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068842                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021039                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2588629                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         579758                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        595469                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221028                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23352558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20763929     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          279233      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          325572      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178041      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208320      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112623      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           76618      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          199327      0.85%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1208895      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23352558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081653                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464326                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19635293                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       760265                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2568140                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19291                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        369563                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       334684                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2152                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14360674                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11278                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        369563                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19665767                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         236536                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       438175                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2558162                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        84349                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14351043                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         21425                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39901                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19946892                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66830843                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66830843                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025516                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2921364                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3796                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2135                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           228409                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       746527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19331                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164005                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14327209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3801                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13537854                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17597                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1792779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4153487                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          459                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23352558                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579716                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269143                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17645432     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2298522      9.84%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1233313      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       851923      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745460      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381424      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        92019      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59857      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44608      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23352558                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3334     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12903     43.73%     55.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13266     44.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11330687     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       211887      1.57%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1253062      9.26%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       740560      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13537854                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534313                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29503                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002179                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50475364                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16123928                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13311207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13567357                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34371                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       243908                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        15983                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        369563                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         188625                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13696                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14331030                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6264                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372648                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       746527                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2132                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9718                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118340                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233605                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13335721                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1176483                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202131                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1916796                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1865917                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            740313                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526335                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311464                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13311207                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7917761                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20731857                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525368                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381913                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268683                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2062472                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3342                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205800                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22982995                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533816                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.352651                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17971007     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324113     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       974427      4.24%     92.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584041      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       406015      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261522      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136906      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109225      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215739      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22982995                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268683                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859284                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128740                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755764                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215739                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37098346                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29031895                       # The number of ROB writes
system.switch_cpus0.timesIdled                 305763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1984384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.533694                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.533694                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394681                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394681                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60166195                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18478137                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13403802                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3338                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                25336942                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2100681                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1718522                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206483                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       863474                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          825268                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216892                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9332                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20211654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11747327                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2100681                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1042160                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2451124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         565363                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        417959                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1237963                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       206533                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23436938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20985814     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          114245      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          181076      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          245670      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          252496      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          213874      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          119570      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          177860      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1146333      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23436938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082910                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463644                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20007391                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       624219                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2446700                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2692                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        355934                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345840                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14412905                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1554                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        355934                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20062706                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         129799                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       369254                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2394836                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       124407                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14407053                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         16635                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        54380                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20103140                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67022144                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67022144                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17395954                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2707186                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3559                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1846                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           375531                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1349293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       730336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8652                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       228473                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14387715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3572                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13652699                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1991                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1609685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3867084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23436938                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582529                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270716                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17618625     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2425397     10.35%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1219598      5.20%     90.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       891637      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       704529      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       287675      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       182232      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        94648      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12597      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23436938                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2815     12.42%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8379     36.98%     49.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11464     50.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11481042     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203740      1.49%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1711      0.01%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1238396      9.07%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       727810      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13652699                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538846                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22658                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50766985                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16001031                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13444356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13675357                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27102                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       218842                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        11149                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        355934                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         101913                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12076                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14391311                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5938                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1349293                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       730336                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1848                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       235656                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13461611                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1164160                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       191088                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1891911                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1912747                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            727751                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531304                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13444488                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13444356                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7718477                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20798757                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530623                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371103                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10141337                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12479291                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1912026                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3453                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       208854                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23081004                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540674                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.383429                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17926133     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2573112     11.15%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       954787      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       456501      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       405750      1.76%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       221880      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180093      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87840      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       274908      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23081004                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10141337                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12479291                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1849638                       # Number of memory references committed
system.switch_cpus1.commit.loads              1130451                       # Number of loads committed
system.switch_cpus1.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1799703                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11243648                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257043                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       274908                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37197335                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29138581                       # The number of ROB writes
system.switch_cpus1.timesIdled                 307968                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1900004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10141337                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12479291                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10141337                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.498383                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.498383                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400259                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400259                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60586636                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18727888                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13360867                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3450                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                25336942                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1925876                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1723793                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       154133                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1287891                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1270255                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          112108                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4565                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20434303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10952512                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1925876                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1382363                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2441119                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         508753                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        280584                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1236787                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       150960                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23509789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.520427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.760224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21068670     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          377974      1.61%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          184488      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          371922      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          113258      0.48%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          345580      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           52605      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           86490      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          908802      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23509789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076011                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432274                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20177704                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       542232                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2436050                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1979                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        351823                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       178004                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1960                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12212724                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4634                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        351823                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20207046                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         323763                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       131281                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2409404                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        86466                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12194475                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9371                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        69786                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15940086                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     55204609                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     55204609                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12884172                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3055884                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1589                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          807                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           184318                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2235271                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       347594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         3170                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        79457                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12130259                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1594                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11342806                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7411                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2219204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4572260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23509789                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482472                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.093190                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18533744     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1550728      6.60%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1684075      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       974099      4.14%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       493207      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       124059      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       143529      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3450      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2898      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23509789                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18677     57.69%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7470     23.08%     80.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6225     19.23%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8872254     78.22%     78.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        86416      0.76%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2039003     17.98%     96.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       344349      3.04%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11342806                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.447679                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32372                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002854                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46235184                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14351096                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11051789                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11375178                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8446                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       457600                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9273                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        351823                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         208852                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10658                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12131863                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          464                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2235271                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       347594                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          805                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       103454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        59611                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       163065                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11199998                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2010494                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       142808                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2354808                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1705119                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            344314                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.442042                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11054394                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11051789                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6697638                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14442688                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.436193                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.463739                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8818979                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9895373                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2236913                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       152980                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23157966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.427299                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.299581                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19491534     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1428030      6.17%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       930030      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       289798      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       489923      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        93058      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        59049      0.25%     98.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        53739      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       322805      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23157966                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8818979                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9895373                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2115987                       # Number of memory references committed
system.switch_cpus2.commit.loads              1777666                       # Number of loads committed
system.switch_cpus2.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1521496                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8637299                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       120463                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       322805                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34967421                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24616663                       # The number of ROB writes
system.switch_cpus2.timesIdled                 457247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1827153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8818979                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9895373                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8818979                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.873002                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.873002                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.348068                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.348068                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        52113735                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14365317                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13026335                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1578                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus3.numCycles                25336942                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1926084                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1724586                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       154001                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1287852                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1270986                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          112163                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4572                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20438122                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10957312                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1926084                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1383149                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2442184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         508189                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        278762                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1236972                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       150856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23512421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.520584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.760308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21070237     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          378162      1.61%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          183557      0.78%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          372215      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          114395      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          346071      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           53021      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           85892      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          908871      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23512421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076019                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432464                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20184771                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       537186                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2437101                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1967                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        351395                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       177315                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1958                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12217779                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4632                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        351395                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20213739                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         322662                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       128359                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2410694                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        85566                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12199530                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9351                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        68941                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     15946660                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     55229328                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55229328                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     12892445                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3054199                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          803                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           183154                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      2236903                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       347792                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2994                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        79326                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12135568                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1591                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         11347529                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         7207                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2217888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4574448                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23512421                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.482618                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.093347                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18535367     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1549055      6.59%     85.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1685343      7.17%     92.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       976524      4.15%     96.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       491886      2.09%     98.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       124007      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       143906      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3463      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         2870      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23512421                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          18517     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7504     23.26%     80.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         6237     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8875460     78.21%     78.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        86426      0.76%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      2040358     17.98%     96.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       344501      3.04%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      11347529                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.447865                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              32258                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002843                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46246944                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14355082                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11057839                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      11379787                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         8978                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       457145                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         9467                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        351395                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         209269                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10512                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12137169                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          529                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      2236903                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       347792                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          802                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       103337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        59825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       163162                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11206023                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      2012375                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       141506                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2356840                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1705947                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            344465                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.442280                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11060554                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11057839                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6701944                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14452538                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.436431                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.463721                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8825979                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      9902373                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2235214                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       152850                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     23161026                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.427545                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.300206                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19493578     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1427228      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       931072      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       289656      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       490607      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        92531      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        59212      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        53458      0.23%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       323684      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     23161026                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8825979                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       9902373                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2118078                       # Number of memory references committed
system.switch_cpus3.commit.loads              1779753                       # Number of loads committed
system.switch_cpus3.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1522651                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          8643148                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       120465                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       323684                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            34974903                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           24626835                       # The number of ROB writes
system.switch_cpus3.timesIdled                 457701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1824521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8825979                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              9902373                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8825979                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.870723                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.870723                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.348344                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.348344                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        52146122                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       14373652                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13033171                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1578                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                25336942                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2101421                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1719132                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       206547                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       861797                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          824965                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          216821                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9429                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20212838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11751912                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2101421                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1041786                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2451998                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         565790                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        417111                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1238165                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       206608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23438509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20986511     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          114592      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          181456      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          245420      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          252457      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          213703      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          119274      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          177638      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1147458      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23438509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082939                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463825                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20008675                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       623246                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2447560                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2728                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        356298                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       345975                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14418215                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1554                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        356298                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20064025                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         129028                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       369079                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2395660                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       124417                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14411999                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         16651                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        54343                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20109529                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     67043470                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     67043470                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17400082                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2709421                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3569                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1855                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           376102                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1349446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       730508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8539                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       228574                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14392884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3582                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13657819                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1992                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1611564                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3864279                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23438509                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582709                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270810                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17618828     75.17%     75.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2424582     10.34%     85.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1220049      5.21%     90.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       893100      3.81%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       704954      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       287716      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       181959      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        94879      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        12442      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23438509                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2817     12.43%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8375     36.96%     49.39% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11468     50.61%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11486146     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       203797      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1711      0.01%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1238124      9.07%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       728041      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13657819                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.539048                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22660                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50778797                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16008092                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13449378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13680479                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        27805                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       218728                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11171                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        356298                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         101077                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12111                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14396492                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         5897                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1349446                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       730508                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1858                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118940                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       235772                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13466457                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1164340                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       191360                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1892308                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1913556                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            727968                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531495                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13449528                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13449378                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7721396                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20807826                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530821                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371081                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10143708                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12482223                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1914266                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3452                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       208922                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23082211                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540772                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.383483                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17926360     77.66%     77.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2572886     11.15%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       955614      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       456625      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       405772      1.76%     96.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       222074      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       180230      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        87804      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       274846      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23082211                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10143708                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12482223                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1850055                       # Number of memory references committed
system.switch_cpus4.commit.loads              1130718                       # Number of loads committed
system.switch_cpus4.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1800137                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11246268                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       257098                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       274846                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37203776                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29149302                       # The number of ROB writes
system.switch_cpus4.timesIdled                 307736                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1898433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10143708                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12482223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10143708                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.497799                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.497799                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400352                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400352                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60607895                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18734796                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13365953                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3448                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25336940                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2069335                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1697134                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       205064                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       854326                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          808452                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          211857                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9037                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19789758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11769543                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2069335                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1020309                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2588866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         582257                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        599058                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1221130                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       203642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23351589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20762723     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          279901      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          324407      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          177958      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          207594      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          112502      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           77009      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          200066      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1209429      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23351589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081673                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.464521                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19628538                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       763608                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2568416                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19267                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        371754                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       335405                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         2154                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14367044                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        11320                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        371754                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19659090                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         237880                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       440076                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2558356                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        84427                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14357525                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         21406                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        39880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19952758                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66859953                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66859953                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17007296                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2945462                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3748                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         2089                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           227665                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1373419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       746970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        19591                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       164830                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14333308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13534854                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        18254                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1810963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4202785                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23351589                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579612                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269001                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17645946     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2297391      9.84%     85.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1232502      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       853062      3.65%     94.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       745512      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       381200      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        91325      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        59933      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        44718      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23351589                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3321     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         12976     43.91%     55.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        13257     44.86%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11327529     83.69%     83.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       211804      1.56%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1657      0.01%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1252806      9.26%     94.52% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       741058      5.48%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13534854                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.534195                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              29554                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002184                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50469105                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16148161                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13306698                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13564408                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        33726                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       245877                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        17188                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          827                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        371754                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         190396                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        13792                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14337086                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6482                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1373419                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       746970                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         2088                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9668                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       118252                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       115568                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233820                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13332036                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1175589                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       202818                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1916405                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1864961                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            740816                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.526190                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13306946                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13306698                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7912480                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20725609                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.525190                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381773                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9989313                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12255621                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2081616                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       206109                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22979835                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533321                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.352177                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17973179     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2321406     10.10%     88.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       974061      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       583365      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       405227      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       261035      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       136703      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       109175      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       215684      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22979835                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9989313                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12255621                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1857324                       # Number of memory references committed
system.switch_cpus5.commit.loads              1127542                       # Number of loads committed
system.switch_cpus5.commit.membars               1666                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1753918                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11049073                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       249361                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       215684                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            37101323                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29046244                       # The number of ROB writes
system.switch_cpus5.timesIdled                 305845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1985351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9989313                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12255621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9989313                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.536405                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.536405                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.394259                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.394259                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60144053                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18470692                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13407788                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3332                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                25336942                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1925888                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1723983                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       154045                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1287469                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1270646                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          112021                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4573                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20439748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              10952721                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1925888                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1382667                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2441076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         507992                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        280621                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1236886                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       150842                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23514561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.520318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.759969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21073485     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          377885      1.61%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          183856      0.78%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          372146      1.58%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          113975      0.48%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          345656      1.47%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           52701      0.22%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           86228      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          908629      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23514561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.076011                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.432283                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20187134                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       538289                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2435933                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2046                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        351158                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       177761                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         1958                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12212586                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4593                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        351158                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20216084                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         322389                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       129772                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2409548                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        85604                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12194190                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9454                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        68772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     15937796                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     55201742                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     55201742                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     12888829                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3048921                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1590                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          807                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           183542                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2236403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       347423                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3105                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        79310                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12130135                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11344100                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7240                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2215365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4563597                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23514561                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.482429                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.093089                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18537798     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1550572      6.59%     85.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1684555      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       975103      4.15%     96.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       492855      2.10%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       123626      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       143706      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3445      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2901      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23514561                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          18523     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7483     23.21%     80.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         6233     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8872861     78.22%     78.22% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        86397      0.76%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          784      0.01%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2039755     17.98%     96.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       344303      3.04%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11344100                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.447730                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32239                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002842                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46242240                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14347130                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11054031                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      11376339                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         8504                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       457556                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9102                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        351158                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         209616                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        10515                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12131739                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2236403                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       347423                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          806                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       103413                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        59592                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       163005                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11202449                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2011748                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       141651                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    9                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2356021                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1705814                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            344273                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.442139                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11056719                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11054031                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6698964                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14443140                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.436281                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.463816                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8822919                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      9899313                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2232825                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       152892                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23163403                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.427369                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.299819                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19496338     84.17%     84.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1427784      6.16%     90.33% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       930491      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       289558      1.25%     95.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       490237      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        92976      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        59166      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        53775      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       323078      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23163403                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8822919                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       9899313                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2117156                       # Number of memory references committed
system.switch_cpus6.commit.loads              1778835                       # Number of loads committed
system.switch_cpus6.commit.membars                788                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1522153                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8640582                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       120463                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       323078                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            34972437                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           24615727                       # The number of ROB writes
system.switch_cpus6.timesIdled                 457682                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1822381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8822919                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              9899313                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8822919                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.871719                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.871719                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.348224                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.348224                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        52126750                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14367373                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13027524                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1578                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                25336942                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2303163                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1917676                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       211218                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       876591                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          840605                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          247339                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9811                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20028263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12630291                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2303163                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1087944                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2632226                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         589129                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        622143                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1245744                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       201999                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23658618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.656181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.032202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21026392     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          161315      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          203170      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          324350      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          135141      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          174627      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          203006      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           93036      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1337581      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23658618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090901                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498493                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19910456                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       751388                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2619768                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1305                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        375699                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       350287                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15439406                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        375699                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19930998                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          64381                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       630483                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2600476                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        56574                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15344774                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8162                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39286                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     21428998                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     71349259                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     71349259                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17895583                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3533362                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3705                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1931                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           198945                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1439051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       750624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8497                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       165034                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14978891                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14359114                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15430                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1841465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3755794                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23658618                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.606930                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328175                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17579929     74.31%     74.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2768062     11.70%     86.01% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1134824      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       634998      2.68%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       862458      3.65%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       265602      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       261704      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       139984      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11057      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23658618                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          99625     79.05%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.05% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13560     10.76%     89.81% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12845     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12096860     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       196092      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1774      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1316294      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       748094      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14359114                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.566726                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             126030                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008777                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52518305                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16824166                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13983285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14485144                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10798                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       275800                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11366                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        375699                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          49072                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6241                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14982619                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11573                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1439051                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       750624                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1931                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5456                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       124255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       119254                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       243509                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14108051                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1294595                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       251062                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2042585                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1994690                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            747990                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.556817                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13983383                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13983285                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8376451                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         22500242                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.551893                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372283                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10411505                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12829425                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2153246                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3585                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       212797                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23282919                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.551023                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.371682                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17854328     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2750901     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       998905      4.29%     92.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       497072      2.13%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       455006      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       191765      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       189495      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        89897      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       255550      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23282919                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10411505                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12829425                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1902509                       # Number of memory references committed
system.switch_cpus7.commit.loads              1163251                       # Number of loads committed
system.switch_cpus7.commit.membars               1788                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1859626                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11550628                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       264932                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       255550                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38009962                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           30341080                       # The number of ROB writes
system.switch_cpus7.timesIdled                 306295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1678324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10411505                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12829425                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10411505                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.433552                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.433552                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.410922                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.410922                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        63476653                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       19537781                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14276298                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3582                       # number of misc regfile writes
system.l2.replacements                          10329                       # number of replacements
system.l2.tagsinuse                      32764.733355                       # Cycle average of tags in use
system.l2.total_refs                          1259905                       # Total number of references to valid blocks.
system.l2.sampled_refs                          43094                       # Sample count of references to valid blocks.
system.l2.avg_refs                          29.236205                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           441.591349                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     28.693463                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    697.273534                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     32.244096                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    476.264910                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     22.192886                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    727.464779                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     22.037348                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    733.022203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     32.133644                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    461.693191                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     28.045921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    698.227448                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     22.006073                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    740.887381                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.895943                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    400.153327                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3394.418068                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2680.746215                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4320.606628                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4319.489540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2693.084679                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3383.923917                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4286.516396                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2091.120416                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013476                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000876                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000984                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.014534                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000677                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.022200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000673                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.022370                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000981                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.014090                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000856                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.021308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000672                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.022610                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000943                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.012212                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.103589                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.081810                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.131854                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.131820                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.082186                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.103269                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.130814                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.063816                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999900                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4238                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3113                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4079                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4092                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3130                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4211                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4084                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2918                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   29877                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             9262                       # number of Writeback hits
system.l2.Writeback_hits::total                  9262                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    99                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4253                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3131                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4085                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4098                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3148                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4226                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4090                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2933                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29976                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4253                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3131                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4085                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4098                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3148                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4226                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4090                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2933                       # number of overall hits
system.l2.overall_hits::total                   29976                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1413                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1000                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1466                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           28                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1464                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          980                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1414                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1481                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          834                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10325                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1415                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1000                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1466                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1464                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          980                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1416                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1481                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          834                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10329                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1415                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1000                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1466                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           28                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1464                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          980                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1416                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1481                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          834                       # number of overall misses
system.l2.overall_misses::total                 10329                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5312081                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    213522619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6062862                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    150948843                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4321776                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    222037457                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4117524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    219743767                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6247075                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    148748738                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5087129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    214739288                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4444563                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    222226595                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5430228                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    126778683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1559769228                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       313405                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data       348083                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        661488                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5312081                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    213836024                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6062862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    150948843                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4321776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    222037457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4117524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    219743767                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6247075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    148748738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5087129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    215087371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4444563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    222226595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5430228                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    126778683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1560430716                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5312081                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    213836024                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6062862                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    150948843                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4321776                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    222037457                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4117524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    219743767                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6247075                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    148748738                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5087129                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    215087371                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4444563                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    222226595                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5430228                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    126778683                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1560430716                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5651                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5545                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         5625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5565                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3752                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               40202                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         9262                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              9262                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               103                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5668                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4131                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5551                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5562                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4128                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         5642                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5571                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3767                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40305                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5668                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4131                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5551                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5562                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4128                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         5642                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5571                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3767                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40305                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.250044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.243132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.264382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.263499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.238443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.251378                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.266128                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.222281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.256828                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.038835                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.249647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.242072                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.264097                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.263215                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.237403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.250975                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.265841                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.221396                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256271                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.249647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.242072                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.264097                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.263215                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.237403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.250975                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.265841                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.221396                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256271                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151773.742857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151112.964614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       155458                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 150948.843000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 144059.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151458.019782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 147054.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150098.201503                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 152367.682927                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151784.426531                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149621.441176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151866.540311                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 148152.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150051.718433                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150839.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152012.809353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151067.237579                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 156702.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 174041.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       165372                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151773.742857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151120.865018                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       155458                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 150948.843000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 144059.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151458.019782                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 147054.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150098.201503                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 152367.682927                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151784.426531                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149621.441176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151897.860876                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 148152.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150051.718433                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150839.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152012.809353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151072.777229                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151773.742857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151120.865018                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       155458                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 150948.843000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 144059.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151458.019782                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 147054.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150098.201503                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 152367.682927                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151784.426531                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149621.441176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151897.860876                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 148152.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150051.718433                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150839.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152012.809353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151072.777229                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3596                       # number of writebacks
system.l2.writebacks::total                      3596                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1413                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1000                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1466                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1464                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          980                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1414                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1481                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          834                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10325                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10329                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10329                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3274565                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    131206381                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3796620                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     92706517                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2574839                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    136618577                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2488595                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    134441878                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3861962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     91659444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3106869                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    132355141                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      2698864                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    135940815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3334975                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     78204281                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    958270323                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       196072                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data       231517                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       427589                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3274565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    131402453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3796620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     92706517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2574839                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    136618577                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2488595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    134441878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3861962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     91659444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3106869                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    132586658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      2698864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    135940815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3334975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     78204281                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    958697912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3274565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    131402453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3796620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     92706517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2574839                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    136618577                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2488595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    134441878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3861962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     91659444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3106869                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    132586658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      2698864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    135940815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3334975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     78204281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    958697912                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.250044                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.243132                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.264382                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.263499                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.238443                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.251378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.266128                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.222281                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.256828                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.038835                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.249647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.242072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.264097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.263215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.237403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.250975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.265841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.221396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256271                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.249647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.242072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.264097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.263215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.237403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.250975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.265841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.221396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256271                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        93559                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92856.603680                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97349.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92706.517000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 85827.966667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93191.389495                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 88878.392857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91831.883880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 94194.195122                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93530.044898                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91378.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93603.352900                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 89962.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91789.881837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 92638.194444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93770.121103                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92810.685036                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data        98036                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 115758.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106897.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        93559                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92863.924382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97349.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92706.517000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 85827.966667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93191.389495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 88878.392857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 91831.883880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 94194.195122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93530.044898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91378.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93634.645480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 89962.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91789.881837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 92638.194444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93770.121103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92816.140188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        93559                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92863.924382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97349.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92706.517000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 85827.966667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93191.389495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 88878.392857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 91831.883880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 94194.195122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93530.044898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91378.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93634.645480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 89962.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91789.881837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 92638.194444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93770.121103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92816.140188                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.602067                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229075                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932874.662162                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.602067                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047439                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.819875                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1220983                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1220983                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1220983                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1220983                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1220983                       # number of overall hits
system.cpu0.icache.overall_hits::total        1220983                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7142757                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7142757                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7142757                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7142757                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7142757                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7142757                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221028                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221028                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221028                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221028                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221028                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158727.933333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158727.933333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158727.933333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158727.933333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158727.933333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158727.933333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5805684                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5805684                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5805684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5805684                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5805684                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5805684                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       161269                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       161269                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       161269                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       161269                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       161269                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       161269                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5668                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158372757                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5924                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26734.091323                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.716232                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.283768                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.881704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.118296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       858600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         858600                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726501                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726501                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1727                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1669                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1669                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1585101                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1585101                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1585101                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1585101                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19403                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          453                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          453                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19856                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19856                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19856                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19856                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2242442220                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2242442220                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     54755515                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     54755515                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2297197735                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2297197735                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2297197735                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2297197735                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878003                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878003                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1669                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1604957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1604957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1604957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1604957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022099                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022099                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000623                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000623                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012372                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012372                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012372                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012372                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 115571.933206                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 115571.933206                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 120873.101545                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 120873.101545                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 115692.875453                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 115692.875453                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 115692.875453                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 115692.875453                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2282                       # number of writebacks
system.cpu0.dcache.writebacks::total             2282                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13752                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13752                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          436                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          436                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14188                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14188                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14188                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14188                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5651                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5651                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5668                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5668                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5668                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    508248494                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    508248494                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1321617                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1321617                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    509570111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    509570111                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    509570111                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    509570111                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003532                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003532                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003532                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003532                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89939.567156                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89939.567156                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 77742.176471                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77742.176471                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89902.983592                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89902.983592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89902.983592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89902.983592                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.149143                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999933746                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1934107.825919                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.149143                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.056329                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817547                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1237911                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1237911                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1237911                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1237911                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1237911                       # number of overall hits
system.cpu1.icache.overall_hits::total        1237911                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8529136                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8529136                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8529136                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8529136                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8529136                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8529136                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1237963                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1237963                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1237963                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1237963                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1237963                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1237963                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164021.846154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164021.846154                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164021.846154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164021.846154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164021.846154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164021.846154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7008276                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7008276                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7008276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7008276                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7008276                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7008276                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166863.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166863.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 166863.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166863.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 166863.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166863.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4131                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152467359                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4387                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34754.355824                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.225206                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.774794                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871973                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128027                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       852412                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         852412                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       715772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        715772                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1824                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1824                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1725                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1725                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1568184                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1568184                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1568184                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1568184                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13135                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13135                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          105                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13240                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13240                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13240                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13240                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1435809565                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1435809565                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8718884                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8718884                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1444528449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1444528449                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1444528449                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1444528449                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       865547                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       865547                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       715877                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       715877                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1725                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1725                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1581424                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1581424                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1581424                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1581424                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015175                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015175                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000147                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008372                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008372                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008372                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008372                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109311.729349                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109311.729349                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83036.990476                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83036.990476                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109103.357175                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109103.357175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109103.357175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109103.357175                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          865                       # number of writebacks
system.cpu1.dcache.writebacks::total              865                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9022                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9022                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           87                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9109                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9109                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4113                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4113                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4131                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4131                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    365261791                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    365261791                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1214752                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1214752                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    366476543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    366476543                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    366476543                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    366476543                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002612                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002612                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002612                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002612                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88806.659616                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88806.659616                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67486.222222                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67486.222222                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88713.760107                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88713.760107                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88713.760107                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88713.760107                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               549.197628                       # Cycle average of tags in use
system.cpu2.icache.total_refs               919933931                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1648627.116487                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    22.866126                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.331502                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.036644                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843480                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.880124                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1236748                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1236748                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1236748                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1236748                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1236748                       # number of overall hits
system.cpu2.icache.overall_hits::total        1236748                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.cpu2.icache.overall_misses::total           39                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5493703                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5493703                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5493703                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5493703                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5493703                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5493703                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1236787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1236787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1236787                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1236787                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1236787                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1236787                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000032                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 140864.179487                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 140864.179487                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 140864.179487                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 140864.179487                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 140864.179487                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 140864.179487                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4679262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4679262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4679262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4679262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4679262                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4679262                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150943.935484                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 150943.935484                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 150943.935484                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 150943.935484                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 150943.935484                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 150943.935484                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5551                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205250945                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5807                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35345.435681                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   191.348853                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    64.651147                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.747456                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.252544                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1843109                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1843109                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       336697                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        336697                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          796                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          796                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          789                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          789                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2179806                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2179806                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2179806                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2179806                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18813                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18813                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18843                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18843                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18843                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18843                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1889056892                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1889056892                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2429646                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2429646                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1891486538                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1891486538                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1891486538                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1891486538                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1861922                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1861922                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       336727                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       336727                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2198649                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2198649                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2198649                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2198649                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010104                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010104                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000089                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008570                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008570                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008570                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008570                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100412.315526                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100412.315526                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 80988.200000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80988.200000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100381.390331                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100381.390331                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100381.390331                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100381.390331                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          703                       # number of writebacks
system.cpu2.dcache.writebacks::total              703                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13268                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13268                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13292                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13292                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13292                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13292                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5545                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5545                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5551                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5551                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    505701576                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    505701576                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       429370                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       429370                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    506130946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    506130946                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    506130946                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    506130946                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002978                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002978                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002525                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002525                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91199.562849                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91199.562849                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 71561.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71561.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91178.336516                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91178.336516                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91178.336516                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91178.336516                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               549.080690                       # Cycle average of tags in use
system.cpu3.icache.total_refs               919934118                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   556                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1654557.766187                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    22.749453                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   526.331237                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.036457                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.843480                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.879937                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1236935                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1236935                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1236935                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1236935                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1236935                       # number of overall hits
system.cpu3.icache.overall_hits::total        1236935                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.cpu3.icache.overall_misses::total           37                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      5366860                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5366860                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      5366860                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5366860                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      5366860                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5366860                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1236972                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1236972                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1236972                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1236972                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1236972                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1236972                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000030                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000030                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 145050.270270                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 145050.270270                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 145050.270270                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 145050.270270                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 145050.270270                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 145050.270270                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      4476375                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4476375                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      4476375                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4476375                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      4476375                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4476375                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 154357.758621                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 154357.758621                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 154357.758621                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 154357.758621                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 154357.758621                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 154357.758621                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5562                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               205252167                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5818                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35278.818666                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   190.799240                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    65.200760                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.745310                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.254690                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1844330                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1844330                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       336701                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        336701                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          793                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          793                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          789                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          789                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2181031                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2181031                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2181031                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2181031                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18813                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18813                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           30                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18843                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18843                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18843                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18843                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1875928241                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1875928241                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2507524                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2507524                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1878435765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1878435765                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1878435765                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1878435765                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1863143                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1863143                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       336731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       336731                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2199874                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2199874                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2199874                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2199874                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010097                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010097                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000089                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008565                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008565                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008565                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008565                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 99714.465582                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 99714.465582                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 83584.133333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 83584.133333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 99688.784429                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 99688.784429                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 99688.784429                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 99688.784429                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          714                       # number of writebacks
system.cpu3.dcache.writebacks::total              714                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13257                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13257                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        13281                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        13281                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        13281                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        13281                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5556                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5556                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5562                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5562                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5562                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5562                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    504371203                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    504371203                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       391858                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       391858                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    504763061                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    504763061                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    504763061                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    504763061                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002528                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002528                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002528                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002528                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90779.554176                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90779.554176                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65309.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65309.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90752.078569                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90752.078569                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90752.078569                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90752.078569                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               509.075237                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999933948                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1930374.416988                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.075237                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.054608                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.815826                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1238113                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1238113                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1238113                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1238113                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1238113                       # number of overall hits
system.cpu4.icache.overall_hits::total        1238113                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8223181                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8223181                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8223181                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8223181                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8223181                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8223181                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1238165                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1238165                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1238165                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1238165                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1238165                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1238165                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000042                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 158138.096154                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 158138.096154                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 158138.096154                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 158138.096154                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 158138.096154                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 158138.096154                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6983109                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6983109                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6983109                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6983109                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6983109                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6983109                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162397.883721                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162397.883721                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162397.883721                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162397.883721                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162397.883721                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162397.883721                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4128                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152466913                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4384                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34778.036724                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.229128                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.770872                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.871989                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.128011                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       851812                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         851812                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       715923                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        715923                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1828                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1828                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1724                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1567735                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1567735                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1567735                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1567735                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        13121                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        13121                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          105                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13226                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13226                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13226                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13226                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1434478834                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1434478834                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8681861                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8681861                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1443160695                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1443160695                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1443160695                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1443160695                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       864933                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       864933                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       716028                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       716028                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1724                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1580961                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1580961                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1580961                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1580961                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015170                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015170                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000147                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008366                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008366                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008366                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008366                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109326.944135                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109326.944135                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82684.390476                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82684.390476                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109115.431347                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109115.431347                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109115.431347                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109115.431347                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          865                       # number of writebacks
system.cpu4.dcache.writebacks::total              865                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         9011                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         9011                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         9098                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         9098                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         9098                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         9098                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4110                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4110                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4128                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4128                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4128                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4128                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    363572099                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    363572099                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1167960                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1167960                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    364740059                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    364740059                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    364740059                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    364740059                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002611                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002611                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002611                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002611                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88460.364720                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88460.364720                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64886.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64886.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88357.572432                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88357.572432                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88357.572432                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88357.572432                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               510.954556                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001229179                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1936613.499033                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    28.954556                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.046402                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.818837                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1221087                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1221087                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1221087                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1221087                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1221087                       # number of overall hits
system.cpu5.icache.overall_hits::total        1221087                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.cpu5.icache.overall_misses::total           43                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6712948                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6712948                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6712948                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6712948                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6712948                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6712948                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1221130                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1221130                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1221130                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1221130                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1221130                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1221130                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000035                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000035                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 156115.069767                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 156115.069767                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 156115.069767                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 156115.069767                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 156115.069767                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 156115.069767                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5544066                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5544066                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5544066                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5544066                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5544066                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5544066                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 158401.885714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 158401.885714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 158401.885714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 158401.885714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 158401.885714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 158401.885714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5642                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               158372031                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5898                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              26851.819430                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   225.266739                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    30.733261                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.879948                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.120052                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       858673                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         858673                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       725741                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        725741                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1691                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1691                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1666                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1584414                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1584414                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1584414                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1584414                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        19404                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        19404                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          456                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        19860                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         19860                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        19860                       # number of overall misses
system.cpu5.dcache.overall_misses::total        19860                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2256036344                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2256036344                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     54572423                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     54572423                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2310608767                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2310608767                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2310608767                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2310608767                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       878077                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       878077                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       726197                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       726197                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1604274                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1604274                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1604274                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1604274                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.022098                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022098                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000628                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000628                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012379                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012379                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012379                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012379                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 116266.560709                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 116266.560709                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 119676.366228                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 119676.366228                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 116344.852316                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 116344.852316                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 116344.852316                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 116344.852316                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2263                       # number of writebacks
system.cpu5.dcache.writebacks::total             2263                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13779                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13779                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          439                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          439                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        14218                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        14218                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        14218                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        14218                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5625                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5625                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5642                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5642                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5642                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5642                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    507654608                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    507654608                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1362911                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1362911                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    509017519                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    509017519                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    509017519                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    509017519                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006406                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006406                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003517                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003517                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003517                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003517                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90249.708089                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90249.708089                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 80171.235294                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 80171.235294                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90219.340482                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90219.340482                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90219.340482                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90219.340482                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               549.157969                       # Cycle average of tags in use
system.cpu6.icache.total_refs               919934031                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1648627.295699                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    22.826332                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   526.331637                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.036581                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.843480                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.880061                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1236848                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1236848                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1236848                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1236848                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1236848                       # number of overall hits
system.cpu6.icache.overall_hits::total        1236848                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.cpu6.icache.overall_misses::total           38                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      5715451                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5715451                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      5715451                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5715451                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      5715451                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5715451                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1236886                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1236886                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1236886                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1236886                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1236886                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1236886                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000031                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000031                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150406.605263                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150406.605263                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150406.605263                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150406.605263                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150406.605263                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150406.605263                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           31                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           31                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           31                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      4832318                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4832318                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      4832318                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4832318                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      4832318                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4832318                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 155881.225806                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 155881.225806                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 155881.225806                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 155881.225806                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 155881.225806                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 155881.225806                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5571                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               205251937                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5827                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              35224.289858                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   192.105706                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    63.894294                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.750413                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.249587                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1844101                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1844101                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       336697                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        336697                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          796                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          796                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          789                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          789                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2180798                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2180798                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2180798                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2180798                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18910                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18910                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18940                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18940                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18940                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18940                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1887127715                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1887127715                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2633326                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2633326                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1889761041                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1889761041                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1889761041                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1889761041                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1863011                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1863011                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       336727                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       336727                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          789                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2199738                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2199738                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2199738                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2199738                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010150                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010150                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000089                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008610                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008610                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008610                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008610                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 99795.225542                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 99795.225542                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87777.533333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87777.533333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 99776.190127                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 99776.190127                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 99776.190127                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 99776.190127                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          736                       # number of writebacks
system.cpu6.dcache.writebacks::total              736                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        13345                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        13345                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13369                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13369                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13369                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13369                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5565                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5565                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5571                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5571                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5571                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5571                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    506804571                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    506804571                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       410081                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       410081                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    507214652                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    507214652                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    507214652                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    507214652                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002987                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002533                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002533                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91070.003774                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 91070.003774                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68346.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68346.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 91045.530784                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 91045.530784                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 91045.530784                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 91045.530784                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               487.823658                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003034656                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2034553.054767                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.823658                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.052602                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.781769                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1245698                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1245698                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1245698                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1245698                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1245698                       # number of overall hits
system.cpu7.icache.overall_hits::total        1245698                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7236512                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7236512                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7236512                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7236512                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7236512                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7236512                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1245744                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1245744                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1245744                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1245744                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1245744                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1245744                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000037                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157315.478261                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157315.478261                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157315.478261                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157315.478261                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157315.478261                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157315.478261                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5929172                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5929172                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5929172                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5929172                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5929172                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5929172                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156030.842105                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156030.842105                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156030.842105                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156030.842105                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156030.842105                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156030.842105                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3767                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148767643                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4023                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36979.279891                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   219.847932                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    36.152068                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.858781                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.141219                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       991423                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         991423                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       735572                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        735572                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1899                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1899                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1791                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1791                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1726995                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1726995                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1726995                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1726995                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9614                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9614                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           67                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9681                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9681                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9681                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9681                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    933405766                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    933405766                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5574305                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5574305                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    938980071                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    938980071                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    938980071                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    938980071                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1001037                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1001037                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       735639                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       735639                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1791                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1736676                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1736676                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1736676                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1736676                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009604                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009604                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000091                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000091                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005574                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005574                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005574                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005574                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 97088.180362                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 97088.180362                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83198.582090                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83198.582090                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 96992.053610                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 96992.053610                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 96992.053610                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 96992.053610                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          834                       # number of writebacks
system.cpu7.dcache.writebacks::total              834                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5862                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5862                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           52                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5914                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5914                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5914                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5914                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3752                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3752                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3767                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3767                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3767                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3767                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    327019535                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    327019535                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1075896                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1075896                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    328095431                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    328095431                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    328095431                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    328095431                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002169                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002169                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002169                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002169                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 87158.724680                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 87158.724680                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 71726.400000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71726.400000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 87097.273958                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 87097.273958                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 87097.273958                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 87097.273958                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
