// Seed: 2062146912
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4 = 1'b0;
  pmos (id_3[~1'b0]);
  assign {1, id_2} = 1 - (1'b0);
  logic id_5, id_6;
  logic id_7, id_8;
  logic id_9 = 1, id_10, id_11, id_12;
endmodule
