# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do runsim.do
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 03:15:12 on Nov 30,2021
# vlog -reportprogress 300 "+acc" -incr ../verilog/misc.v 
# -- Compiling module xchg
# -- Compiling module bsr
# -- Compiling module bsl
# -- Compiling module count_lead_zero
# -- Compiling module booth_enc_r4
# -- Compiling module cla_adder
# -- Compiling module booth_ppgen_r4
# 
# Top level modules:
# 	xchg
# 	bsr
# 	bsl
# 	booth_enc_r4
# 	cla_adder
# 	booth_ppgen_r4
# End time: 03:15:13 on Nov 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 03:15:13 on Nov 30,2021
# vlog -reportprogress 300 "+acc" -incr ../verilog/FPALU_dummy.v 
# -- Compiling module FPALU_dummy
# 
# Top level modules:
# 	FPALU_dummy
# End time: 03:15:13 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 03:15:13 on Nov 30,2021
# vlog -reportprogress 300 "+acc" -incr ../verilog/sp_sram.v 
# -- Compiling module sp_sram
# 
# Top level modules:
# 	sp_sram
# End time: 03:15:14 on Nov 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 03:15:14 on Nov 30,2021
# vlog -reportprogress 300 "+acc" -incr ../verilog/FIR.v 
# -- Compiling module W4823_FIR
# 
# Top level modules:
# 	W4823_FIR
# End time: 03:15:16 on Nov 30,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 03:15:16 on Nov 30,2021
# vlog -reportprogress 300 "+acc" -incr ../verilog/FIR_tb.v 
# -- Compiling module W4823_FIR_tb
# 
# Top level modules:
# 	W4823_FIR_tb
# End time: 03:15:17 on Nov 30,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ns -lib work W4823_FIR_tb 
# Start time: 03:15:17 on Nov 30,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../verilog/FIR.v(457): Module 'FPALU' is not defined.
# ** Error: ../verilog/FIR.v(481): Module 'SP_DMEM' is not defined.
# ** Error: ../verilog/FIR.v(493): Module 'SP_CMEM' is not defined.
# ** Error: ../verilog/FIR.v(511): Module 'SP_REGF' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runsim.do PAUSED at line 18
# End time: 03:20:30 on Nov 30,2021, Elapsed time: 0:05:13
# Errors: 4, Warnings: 1
