<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>i82093reg.h source code [netbsd/sys/arch/x86/include/i82093reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/arch/x86/include/i82093reg.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>arch</a>/<a href='..'>x86</a>/<a href='./'>include</a>/<a href='i82093reg.h.html'>i82093reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* 	$NetBSD: i82093reg.h,v 1.6 2019/06/19 06:32:46 msaitoh Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by RedBack Networks Inc.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Author: Bill Sommerfeld</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="13">13</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="14">14</th><td><i> * are met:</i></td></tr>
<tr><th id="15">15</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="17">17</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="18">18</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="19">19</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="23">23</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="24">24</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="25">25</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="26">26</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="27">27</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="28">28</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="29">29</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="30">30</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="31">31</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/*</i></td></tr>
<tr><th id="35">35</th><td><i> * Typically, the first apic lives here.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_BASE_DEFAULT" data-ref="_M/IOAPIC_BASE_DEFAULT">IOAPIC_BASE_DEFAULT</dfn>	0xfec00000</u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/*</i></td></tr>
<tr><th id="40">40</th><td><i> * Memory-space registers.</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * The externally visible registers are all 32 bits wide;</i></td></tr>
<tr><th id="45">45</th><td><i> * store the register number of interest in IOAPIC_REG, and store/fetch</i></td></tr>
<tr><th id="46">46</th><td><i> * the real value in IOAPIC_DATA.</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td>   </td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/IOAPIC_REG" data-ref="_M/IOAPIC_REG">IOAPIC_REG</dfn>		0x0000</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_DATA" data-ref="_M/IOAPIC_DATA">IOAPIC_DATA</dfn>		0x0010</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_EOI" data-ref="_M/IOAPIC_EOI">IOAPIC_EOI</dfn>		0x0040</u></td></tr>
<tr><th id="54">54</th><td><u>#define		<dfn class="macro" id="_M/IOAPIC_EOI_MASK" data-ref="_M/IOAPIC_EOI_MASK">IOAPIC_EOI_MASK</dfn>		0x000000ff</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/*</i></td></tr>
<tr><th id="57">57</th><td><i> * Internal I/O APIC registers.</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_ID" data-ref="_M/IOAPIC_ID">IOAPIC_ID</dfn>		0x00</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define 	<dfn class="macro" id="_M/IOAPIC_ID_SHIFT" data-ref="_M/IOAPIC_ID_SHIFT">IOAPIC_ID_SHIFT</dfn>		24</u></td></tr>
<tr><th id="63">63</th><td><u>#define		<dfn class="macro" id="_M/IOAPIC_ID_MASK" data-ref="_M/IOAPIC_ID_MASK">IOAPIC_ID_MASK</dfn>		0x0f000000</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* Version, and maximum interrupt pin number. */</i></td></tr>
<tr><th id="66">66</th><td>  </td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_VER" data-ref="_M/IOAPIC_VER">IOAPIC_VER</dfn>		0x01</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/IOAPIC_VER_SHIFT" data-ref="_M/IOAPIC_VER_SHIFT">IOAPIC_VER_SHIFT</dfn>		0</u></td></tr>
<tr><th id="70">70</th><td><u>#define		<dfn class="macro" id="_M/IOAPIC_VER_MASK" data-ref="_M/IOAPIC_VER_MASK">IOAPIC_VER_MASK</dfn>			0x000000ff</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define		<dfn class="macro" id="_M/IOAPIC_MAX_SHIFT" data-ref="_M/IOAPIC_MAX_SHIFT">IOAPIC_MAX_SHIFT</dfn>	       	16</u></td></tr>
<tr><th id="73">73</th><td><u>#define		<dfn class="macro" id="_M/IOAPIC_MAX_MASK" data-ref="_M/IOAPIC_MAX_MASK">IOAPIC_MAX_MASK</dfn>	       	0x00ff0000</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/*</i></td></tr>
<tr><th id="76">76</th><td><i> * Arbitration ID.  Same format as IOAPIC_ID register.</i></td></tr>
<tr><th id="77">77</th><td><i> */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_ARB" data-ref="_M/IOAPIC_ARB">IOAPIC_ARB</dfn>		0x02</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i>/*</i></td></tr>
<tr><th id="81">81</th><td><i> * Redirection table registers.</i></td></tr>
<tr><th id="82">82</th><td><i> */</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDTBL" data-ref="_M/IOAPIC_REDTBL">IOAPIC_REDTBL</dfn>		0x10</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDHI" data-ref="_M/IOAPIC_REDHI">IOAPIC_REDHI</dfn>(pin)	(IOAPIC_REDTBL + ((pin) &lt;&lt; 1) + 1)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO" data-ref="_M/IOAPIC_REDLO">IOAPIC_REDLO</dfn>(pin)	(IOAPIC_REDTBL + ((pin) &lt;&lt; 1))</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDHI_DEST_SHIFT" data-ref="_M/IOAPIC_REDHI_DEST_SHIFT">IOAPIC_REDHI_DEST_SHIFT</dfn>		24	   /* destination. */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDHI_DEST_MASK" data-ref="_M/IOAPIC_REDHI_DEST_MASK">IOAPIC_REDHI_DEST_MASK</dfn>		0xff000000</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_MASK" data-ref="_M/IOAPIC_REDLO_MASK">IOAPIC_REDLO_MASK</dfn>		0x00010000 /* 0=enabled; 1=masked */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_LEVEL" data-ref="_M/IOAPIC_REDLO_LEVEL">IOAPIC_REDLO_LEVEL</dfn>		0x00008000 /* 0=edge, 1=level */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_RIRR" data-ref="_M/IOAPIC_REDLO_RIRR">IOAPIC_REDLO_RIRR</dfn>		0x00004000 /* remote IRR; read only */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_ACTLO" data-ref="_M/IOAPIC_REDLO_ACTLO">IOAPIC_REDLO_ACTLO</dfn>		0x00002000 /* 0=act. hi; 1=act. lo */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DELSTS" data-ref="_M/IOAPIC_REDLO_DELSTS">IOAPIC_REDLO_DELSTS</dfn>		0x00001000 /* 0=idle; 1=send pending */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DSTMOD" data-ref="_M/IOAPIC_REDLO_DSTMOD">IOAPIC_REDLO_DSTMOD</dfn>		0x00000800 /* 0=physical; 1=logical */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DEL_MASK" data-ref="_M/IOAPIC_REDLO_DEL_MASK">IOAPIC_REDLO_DEL_MASK</dfn>		0x00000700 /* del. mode mask */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DEL_SHIFT" data-ref="_M/IOAPIC_REDLO_DEL_SHIFT">IOAPIC_REDLO_DEL_SHIFT</dfn>		8</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DEL_FIXED" data-ref="_M/IOAPIC_REDLO_DEL_FIXED">IOAPIC_REDLO_DEL_FIXED</dfn>		0</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DEL_LOPRI" data-ref="_M/IOAPIC_REDLO_DEL_LOPRI">IOAPIC_REDLO_DEL_LOPRI</dfn>		1</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DEL_SMI" data-ref="_M/IOAPIC_REDLO_DEL_SMI">IOAPIC_REDLO_DEL_SMI</dfn>		2</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DEL_NMI" data-ref="_M/IOAPIC_REDLO_DEL_NMI">IOAPIC_REDLO_DEL_NMI</dfn>		4</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DEL_INIT" data-ref="_M/IOAPIC_REDLO_DEL_INIT">IOAPIC_REDLO_DEL_INIT</dfn>		5</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_DEL_EXTINT" data-ref="_M/IOAPIC_REDLO_DEL_EXTINT">IOAPIC_REDLO_DEL_EXTINT</dfn>		7</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/IOAPIC_REDLO_VECTOR_MASK" data-ref="_M/IOAPIC_REDLO_VECTOR_MASK">IOAPIC_REDLO_VECTOR_MASK</dfn>	0x000000ff /* delivery vector */</u></td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/IMCR_ADDR" data-ref="_M/IMCR_ADDR">IMCR_ADDR</dfn>		0x22</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/IMCR_DATA" data-ref="_M/IMCR_DATA">IMCR_DATA</dfn>		0x23</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/IMCR_REGISTER" data-ref="_M/IMCR_REGISTER">IMCR_REGISTER</dfn>		0x70</u></td></tr>
<tr><th id="115">115</th><td><u>#define		<dfn class="macro" id="_M/IMCR_PIC" data-ref="_M/IMCR_PIC">IMCR_PIC</dfn>	0x00</u></td></tr>
<tr><th id="116">116</th><td><u>#define 	<dfn class="macro" id="_M/IMCR_APIC" data-ref="_M/IMCR_APIC">IMCR_APIC</dfn>	0x01</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../amd64/amd64/vector.S.html'>netbsd/sys/arch/amd64/amd64/vector.S</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
