library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity alarm is
	port(
		CLOCK : in std_logic
		ALARM_SECS, ALARM_MINS, ALARM_HRS, SEC, MINS, HRS : in std_logic_vector(3 downto 0);
		ALARM : out std_logic
	);
end alarm;

architecture a of alarm is

begin
	process(CLOCK)
	begin
		if(ALARM_SECS = SECS and ALARM_MINS = MINS and ALARM_HRS = HRS) then
			ALARM <= '1'
		end if
	end process
end a;