

================================================================
== Vivado HLS Report for 'merge'
================================================================
* Date:           Thu Mar  1 10:51:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_mergesort.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.36|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|   41|    8|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- MERGE_WHILE  |    1|    9|         1|          -|          -|  1 ~ 9 |    no    |
        |- MERGE_FOR1   |    0|    9|         1|          -|          -|  0 ~ 9 |    no    |
        |- MERGE_FOR2   |    0|    5|         1|          -|          -|  0 ~ 5 |    no    |
        |- MERGE_FOR3   |    4|   20|         2|          -|          -| 2 ~ 10 |    no    |
        +---------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1286|    692|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     728|    220|
|Memory           |        0|      -|     128|     10|
|Multiplexer      |        -|      -|       -|    174|
|Register         |        -|      -|     418|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    2560|   1096|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       2|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |mergesort_mux_104bkb_U1  |mergesort_mux_104bkb  |        0|      0|  182|  55|
    |mergesort_mux_104bkb_U2  |mergesort_mux_104bkb  |        0|      0|  182|  55|
    |mergesort_mux_104bkb_U3  |mergesort_mux_104bkb  |        0|      0|  182|  55|
    |mergesort_mux_104bkb_U4  |mergesort_mux_104bkb  |        0|      0|  182|  55|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  728| 220|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------+---------+-----+----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+-----+----+------+-----+------+-------------+
    |x_U    |merge_x  |        0|  128|  10|    10|   64|     1|          640|
    +-------+---------+---------+-----+----+------+-----+------+-------------+
    |Total  |         |        0|  128|  10|    10|   64|     1|          640|
    +-------+---------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |i1_assign_fu_502_p2  |     +    |      0|  197|  69|          64|           1|
    |i2_2_fu_513_p2       |     +    |      0|  197|  69|          64|           1|
    |i2_fu_392_p2         |     +    |      0|  197|  69|          64|           1|
    |i_1_fu_448_p2        |     +    |      0|   17|   9|           4|           1|
    |i_5_fu_609_p2        |     +    |      0|  197|  69|           1|          64|
    |i_6_fu_567_p2        |     +    |      0|  197|  69|           1|          64|
    |i_7_fu_633_p2        |     +    |      0|  197|  69|          64|           1|
    |tmp_11_fu_615_p2     |     +    |      0|   29|  13|           1|           8|
    |tmp_12_fu_573_p2     |     +    |      0|   29|  13|           1|           8|
    |tmp_17_fu_649_p2     |     +    |      0|   29|  13|           8|           1|
    |tmp_s_fu_442_p2      |    and   |      0|    0|   2|           1|           1|
    |slt1_fu_431_p2       |   icmp   |      0|    0|  32|          64|          64|
    |slt_fu_420_p2        |   icmp   |      0|    0|  32|          64|          64|
    |tmp_10_fu_541_p2     |   icmp   |      0|    0|  32|          64|          64|
    |tmp_16_fu_628_p2     |   icmp   |      0|    0|  32|          64|          64|
    |tmp_1_fu_496_p2      |   icmp   |      0|    0|  32|          64|          64|
    |tmp_2_fu_524_p2      |   icmp   |      0|    0|  32|          64|          64|
    |tmp_7_fu_583_p2      |   icmp   |      0|    0|  32|          64|          64|
    |rev1_fu_436_p2       |    xor   |      0|    0|   2|           1|           2|
    |rev_fu_425_p2        |    xor   |      0|    0|   2|           1|           2|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0| 1286| 692|         723|         603|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |i2_1_fu_116     |   9|          2|   64|        128|
    |i_2_reg_341     |   9|          2|   64|        128|
    |i_3_reg_360     |   9|          2|   64|        128|
    |i_4_reg_380     |   9|          2|   64|        128|
    |i_reg_321       |   9|          2|    4|          8|
    |p_0_fu_112      |   9|          2|   64|        128|
    |tmp_14_reg_370  |   9|          2|    8|         16|
    |tmp_5_reg_351   |   9|          2|    8|         16|
    |tmp_8_reg_332   |   9|          2|    8|         16|
    |x_address0      |  33|          6|    4|         24|
    |x_d0            |  27|          5|   64|        320|
    +----------------+----+-----------+-----+-----------+
    |Total           | 174|         35|  417|       1046|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   5|   0|    5|          0|
    |i2_1_fu_116     |  64|   0|   64|          0|
    |i_2_reg_341     |  64|   0|   64|          0|
    |i_3_reg_360     |  64|   0|   64|          0|
    |i_4_reg_380     |  64|   0|   64|          0|
    |i_7_reg_833     |  64|   0|   64|          0|
    |i_reg_321       |   4|   0|    4|          0|
    |p_0_fu_112      |  64|   0|   64|          0|
    |tmp_14_reg_370  |   8|   0|    8|          0|
    |tmp_2_reg_785   |   1|   0|    1|          0|
    |tmp_5_reg_351   |   8|   0|    8|          0|
    |tmp_8_reg_332   |   8|   0|    8|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 418|   0|  418|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     merge    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     merge    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     merge    | return value |
|ap_done       | out |    1| ap_ctrl_hs |     merge    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     merge    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     merge    | return value |
|i1            |  in |   64|   ap_none  |      i1      |    scalar    |
|f1            |  in |   64|   ap_none  |      f1      |    scalar    |
|f2            |  in |   64|   ap_none  |      f2      |    scalar    |
|arr_0         | out |   64|   ap_vld   |     arr_0    |    pointer   |
|arr_0_ap_vld  | out |    1|   ap_vld   |     arr_0    |    pointer   |
|arr_0_read    |  in |   64|   ap_none  |  arr_0_read  |    scalar    |
|arr_1         | out |   64|   ap_vld   |     arr_1    |    pointer   |
|arr_1_ap_vld  | out |    1|   ap_vld   |     arr_1    |    pointer   |
|arr_1_read    |  in |   64|   ap_none  |  arr_1_read  |    scalar    |
|arr_2         | out |   64|   ap_vld   |     arr_2    |    pointer   |
|arr_2_ap_vld  | out |    1|   ap_vld   |     arr_2    |    pointer   |
|arr_2_read    |  in |   64|   ap_none  |  arr_2_read  |    scalar    |
|arr_3         | out |   64|   ap_vld   |     arr_3    |    pointer   |
|arr_3_ap_vld  | out |    1|   ap_vld   |     arr_3    |    pointer   |
|arr_3_read    |  in |   64|   ap_none  |  arr_3_read  |    scalar    |
|arr_4         | out |   64|   ap_vld   |     arr_4    |    pointer   |
|arr_4_ap_vld  | out |    1|   ap_vld   |     arr_4    |    pointer   |
|arr_4_read    |  in |   64|   ap_none  |  arr_4_read  |    scalar    |
|arr_5         | out |   64|   ap_vld   |     arr_5    |    pointer   |
|arr_5_ap_vld  | out |    1|   ap_vld   |     arr_5    |    pointer   |
|arr_5_read    |  in |   64|   ap_none  |  arr_5_read  |    scalar    |
|arr_6         | out |   64|   ap_vld   |     arr_6    |    pointer   |
|arr_6_ap_vld  | out |    1|   ap_vld   |     arr_6    |    pointer   |
|arr_6_read    |  in |   64|   ap_none  |  arr_6_read  |    scalar    |
|arr_7         | out |   64|   ap_vld   |     arr_7    |    pointer   |
|arr_7_ap_vld  | out |    1|   ap_vld   |     arr_7    |    pointer   |
|arr_7_read    |  in |   64|   ap_none  |  arr_7_read  |    scalar    |
|arr_8         | out |   64|   ap_vld   |     arr_8    |    pointer   |
|arr_8_ap_vld  | out |    1|   ap_vld   |     arr_8    |    pointer   |
|arr_8_read    |  in |   64|   ap_none  |  arr_8_read  |    scalar    |
|arr_9         | out |   64|   ap_vld   |     arr_9    |    pointer   |
|arr_9_ap_vld  | out |    1|   ap_vld   |     arr_9    |    pointer   |
|arr_9_read    |  in |   64|   ap_none  |  arr_9_read  |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

