Warning (10268): Verilog HDL information at code2421_downCounter.v(21): always construct contains both blocking and non-blocking assignments File: C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 04/Quartus + Questa codes/HW4/Q3/Down_Counter/code2421_downCounter.v Line: 21
