Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/ --output-directory=/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/first_nios2_system/ --report-file=bsf:/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/first_nios2_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 12.1]
Progress: Parameterizing module led_pio
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: first_nios2_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: first_nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: first_nios2_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/ --output-directory=/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/first_nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/first_nios2_system.sopcinfo --report-file=html:/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/first_nios2_system.html --report-file=qip:/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.qip --report-file=cmp:/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/first_nios2_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/alumno/Descargas/Segundo_modulo/niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 12.1]
Progress: Parameterizing module led_pio
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: first_nios2_system.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: first_nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: first_nios2_system.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 24 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 16 modules, 48 connections
Info: merlin_domain_transform: After transform: 31 modules, 126 connections
Info: merlin_router_transform: After transform: 39 modules, 150 connections
Info: merlin_traffic_limiter_transform: After transform: 40 modules, 154 connections
Error: Cannot find clock for altpll_0.inclk_interface. If altpll_0.inclk_interface is exported please use a clock bridge and reset bridge instead of a clock source. Reset synchronizer, rst_controller_001, may not function if not connected to a clock source. To rectify this error a clock must be manually attached to the clock port of rst_controller_001 in the generated RTL.
Info: reset_adaptation_transform: After transform: 42 modules, 157 connections
Info: merlin_network_to_switch_transform: After transform: 57 modules, 189 connections
Info: limiter_update_transform: After transform: 57 modules, 190 connections
Info: merlin_interrupt_mapper_transform: After transform: 58 modules, 193 connections
Error: Generation stopped, 53 or more modules remaining
Info: first_nios2_system: Done first_nios2_system" with 27 modules, 1 files, 264366 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 4 Warnings
Info: Finished: Create HDL design files for synthesis
