\hypertarget{stm32f1xx__hal__pwr_8h}{}\doxysection{Drivers/\+STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f1xx\+\_\+hal\+\_\+pwr.h File Reference}
\label{stm32f1xx__hal__pwr_8h}\index{Drivers/STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_pwr.h@{Drivers/STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_pwr.h}}


Header file of PWR HAL module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+pwr.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f1xx__hal__pwr_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f1xx__hal__pwr_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}}
\begin{DoxyCompactList}\small\item\em PWR PVD configuration structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_gaddf4616a143ac3481f3043f2a4c21c18}{PWR\+\_\+\+PVDLEVEL\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9155f3ce77fb69b829fc2f9f45b460}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga06e55b20a8777594f1a91ee71fac1f79}{PWR\+\_\+\+PVDLEVEL\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26a7748bef468020ea4c0b204d89e6c}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V3}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_gab26bb78650bbaef26ac9f9123c791cc7}{PWR\+\_\+\+PVDLEVEL\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e25e407d55a33f5b77dce63d8e1bacb}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V4}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga7b751743b3e29c237e6a0e1d7bdd0503}{PWR\+\_\+\+PVDLEVEL\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d71e9b5c0a51e9ba45feed5f759e0f}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V5}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga03c0d3ae547deb1a51b8acafac101698}{PWR\+\_\+\+PVDLEVEL\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef8ac40cffdc1fa769865ae497ab979}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V6}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga46a1476440945c2b6426b4973172f24b}{PWR\+\_\+\+PVDLEVEL\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b9c67db5eb99dfa8651cc0d95ee6ba}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V7}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga5dda7d0ac3fd3d606666455ca3c8f537}{PWR\+\_\+\+PVDLEVEL\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f1787c8af928f1fb2e267943d19c7c}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V8}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d__detection__level_ga2c5cd8dd26b13bdf0164c1f7596b4bfd}{PWR\+\_\+\+PVDLEVEL\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac179ee1e4ceef0c1b1b3bafe2326b047}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2\+V9}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga3a4bf701a36a14a4edf4dc5a28153277}{PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+NORMAL}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga102d7b8354419990a2a780f61cd020a6}{PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING}}~0x00010001U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gab600a54f3a588de836cfe4b727ab8a53}{PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FALLING}}~0x00010002U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gac531fbf14457e6595505354fad521b67}{PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING\+\_\+\+FALLING}}~0x00010003U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga1a946b01887aa886de329a92c3ab0dd4}{PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING}}~0x00020001U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_gaaedbe45f1a1ea6c30af6ac51abae0cae}{PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+FALLING}}~0x00020002U
\item 
\#define \mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga7455387c8e9049f9f66b46423d4f4091}{PWR\+\_\+\+PVD\+\_\+\+MODE\+\_\+\+EVENT\+\_\+\+RISING\+\_\+\+FALLING}}~0x00020003U
\item 
\#define \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga0da8e7cbe0826e93b777ae4419a1cd05}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{PWR\+\_\+\+CSR\+\_\+\+EWUP}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}{PWR\+\_\+\+MAINREGULATOR\+\_\+\+ON}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___p_w_r___regulator__state__in___s_l_e_e_p___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}{PWR\+\_\+\+LOWPOWERREGULATOR\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga4f0f99a3526c57efb3501b016639fa45}{PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFI}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga2ef4bd42ad37dcfcd0813676087d559e}{PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFE}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{PWR\+\_\+\+STOPENTRY\+\_\+\+WFI}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga2e1ee5c9577cc322474a826fa97de798}{PWR\+\_\+\+STOPENTRY\+\_\+\+WFE}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga2d06760a5769e729b06d41e37036d58e}{PWR\+\_\+\+FLAG\+\_\+\+WU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{PWR\+\_\+\+FLAG\+\_\+\+SB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___flag_gaefd05d58cc050eeef83a1b5c520b2c2a}{PWR\+\_\+\+FLAG\+\_\+\+PVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga2977135bbea35b786805eea640d1c884}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CSR \& (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check PWR flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga96f24bf4b16c9f944cd829100bf746e5}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/$>$CR, ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) $<$$<$ 2))
\begin{DoxyCompactList}\small\item\em Clear the PWR\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga3180f039cf14ef78a64089f387f8f9c2}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+IT}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$IMR, \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Enable interrupt on PVD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_gad240d7bf8f15191b068497b9aead1f1f}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+IT}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$IMR, \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Disable interrupt on PVD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_gae5ba5672fe8cb7c1686c7f2cc211b128}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+EVENT}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$EMR, \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Enable event on PVD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga8bd379e960497722450c7cea474a7e7a}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+EVENT}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$EMR, \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Disable event on PVD Exti Line 16. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga5b971478563a00e1ee1a9d8ca8054e08}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$FTSR, \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em PVD EXTI line configuration\+: set falling edge trigger. ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga1ca57168205f8cd8d1014e6eb9465f2d}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$FTSR, \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Falling Trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga7bef3f30c9fe267c99d5240fbf3f878c}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$RTSR, \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em PVD EXTI line configuration\+: set rising edge trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga1ca8fd7f3286a176f6be540c75a004c6}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}}()~\mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$RTSR, \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Rising Trigger. This parameter can be\+: \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga638033d236eb78c1e5ecb9b49c4e7f36}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}}()~\mbox{\hyperlink{group___p_w_r___exported___macros_ga7bef3f30c9fe267c99d5240fbf3f878c}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+RISING\+\_\+\+EDGE}}();\mbox{\hyperlink{group___p_w_r___exported___macros_ga5b971478563a00e1ee1a9d8ca8054e08}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+ENABLE\+\_\+\+FALLING\+\_\+\+EDGE}}();
\begin{DoxyCompactList}\small\item\em PVD EXTI line configuration\+: set rising \& falling edge trigger. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga3f66c9c0c214cd08c24674904dcdc4e0}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+FALLING\+\_\+\+EDGE}}()~\mbox{\hyperlink{group___p_w_r___exported___macros_ga1ca8fd7f3286a176f6be540c75a004c6}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+RISING\+\_\+\+EDGE}}();\mbox{\hyperlink{group___p_w_r___exported___macros_ga1ca57168205f8cd8d1014e6eb9465f2d}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+DISABLE\+\_\+\+FALLING\+\_\+\+EDGE}}();
\begin{DoxyCompactList}\small\item\em Disable the PVD Extended Interrupt Rising \& Falling Trigger. This parameter can be\+: \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_ga5e66fa75359b51066e0731ac1e5ae438}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$PR \& (\mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}}))
\begin{DoxyCompactList}\small\item\em Check whether the specified PVD EXTI interrupt flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_gac0fb2218bc050f5d8fdb1a3f28590352}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$PR = (\mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}}))
\begin{DoxyCompactList}\small\item\em Clear the PVD EXTI flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___exported___macros_gaba4a7968f5c4c4ca6a7047b147ba18d4}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}}()~\mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/$>$SWIER, \mbox{\hyperlink{group___p_w_r___private___constants_ga43a49255649e03d2d2b6b12c5c379d2b}{PWR\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+PVD}})
\begin{DoxyCompactList}\small\item\em Generate a Software interrupt on selected EXTI line. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_gabac4485a57abc97aad91eaa0b65ae927}{IS\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+LEVEL}}(LEVEL)
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_ga8edfbbba20e58a9281408c23dc6ff7ef}{IS\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\+\_\+\+PWR\+\_\+\+WAKEUP\+\_\+\+PIN}}(PIN)~(((PIN) == \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga0da8e7cbe0826e93b777ae4419a1cd05}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_ga03c105070272141c0bab5f2b74469072}{IS\+\_\+\+PWR\+\_\+\+REGULATOR}}(REGULATOR)
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_ga9b36a9c213a77d36340788b2e7e277ff}{IS\+\_\+\+PWR\+\_\+\+SLEEP\+\_\+\+ENTRY}}(ENTRY)~(((ENTRY) == \mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga4f0f99a3526c57efb3501b016639fa45}{PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFI}}) $\vert$$\vert$ ((ENTRY) == \mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga2ef4bd42ad37dcfcd0813676087d559e}{PWR\+\_\+\+SLEEPENTRY\+\_\+\+WFE}}))
\item 
\#define \mbox{\hyperlink{group___p_w_r___private___macros_ga4a94eb1f400dec6e486fbc229cbea8a0}{IS\+\_\+\+PWR\+\_\+\+STOP\+\_\+\+ENTRY}}(ENTRY)~(((ENTRY) == \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{PWR\+\_\+\+STOPENTRY\+\_\+\+WFI}}) $\vert$$\vert$ ((ENTRY) == \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga2e1ee5c9577cc322474a826fa97de798}{PWR\+\_\+\+STOPENTRY\+\_\+\+WFE}}))
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga7edb99b94a46448c34f0301b0a077ff5}{HAL\+\_\+\+PWR\+\_\+\+De\+Init}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga3d07cef39bf294db4aed7e06e5dbf9af}{HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga1513de5f2e4b72e094fb04bab786fec8}{HAL\+\_\+\+PWR\+\_\+\+Disable\+Bk\+Up\+Access}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga87e59191de350b0942847624ddbe6d9d}{HAL\+\_\+\+PWR\+\_\+\+Config\+PVD}} (\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\+\_\+\+PVDType\+Def}} $\ast$s\+Config\+PVD)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga729c254eac1847073d8a55621384107d}{HAL\+\_\+\+PWR\+\_\+\+Enable\+PVD}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec}{HAL\+\_\+\+PWR\+\_\+\+Disable\+PVD}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa76f42833a89110293f687b034164916}{HAL\+\_\+\+PWR\+\_\+\+Enable\+Wake\+Up\+Pin}} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab12ca816929e23e36f5ed8f4ccdb1472}{HAL\+\_\+\+PWR\+\_\+\+Disable\+Wake\+Up\+Pin}} (uint32\+\_\+t Wake\+Up\+Pinx)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gacfca5f1062274423e08317c0a5a225fa}{HAL\+\_\+\+PWR\+\_\+\+Enter\+STOPMode}} (uint32\+\_\+t Regulator, uint8\+\_\+t STOPEntry)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga5c84f4e046525c22d233c8a3443fab5f}{HAL\+\_\+\+PWR\+\_\+\+Enter\+SLEEPMode}} (uint32\+\_\+t Regulator, uint8\+\_\+t SLEEPEntry)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga40736f74c169077fcd08f34470559aa2}{HAL\+\_\+\+PWR\+\_\+\+Enter\+STANDBYMode}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga85d0154c96068b286072a64fca4c7e6a}{HAL\+\_\+\+PWR\+\_\+\+Enable\+Sleep\+On\+Exit}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga1da299e8186a3e08a694865bd41c3bb0}{HAL\+\_\+\+PWR\+\_\+\+Disable\+Sleep\+On\+Exit}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga6f33b1c8c8cc85129c68ac302a281033}{HAL\+\_\+\+PWR\+\_\+\+Enable\+SEVOn\+Pend}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga7811014def9b864dd490a63ada4bab68}{HAL\+\_\+\+PWR\+\_\+\+Disable\+SEVOn\+Pend}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gae3403237bde597d72b32f0434932a047}{HAL\+\_\+\+PWR\+\_\+\+PVD\+\_\+\+IRQHandler}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\+\_\+\+PWR\+\_\+\+PVDCallback}} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of PWR HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 