Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Thu Feb 14 22:23:02 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcpg236-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------+------------------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|           Instance           |               Module               | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------+------------------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| top                          |                              (top) |        234 |        234 |       0 |    0 | 184 |      0 |      0 |            0 |
|   (top)                      |                              (top) |          0 |          0 |       0 |    0 |   0 |      0 |      0 |            0 |
|   AudVid                     |                             AudVid |        232 |        232 |       0 |    0 | 179 |      0 |      0 |            0 |
|     (AudVid)                 |                             AudVid |          8 |          8 |       0 |    0 |  14 |      0 |      0 |            0 |
|     i2s                      |                                I2S |         14 |         14 |       0 |    0 |  29 |      0 |      0 |            0 |
|       (i2s)                  |                                I2S |          7 |          7 |       0 |    0 |   9 |      0 |      0 |            0 |
|       squaregenerator        |                    SquareGenerator |          7 |          7 |       0 |    0 |  20 |      0 |      0 |            0 |
|     sd_spi                   |                             SD_SPI |         97 |         97 |       0 |    0 |  70 |      0 |      0 |            0 |
|       (sd_spi)               |                             SD_SPI |         52 |         52 |       0 |    0 |  30 |      0 |      0 |            0 |
|       spi                    |                            FullSPI |         23 |         23 |       0 |    0 |  20 |      0 |      0 |            0 |
|       spiCount               |                          FullSPI_0 |          4 |          4 |       0 |    0 |   3 |      0 |      0 |            0 |
|       spiInitClock           |                 FrequencyGenerator |          9 |          9 |       0 |    0 |   9 |      0 |      0 |            0 |
|       spiUtilCount           |                          FullSPI_1 |          5 |          5 |       0 |    0 |   3 |      0 |      0 |            0 |
|       spiWorkClock           | FrequencyGenerator__parameterized0 |          4 |          4 |       0 |    0 |   5 |      0 |      0 |            0 |
|     tft_spi                  |                            TFT_SPI |        113 |        113 |       0 |    0 |  66 |      0 |      0 |            0 |
|       (tft_spi)              |                            TFT_SPI |          5 |          5 |       0 |    0 |   6 |      0 |      0 |            0 |
|       counter                |                            Counter |         62 |         62 |       0 |    0 |  26 |      0 |      0 |            0 |
|       initializationRegister |             InitializationRegister |         32 |         32 |       0 |    0 |   8 |      0 |      0 |            0 |
|       spi                    |                                SPI |          3 |          3 |       0 |    0 |   5 |      0 |      0 |            0 |
|       spiInitRegClock        | FrequencyGenerator__parameterized1 |          5 |          5 |       0 |    0 |  15 |      0 |      0 |            0 |
|       spiWorkClock           | FrequencyGenerator__parameterized2 |          6 |          6 |       0 |    0 |   6 |      0 |      0 |            0 |
|   ClockManager               |                       ClockManager |          2 |          2 |       0 |    0 |   5 |      0 |      0 |            0 |
|     (ClockManager)           |                       ClockManager |          2 |          2 |       0 |    0 |   5 |      0 |      0 |            0 |
|     Clk_wiz                  |                            clk_wiz |          0 |          0 |       0 |    0 |   0 |      0 |      0 |            0 |
+------------------------------+------------------------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


