/* Module Definition */
void PE(
  int idx, int idy, 
  hls::stream<A_t2> &fifo_A_in, hls::stream<A_t2> &fifo_A_out,  // ç«–
  hls::stream<B_t2> &fifo_B_in, hls::stream<B_t2> &fifo_B_out,  // æ¨ª
  hls::stream<float> &fifo_C_drain_out) {
#pragma HLS INLINE OFF // ğŸ§?
  /* Variable Declaration */
  int p0 = idx, p1 = idy; // module id
  A_t1 local_A[1][2];
  #pragma HLS ARRAY_PARTITION variable=local_A dim=0 complete
  B_t1 local_B[1][2];
  #pragma HLS ARRAY_PARTITION variable=local_B dim=0 complete
  C_t1 local_C[8][8];
  #pragma HLS RESOURCE variable=local_C core=RAM_2P_BRAM
  /* Variable Declaration */

  for (ap_uint<3> c0 = 0; c0 <= 3; c0 += 1)       // 0:3
    for (ap_uint<3> c1 = 0; c1 <= 3; c1 += 1) {   // 0:3, c0ã€c1 both perfect loop
      // array ğŸ§è¿™ä¸ªæ³¨é‡Šå¯¹åº”å•¥ï¼Ÿ
      // pe


      // latency ğŸ§æ²¡çœ‹æ‡‚autosaè‡ªå·±çš„latencyè§£é‡Šï¼Œä»ä»£ç çœ‹å°±æ˜¯å•çº¯é€šè¿‡æ— æ•°æ®ä¾èµ–çš„pipeline ii=1æ¥é™ä½å»¶è¿Ÿ
      for (ap_uint<4> c6 = 0; c6 <= 7; c6 += 1) { // 0:8
        // latency
        for (ap_uint<4> c7 = 0; c7 <= 7; c7 += 1) {// 0:8, c6ã€c7 initialize by perfect loop
        #pragma HLS PIPELINE II=1 // ğŸ§æ—¢ç„¶perfect loopï¼Œä¸ºä»€ä¹ˆä¸æ˜¯unrollï¼Ÿæ˜¯å› ä¸ºæ¯æ¡å¾ªç¯å†…å®¹å¤ªå¤§äº†ä¸é€‚åˆå—
          // simd
          // hls_unroll //ğŸ§ç„¶åauto_saè¿™é‡Œåˆç”Ÿæˆäº†ä¸ªunrollæ³¨é‡Šï¼Œä¸çŸ¥æ˜¯ä¸æ˜¯è¯´å¯ä»¥è§†èµ„æºé€‰æ‹©pipelineè¿˜æ˜¯unroll
          local_C[c7][c6] = 0;                     
        }
      }




      for (ap_uint<3> c2 = 0; c2 <= 3; c2 += 1) {   // 0:3
        // array 

        // pe
        for (ap_uint<4> c5 = 0; c5 <= 7; c5 += 1) {// c2==3 c5==7åˆ™drain, 0:7 ğŸ§æ²¡æœ‰c3ï¼Œc4


          // latency
          for (ap_uint<4> c6 = 0; c6 <= 7; c6 += 1) { // 0:7
            // latency
            for (ap_uint<4> c7 = 0; c7 <= 7; c7 += 1) { // 0:7
            #pragma HLS PIPELINE II=1  //è·Ÿåˆå§‹åŒ–ä¸€æ ·ï¼Œpipeline ii=1é™ä½latencyã€‚è¿™é‡Œçš„c6, c7åªæœ‰è®¡ç®—ä¹˜æœºæ—¶ç”¨åˆ°ï¼Œæ‰€ä»¥ä¹Ÿç®—perfectï¼ˆautosaç®¡è¿™ä¸ªå«permutableï¼Ÿï¼‰
              {
                { // è¯»ç«–
                  A_t2 fifo_data;
                  fifo_data = fifo_A_in.read(); // ğŸ§è¿™ä¸ªreadåœ¨pipelineé‡Œæ€ä¹ˆè¿è¡Œçš„
                  for (ap_uint<2> n = 0; n < 2; n++) {
                  #pragma HLS UNROLL
                    union {unsigned int ui; float ut;} u;
                    u.ui = (unsigned int)fifo_data(31, 0);
                    local_A[0][n] = u.ut;
                    fifo_data = fifo_data >> 32; 
                  }
                }
                { // è¯»æ¨ª
                  B_t2 fifo_data;
                  fifo_data = fifo_B_in.read();
                  for (ap_uint<2> n = 0; n < 2; n++) {
                  #pragma HLS UNROLL
                    union {unsigned int ui; float ut;} u;
                    u.ui = (unsigned int)fifo_data(31, 0);
                    local_B[0][n] = u.ut;
                    fifo_data = fifo_data >> 32;
                  }
                } // è®¡ç®—ï¼ˆsimdï¼‰
                // simd
                for (ap_uint<2> c8 = 0; c8 <= 1; c8 += 1) {
                #pragma HLS UNROLL // ğŸ§+=æœ‰ä¾èµ–ï¼Œunrollä¼šä¸ä¼šå†²çª
                  local_C[c7][c6] = (local_C[c7][c6] + (local_A[0][c8] * local_B[0][c8]));
                }
                if (c2 == 3 && c5 == 7) // æºœæ»¡äº†å°±drainå‡ºå»
                  fifo_C_drain_out.write(local_C[c7][c6]);
                { // æ¨ªé€èµ°
                  B_t2 fifo_data;
                  union {unsigned int ui; float ut;} u1, u0;
                  u1.ut = local_B[0][1];
                  u0.ut = local_B[0][0];
                  fifo_data = (ap_uint<32>(u1.ui), ap_uint<32>(u0.ui));
                  fifo_B_out.write(fifo_data);
                }
                { // ç«–é€èµ°
                  A_t2 fifo_data;
                  union {unsigned int ui; float ut;} u1, u0;
                  u1.ut = local_A[0][1];
                  u0.ut = local_A[0][0];
                  fifo_data = (ap_uint<32>(u1.ui), ap_uint<32>(u0.ui));
                  fifo_A_out.write(fifo_data);
                }
              }
            }
          }
        }
      }
    }
}


// ğŸ§autosaçš„ç¤ºä¾‹é‡Œç”¨äº†8*8çš„simdï¼ˆæ³¨é‡Šé‡Œä¹Ÿå¯¹åº”åœ°æ ‡äº†simdï¼‰ï¼Œä½†æ˜¯ä»£ç å®ç°ä¸Šç”¨çš„æ˜¯pipelineã€‚
/* Module Definition */