// Seed: 3753065055
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5[1] = id_2;
  always disable id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8[1 : 1] = id_1;
  module_0(
      id_2, id_7, id_7, id_2, id_8, id_7
  );
  wire id_9;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
endmodule
