
medidor_metereologico.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a534  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001958  0800a648  0800a648  0001a648  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bfa0  0800bfa0  00020200  2**0
                  CONTENTS
  4 .ARM          00000000  0800bfa0  0800bfa0  00020200  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bfa0  0800bfa0  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bfa0  0800bfa0  0001bfa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bfa4  0800bfa4  0001bfa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800bfa8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f28  20000200  0800c1a8  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001128  0800c1a8  00021128  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020229  2**0
                  CONTENTS, READONLY
 13 .debug_info   000168a8  00000000  00000000  0002026c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000034a2  00000000  00000000  00036b14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001518  00000000  00000000  00039fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000108d  00000000  00000000  0003b4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b041  00000000  00000000  0003c55d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a395  00000000  00000000  0005759e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097d65  00000000  00000000  00071933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006dbc  00000000  00000000  00109698  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00110454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000200 	.word	0x20000200
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a62c 	.word	0x0800a62c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000204 	.word	0x20000204
 800014c:	0800a62c 	.word	0x0800a62c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <delay>:
 * Timer utilizo para el delay de us
 */
extern TIM_HandleTypeDef htim2;

void delay (uint16_t us)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b083      	sub	sp, #12
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim2,0);  // set the counter value a 0
 8000b32:	4b08      	ldr	r3, [pc, #32]	; (8000b54 <delay+0x2c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2200      	movs	r2, #0
 8000b38:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < us);  // wait for the counter to reach the us input in the parameter
 8000b3a:	bf00      	nop
 8000b3c:	4b05      	ldr	r3, [pc, #20]	; (8000b54 <delay+0x2c>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b42:	88fb      	ldrh	r3, [r7, #6]
 8000b44:	429a      	cmp	r2, r3
 8000b46:	d3f9      	bcc.n	8000b3c <delay+0x14>
}
 8000b48:	bf00      	nop
 8000b4a:	bf00      	nop
 8000b4c:	370c      	adds	r7, #12
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr
 8000b54:	20000308 	.word	0x20000308

08000b58 <Set_Pin_Output>:

void Set_Pin_Output(GPIO_TypeDef *GPIO,uint16_t GPIO_pin){
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	460b      	mov	r3, r1
 8000b62:	807b      	strh	r3, [r7, #2]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 0308 	add.w	r3, r7, #8
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = DATA_PIN;
 8000b72:	2302      	movs	r3, #2
 8000b74:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b76:	2301      	movs	r3, #1
 8000b78:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(DATA_PORT, &GPIO_InitStruct);
 8000b7e:	f107 0308 	add.w	r3, r7, #8
 8000b82:	4619      	mov	r1, r3
 8000b84:	4803      	ldr	r0, [pc, #12]	; (8000b94 <Set_Pin_Output+0x3c>)
 8000b86:	f003 f855 	bl	8003c34 <HAL_GPIO_Init>
}
 8000b8a:	bf00      	nop
 8000b8c:	3718      	adds	r7, #24
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	40010800 	.word	0x40010800

08000b98 <Set_Pin_Input>:

void Set_Pin_Input(GPIO_TypeDef *GPIO, uint16_t GPIO_pin){
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	807b      	strh	r3, [r7, #2]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 0308 	add.w	r3, r7, #8
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]

	GPIO_InitStruct.Pin = DATA_PIN;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(DATA_PORT, &GPIO_InitStruct);
 8000bbe:	f107 0308 	add.w	r3, r7, #8
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4803      	ldr	r0, [pc, #12]	; (8000bd4 <Set_Pin_Input+0x3c>)
 8000bc6:	f003 f835 	bl	8003c34 <HAL_GPIO_Init>
}
 8000bca:	bf00      	nop
 8000bcc:	3718      	adds	r7, #24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40010800 	.word	0x40010800

08000bd8 <DHT22_init>:
/*
 * DHT22
 */

void DHT22_init (void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
	Set_Pin_Output(DATA_PORT, DATA_PIN); // set the pin as output
 8000bdc:	2102      	movs	r1, #2
 8000bde:	480d      	ldr	r0, [pc, #52]	; (8000c14 <DHT22_init+0x3c>)
 8000be0:	f7ff ffba 	bl	8000b58 <Set_Pin_Output>
	HAL_GPIO_WritePin (DATA_PORT, DATA_PIN, 0);   // pull the pin low
 8000be4:	2200      	movs	r2, #0
 8000be6:	2102      	movs	r1, #2
 8000be8:	480a      	ldr	r0, [pc, #40]	; (8000c14 <DHT22_init+0x3c>)
 8000bea:	f003 f9be 	bl	8003f6a <HAL_GPIO_WritePin>
	delay(1200);   // wait for > 1ms
 8000bee:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8000bf2:	f7ff ff99 	bl	8000b28 <delay>

	HAL_GPIO_WritePin (DATA_PORT, DATA_PIN, 1);   // pull the pin high
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	2102      	movs	r1, #2
 8000bfa:	4806      	ldr	r0, [pc, #24]	; (8000c14 <DHT22_init+0x3c>)
 8000bfc:	f003 f9b5 	bl	8003f6a <HAL_GPIO_WritePin>
	delay (20);   // wait for 30us
 8000c00:	2014      	movs	r0, #20
 8000c02:	f7ff ff91 	bl	8000b28 <delay>

	Set_Pin_Input(DATA_PORT, DATA_PIN);   // set as input
 8000c06:	2102      	movs	r1, #2
 8000c08:	4802      	ldr	r0, [pc, #8]	; (8000c14 <DHT22_init+0x3c>)
 8000c0a:	f7ff ffc5 	bl	8000b98 <Set_Pin_Input>
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40010800 	.word	0x40010800

08000c18 <DHT22_Check_Response>:

uint8_t DHT22_Check_Response (void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
	Set_Pin_Input(DATA_PORT, DATA_PIN);   // set as input
 8000c1e:	2102      	movs	r1, #2
 8000c20:	4815      	ldr	r0, [pc, #84]	; (8000c78 <DHT22_Check_Response+0x60>)
 8000c22:	f7ff ffb9 	bl	8000b98 <Set_Pin_Input>
	uint8_t Response = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	71fb      	strb	r3, [r7, #7]
	delay (40);  // wait for 40us
 8000c2a:	2028      	movs	r0, #40	; 0x28
 8000c2c:	f7ff ff7c 	bl	8000b28 <delay>
	if (!(HAL_GPIO_ReadPin (DATA_PORT, DATA_PIN))) // if the pin is low
 8000c30:	2102      	movs	r1, #2
 8000c32:	4811      	ldr	r0, [pc, #68]	; (8000c78 <DHT22_Check_Response+0x60>)
 8000c34:	f003 f982 	bl	8003f3c <HAL_GPIO_ReadPin>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d10e      	bne.n	8000c5c <DHT22_Check_Response+0x44>
	{
		delay (80);   // wait for 80us
 8000c3e:	2050      	movs	r0, #80	; 0x50
 8000c40:	f7ff ff72 	bl	8000b28 <delay>

		if ((HAL_GPIO_ReadPin (DATA_PORT, DATA_PIN))) Response = 1;  // if the pin is high, response is ok
 8000c44:	2102      	movs	r1, #2
 8000c46:	480c      	ldr	r0, [pc, #48]	; (8000c78 <DHT22_Check_Response+0x60>)
 8000c48:	f003 f978 	bl	8003f3c <HAL_GPIO_ReadPin>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d002      	beq.n	8000c58 <DHT22_Check_Response+0x40>
 8000c52:	2301      	movs	r3, #1
 8000c54:	71fb      	strb	r3, [r7, #7]
 8000c56:	e001      	b.n	8000c5c <DHT22_Check_Response+0x44>
		else Response = -1;
 8000c58:	23ff      	movs	r3, #255	; 0xff
 8000c5a:	71fb      	strb	r3, [r7, #7]
	}

	while ((HAL_GPIO_ReadPin (DATA_PORT, DATA_PIN)));   // wait for the pin to go low
 8000c5c:	bf00      	nop
 8000c5e:	2102      	movs	r1, #2
 8000c60:	4805      	ldr	r0, [pc, #20]	; (8000c78 <DHT22_Check_Response+0x60>)
 8000c62:	f003 f96b 	bl	8003f3c <HAL_GPIO_ReadPin>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d1f8      	bne.n	8000c5e <DHT22_Check_Response+0x46>
	return Response;
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40010800 	.word	0x40010800

08000c7c <DHT22_Read>:

uint8_t DHT22_Read (void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8000c82:	2300      	movs	r3, #0
 8000c84:	71bb      	strb	r3, [r7, #6]
 8000c86:	e037      	b.n	8000cf8 <DHT22_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DATA_PORT, DATA_PIN)));   // wait for the pin to go high
 8000c88:	bf00      	nop
 8000c8a:	2102      	movs	r1, #2
 8000c8c:	481e      	ldr	r0, [pc, #120]	; (8000d08 <DHT22_Read+0x8c>)
 8000c8e:	f003 f955 	bl	8003f3c <HAL_GPIO_ReadPin>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d0f8      	beq.n	8000c8a <DHT22_Read+0xe>
		delay (40);   // wait for 40 us
 8000c98:	2028      	movs	r0, #40	; 0x28
 8000c9a:	f7ff ff45 	bl	8000b28 <delay>

		if (!(HAL_GPIO_ReadPin (DATA_PORT, DATA_PIN)))   // if the pin is low
 8000c9e:	2102      	movs	r1, #2
 8000ca0:	4819      	ldr	r0, [pc, #100]	; (8000d08 <DHT22_Read+0x8c>)
 8000ca2:	f003 f94b 	bl	8003f3c <HAL_GPIO_ReadPin>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d10e      	bne.n	8000cca <DHT22_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 8000cac:	79bb      	ldrb	r3, [r7, #6]
 8000cae:	f1c3 0307 	rsb	r3, r3, #7
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb8:	b25b      	sxtb	r3, r3
 8000cba:	43db      	mvns	r3, r3
 8000cbc:	b25a      	sxtb	r2, r3
 8000cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	b25b      	sxtb	r3, r3
 8000cc6:	71fb      	strb	r3, [r7, #7]
 8000cc8:	e00b      	b.n	8000ce2 <DHT22_Read+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8000cca:	79bb      	ldrb	r3, [r7, #6]
 8000ccc:	f1c3 0307 	rsb	r3, r3, #7
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	b25a      	sxtb	r2, r3
 8000cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	b25b      	sxtb	r3, r3
 8000ce0:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DATA_PORT, DATA_PIN)));  // wait for the pin to go low
 8000ce2:	bf00      	nop
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	4808      	ldr	r0, [pc, #32]	; (8000d08 <DHT22_Read+0x8c>)
 8000ce8:	f003 f928 	bl	8003f3c <HAL_GPIO_ReadPin>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d1f8      	bne.n	8000ce4 <DHT22_Read+0x68>
	for (j=0;j<8;j++)
 8000cf2:	79bb      	ldrb	r3, [r7, #6]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	71bb      	strb	r3, [r7, #6]
 8000cf8:	79bb      	ldrb	r3, [r7, #6]
 8000cfa:	2b07      	cmp	r3, #7
 8000cfc:	d9c4      	bls.n	8000c88 <DHT22_Read+0xc>
	}

	return i;
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	40010800 	.word	0x40010800

08000d0c <decodeGGA>:
   @Returns 0 on success
   @ returns 1, 2 depending on where the return statement is excuted, check function for more details
*/

int decodeGGA (char *GGAbuffer, GGASTRUCT *gga)
{
 8000d0c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000d10:	b08c      	sub	sp, #48	; 0x30
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
 8000d16:	6039      	str	r1, [r7, #0]
	inx = 0;
 8000d18:	4b5b      	ldr	r3, [pc, #364]	; (8000e88 <decodeGGA+0x17c>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8000d22:	e004      	b.n	8000d2e <decodeGGA+0x22>
 8000d24:	4b58      	ldr	r3, [pc, #352]	; (8000e88 <decodeGGA+0x17c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	4a57      	ldr	r2, [pc, #348]	; (8000e88 <decodeGGA+0x17c>)
 8000d2c:	6013      	str	r3, [r2, #0]
 8000d2e:	4b56      	ldr	r3, [pc, #344]	; (8000e88 <decodeGGA+0x17c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	461a      	mov	r2, r3
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4413      	add	r3, r2
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	2b2c      	cmp	r3, #44	; 0x2c
 8000d3c:	d1f2      	bne.n	8000d24 <decodeGGA+0x18>
	inx++;
 8000d3e:	4b52      	ldr	r3, [pc, #328]	; (8000e88 <decodeGGA+0x17c>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	3301      	adds	r3, #1
 8000d44:	4a50      	ldr	r2, [pc, #320]	; (8000e88 <decodeGGA+0x17c>)
 8000d46:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // After time ','
 8000d48:	e004      	b.n	8000d54 <decodeGGA+0x48>
 8000d4a:	4b4f      	ldr	r3, [pc, #316]	; (8000e88 <decodeGGA+0x17c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	4a4d      	ldr	r2, [pc, #308]	; (8000e88 <decodeGGA+0x17c>)
 8000d52:	6013      	str	r3, [r2, #0]
 8000d54:	4b4c      	ldr	r3, [pc, #304]	; (8000e88 <decodeGGA+0x17c>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	461a      	mov	r2, r3
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	2b2c      	cmp	r3, #44	; 0x2c
 8000d62:	d1f2      	bne.n	8000d4a <decodeGGA+0x3e>
	inx++;
 8000d64:	4b48      	ldr	r3, [pc, #288]	; (8000e88 <decodeGGA+0x17c>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	3301      	adds	r3, #1
 8000d6a:	4a47      	ldr	r2, [pc, #284]	; (8000e88 <decodeGGA+0x17c>)
 8000d6c:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after latitude ','
 8000d6e:	e004      	b.n	8000d7a <decodeGGA+0x6e>
 8000d70:	4b45      	ldr	r3, [pc, #276]	; (8000e88 <decodeGGA+0x17c>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	3301      	adds	r3, #1
 8000d76:	4a44      	ldr	r2, [pc, #272]	; (8000e88 <decodeGGA+0x17c>)
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	4b43      	ldr	r3, [pc, #268]	; (8000e88 <decodeGGA+0x17c>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	461a      	mov	r2, r3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4413      	add	r3, r2
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	2b2c      	cmp	r3, #44	; 0x2c
 8000d88:	d1f2      	bne.n	8000d70 <decodeGGA+0x64>
	inx++;
 8000d8a:	4b3f      	ldr	r3, [pc, #252]	; (8000e88 <decodeGGA+0x17c>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	3301      	adds	r3, #1
 8000d90:	4a3d      	ldr	r2, [pc, #244]	; (8000e88 <decodeGGA+0x17c>)
 8000d92:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after NS ','
 8000d94:	e004      	b.n	8000da0 <decodeGGA+0x94>
 8000d96:	4b3c      	ldr	r3, [pc, #240]	; (8000e88 <decodeGGA+0x17c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	4a3a      	ldr	r2, [pc, #232]	; (8000e88 <decodeGGA+0x17c>)
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	4b39      	ldr	r3, [pc, #228]	; (8000e88 <decodeGGA+0x17c>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	461a      	mov	r2, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4413      	add	r3, r2
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b2c      	cmp	r3, #44	; 0x2c
 8000dae:	d1f2      	bne.n	8000d96 <decodeGGA+0x8a>
	inx++;
 8000db0:	4b35      	ldr	r3, [pc, #212]	; (8000e88 <decodeGGA+0x17c>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	3301      	adds	r3, #1
 8000db6:	4a34      	ldr	r2, [pc, #208]	; (8000e88 <decodeGGA+0x17c>)
 8000db8:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after longitude ','
 8000dba:	e004      	b.n	8000dc6 <decodeGGA+0xba>
 8000dbc:	4b32      	ldr	r3, [pc, #200]	; (8000e88 <decodeGGA+0x17c>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	4a31      	ldr	r2, [pc, #196]	; (8000e88 <decodeGGA+0x17c>)
 8000dc4:	6013      	str	r3, [r2, #0]
 8000dc6:	4b30      	ldr	r3, [pc, #192]	; (8000e88 <decodeGGA+0x17c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4413      	add	r3, r2
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2b2c      	cmp	r3, #44	; 0x2c
 8000dd4:	d1f2      	bne.n	8000dbc <decodeGGA+0xb0>
	inx++;
 8000dd6:	4b2c      	ldr	r3, [pc, #176]	; (8000e88 <decodeGGA+0x17c>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	3301      	adds	r3, #1
 8000ddc:	4a2a      	ldr	r2, [pc, #168]	; (8000e88 <decodeGGA+0x17c>)
 8000dde:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after EW ','
 8000de0:	e004      	b.n	8000dec <decodeGGA+0xe0>
 8000de2:	4b29      	ldr	r3, [pc, #164]	; (8000e88 <decodeGGA+0x17c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	3301      	adds	r3, #1
 8000de8:	4a27      	ldr	r2, [pc, #156]	; (8000e88 <decodeGGA+0x17c>)
 8000dea:	6013      	str	r3, [r2, #0]
 8000dec:	4b26      	ldr	r3, [pc, #152]	; (8000e88 <decodeGGA+0x17c>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	461a      	mov	r2, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4413      	add	r3, r2
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b2c      	cmp	r3, #44	; 0x2c
 8000dfa:	d1f2      	bne.n	8000de2 <decodeGGA+0xd6>
	inx++;  // reached the character to identify the fix
 8000dfc:	4b22      	ldr	r3, [pc, #136]	; (8000e88 <decodeGGA+0x17c>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	3301      	adds	r3, #1
 8000e02:	4a21      	ldr	r2, [pc, #132]	; (8000e88 <decodeGGA+0x17c>)
 8000e04:	6013      	str	r3, [r2, #0]
	if ((GGAbuffer[inx] == '1') || (GGAbuffer[inx] == '2') || (GGAbuffer[inx] == '6'))   // 0 indicates no fix yet
 8000e06:	4b20      	ldr	r3, [pc, #128]	; (8000e88 <decodeGGA+0x17c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	4413      	add	r3, r2
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	2b31      	cmp	r3, #49	; 0x31
 8000e14:	d00f      	beq.n	8000e36 <decodeGGA+0x12a>
 8000e16:	4b1c      	ldr	r3, [pc, #112]	; (8000e88 <decodeGGA+0x17c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	461a      	mov	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	4413      	add	r3, r2
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2b32      	cmp	r3, #50	; 0x32
 8000e24:	d007      	beq.n	8000e36 <decodeGGA+0x12a>
 8000e26:	4b18      	ldr	r3, [pc, #96]	; (8000e88 <decodeGGA+0x17c>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	461a      	mov	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4413      	add	r3, r2
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	2b36      	cmp	r3, #54	; 0x36
 8000e34:	d106      	bne.n	8000e44 <decodeGGA+0x138>
	{
		gga->isfixValid = 1;   // fix available
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	2201      	movs	r2, #1
 8000e3a:	61da      	str	r2, [r3, #28]
		inx = 0;   // reset the index. We will start from the inx=0 and extract information now
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <decodeGGA+0x17c>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
	else
	{
		gga->isfixValid = 0;   // If the fix is not available
		return 1;  // return error
	}
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8000e42:	e009      	b.n	8000e58 <decodeGGA+0x14c>
		gga->isfixValid = 0;   // If the fix is not available
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	2200      	movs	r2, #0
 8000e48:	61da      	str	r2, [r3, #28]
		return 1;  // return error
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e2f2      	b.n	8001434 <decodeGGA+0x728>
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8000e4e:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <decodeGGA+0x17c>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	3301      	adds	r3, #1
 8000e54:	4a0c      	ldr	r2, [pc, #48]	; (8000e88 <decodeGGA+0x17c>)
 8000e56:	6013      	str	r3, [r2, #0]
 8000e58:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <decodeGGA+0x17c>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4413      	add	r3, r2
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b2c      	cmp	r3, #44	; 0x2c
 8000e66:	d1f2      	bne.n	8000e4e <decodeGGA+0x142>


/*********************** Get TIME ***************************/
//(Update the GMT Offset at the top of this file)

	inx++;   // reach the first number in time
 8000e68:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <decodeGGA+0x17c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	4a06      	ldr	r2, [pc, #24]	; (8000e88 <decodeGGA+0x17c>)
 8000e70:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8000e72:	f107 030c 	add.w	r3, r7, #12
 8000e76:	220c      	movs	r2, #12
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f006 fbe3 	bl	8007646 <memset>
	i=0;
 8000e80:	2300      	movs	r3, #0
 8000e82:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8000e84:	e016      	b.n	8000eb4 <decodeGGA+0x1a8>
 8000e86:	bf00      	nop
 8000e88:	2000021c 	.word	0x2000021c
	{
		buffer[i] = GGAbuffer[inx];
 8000e8c:	4ba7      	ldr	r3, [pc, #668]	; (800112c <decodeGGA+0x420>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	461a      	mov	r2, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4413      	add	r3, r2
 8000e96:	7819      	ldrb	r1, [r3, #0]
 8000e98:	f107 020c 	add.w	r2, r7, #12
 8000e9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e9e:	4413      	add	r3, r2
 8000ea0:	460a      	mov	r2, r1
 8000ea2:	701a      	strb	r2, [r3, #0]
		i++;
 8000ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8000eaa:	4ba0      	ldr	r3, [pc, #640]	; (800112c <decodeGGA+0x420>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	4a9e      	ldr	r2, [pc, #632]	; (800112c <decodeGGA+0x420>)
 8000eb2:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8000eb4:	4b9d      	ldr	r3, [pc, #628]	; (800112c <decodeGGA+0x420>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b2c      	cmp	r3, #44	; 0x2c
 8000ec2:	d1e3      	bne.n	8000e8c <decodeGGA+0x180>
	}

	hr = (atoi(buffer)/10000) + GMT/100;   // get the hours from the 6 digit number
 8000ec4:	f107 030c 	add.w	r3, r7, #12
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f005 fdad 	bl	8006a28 <atoi>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	4a97      	ldr	r2, [pc, #604]	; (8001130 <decodeGGA+0x424>)
 8000ed2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ed6:	1312      	asrs	r2, r2, #12
 8000ed8:	17db      	asrs	r3, r3, #31
 8000eda:	1ad2      	subs	r2, r2, r3
 8000edc:	4b95      	ldr	r3, [pc, #596]	; (8001134 <decodeGGA+0x428>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4995      	ldr	r1, [pc, #596]	; (8001138 <decodeGGA+0x42c>)
 8000ee2:	fb81 0103 	smull	r0, r1, r1, r3
 8000ee6:	1149      	asrs	r1, r1, #5
 8000ee8:	17db      	asrs	r3, r3, #31
 8000eea:	1acb      	subs	r3, r1, r3
 8000eec:	4413      	add	r3, r2
 8000eee:	4a93      	ldr	r2, [pc, #588]	; (800113c <decodeGGA+0x430>)
 8000ef0:	6013      	str	r3, [r2, #0]

	min = ((atoi(buffer)/100)%100) + GMT%100;  // get the minutes from the 6 digit number
 8000ef2:	f107 030c 	add.w	r3, r7, #12
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f005 fd96 	bl	8006a28 <atoi>
 8000efc:	4603      	mov	r3, r0
 8000efe:	4a8e      	ldr	r2, [pc, #568]	; (8001138 <decodeGGA+0x42c>)
 8000f00:	fb82 1203 	smull	r1, r2, r2, r3
 8000f04:	1152      	asrs	r2, r2, #5
 8000f06:	17db      	asrs	r3, r3, #31
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	4a8b      	ldr	r2, [pc, #556]	; (8001138 <decodeGGA+0x42c>)
 8000f0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f10:	1151      	asrs	r1, r2, #5
 8000f12:	17da      	asrs	r2, r3, #31
 8000f14:	1a8a      	subs	r2, r1, r2
 8000f16:	2164      	movs	r1, #100	; 0x64
 8000f18:	fb01 f202 	mul.w	r2, r1, r2
 8000f1c:	1a9a      	subs	r2, r3, r2
 8000f1e:	4b85      	ldr	r3, [pc, #532]	; (8001134 <decodeGGA+0x428>)
 8000f20:	6819      	ldr	r1, [r3, #0]
 8000f22:	4b85      	ldr	r3, [pc, #532]	; (8001138 <decodeGGA+0x42c>)
 8000f24:	fb83 0301 	smull	r0, r3, r3, r1
 8000f28:	1158      	asrs	r0, r3, #5
 8000f2a:	17cb      	asrs	r3, r1, #31
 8000f2c:	1ac3      	subs	r3, r0, r3
 8000f2e:	2064      	movs	r0, #100	; 0x64
 8000f30:	fb00 f303 	mul.w	r3, r0, r3
 8000f34:	1acb      	subs	r3, r1, r3
 8000f36:	4413      	add	r3, r2
 8000f38:	4a81      	ldr	r2, [pc, #516]	; (8001140 <decodeGGA+0x434>)
 8000f3a:	6013      	str	r3, [r2, #0]

	// adjust time.. This part still needs to be tested
	if (min > 59)
 8000f3c:	4b80      	ldr	r3, [pc, #512]	; (8001140 <decodeGGA+0x434>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b3b      	cmp	r3, #59	; 0x3b
 8000f42:	dd09      	ble.n	8000f58 <decodeGGA+0x24c>
	{
		min = min-60;
 8000f44:	4b7e      	ldr	r3, [pc, #504]	; (8001140 <decodeGGA+0x434>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	3b3c      	subs	r3, #60	; 0x3c
 8000f4a:	4a7d      	ldr	r2, [pc, #500]	; (8001140 <decodeGGA+0x434>)
 8000f4c:	6013      	str	r3, [r2, #0]
		hr++;
 8000f4e:	4b7b      	ldr	r3, [pc, #492]	; (800113c <decodeGGA+0x430>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	3301      	adds	r3, #1
 8000f54:	4a79      	ldr	r2, [pc, #484]	; (800113c <decodeGGA+0x430>)
 8000f56:	6013      	str	r3, [r2, #0]
	}
	if (hr<0)
 8000f58:	4b78      	ldr	r3, [pc, #480]	; (800113c <decodeGGA+0x430>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	da09      	bge.n	8000f74 <decodeGGA+0x268>
	{
		hr=24+hr;
 8000f60:	4b76      	ldr	r3, [pc, #472]	; (800113c <decodeGGA+0x430>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	3318      	adds	r3, #24
 8000f66:	4a75      	ldr	r2, [pc, #468]	; (800113c <decodeGGA+0x430>)
 8000f68:	6013      	str	r3, [r2, #0]
		daychange--;
 8000f6a:	4b76      	ldr	r3, [pc, #472]	; (8001144 <decodeGGA+0x438>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	4a74      	ldr	r2, [pc, #464]	; (8001144 <decodeGGA+0x438>)
 8000f72:	6013      	str	r3, [r2, #0]
	}
	if (hr>=24)
 8000f74:	4b71      	ldr	r3, [pc, #452]	; (800113c <decodeGGA+0x430>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b17      	cmp	r3, #23
 8000f7a:	dd09      	ble.n	8000f90 <decodeGGA+0x284>
	{
		hr=hr-24;
 8000f7c:	4b6f      	ldr	r3, [pc, #444]	; (800113c <decodeGGA+0x430>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	3b18      	subs	r3, #24
 8000f82:	4a6e      	ldr	r2, [pc, #440]	; (800113c <decodeGGA+0x430>)
 8000f84:	6013      	str	r3, [r2, #0]
		daychange++;
 8000f86:	4b6f      	ldr	r3, [pc, #444]	; (8001144 <decodeGGA+0x438>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	4a6d      	ldr	r2, [pc, #436]	; (8001144 <decodeGGA+0x438>)
 8000f8e:	6013      	str	r3, [r2, #0]
	}

	// Store the time in the GGA structure
	gga->tim.hour = hr;
 8000f90:	4b6a      	ldr	r3, [pc, #424]	; (800113c <decodeGGA+0x430>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	611a      	str	r2, [r3, #16]
	gga->tim.min = min;
 8000f98:	4b69      	ldr	r3, [pc, #420]	; (8001140 <decodeGGA+0x434>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	615a      	str	r2, [r3, #20]
	gga->tim.sec = atoi(buffer)%100;
 8000fa0:	f107 030c 	add.w	r3, r7, #12
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f005 fd3f 	bl	8006a28 <atoi>
 8000faa:	4602      	mov	r2, r0
 8000fac:	4b62      	ldr	r3, [pc, #392]	; (8001138 <decodeGGA+0x42c>)
 8000fae:	fb83 1302 	smull	r1, r3, r3, r2
 8000fb2:	1159      	asrs	r1, r3, #5
 8000fb4:	17d3      	asrs	r3, r2, #31
 8000fb6:	1acb      	subs	r3, r1, r3
 8000fb8:	2164      	movs	r1, #100	; 0x64
 8000fba:	fb01 f303 	mul.w	r3, r1, r3
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	683a      	ldr	r2, [r7, #0]
 8000fc2:	6193      	str	r3, [r2, #24]

/***************** Get LATITUDE  **********************/
	inx++;   // Reach the first number in the lattitude
 8000fc4:	4b59      	ldr	r3, [pc, #356]	; (800112c <decodeGGA+0x420>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	4a58      	ldr	r2, [pc, #352]	; (800112c <decodeGGA+0x420>)
 8000fcc:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8000fce:	f107 030c 	add.w	r3, r7, #12
 8000fd2:	220c      	movs	r2, #12
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f006 fb35 	bl	8007646 <memset>
	i=0;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 8000fe0:	e013      	b.n	800100a <decodeGGA+0x2fe>
	{
		buffer[i] = GGAbuffer[inx];
 8000fe2:	4b52      	ldr	r3, [pc, #328]	; (800112c <decodeGGA+0x420>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	461a      	mov	r2, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4413      	add	r3, r2
 8000fec:	7819      	ldrb	r1, [r3, #0]
 8000fee:	f107 020c 	add.w	r2, r7, #12
 8000ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ff4:	4413      	add	r3, r2
 8000ff6:	460a      	mov	r2, r1
 8000ff8:	701a      	strb	r2, [r3, #0]
		i++;
 8000ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001000:	4b4a      	ldr	r3, [pc, #296]	; (800112c <decodeGGA+0x420>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	3301      	adds	r3, #1
 8001006:	4a49      	ldr	r2, [pc, #292]	; (800112c <decodeGGA+0x420>)
 8001008:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 800100a:	4b48      	ldr	r3, [pc, #288]	; (800112c <decodeGGA+0x420>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	461a      	mov	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	4413      	add	r3, r2
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b2c      	cmp	r3, #44	; 0x2c
 8001018:	d1e3      	bne.n	8000fe2 <decodeGGA+0x2d6>
	}
	if (strlen(buffer) < 6) return 2;  // If the buffer length is not appropriate, return error
 800101a:	f107 030c 	add.w	r3, r7, #12
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff f896 	bl	8000150 <strlen>
 8001024:	4603      	mov	r3, r0
 8001026:	2b05      	cmp	r3, #5
 8001028:	d801      	bhi.n	800102e <decodeGGA+0x322>
 800102a:	2302      	movs	r3, #2
 800102c:	e202      	b.n	8001434 <decodeGGA+0x728>
	int16_t num = (atoi(buffer));   // change the buffer to the number. It will only convert upto decimal
 800102e:	f107 030c 	add.w	r3, r7, #12
 8001032:	4618      	mov	r0, r3
 8001034:	f005 fcf8 	bl	8006a28 <atoi>
 8001038:	4603      	mov	r3, r0
 800103a:	84fb      	strh	r3, [r7, #38]	; 0x26
	int j = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;   // Figure out how many digits before the decimal
 8001040:	e002      	b.n	8001048 <decodeGGA+0x33c>
 8001042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001044:	3301      	adds	r3, #1
 8001046:	62bb      	str	r3, [r7, #40]	; 0x28
 8001048:	f107 020c 	add.w	r2, r7, #12
 800104c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800104e:	4413      	add	r3, r2
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b2e      	cmp	r3, #46	; 0x2e
 8001054:	d1f5      	bne.n	8001042 <decodeGGA+0x336>
	j++;
 8001056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001058:	3301      	adds	r3, #1
 800105a:	62bb      	str	r3, [r7, #40]	; 0x28
	int declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 800105c:	f107 030c 	add.w	r3, r7, #12
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff f875 	bl	8000150 <strlen>
 8001066:	4602      	mov	r2, r0
 8001068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	623b      	str	r3, [r7, #32]
	int dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 800106e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001070:	f107 020c 	add.w	r2, r7, #12
 8001074:	4413      	add	r3, r2
 8001076:	4618      	mov	r0, r3
 8001078:	f005 fcd6 	bl	8006a28 <atoi>
 800107c:	61f8      	str	r0, [r7, #28]
	float lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 800107e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff f9be 	bl	8000404 <__aeabi_i2d>
 8001088:	f04f 0200 	mov.w	r2, #0
 800108c:	4b2e      	ldr	r3, [pc, #184]	; (8001148 <decodeGGA+0x43c>)
 800108e:	f7ff fb4d 	bl	800072c <__aeabi_ddiv>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4690      	mov	r8, r2
 8001098:	4699      	mov	r9, r3
 800109a:	69f8      	ldr	r0, [r7, #28]
 800109c:	f7ff f9b2 	bl	8000404 <__aeabi_i2d>
 80010a0:	4604      	mov	r4, r0
 80010a2:	460d      	mov	r5, r1
 80010a4:	6a3b      	ldr	r3, [r7, #32]
 80010a6:	3302      	adds	r3, #2
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff f9ab 	bl	8000404 <__aeabi_i2d>
 80010ae:	4602      	mov	r2, r0
 80010b0:	460b      	mov	r3, r1
 80010b2:	f04f 0000 	mov.w	r0, #0
 80010b6:	4925      	ldr	r1, [pc, #148]	; (800114c <decodeGGA+0x440>)
 80010b8:	f008 fbb0 	bl	800981c <pow>
 80010bc:	4602      	mov	r2, r0
 80010be:	460b      	mov	r3, r1
 80010c0:	4620      	mov	r0, r4
 80010c2:	4629      	mov	r1, r5
 80010c4:	f7ff fb32 	bl	800072c <__aeabi_ddiv>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	4640      	mov	r0, r8
 80010ce:	4649      	mov	r1, r9
 80010d0:	f7ff f84c 	bl	800016c <__adddf3>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	f7ff fcd4 	bl	8000a88 <__aeabi_d2f>
 80010e0:	4603      	mov	r3, r0
 80010e2:	61bb      	str	r3, [r7, #24]
	gga->lcation.latitude = lat;  // save the lattitude data into the strucure
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	601a      	str	r2, [r3, #0]
	inx++;
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <decodeGGA+0x420>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	3301      	adds	r3, #1
 80010f0:	4a0e      	ldr	r2, [pc, #56]	; (800112c <decodeGGA+0x420>)
 80010f2:	6013      	str	r3, [r2, #0]
	gga->lcation.NS = GGAbuffer[inx];  // save the N/S into the structure
 80010f4:	4b0d      	ldr	r3, [pc, #52]	; (800112c <decodeGGA+0x420>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	781a      	ldrb	r2, [r3, #0]
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	711a      	strb	r2, [r3, #4]


/***********************  GET LONGITUDE **********************/
	inx++;  // ',' after NS character
 8001104:	4b09      	ldr	r3, [pc, #36]	; (800112c <decodeGGA+0x420>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	3301      	adds	r3, #1
 800110a:	4a08      	ldr	r2, [pc, #32]	; (800112c <decodeGGA+0x420>)
 800110c:	6013      	str	r3, [r2, #0]
	inx++;  // Reach the first number in the longitude
 800110e:	4b07      	ldr	r3, [pc, #28]	; (800112c <decodeGGA+0x420>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	3301      	adds	r3, #1
 8001114:	4a05      	ldr	r2, [pc, #20]	; (800112c <decodeGGA+0x420>)
 8001116:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001118:	f107 030c 	add.w	r3, r7, #12
 800111c:	220c      	movs	r2, #12
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f006 fa90 	bl	8007646 <memset>
	i=0;
 8001126:	2300      	movs	r3, #0
 8001128:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 800112a:	e025      	b.n	8001178 <decodeGGA+0x46c>
 800112c:	2000021c 	.word	0x2000021c
 8001130:	68db8bad 	.word	0x68db8bad
 8001134:	20000000 	.word	0x20000000
 8001138:	51eb851f 	.word	0x51eb851f
 800113c:	20000220 	.word	0x20000220
 8001140:	20000224 	.word	0x20000224
 8001144:	20000234 	.word	0x20000234
 8001148:	40590000 	.word	0x40590000
 800114c:	40240000 	.word	0x40240000
	{
		buffer[i] = GGAbuffer[inx];
 8001150:	4b88      	ldr	r3, [pc, #544]	; (8001374 <decodeGGA+0x668>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	461a      	mov	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4413      	add	r3, r2
 800115a:	7819      	ldrb	r1, [r3, #0]
 800115c:	f107 020c 	add.w	r2, r7, #12
 8001160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001162:	4413      	add	r3, r2
 8001164:	460a      	mov	r2, r1
 8001166:	701a      	strb	r2, [r3, #0]
		i++;
 8001168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800116a:	3301      	adds	r3, #1
 800116c:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 800116e:	4b81      	ldr	r3, [pc, #516]	; (8001374 <decodeGGA+0x668>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	3301      	adds	r3, #1
 8001174:	4a7f      	ldr	r2, [pc, #508]	; (8001374 <decodeGGA+0x668>)
 8001176:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 8001178:	4b7e      	ldr	r3, [pc, #504]	; (8001374 <decodeGGA+0x668>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	461a      	mov	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b2c      	cmp	r3, #44	; 0x2c
 8001186:	d1e3      	bne.n	8001150 <decodeGGA+0x444>
	}
	num = (atoi(buffer));  // change the buffer to the number. It will only convert upto decimal
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	4618      	mov	r0, r3
 800118e:	f005 fc4b 	bl	8006a28 <atoi>
 8001192:	4603      	mov	r3, r0
 8001194:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;  // Figure out how many digits before the decimal
 800119a:	e002      	b.n	80011a2 <decodeGGA+0x496>
 800119c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800119e:	3301      	adds	r3, #1
 80011a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80011a2:	f107 020c 	add.w	r2, r7, #12
 80011a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011a8:	4413      	add	r3, r2
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b2e      	cmp	r3, #46	; 0x2e
 80011ae:	d1f5      	bne.n	800119c <decodeGGA+0x490>
	j++;
 80011b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011b2:	3301      	adds	r3, #1
 80011b4:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 80011b6:	f107 030c 	add.w	r3, r7, #12
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7fe ffc8 	bl	8000150 <strlen>
 80011c0:	4602      	mov	r2, r0
 80011c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 80011c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ca:	f107 020c 	add.w	r2, r7, #12
 80011ce:	4413      	add	r3, r2
 80011d0:	4618      	mov	r0, r3
 80011d2:	f005 fc29 	bl	8006a28 <atoi>
 80011d6:	61f8      	str	r0, [r7, #28]
	lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 80011d8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff f911 	bl	8000404 <__aeabi_i2d>
 80011e2:	f04f 0200 	mov.w	r2, #0
 80011e6:	4b64      	ldr	r3, [pc, #400]	; (8001378 <decodeGGA+0x66c>)
 80011e8:	f7ff faa0 	bl	800072c <__aeabi_ddiv>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	4690      	mov	r8, r2
 80011f2:	4699      	mov	r9, r3
 80011f4:	69f8      	ldr	r0, [r7, #28]
 80011f6:	f7ff f905 	bl	8000404 <__aeabi_i2d>
 80011fa:	4604      	mov	r4, r0
 80011fc:	460d      	mov	r5, r1
 80011fe:	6a3b      	ldr	r3, [r7, #32]
 8001200:	3302      	adds	r3, #2
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f8fe 	bl	8000404 <__aeabi_i2d>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	f04f 0000 	mov.w	r0, #0
 8001210:	495a      	ldr	r1, [pc, #360]	; (800137c <decodeGGA+0x670>)
 8001212:	f008 fb03 	bl	800981c <pow>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4620      	mov	r0, r4
 800121c:	4629      	mov	r1, r5
 800121e:	f7ff fa85 	bl	800072c <__aeabi_ddiv>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	4640      	mov	r0, r8
 8001228:	4649      	mov	r1, r9
 800122a:	f7fe ff9f 	bl	800016c <__adddf3>
 800122e:	4602      	mov	r2, r0
 8001230:	460b      	mov	r3, r1
 8001232:	4610      	mov	r0, r2
 8001234:	4619      	mov	r1, r3
 8001236:	f7ff fc27 	bl	8000a88 <__aeabi_d2f>
 800123a:	4603      	mov	r3, r0
 800123c:	61bb      	str	r3, [r7, #24]
	gga->lcation.longitude = lat;  // save the longitude data into the strucure
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	69ba      	ldr	r2, [r7, #24]
 8001242:	609a      	str	r2, [r3, #8]
	inx++;
 8001244:	4b4b      	ldr	r3, [pc, #300]	; (8001374 <decodeGGA+0x668>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	4a4a      	ldr	r2, [pc, #296]	; (8001374 <decodeGGA+0x668>)
 800124c:	6013      	str	r3, [r2, #0]
	gga->lcation.EW = GGAbuffer[inx];  // save the E/W into the structure
 800124e:	4b49      	ldr	r3, [pc, #292]	; (8001374 <decodeGGA+0x668>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	461a      	mov	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4413      	add	r3, r2
 8001258:	781a      	ldrb	r2, [r3, #0]
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	731a      	strb	r2, [r3, #12]

/**************************************************/
	// skip positition fix
	inx++;   // ',' after E/W
 800125e:	4b45      	ldr	r3, [pc, #276]	; (8001374 <decodeGGA+0x668>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	3301      	adds	r3, #1
 8001264:	4a43      	ldr	r2, [pc, #268]	; (8001374 <decodeGGA+0x668>)
 8001266:	6013      	str	r3, [r2, #0]
	inx++;   // position fix
 8001268:	4b42      	ldr	r3, [pc, #264]	; (8001374 <decodeGGA+0x668>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	3301      	adds	r3, #1
 800126e:	4a41      	ldr	r2, [pc, #260]	; (8001374 <decodeGGA+0x668>)
 8001270:	6013      	str	r3, [r2, #0]
	inx++;   // ',' after position fix;
 8001272:	4b40      	ldr	r3, [pc, #256]	; (8001374 <decodeGGA+0x668>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	3301      	adds	r3, #1
 8001278:	4a3e      	ldr	r2, [pc, #248]	; (8001374 <decodeGGA+0x668>)
 800127a:	6013      	str	r3, [r2, #0]

	// number of sattelites
	inx++;  // Reach the first number in the satellites
 800127c:	4b3d      	ldr	r3, [pc, #244]	; (8001374 <decodeGGA+0x668>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	3301      	adds	r3, #1
 8001282:	4a3c      	ldr	r2, [pc, #240]	; (8001374 <decodeGGA+0x668>)
 8001284:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001286:	f107 030c 	add.w	r3, r7, #12
 800128a:	220c      	movs	r2, #12
 800128c:	2100      	movs	r1, #0
 800128e:	4618      	mov	r0, r3
 8001290:	f006 f9d9 	bl	8007646 <memset>
	i=0;
 8001294:	2300      	movs	r3, #0
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 8001298:	e013      	b.n	80012c2 <decodeGGA+0x5b6>
	{
		buffer[i] = GGAbuffer[inx];
 800129a:	4b36      	ldr	r3, [pc, #216]	; (8001374 <decodeGGA+0x668>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	461a      	mov	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	4413      	add	r3, r2
 80012a4:	7819      	ldrb	r1, [r3, #0]
 80012a6:	f107 020c 	add.w	r2, r7, #12
 80012aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012ac:	4413      	add	r3, r2
 80012ae:	460a      	mov	r2, r1
 80012b0:	701a      	strb	r2, [r3, #0]
		i++;
 80012b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012b4:	3301      	adds	r3, #1
 80012b6:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 80012b8:	4b2e      	ldr	r3, [pc, #184]	; (8001374 <decodeGGA+0x668>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	3301      	adds	r3, #1
 80012be:	4a2d      	ldr	r2, [pc, #180]	; (8001374 <decodeGGA+0x668>)
 80012c0:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 80012c2:	4b2c      	ldr	r3, [pc, #176]	; (8001374 <decodeGGA+0x668>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4413      	add	r3, r2
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b2c      	cmp	r3, #44	; 0x2c
 80012d0:	d1e3      	bne.n	800129a <decodeGGA+0x58e>
	}
	gga->numofsat = atoi(buffer);   // convert the buffer to number and save into the structure
 80012d2:	f107 030c 	add.w	r3, r7, #12
 80012d6:	4618      	mov	r0, r3
 80012d8:	f005 fba6 	bl	8006a28 <atoi>
 80012dc:	4602      	mov	r2, r0
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	629a      	str	r2, [r3, #40]	; 0x28


	/***************** skip HDOP  *********************/
	inx++;
 80012e2:	4b24      	ldr	r3, [pc, #144]	; (8001374 <decodeGGA+0x668>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	3301      	adds	r3, #1
 80012e8:	4a22      	ldr	r2, [pc, #136]	; (8001374 <decodeGGA+0x668>)
 80012ea:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;
 80012ec:	e004      	b.n	80012f8 <decodeGGA+0x5ec>
 80012ee:	4b21      	ldr	r3, [pc, #132]	; (8001374 <decodeGGA+0x668>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	3301      	adds	r3, #1
 80012f4:	4a1f      	ldr	r2, [pc, #124]	; (8001374 <decodeGGA+0x668>)
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	4b1e      	ldr	r3, [pc, #120]	; (8001374 <decodeGGA+0x668>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	461a      	mov	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	2b2c      	cmp	r3, #44	; 0x2c
 8001306:	d1f2      	bne.n	80012ee <decodeGGA+0x5e2>


	/*************** Altitude calculation ********************/
	inx++;
 8001308:	4b1a      	ldr	r3, [pc, #104]	; (8001374 <decodeGGA+0x668>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	3301      	adds	r3, #1
 800130e:	4a19      	ldr	r2, [pc, #100]	; (8001374 <decodeGGA+0x668>)
 8001310:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001312:	f107 030c 	add.w	r3, r7, #12
 8001316:	220c      	movs	r2, #12
 8001318:	2100      	movs	r1, #0
 800131a:	4618      	mov	r0, r3
 800131c:	f006 f993 	bl	8007646 <memset>
	i=0;
 8001320:	2300      	movs	r3, #0
 8001322:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')
 8001324:	e013      	b.n	800134e <decodeGGA+0x642>
	{
		buffer[i] = GGAbuffer[inx];
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <decodeGGA+0x668>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	461a      	mov	r2, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	7819      	ldrb	r1, [r3, #0]
 8001332:	f107 020c 	add.w	r2, r7, #12
 8001336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001338:	4413      	add	r3, r2
 800133a:	460a      	mov	r2, r1
 800133c:	701a      	strb	r2, [r3, #0]
		i++;
 800133e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001340:	3301      	adds	r3, #1
 8001342:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001344:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <decodeGGA+0x668>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	3301      	adds	r3, #1
 800134a:	4a0a      	ldr	r2, [pc, #40]	; (8001374 <decodeGGA+0x668>)
 800134c:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <decodeGGA+0x668>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	461a      	mov	r2, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	4413      	add	r3, r2
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b2c      	cmp	r3, #44	; 0x2c
 800135c:	d1e3      	bne.n	8001326 <decodeGGA+0x61a>
	}
	num = (atoi(buffer));
 800135e:	f107 030c 	add.w	r3, r7, #12
 8001362:	4618      	mov	r0, r3
 8001364:	f005 fb60 	bl	8006a28 <atoi>
 8001368:	4603      	mov	r3, r0
 800136a:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 800136c:	2300      	movs	r3, #0
 800136e:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;
 8001370:	e009      	b.n	8001386 <decodeGGA+0x67a>
 8001372:	bf00      	nop
 8001374:	2000021c 	.word	0x2000021c
 8001378:	40590000 	.word	0x40590000
 800137c:	40240000 	.word	0x40240000
 8001380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001382:	3301      	adds	r3, #1
 8001384:	62bb      	str	r3, [r7, #40]	; 0x28
 8001386:	f107 020c 	add.w	r2, r7, #12
 800138a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800138c:	4413      	add	r3, r2
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b2e      	cmp	r3, #46	; 0x2e
 8001392:	d1f5      	bne.n	8001380 <decodeGGA+0x674>
	j++;
 8001394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001396:	3301      	adds	r3, #1
 8001398:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	4618      	mov	r0, r3
 80013a0:	f7fe fed6 	bl	8000150 <strlen>
 80013a4:	4602      	mov	r2, r0
 80013a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);
 80013ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013ae:	f107 020c 	add.w	r2, r7, #12
 80013b2:	4413      	add	r3, r2
 80013b4:	4618      	mov	r0, r3
 80013b6:	f005 fb37 	bl	8006a28 <atoi>
 80013ba:	61f8      	str	r0, [r7, #28]
	lat = (num) + (dec/pow(10, (declen)));
 80013bc:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff f81f 	bl	8000404 <__aeabi_i2d>
 80013c6:	4604      	mov	r4, r0
 80013c8:	460d      	mov	r5, r1
 80013ca:	69f8      	ldr	r0, [r7, #28]
 80013cc:	f7ff f81a 	bl	8000404 <__aeabi_i2d>
 80013d0:	4680      	mov	r8, r0
 80013d2:	4689      	mov	r9, r1
 80013d4:	6a38      	ldr	r0, [r7, #32]
 80013d6:	f7ff f815 	bl	8000404 <__aeabi_i2d>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	f04f 0000 	mov.w	r0, #0
 80013e2:	4917      	ldr	r1, [pc, #92]	; (8001440 <decodeGGA+0x734>)
 80013e4:	f008 fa1a 	bl	800981c <pow>
 80013e8:	4602      	mov	r2, r0
 80013ea:	460b      	mov	r3, r1
 80013ec:	4640      	mov	r0, r8
 80013ee:	4649      	mov	r1, r9
 80013f0:	f7ff f99c 	bl	800072c <__aeabi_ddiv>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4620      	mov	r0, r4
 80013fa:	4629      	mov	r1, r5
 80013fc:	f7fe feb6 	bl	800016c <__adddf3>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4610      	mov	r0, r2
 8001406:	4619      	mov	r1, r3
 8001408:	f7ff fb3e 	bl	8000a88 <__aeabi_d2f>
 800140c:	4603      	mov	r3, r0
 800140e:	61bb      	str	r3, [r7, #24]
	gga->alt.altitude = lat;
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	621a      	str	r2, [r3, #32]

	inx++;
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <decodeGGA+0x738>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	3301      	adds	r3, #1
 800141c:	4a09      	ldr	r2, [pc, #36]	; (8001444 <decodeGGA+0x738>)
 800141e:	6013      	str	r3, [r2, #0]
	gga->alt.unit = GGAbuffer[inx];
 8001420:	4b08      	ldr	r3, [pc, #32]	; (8001444 <decodeGGA+0x738>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	461a      	mov	r2, r3
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	781a      	ldrb	r2, [r3, #0]
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return 0;
 8001432:	2300      	movs	r3, #0

}
 8001434:	4618      	mov	r0, r3
 8001436:	3730      	adds	r7, #48	; 0x30
 8001438:	46bd      	mov	sp, r7
 800143a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800143e:	bf00      	nop
 8001440:	40240000 	.word	0x40240000
 8001444:	2000021c 	.word	0x2000021c

08001448 <decodeRMC>:


int decodeRMC (char *RMCbuffer, RMCSTRUCT *rmc)
{
 8001448:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800144c:	b090      	sub	sp, #64	; 0x40
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	6039      	str	r1, [r7, #0]
	inx = 0;
 8001454:	4b92      	ldr	r3, [pc, #584]	; (80016a0 <decodeRMC+0x258>)
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 800145a:	2300      	movs	r3, #0
 800145c:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMCbuffer[inx] != ',') inx++;  // 1st ,
 800145e:	e004      	b.n	800146a <decodeRMC+0x22>
 8001460:	4b8f      	ldr	r3, [pc, #572]	; (80016a0 <decodeRMC+0x258>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	3301      	adds	r3, #1
 8001466:	4a8e      	ldr	r2, [pc, #568]	; (80016a0 <decodeRMC+0x258>)
 8001468:	6013      	str	r3, [r2, #0]
 800146a:	4b8d      	ldr	r3, [pc, #564]	; (80016a0 <decodeRMC+0x258>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	461a      	mov	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	4413      	add	r3, r2
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b2c      	cmp	r3, #44	; 0x2c
 8001478:	d1f2      	bne.n	8001460 <decodeRMC+0x18>
	inx++;
 800147a:	4b89      	ldr	r3, [pc, #548]	; (80016a0 <decodeRMC+0x258>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	3301      	adds	r3, #1
 8001480:	4a87      	ldr	r2, [pc, #540]	; (80016a0 <decodeRMC+0x258>)
 8001482:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // After time ,
 8001484:	e004      	b.n	8001490 <decodeRMC+0x48>
 8001486:	4b86      	ldr	r3, [pc, #536]	; (80016a0 <decodeRMC+0x258>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	3301      	adds	r3, #1
 800148c:	4a84      	ldr	r2, [pc, #528]	; (80016a0 <decodeRMC+0x258>)
 800148e:	6013      	str	r3, [r2, #0]
 8001490:	4b83      	ldr	r3, [pc, #524]	; (80016a0 <decodeRMC+0x258>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	461a      	mov	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4413      	add	r3, r2
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	2b2c      	cmp	r3, #44	; 0x2c
 800149e:	d1f2      	bne.n	8001486 <decodeRMC+0x3e>
	inx++;
 80014a0:	4b7f      	ldr	r3, [pc, #508]	; (80016a0 <decodeRMC+0x258>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	3301      	adds	r3, #1
 80014a6:	4a7e      	ldr	r2, [pc, #504]	; (80016a0 <decodeRMC+0x258>)
 80014a8:	6013      	str	r3, [r2, #0]
	if (RMCbuffer[inx] == 'A')  // Here 'A' Indicates the data is valid, and 'V' indicates invalid data
 80014aa:	4b7d      	ldr	r3, [pc, #500]	; (80016a0 <decodeRMC+0x258>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	461a      	mov	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	4413      	add	r3, r2
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b41      	cmp	r3, #65	; 0x41
 80014b8:	d10d      	bne.n	80014d6 <decodeRMC+0x8e>
	{
		rmc->isValid = 1;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	2201      	movs	r2, #1
 80014be:	615a      	str	r2, [r3, #20]
	else
	{
		rmc->isValid =0;
		return 1;
	}
	inx++;
 80014c0:	4b77      	ldr	r3, [pc, #476]	; (80016a0 <decodeRMC+0x258>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	3301      	adds	r3, #1
 80014c6:	4a76      	ldr	r2, [pc, #472]	; (80016a0 <decodeRMC+0x258>)
 80014c8:	6013      	str	r3, [r2, #0]
	inx++;
 80014ca:	4b75      	ldr	r3, [pc, #468]	; (80016a0 <decodeRMC+0x258>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	3301      	adds	r3, #1
 80014d0:	4a73      	ldr	r2, [pc, #460]	; (80016a0 <decodeRMC+0x258>)
 80014d2:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after latitude,
 80014d4:	e009      	b.n	80014ea <decodeRMC+0xa2>
		rmc->isValid =0;
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	2200      	movs	r2, #0
 80014da:	615a      	str	r2, [r3, #20]
		return 1;
 80014dc:	2301      	movs	r3, #1
 80014de:	e1d5      	b.n	800188c <decodeRMC+0x444>
	while (RMCbuffer[inx] != ',') inx++;  // after latitude,
 80014e0:	4b6f      	ldr	r3, [pc, #444]	; (80016a0 <decodeRMC+0x258>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	3301      	adds	r3, #1
 80014e6:	4a6e      	ldr	r2, [pc, #440]	; (80016a0 <decodeRMC+0x258>)
 80014e8:	6013      	str	r3, [r2, #0]
 80014ea:	4b6d      	ldr	r3, [pc, #436]	; (80016a0 <decodeRMC+0x258>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	461a      	mov	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4413      	add	r3, r2
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	2b2c      	cmp	r3, #44	; 0x2c
 80014f8:	d1f2      	bne.n	80014e0 <decodeRMC+0x98>
	inx++;
 80014fa:	4b69      	ldr	r3, [pc, #420]	; (80016a0 <decodeRMC+0x258>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	3301      	adds	r3, #1
 8001500:	4a67      	ldr	r2, [pc, #412]	; (80016a0 <decodeRMC+0x258>)
 8001502:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after NS ,
 8001504:	e004      	b.n	8001510 <decodeRMC+0xc8>
 8001506:	4b66      	ldr	r3, [pc, #408]	; (80016a0 <decodeRMC+0x258>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	3301      	adds	r3, #1
 800150c:	4a64      	ldr	r2, [pc, #400]	; (80016a0 <decodeRMC+0x258>)
 800150e:	6013      	str	r3, [r2, #0]
 8001510:	4b63      	ldr	r3, [pc, #396]	; (80016a0 <decodeRMC+0x258>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	461a      	mov	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4413      	add	r3, r2
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b2c      	cmp	r3, #44	; 0x2c
 800151e:	d1f2      	bne.n	8001506 <decodeRMC+0xbe>
	inx++;
 8001520:	4b5f      	ldr	r3, [pc, #380]	; (80016a0 <decodeRMC+0x258>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	3301      	adds	r3, #1
 8001526:	4a5e      	ldr	r2, [pc, #376]	; (80016a0 <decodeRMC+0x258>)
 8001528:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after longitude ,
 800152a:	e004      	b.n	8001536 <decodeRMC+0xee>
 800152c:	4b5c      	ldr	r3, [pc, #368]	; (80016a0 <decodeRMC+0x258>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	3301      	adds	r3, #1
 8001532:	4a5b      	ldr	r2, [pc, #364]	; (80016a0 <decodeRMC+0x258>)
 8001534:	6013      	str	r3, [r2, #0]
 8001536:	4b5a      	ldr	r3, [pc, #360]	; (80016a0 <decodeRMC+0x258>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	461a      	mov	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	4413      	add	r3, r2
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b2c      	cmp	r3, #44	; 0x2c
 8001544:	d1f2      	bne.n	800152c <decodeRMC+0xe4>
	inx++;
 8001546:	4b56      	ldr	r3, [pc, #344]	; (80016a0 <decodeRMC+0x258>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	3301      	adds	r3, #1
 800154c:	4a54      	ldr	r2, [pc, #336]	; (80016a0 <decodeRMC+0x258>)
 800154e:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after EW ,
 8001550:	e004      	b.n	800155c <decodeRMC+0x114>
 8001552:	4b53      	ldr	r3, [pc, #332]	; (80016a0 <decodeRMC+0x258>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	3301      	adds	r3, #1
 8001558:	4a51      	ldr	r2, [pc, #324]	; (80016a0 <decodeRMC+0x258>)
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	4b50      	ldr	r3, [pc, #320]	; (80016a0 <decodeRMC+0x258>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	461a      	mov	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4413      	add	r3, r2
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b2c      	cmp	r3, #44	; 0x2c
 800156a:	d1f2      	bne.n	8001552 <decodeRMC+0x10a>

	// Get Speed
	inx++;
 800156c:	4b4c      	ldr	r3, [pc, #304]	; (80016a0 <decodeRMC+0x258>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	3301      	adds	r3, #1
 8001572:	4a4b      	ldr	r2, [pc, #300]	; (80016a0 <decodeRMC+0x258>)
 8001574:	6013      	str	r3, [r2, #0]
	i=0;
 8001576:	2300      	movs	r3, #0
 8001578:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	220c      	movs	r2, #12
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f006 f85f 	bl	8007646 <memset>
	while (RMCbuffer[inx] != ',')
 8001588:	e013      	b.n	80015b2 <decodeRMC+0x16a>
	{
		buffer[i] = RMCbuffer[inx];
 800158a:	4b45      	ldr	r3, [pc, #276]	; (80016a0 <decodeRMC+0x258>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	461a      	mov	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	4413      	add	r3, r2
 8001594:	7819      	ldrb	r1, [r3, #0]
 8001596:	f107 0208 	add.w	r2, r7, #8
 800159a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800159c:	4413      	add	r3, r2
 800159e:	460a      	mov	r2, r1
 80015a0:	701a      	strb	r2, [r3, #0]
		i++;
 80015a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015a4:	3301      	adds	r3, #1
 80015a6:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 80015a8:	4b3d      	ldr	r3, [pc, #244]	; (80016a0 <decodeRMC+0x258>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	3301      	adds	r3, #1
 80015ae:	4a3c      	ldr	r2, [pc, #240]	; (80016a0 <decodeRMC+0x258>)
 80015b0:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 80015b2:	4b3b      	ldr	r3, [pc, #236]	; (80016a0 <decodeRMC+0x258>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	461a      	mov	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4413      	add	r3, r2
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b2c      	cmp	r3, #44	; 0x2c
 80015c0:	d1e3      	bne.n	800158a <decodeRMC+0x142>
	}

	if (strlen (buffer) > 0){          // if the speed have some data
 80015c2:	f107 0308 	add.w	r3, r7, #8
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d055      	beq.n	8001678 <decodeRMC+0x230>
		int16_t num = (atoi(buffer));  // convert the data into the number
 80015cc:	f107 0308 	add.w	r3, r7, #8
 80015d0:	4618      	mov	r0, r3
 80015d2:	f005 fa29 	bl	8006a28 <atoi>
 80015d6:	4603      	mov	r3, r0
 80015d8:	867b      	strh	r3, [r7, #50]	; 0x32
		int j = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	63bb      	str	r3, [r7, #56]	; 0x38
		while (buffer[j] != '.') j++;   // same as above
 80015de:	e002      	b.n	80015e6 <decodeRMC+0x19e>
 80015e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015e2:	3301      	adds	r3, #1
 80015e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80015e6:	f107 0208 	add.w	r2, r7, #8
 80015ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015ec:	4413      	add	r3, r2
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	2b2e      	cmp	r3, #46	; 0x2e
 80015f2:	d1f5      	bne.n	80015e0 <decodeRMC+0x198>
		j++;
 80015f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015f6:	3301      	adds	r3, #1
 80015f8:	63bb      	str	r3, [r7, #56]	; 0x38
		int declen = (strlen(buffer))-j;
 80015fa:	f107 0308 	add.w	r3, r7, #8
 80015fe:	4618      	mov	r0, r3
 8001600:	f7fe fda6 	bl	8000150 <strlen>
 8001604:	4602      	mov	r2, r0
 8001606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	62fb      	str	r3, [r7, #44]	; 0x2c
		int dec = atoi ((char *) buffer+j);
 800160c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800160e:	f107 0208 	add.w	r2, r7, #8
 8001612:	4413      	add	r3, r2
 8001614:	4618      	mov	r0, r3
 8001616:	f005 fa07 	bl	8006a28 <atoi>
 800161a:	62b8      	str	r0, [r7, #40]	; 0x28
		float lat = num + (dec/pow(10, (declen)));
 800161c:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8001620:	4618      	mov	r0, r3
 8001622:	f7fe feef 	bl	8000404 <__aeabi_i2d>
 8001626:	4604      	mov	r4, r0
 8001628:	460d      	mov	r5, r1
 800162a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800162c:	f7fe feea 	bl	8000404 <__aeabi_i2d>
 8001630:	4680      	mov	r8, r0
 8001632:	4689      	mov	r9, r1
 8001634:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001636:	f7fe fee5 	bl	8000404 <__aeabi_i2d>
 800163a:	4602      	mov	r2, r0
 800163c:	460b      	mov	r3, r1
 800163e:	f04f 0000 	mov.w	r0, #0
 8001642:	4918      	ldr	r1, [pc, #96]	; (80016a4 <decodeRMC+0x25c>)
 8001644:	f008 f8ea 	bl	800981c <pow>
 8001648:	4602      	mov	r2, r0
 800164a:	460b      	mov	r3, r1
 800164c:	4640      	mov	r0, r8
 800164e:	4649      	mov	r1, r9
 8001650:	f7ff f86c 	bl	800072c <__aeabi_ddiv>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4620      	mov	r0, r4
 800165a:	4629      	mov	r1, r5
 800165c:	f7fe fd86 	bl	800016c <__adddf3>
 8001660:	4602      	mov	r2, r0
 8001662:	460b      	mov	r3, r1
 8001664:	4610      	mov	r0, r2
 8001666:	4619      	mov	r1, r3
 8001668:	f7ff fa0e 	bl	8000a88 <__aeabi_d2f>
 800166c:	4603      	mov	r3, r0
 800166e:	627b      	str	r3, [r7, #36]	; 0x24
		rmc->speed = lat;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	e003      	b.n	8001680 <decodeRMC+0x238>
	}
	else rmc->speed = 0;
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	f04f 0200 	mov.w	r2, #0
 800167e:	60da      	str	r2, [r3, #12]

	// Get Course
	inx++;
 8001680:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <decodeRMC+0x258>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	3301      	adds	r3, #1
 8001686:	4a06      	ldr	r2, [pc, #24]	; (80016a0 <decodeRMC+0x258>)
 8001688:	6013      	str	r3, [r2, #0]
	i=0;
 800168a:	2300      	movs	r3, #0
 800168c:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 800168e:	f107 0308 	add.w	r3, r7, #8
 8001692:	220c      	movs	r2, #12
 8001694:	2100      	movs	r1, #0
 8001696:	4618      	mov	r0, r3
 8001698:	f005 ffd5 	bl	8007646 <memset>
	while (RMCbuffer[inx] != ',')
 800169c:	e018      	b.n	80016d0 <decodeRMC+0x288>
 800169e:	bf00      	nop
 80016a0:	2000021c 	.word	0x2000021c
 80016a4:	40240000 	.word	0x40240000
	{
		buffer[i] = RMCbuffer[inx];
 80016a8:	4b7b      	ldr	r3, [pc, #492]	; (8001898 <decodeRMC+0x450>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	461a      	mov	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	7819      	ldrb	r1, [r3, #0]
 80016b4:	f107 0208 	add.w	r2, r7, #8
 80016b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016ba:	4413      	add	r3, r2
 80016bc:	460a      	mov	r2, r1
 80016be:	701a      	strb	r2, [r3, #0]
		i++;
 80016c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016c2:	3301      	adds	r3, #1
 80016c4:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 80016c6:	4b74      	ldr	r3, [pc, #464]	; (8001898 <decodeRMC+0x450>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	3301      	adds	r3, #1
 80016cc:	4a72      	ldr	r2, [pc, #456]	; (8001898 <decodeRMC+0x450>)
 80016ce:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 80016d0:	4b71      	ldr	r3, [pc, #452]	; (8001898 <decodeRMC+0x450>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	461a      	mov	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b2c      	cmp	r3, #44	; 0x2c
 80016de:	d1e3      	bne.n	80016a8 <decodeRMC+0x260>
	}

	if (strlen (buffer) > 0){  // if the course have some data
 80016e0:	f107 0308 	add.w	r3, r7, #8
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d055      	beq.n	8001796 <decodeRMC+0x34e>
		int16_t num = (atoi(buffer));   // convert the course data into the number
 80016ea:	f107 0308 	add.w	r3, r7, #8
 80016ee:	4618      	mov	r0, r3
 80016f0:	f005 f99a 	bl	8006a28 <atoi>
 80016f4:	4603      	mov	r3, r0
 80016f6:	847b      	strh	r3, [r7, #34]	; 0x22
		int j = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	637b      	str	r3, [r7, #52]	; 0x34
		while (buffer[j] != '.') j++;   // same as above
 80016fc:	e002      	b.n	8001704 <decodeRMC+0x2bc>
 80016fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001700:	3301      	adds	r3, #1
 8001702:	637b      	str	r3, [r7, #52]	; 0x34
 8001704:	f107 0208 	add.w	r2, r7, #8
 8001708:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800170a:	4413      	add	r3, r2
 800170c:	781b      	ldrb	r3, [r3, #0]
 800170e:	2b2e      	cmp	r3, #46	; 0x2e
 8001710:	d1f5      	bne.n	80016fe <decodeRMC+0x2b6>
		j++;
 8001712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001714:	3301      	adds	r3, #1
 8001716:	637b      	str	r3, [r7, #52]	; 0x34
		int declen = (strlen(buffer))-j;
 8001718:	f107 0308 	add.w	r3, r7, #8
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe fd17 	bl	8000150 <strlen>
 8001722:	4602      	mov	r2, r0
 8001724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	61fb      	str	r3, [r7, #28]
		int dec = atoi ((char *) buffer+j);
 800172a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800172c:	f107 0208 	add.w	r2, r7, #8
 8001730:	4413      	add	r3, r2
 8001732:	4618      	mov	r0, r3
 8001734:	f005 f978 	bl	8006a28 <atoi>
 8001738:	61b8      	str	r0, [r7, #24]
		float lat = num + (dec/pow(10, (declen)));
 800173a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe fe60 	bl	8000404 <__aeabi_i2d>
 8001744:	4604      	mov	r4, r0
 8001746:	460d      	mov	r5, r1
 8001748:	69b8      	ldr	r0, [r7, #24]
 800174a:	f7fe fe5b 	bl	8000404 <__aeabi_i2d>
 800174e:	4680      	mov	r8, r0
 8001750:	4689      	mov	r9, r1
 8001752:	69f8      	ldr	r0, [r7, #28]
 8001754:	f7fe fe56 	bl	8000404 <__aeabi_i2d>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	f04f 0000 	mov.w	r0, #0
 8001760:	494e      	ldr	r1, [pc, #312]	; (800189c <decodeRMC+0x454>)
 8001762:	f008 f85b 	bl	800981c <pow>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4640      	mov	r0, r8
 800176c:	4649      	mov	r1, r9
 800176e:	f7fe ffdd 	bl	800072c <__aeabi_ddiv>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4620      	mov	r0, r4
 8001778:	4629      	mov	r1, r5
 800177a:	f7fe fcf7 	bl	800016c <__adddf3>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4610      	mov	r0, r2
 8001784:	4619      	mov	r1, r3
 8001786:	f7ff f97f 	bl	8000a88 <__aeabi_d2f>
 800178a:	4603      	mov	r3, r0
 800178c:	617b      	str	r3, [r7, #20]
		rmc->course = lat;
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	611a      	str	r2, [r3, #16]
 8001794:	e003      	b.n	800179e <decodeRMC+0x356>
	}
	else
		{
			rmc->course = 0;
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	f04f 0200 	mov.w	r2, #0
 800179c:	611a      	str	r2, [r3, #16]
		}

	// Get Date
	inx++;
 800179e:	4b3e      	ldr	r3, [pc, #248]	; (8001898 <decodeRMC+0x450>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	3301      	adds	r3, #1
 80017a4:	4a3c      	ldr	r2, [pc, #240]	; (8001898 <decodeRMC+0x450>)
 80017a6:	6013      	str	r3, [r2, #0]
	i=0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 80017ac:	f107 0308 	add.w	r3, r7, #8
 80017b0:	220c      	movs	r2, #12
 80017b2:	2100      	movs	r1, #0
 80017b4:	4618      	mov	r0, r3
 80017b6:	f005 ff46 	bl	8007646 <memset>
	while (RMCbuffer[inx] != ',')
 80017ba:	e013      	b.n	80017e4 <decodeRMC+0x39c>
	{
		buffer[i] = RMCbuffer[inx];
 80017bc:	4b36      	ldr	r3, [pc, #216]	; (8001898 <decodeRMC+0x450>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	461a      	mov	r2, r3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	7819      	ldrb	r1, [r3, #0]
 80017c8:	f107 0208 	add.w	r2, r7, #8
 80017cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017ce:	4413      	add	r3, r2
 80017d0:	460a      	mov	r2, r1
 80017d2:	701a      	strb	r2, [r3, #0]
		i++;
 80017d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017d6:	3301      	adds	r3, #1
 80017d8:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 80017da:	4b2f      	ldr	r3, [pc, #188]	; (8001898 <decodeRMC+0x450>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	3301      	adds	r3, #1
 80017e0:	4a2d      	ldr	r2, [pc, #180]	; (8001898 <decodeRMC+0x450>)
 80017e2:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 80017e4:	4b2c      	ldr	r3, [pc, #176]	; (8001898 <decodeRMC+0x450>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	461a      	mov	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b2c      	cmp	r3, #44	; 0x2c
 80017f2:	d1e3      	bne.n	80017bc <decodeRMC+0x374>
	}

	// Date in the format 280222
	day = atoi(buffer)/10000;  // extract 28
 80017f4:	f107 0308 	add.w	r3, r7, #8
 80017f8:	4618      	mov	r0, r3
 80017fa:	f005 f915 	bl	8006a28 <atoi>
 80017fe:	4603      	mov	r3, r0
 8001800:	4a27      	ldr	r2, [pc, #156]	; (80018a0 <decodeRMC+0x458>)
 8001802:	fb82 1203 	smull	r1, r2, r2, r3
 8001806:	1312      	asrs	r2, r2, #12
 8001808:	17db      	asrs	r3, r3, #31
 800180a:	1ad3      	subs	r3, r2, r3
 800180c:	4a25      	ldr	r2, [pc, #148]	; (80018a4 <decodeRMC+0x45c>)
 800180e:	6013      	str	r3, [r2, #0]
	mon = (atoi(buffer)/100)%100;  // extract 02
 8001810:	f107 0308 	add.w	r3, r7, #8
 8001814:	4618      	mov	r0, r3
 8001816:	f005 f907 	bl	8006a28 <atoi>
 800181a:	4603      	mov	r3, r0
 800181c:	4a22      	ldr	r2, [pc, #136]	; (80018a8 <decodeRMC+0x460>)
 800181e:	fb82 1203 	smull	r1, r2, r2, r3
 8001822:	1152      	asrs	r2, r2, #5
 8001824:	17db      	asrs	r3, r3, #31
 8001826:	1ad2      	subs	r2, r2, r3
 8001828:	4b1f      	ldr	r3, [pc, #124]	; (80018a8 <decodeRMC+0x460>)
 800182a:	fb83 1302 	smull	r1, r3, r3, r2
 800182e:	1159      	asrs	r1, r3, #5
 8001830:	17d3      	asrs	r3, r2, #31
 8001832:	1acb      	subs	r3, r1, r3
 8001834:	2164      	movs	r1, #100	; 0x64
 8001836:	fb01 f303 	mul.w	r3, r1, r3
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	4a1b      	ldr	r2, [pc, #108]	; (80018ac <decodeRMC+0x464>)
 800183e:	6013      	str	r3, [r2, #0]
	yr = atoi(buffer)%100;  // extract 22
 8001840:	f107 0308 	add.w	r3, r7, #8
 8001844:	4618      	mov	r0, r3
 8001846:	f005 f8ef 	bl	8006a28 <atoi>
 800184a:	4602      	mov	r2, r0
 800184c:	4b16      	ldr	r3, [pc, #88]	; (80018a8 <decodeRMC+0x460>)
 800184e:	fb83 1302 	smull	r1, r3, r3, r2
 8001852:	1159      	asrs	r1, r3, #5
 8001854:	17d3      	asrs	r3, r2, #31
 8001856:	1acb      	subs	r3, r1, r3
 8001858:	2164      	movs	r1, #100	; 0x64
 800185a:	fb01 f303 	mul.w	r3, r1, r3
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	4a13      	ldr	r2, [pc, #76]	; (80018b0 <decodeRMC+0x468>)
 8001862:	6013      	str	r3, [r2, #0]

	day = day+daychange;   // correction due to GMT shift
 8001864:	4b0f      	ldr	r3, [pc, #60]	; (80018a4 <decodeRMC+0x45c>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	4b12      	ldr	r3, [pc, #72]	; (80018b4 <decodeRMC+0x46c>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4413      	add	r3, r2
 800186e:	4a0d      	ldr	r2, [pc, #52]	; (80018a4 <decodeRMC+0x45c>)
 8001870:	6013      	str	r3, [r2, #0]

	// save the data into the structure
	rmc->date.Day = day;
 8001872:	4b0c      	ldr	r3, [pc, #48]	; (80018a4 <decodeRMC+0x45c>)
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	601a      	str	r2, [r3, #0]
	rmc->date.Mon = mon;
 800187a:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <decodeRMC+0x464>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	605a      	str	r2, [r3, #4]
	rmc->date.Yr = yr;
 8001882:	4b0b      	ldr	r3, [pc, #44]	; (80018b0 <decodeRMC+0x468>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	609a      	str	r2, [r3, #8]

	return 0;
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	3740      	adds	r7, #64	; 0x40
 8001890:	46bd      	mov	sp, r7
 8001892:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001896:	bf00      	nop
 8001898:	2000021c 	.word	0x2000021c
 800189c:	40240000 	.word	0x40240000
 80018a0:	68db8bad 	.word	0x68db8bad
 80018a4:	20000228 	.word	0x20000228
 80018a8:	51eb851f 	.word	0x51eb851f
 80018ac:	2000022c 	.word	0x2000022c
 80018b0:	20000230 	.word	0x20000230
 80018b4:	20000234 	.word	0x20000234

080018b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ba:	b087      	sub	sp, #28
 80018bc:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018be:	f001 fc4d 	bl	800315c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c2:	f000 fa09 	bl	8001cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c6:	f000 fbbf 	bl	8002048 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80018ca:	f000 fb71 	bl	8001fb0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80018ce:	f000 fa61 	bl	8001d94 <MX_ADC1_Init>
  MX_TIM1_Init();
 80018d2:	f000 facb 	bl	8001e6c <MX_TIM1_Init>
  MX_TIM2_Init();
 80018d6:	f000 fb1f 	bl	8001f18 <MX_TIM2_Init>
  MX_USB_PCD_Init();
 80018da:	f000 fb93 	bl	8002004 <MX_USB_PCD_Init>
  MX_I2C2_Init();
 80018de:	f000 fa97 	bl	8001e10 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  /*
   * Inicializamos el encoder
   */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80018e2:	213c      	movs	r1, #60	; 0x3c
 80018e4:	4874      	ldr	r0, [pc, #464]	; (8001ab8 <main+0x200>)
 80018e6:	f004 f83d 	bl	8005964 <HAL_TIM_Encoder_Start>
  /*
   * Inicializamos el timer dos para la funcion de delay en us
   */
  HAL_TIM_Base_Start(&htim2);
 80018ea:	4874      	ldr	r0, [pc, #464]	; (8001abc <main+0x204>)
 80018ec:	f003 ff4e 	bl	800578c <HAL_TIM_Base_Start>

  /*
   * Inicio del ADC
   */
  HAL_ADC_Start(&hadc1);
 80018f0:	4873      	ldr	r0, [pc, #460]	; (8001ac0 <main+0x208>)
 80018f2:	f001 fd91 	bl	8003418 <HAL_ADC_Start>
  LCD_PrintString("GUAJOLOTERA");
  HAL_Delay(1000);
  LCD_ClearDisplay();
   */

  SSD1306_Init ();
 80018f6:	f000 fca7 	bl	8002248 <SSD1306_Init>
  SSD1306_GotoXY (0,0);
 80018fa:	2100      	movs	r1, #0
 80018fc:	2000      	movs	r0, #0
 80018fe:	f000 fe0b 	bl	8002518 <SSD1306_GotoXY>
  SSD1306_Puts ("Hail Lechuga", &Font_7x10, 1);
 8001902:	2201      	movs	r2, #1
 8001904:	496f      	ldr	r1, [pc, #444]	; (8001ac4 <main+0x20c>)
 8001906:	4870      	ldr	r0, [pc, #448]	; (8001ac8 <main+0x210>)
 8001908:	f000 fe9c 	bl	8002644 <SSD1306_Puts>
  SSD1306_GotoXY (0,20);
 800190c:	2114      	movs	r1, #20
 800190e:	2000      	movs	r0, #0
 8001910:	f000 fe02 	bl	8002518 <SSD1306_GotoXY>
  SSD1306_Puts ("COOP de lechugas", &Font_7x10, 1);
 8001914:	2201      	movs	r2, #1
 8001916:	496b      	ldr	r1, [pc, #428]	; (8001ac4 <main+0x20c>)
 8001918:	486c      	ldr	r0, [pc, #432]	; (8001acc <main+0x214>)
 800191a:	f000 fe93 	bl	8002644 <SSD1306_Puts>
  SSD1306_GotoXY (0,40);
 800191e:	2128      	movs	r1, #40	; 0x28
 8001920:	2000      	movs	r0, #0
 8001922:	f000 fdf9 	bl	8002518 <SSD1306_GotoXY>
  SSD1306_Puts ("GUAJOLOTERA!!", &Font_11x18, 1);
 8001926:	2201      	movs	r2, #1
 8001928:	4969      	ldr	r1, [pc, #420]	; (8001ad0 <main+0x218>)
 800192a:	486a      	ldr	r0, [pc, #424]	; (8001ad4 <main+0x21c>)
 800192c:	f000 fe8a 	bl	8002644 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8001930:	f000 fd4e 	bl	80023d0 <SSD1306_UpdateScreen>

  SSD1306_ScrollRight(0,7);  // scroll entire screen
 8001934:	2107      	movs	r1, #7
 8001936:	2000      	movs	r0, #0
 8001938:	f000 fc11 	bl	800215e <SSD1306_ScrollRight>
  HAL_Delay(2000);
 800193c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001940:	f001 fc6e 	bl	8003220 <HAL_Delay>
  SSD1306_ScrollLeft(0,7);  // scroll entire screen
 8001944:	2107      	movs	r1, #7
 8001946:	2000      	movs	r0, #0
 8001948:	f000 fc3f 	bl	80021ca <SSD1306_ScrollLeft>
  HAL_Delay(2000);
 800194c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001950:	f001 fc66 	bl	8003220 <HAL_Delay>
  SSD1306_Stopscroll();
 8001954:	f000 fc6f 	bl	8002236 <SSD1306_Stopscroll>
  SSD1306_Clear();
 8001958:	f000 fe99 	bl	800268e <SSD1306_Clear>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //LCD_Start();
  Ringbuf_init();
 800195c:	f001 f9c8 	bl	8002cf0 <Ringbuf_init>
  HAL_Delay(500);
 8001960:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001964:	f001 fc5c 	bl	8003220 <HAL_Delay>
    /* USER CODE BEGIN 3 */

	  /*
	   * Interfaz con el usuraio
	   */
	  std = TIM1->CNT/4;
 8001968:	4b5b      	ldr	r3, [pc, #364]	; (8001ad8 <main+0x220>)
 800196a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196c:	089b      	lsrs	r3, r3, #2
 800196e:	b2da      	uxtb	r2, r3
 8001970:	4b5a      	ldr	r3, [pc, #360]	; (8001adc <main+0x224>)
 8001972:	701a      	strb	r2, [r3, #0]

	  if (std == 0)
 8001974:	4b59      	ldr	r3, [pc, #356]	; (8001adc <main+0x224>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b00      	cmp	r3, #0
 800197a:	f040 8112 	bne.w	8001ba2 <main+0x2ea>
	  {
		  if (Wait_for("GGA") == 1)
 800197e:	4858      	ldr	r0, [pc, #352]	; (8001ae0 <main+0x228>)
 8001980:	f001 fae0 	bl	8002f44 <Wait_for>
 8001984:	4603      	mov	r3, r0
 8001986:	2b01      	cmp	r3, #1
 8001988:	d115      	bne.n	80019b6 <main+0xfe>
			  {

				  VCCTimeout = 5000;  // Reset the VCC Timeout indicating the GGA is being received
 800198a:	4b56      	ldr	r3, [pc, #344]	; (8001ae4 <main+0x22c>)
 800198c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001990:	601a      	str	r2, [r3, #0]

				  Copy_upto("*", GGA);
 8001992:	4955      	ldr	r1, [pc, #340]	; (8001ae8 <main+0x230>)
 8001994:	4855      	ldr	r0, [pc, #340]	; (8001aec <main+0x234>)
 8001996:	f001 fa55 	bl	8002e44 <Copy_upto>
				  if (decodeGGA(GGA, &gpsData.ggastruct) == 0) flagGGA = 2;  // 2 indicates the data is valid
 800199a:	4955      	ldr	r1, [pc, #340]	; (8001af0 <main+0x238>)
 800199c:	4852      	ldr	r0, [pc, #328]	; (8001ae8 <main+0x230>)
 800199e:	f7ff f9b5 	bl	8000d0c <decodeGGA>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d103      	bne.n	80019b0 <main+0xf8>
 80019a8:	4b52      	ldr	r3, [pc, #328]	; (8001af4 <main+0x23c>)
 80019aa:	2202      	movs	r2, #2
 80019ac:	601a      	str	r2, [r3, #0]
 80019ae:	e002      	b.n	80019b6 <main+0xfe>
				  else flagGGA = 1;  // 1 indicates the data is invalid
 80019b0:	4b50      	ldr	r3, [pc, #320]	; (8001af4 <main+0x23c>)
 80019b2:	2201      	movs	r2, #1
 80019b4:	601a      	str	r2, [r3, #0]
			  }

			  if (Wait_for("RMC") == 1)
 80019b6:	4850      	ldr	r0, [pc, #320]	; (8001af8 <main+0x240>)
 80019b8:	f001 fac4 	bl	8002f44 <Wait_for>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d115      	bne.n	80019ee <main+0x136>
			  {

				  VCCTimeout = 5000;  // Reset the VCC Timeout indicating the RMC is being received
 80019c2:	4b48      	ldr	r3, [pc, #288]	; (8001ae4 <main+0x22c>)
 80019c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c8:	601a      	str	r2, [r3, #0]

				  Copy_upto("*", RMC);
 80019ca:	494c      	ldr	r1, [pc, #304]	; (8001afc <main+0x244>)
 80019cc:	4847      	ldr	r0, [pc, #284]	; (8001aec <main+0x234>)
 80019ce:	f001 fa39 	bl	8002e44 <Copy_upto>
				  if (decodeRMC(RMC, &gpsData.rmcstruct) == 0) flagRMC = 2;  // 2 indicates the data is valid
 80019d2:	494b      	ldr	r1, [pc, #300]	; (8001b00 <main+0x248>)
 80019d4:	4849      	ldr	r0, [pc, #292]	; (8001afc <main+0x244>)
 80019d6:	f7ff fd37 	bl	8001448 <decodeRMC>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d103      	bne.n	80019e8 <main+0x130>
 80019e0:	4b48      	ldr	r3, [pc, #288]	; (8001b04 <main+0x24c>)
 80019e2:	2202      	movs	r2, #2
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	e002      	b.n	80019ee <main+0x136>
				  else flagRMC = 1;  // 1 indicates the data is invalid
 80019e8:	4b46      	ldr	r3, [pc, #280]	; (8001b04 <main+0x24c>)
 80019ea:	2201      	movs	r2, #1
 80019ec:	601a      	str	r2, [r3, #0]
			  }

			  if ((flagGGA == 2) | (flagRMC == 2))
 80019ee:	4b41      	ldr	r3, [pc, #260]	; (8001af4 <main+0x23c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	bf0c      	ite	eq
 80019f6:	2301      	moveq	r3, #1
 80019f8:	2300      	movne	r3, #0
 80019fa:	b2da      	uxtb	r2, r3
 80019fc:	4b41      	ldr	r3, [pc, #260]	; (8001b04 <main+0x24c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	bf0c      	ite	eq
 8001a04:	2301      	moveq	r3, #1
 8001a06:	2300      	movne	r3, #0
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	f000 8084 	beq.w	8001b1c <main+0x264>
				  sprintf (lcdBuffer, "%.2f%c, %.2f%c  ", gpsData.ggastruct.lcation.latitude, gpsData.ggastruct.lcation.NS,\
						  gpsData.ggastruct.lcation.longitude, gpsData.ggastruct.lcation.EW);
				  lcd_send_string(lcdBuffer);
				  */

				  HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
 8001a14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a18:	483b      	ldr	r0, [pc, #236]	; (8001b08 <main+0x250>)
 8001a1a:	f002 fabe 	bl	8003f9a <HAL_GPIO_TogglePin>
						  	  	  	  	  	  	  gpsData.ggastruct.lcation.longitude, gpsData.ggastruct.lcation.EW);
				  LCD_PrintString(msg);
				  */

				  //OLED
				  SSD1306_Clear();
 8001a1e:	f000 fe36 	bl	800268e <SSD1306_Clear>
				  SSD1306_GotoXY (0,0);
 8001a22:	2100      	movs	r1, #0
 8001a24:	2000      	movs	r0, #0
 8001a26:	f000 fd77 	bl	8002518 <SSD1306_GotoXY>
				  SSD1306_Puts ("GPS", &Font_11x18, 1);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	4928      	ldr	r1, [pc, #160]	; (8001ad0 <main+0x218>)
 8001a2e:	4837      	ldr	r0, [pc, #220]	; (8001b0c <main+0x254>)
 8001a30:	f000 fe08 	bl	8002644 <SSD1306_Puts>
				  sprintf (msg, "%02d / %02d / %02d",gpsData.rmcstruct.date.Day, \
 8001a34:	4b2e      	ldr	r3, [pc, #184]	; (8001af0 <main+0x238>)
 8001a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a38:	4b2d      	ldr	r3, [pc, #180]	; (8001af0 <main+0x238>)
 8001a3a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001a3c:	4b2c      	ldr	r3, [pc, #176]	; (8001af0 <main+0x238>)
 8001a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a40:	9300      	str	r3, [sp, #0]
 8001a42:	460b      	mov	r3, r1
 8001a44:	4932      	ldr	r1, [pc, #200]	; (8001b10 <main+0x258>)
 8001a46:	4833      	ldr	r0, [pc, #204]	; (8001b14 <main+0x25c>)
 8001a48:	f005 fd9a 	bl	8007580 <siprintf>
						  	  	  	  	  	  	  	 gpsData.rmcstruct.date.Mon, gpsData.rmcstruct.date.Yr);
				  SSD1306_GotoXY (0,20);
 8001a4c:	2114      	movs	r1, #20
 8001a4e:	2000      	movs	r0, #0
 8001a50:	f000 fd62 	bl	8002518 <SSD1306_GotoXY>
				  SSD1306_Puts (msg, &Font_7x10, 1);
 8001a54:	2201      	movs	r2, #1
 8001a56:	491b      	ldr	r1, [pc, #108]	; (8001ac4 <main+0x20c>)
 8001a58:	482e      	ldr	r0, [pc, #184]	; (8001b14 <main+0x25c>)
 8001a5a:	f000 fdf3 	bl	8002644 <SSD1306_Puts>
				  sprintf (msg,"%.2f%c, %.2f%c  ", gpsData.ggastruct.lcation.latitude, gpsData.ggastruct.lcation.NS,\
 8001a5e:	4b24      	ldr	r3, [pc, #144]	; (8001af0 <main+0x238>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fce0 	bl	8000428 <__aeabi_f2d>
 8001a68:	4604      	mov	r4, r0
 8001a6a:	460d      	mov	r5, r1
 8001a6c:	4b20      	ldr	r3, [pc, #128]	; (8001af0 <main+0x238>)
 8001a6e:	791b      	ldrb	r3, [r3, #4]
 8001a70:	461e      	mov	r6, r3
				  						  	  	  	  	  	  	  gpsData.ggastruct.lcation.longitude, gpsData.ggastruct.lcation.EW);
 8001a72:	4b1f      	ldr	r3, [pc, #124]	; (8001af0 <main+0x238>)
 8001a74:	689b      	ldr	r3, [r3, #8]
				  sprintf (msg,"%.2f%c, %.2f%c  ", gpsData.ggastruct.lcation.latitude, gpsData.ggastruct.lcation.NS,\
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7fe fcd6 	bl	8000428 <__aeabi_f2d>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	460b      	mov	r3, r1
				  						  	  	  	  	  	  	  gpsData.ggastruct.lcation.longitude, gpsData.ggastruct.lcation.EW);
 8001a80:	491b      	ldr	r1, [pc, #108]	; (8001af0 <main+0x238>)
 8001a82:	7b09      	ldrb	r1, [r1, #12]
				  sprintf (msg,"%.2f%c, %.2f%c  ", gpsData.ggastruct.lcation.latitude, gpsData.ggastruct.lcation.NS,\
 8001a84:	9104      	str	r1, [sp, #16]
 8001a86:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001a8a:	9600      	str	r6, [sp, #0]
 8001a8c:	4622      	mov	r2, r4
 8001a8e:	462b      	mov	r3, r5
 8001a90:	4921      	ldr	r1, [pc, #132]	; (8001b18 <main+0x260>)
 8001a92:	4820      	ldr	r0, [pc, #128]	; (8001b14 <main+0x25c>)
 8001a94:	f005 fd74 	bl	8007580 <siprintf>
				  SSD1306_GotoXY (0,40);
 8001a98:	2128      	movs	r1, #40	; 0x28
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	f000 fd3c 	bl	8002518 <SSD1306_GotoXY>
				  SSD1306_Puts (msg, &Font_7x10, 1);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	4908      	ldr	r1, [pc, #32]	; (8001ac4 <main+0x20c>)
 8001aa4:	481b      	ldr	r0, [pc, #108]	; (8001b14 <main+0x25c>)
 8001aa6:	f000 fdcd 	bl	8002644 <SSD1306_Puts>
				  SSD1306_UpdateScreen();
 8001aaa:	f000 fc91 	bl	80023d0 <SSD1306_UpdateScreen>
				  HAL_Delay(500);
 8001aae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ab2:	f001 fbb5 	bl	8003220 <HAL_Delay>
 8001ab6:	e054      	b.n	8001b62 <main+0x2aa>
 8001ab8:	200002c0 	.word	0x200002c0
 8001abc:	20000308 	.word	0x20000308
 8001ac0:	2000023c 	.word	0x2000023c
 8001ac4:	20000004 	.word	0x20000004
 8001ac8:	0800a648 	.word	0x0800a648
 8001acc:	0800a658 	.word	0x0800a658
 8001ad0:	2000000c 	.word	0x2000000c
 8001ad4:	0800a66c 	.word	0x0800a66c
 8001ad8:	40012c00 	.word	0x40012c00
 8001adc:	20000688 	.word	0x20000688
 8001ae0:	0800a67c 	.word	0x0800a67c
 8001ae4:	20000014 	.word	0x20000014
 8001ae8:	20000700 	.word	0x20000700
 8001aec:	0800a680 	.word	0x0800a680
 8001af0:	20000764 	.word	0x20000764
 8001af4:	200007a8 	.word	0x200007a8
 8001af8:	0800a684 	.word	0x0800a684
 8001afc:	2000069c 	.word	0x2000069c
 8001b00:	20000790 	.word	0x20000790
 8001b04:	200007ac 	.word	0x200007ac
 8001b08:	40011000 	.word	0x40011000
 8001b0c:	0800a688 	.word	0x0800a688
 8001b10:	0800a68c 	.word	0x0800a68c
 8001b14:	2000068c 	.word	0x2000068c
 8001b18:	0800a6a0 	.word	0x0800a6a0

			  }

			  else if ((flagGGA == 1) | (flagRMC == 1))
 8001b1c:	4b5e      	ldr	r3, [pc, #376]	; (8001c98 <main+0x3e0>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	bf0c      	ite	eq
 8001b24:	2301      	moveq	r3, #1
 8001b26:	2300      	movne	r3, #0
 8001b28:	b2da      	uxtb	r2, r3
 8001b2a:	4b5c      	ldr	r3, [pc, #368]	; (8001c9c <main+0x3e4>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	bf0c      	ite	eq
 8001b32:	2301      	moveq	r3, #1
 8001b34:	2300      	movne	r3, #0
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d010      	beq.n	8001b62 <main+0x2aa>
				  LCD_Position(1,0);
				  LCD_PrintString("satelite...     ");
				   */

				  //OLED
				  SSD1306_Clear();
 8001b40:	f000 fda5 	bl	800268e <SSD1306_Clear>
				  SSD1306_GotoXY (0,0);
 8001b44:	2100      	movs	r1, #0
 8001b46:	2000      	movs	r0, #0
 8001b48:	f000 fce6 	bl	8002518 <SSD1306_GotoXY>
				  SSD1306_Puts ("NO SATELITES!!!", &Font_11x18, 1);
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	4954      	ldr	r1, [pc, #336]	; (8001ca0 <main+0x3e8>)
 8001b50:	4854      	ldr	r0, [pc, #336]	; (8001ca4 <main+0x3ec>)
 8001b52:	f000 fd77 	bl	8002644 <SSD1306_Puts>
				  SSD1306_UpdateScreen();
 8001b56:	f000 fc3b 	bl	80023d0 <SSD1306_UpdateScreen>
				  HAL_Delay(500);
 8001b5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b5e:	f001 fb5f 	bl	8003220 <HAL_Delay>
			  }

			  if (VCCTimeout <= 0)
 8001b62:	4b51      	ldr	r3, [pc, #324]	; (8001ca8 <main+0x3f0>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	dc1b      	bgt.n	8001ba2 <main+0x2ea>
			  {
				  VCCTimeout = 5000;  // Reset the timeout
 8001b6a:	4b4f      	ldr	r3, [pc, #316]	; (8001ca8 <main+0x3f0>)
 8001b6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b70:	601a      	str	r2, [r3, #0]

				  //reset flags
				  flagGGA =flagRMC =0;
 8001b72:	4b4a      	ldr	r3, [pc, #296]	; (8001c9c <main+0x3e4>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	4b48      	ldr	r3, [pc, #288]	; (8001c9c <main+0x3e4>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a46      	ldr	r2, [pc, #280]	; (8001c98 <main+0x3e0>)
 8001b7e:	6013      	str	r3, [r2, #0]
				  LCD_Position(1,0);
				  LCD_PrintString("Checar conexion ");
				  */

				  //OLED
				  SSD1306_Clear();
 8001b80:	f000 fd85 	bl	800268e <SSD1306_Clear>
				  SSD1306_GotoXY (0,0);
 8001b84:	2100      	movs	r1, #0
 8001b86:	2000      	movs	r0, #0
 8001b88:	f000 fcc6 	bl	8002518 <SSD1306_GotoXY>
				  SSD1306_Puts ("Checar conexion", &Font_11x18, 1);
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	4944      	ldr	r1, [pc, #272]	; (8001ca0 <main+0x3e8>)
 8001b90:	4846      	ldr	r0, [pc, #280]	; (8001cac <main+0x3f4>)
 8001b92:	f000 fd57 	bl	8002644 <SSD1306_Puts>
				  SSD1306_UpdateScreen();
 8001b96:	f000 fc1b 	bl	80023d0 <SSD1306_UpdateScreen>
				  HAL_Delay(500);
 8001b9a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b9e:	f001 fb3f 	bl	8003220 <HAL_Delay>
			  }

	  }
	  if (std == 1)
 8001ba2:	4b43      	ldr	r3, [pc, #268]	; (8001cb0 <main+0x3f8>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d127      	bne.n	8001bfa <main+0x342>
	  {
		  //Cantidad de luz
		  sensores.light = HAL_ADC_GetValue(&hadc1);
 8001baa:	4842      	ldr	r0, [pc, #264]	; (8001cb4 <main+0x3fc>)
 8001bac:	f001 fce2 	bl	8003574 <HAL_ADC_GetValue>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	4b40      	ldr	r3, [pc, #256]	; (8001cb8 <main+0x400>)
 8001bb6:	709a      	strb	r2, [r3, #2]
		  LCD_Position(1,0);
		  LCD_PrintString(msg);
		  */

		  //OLED
		  SSD1306_Clear();
 8001bb8:	f000 fd69 	bl	800268e <SSD1306_Clear>
		  SSD1306_GotoXY (0,0);
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f000 fcaa 	bl	8002518 <SSD1306_GotoXY>
		  SSD1306_Puts ("luminicidad:", &Font_11x18, 1);
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	4936      	ldr	r1, [pc, #216]	; (8001ca0 <main+0x3e8>)
 8001bc8:	483c      	ldr	r0, [pc, #240]	; (8001cbc <main+0x404>)
 8001bca:	f000 fd3b 	bl	8002644 <SSD1306_Puts>
		  sprintf(msg,"%d           ",sensores.light);
 8001bce:	4b3a      	ldr	r3, [pc, #232]	; (8001cb8 <main+0x400>)
 8001bd0:	789b      	ldrb	r3, [r3, #2]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	493a      	ldr	r1, [pc, #232]	; (8001cc0 <main+0x408>)
 8001bd6:	483b      	ldr	r0, [pc, #236]	; (8001cc4 <main+0x40c>)
 8001bd8:	f005 fcd2 	bl	8007580 <siprintf>
		  SSD1306_GotoXY (0,20);
 8001bdc:	2114      	movs	r1, #20
 8001bde:	2000      	movs	r0, #0
 8001be0:	f000 fc9a 	bl	8002518 <SSD1306_GotoXY>
		  SSD1306_Puts (msg, &Font_7x10, 1);
 8001be4:	2201      	movs	r2, #1
 8001be6:	4938      	ldr	r1, [pc, #224]	; (8001cc8 <main+0x410>)
 8001be8:	4836      	ldr	r0, [pc, #216]	; (8001cc4 <main+0x40c>)
 8001bea:	f000 fd2b 	bl	8002644 <SSD1306_Puts>
		  SSD1306_UpdateScreen();
 8001bee:	f000 fbef 	bl	80023d0 <SSD1306_UpdateScreen>
		  HAL_Delay(500);
 8001bf2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001bf6:	f001 fb13 	bl	8003220 <HAL_Delay>

	  }
	  if (std == 2)
 8001bfa:	4b2d      	ldr	r3, [pc, #180]	; (8001cb0 <main+0x3f8>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	f47f aeb2 	bne.w	8001968 <main+0xb0>
	  {
		  //Nivel de humedad

		  DHT22_init();
 8001c04:	f7fe ffe8 	bl	8000bd8 <DHT22_init>
		  DHT22_Check_Response();
 8001c08:	f7ff f806 	bl	8000c18 <DHT22_Check_Response>
		  sensores.humedad[0] = DHT22_Read(); //BYTE 0
 8001c0c:	f7ff f836 	bl	8000c7c <DHT22_Read>
 8001c10:	4603      	mov	r3, r0
 8001c12:	461a      	mov	r2, r3
 8001c14:	4b28      	ldr	r3, [pc, #160]	; (8001cb8 <main+0x400>)
 8001c16:	701a      	strb	r2, [r3, #0]
		  sensores.humedad[1] = DHT22_Read (); //BYTE 1
 8001c18:	f7ff f830 	bl	8000c7c <DHT22_Read>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	461a      	mov	r2, r3
 8001c20:	4b25      	ldr	r3, [pc, #148]	; (8001cb8 <main+0x400>)
 8001c22:	705a      	strb	r2, [r3, #1]
		  HAL_Delay(2000); // Depeende del dampling permitido
 8001c24:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001c28:	f001 fafa 	bl	8003220 <HAL_Delay>
		  LCD_Position(1,0);
		  LCD_PrintString(msg);
		  */

		  //OLED
		  SSD1306_Clear();
 8001c2c:	f000 fd2f 	bl	800268e <SSD1306_Clear>
		  SSD1306_GotoXY (0,0);
 8001c30:	2100      	movs	r1, #0
 8001c32:	2000      	movs	r0, #0
 8001c34:	f000 fc70 	bl	8002518 <SSD1306_GotoXY>
		  SSD1306_Puts ("HUMEDAD:", &Font_11x18, 1);
 8001c38:	2201      	movs	r2, #1
 8001c3a:	4919      	ldr	r1, [pc, #100]	; (8001ca0 <main+0x3e8>)
 8001c3c:	4823      	ldr	r0, [pc, #140]	; (8001ccc <main+0x414>)
 8001c3e:	f000 fd01 	bl	8002644 <SSD1306_Puts>
		  sprintf(msg,"%0.2f",(float)(((sensores.humedad[0]<<8)|sensores.humedad[1])/10.0));
 8001c42:	4b1d      	ldr	r3, [pc, #116]	; (8001cb8 <main+0x400>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	021b      	lsls	r3, r3, #8
 8001c48:	4a1b      	ldr	r2, [pc, #108]	; (8001cb8 <main+0x400>)
 8001c4a:	7852      	ldrb	r2, [r2, #1]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7fe fbd8 	bl	8000404 <__aeabi_i2d>
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <main+0x418>)
 8001c5a:	f7fe fd67 	bl	800072c <__aeabi_ddiv>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	4610      	mov	r0, r2
 8001c64:	4619      	mov	r1, r3
 8001c66:	f7fe ff0f 	bl	8000a88 <__aeabi_d2f>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7fe fbdb 	bl	8000428 <__aeabi_f2d>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4917      	ldr	r1, [pc, #92]	; (8001cd4 <main+0x41c>)
 8001c78:	4812      	ldr	r0, [pc, #72]	; (8001cc4 <main+0x40c>)
 8001c7a:	f005 fc81 	bl	8007580 <siprintf>
		  SSD1306_GotoXY (0,20);
 8001c7e:	2114      	movs	r1, #20
 8001c80:	2000      	movs	r0, #0
 8001c82:	f000 fc49 	bl	8002518 <SSD1306_GotoXY>
		  SSD1306_Puts (msg, &Font_7x10, 1);
 8001c86:	2201      	movs	r2, #1
 8001c88:	490f      	ldr	r1, [pc, #60]	; (8001cc8 <main+0x410>)
 8001c8a:	480e      	ldr	r0, [pc, #56]	; (8001cc4 <main+0x40c>)
 8001c8c:	f000 fcda 	bl	8002644 <SSD1306_Puts>
		  SSD1306_UpdateScreen();
 8001c90:	f000 fb9e 	bl	80023d0 <SSD1306_UpdateScreen>
	  std = TIM1->CNT/4;
 8001c94:	e668      	b.n	8001968 <main+0xb0>
 8001c96:	bf00      	nop
 8001c98:	200007a8 	.word	0x200007a8
 8001c9c:	200007ac 	.word	0x200007ac
 8001ca0:	2000000c 	.word	0x2000000c
 8001ca4:	0800a6b4 	.word	0x0800a6b4
 8001ca8:	20000014 	.word	0x20000014
 8001cac:	0800a6c4 	.word	0x0800a6c4
 8001cb0:	20000688 	.word	0x20000688
 8001cb4:	2000023c 	.word	0x2000023c
 8001cb8:	20000238 	.word	0x20000238
 8001cbc:	0800a6d4 	.word	0x0800a6d4
 8001cc0:	0800a6e4 	.word	0x0800a6e4
 8001cc4:	2000068c 	.word	0x2000068c
 8001cc8:	20000004 	.word	0x20000004
 8001ccc:	0800a6f4 	.word	0x0800a6f4
 8001cd0:	40240000 	.word	0x40240000
 8001cd4:	0800a700 	.word	0x0800a700

08001cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b094      	sub	sp, #80	; 0x50
 8001cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cde:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ce2:	2228      	movs	r2, #40	; 0x28
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f005 fcad 	bl	8007646 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cec:	f107 0314 	add.w	r3, r7, #20
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cfc:	1d3b      	adds	r3, r7, #4
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
 8001d04:	609a      	str	r2, [r3, #8]
 8001d06:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d10:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001d12:	2300      	movs	r3, #0
 8001d14:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d16:	2301      	movs	r3, #1
 8001d18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d22:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001d24:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001d28:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f003 f816 	bl	8004d60 <HAL_RCC_OscConfig>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001d3a:	f000 fa0b 	bl	8002154 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d3e:	230f      	movs	r3, #15
 8001d40:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d42:	2302      	movs	r3, #2
 8001d44:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d4e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d50:	2300      	movs	r3, #0
 8001d52:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	2102      	movs	r1, #2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f003 fa82 	bl	8005264 <HAL_RCC_ClockConfig>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001d66:	f000 f9f5 	bl	8002154 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8001d6a:	2312      	movs	r3, #18
 8001d6c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001d6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d72:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8001d74:	2300      	movs	r3, #0
 8001d76:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f003 fc00 	bl	8005580 <HAL_RCCEx_PeriphCLKConfig>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001d86:	f000 f9e5 	bl	8002154 <Error_Handler>
  }
}
 8001d8a:	bf00      	nop
 8001d8c:	3750      	adds	r7, #80	; 0x50
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d9a:	1d3b      	adds	r3, r7, #4
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001da4:	4b18      	ldr	r3, [pc, #96]	; (8001e08 <MX_ADC1_Init+0x74>)
 8001da6:	4a19      	ldr	r2, [pc, #100]	; (8001e0c <MX_ADC1_Init+0x78>)
 8001da8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001daa:	4b17      	ldr	r3, [pc, #92]	; (8001e08 <MX_ADC1_Init+0x74>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001db0:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <MX_ADC1_Init+0x74>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001db6:	4b14      	ldr	r3, [pc, #80]	; (8001e08 <MX_ADC1_Init+0x74>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dbc:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <MX_ADC1_Init+0x74>)
 8001dbe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001dc2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dc4:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <MX_ADC1_Init+0x74>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001dca:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <MX_ADC1_Init+0x74>)
 8001dcc:	2201      	movs	r2, #1
 8001dce:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dd0:	480d      	ldr	r0, [pc, #52]	; (8001e08 <MX_ADC1_Init+0x74>)
 8001dd2:	f001 fa49 	bl	8003268 <HAL_ADC_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001ddc:	f000 f9ba 	bl	8002154 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001de0:	2300      	movs	r3, #0
 8001de2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001de4:	2301      	movs	r3, #1
 8001de6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	4619      	mov	r1, r3
 8001df0:	4805      	ldr	r0, [pc, #20]	; (8001e08 <MX_ADC1_Init+0x74>)
 8001df2:	f001 fbcb 	bl	800358c <HAL_ADC_ConfigChannel>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001dfc:	f000 f9aa 	bl	8002154 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e00:	bf00      	nop
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	2000023c 	.word	0x2000023c
 8001e0c:	40012400 	.word	0x40012400

08001e10 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001e14:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e16:	4a13      	ldr	r2, [pc, #76]	; (8001e64 <MX_I2C2_Init+0x54>)
 8001e18:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001e1a:	4b11      	ldr	r3, [pc, #68]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e1c:	4a12      	ldr	r2, [pc, #72]	; (8001e68 <MX_I2C2_Init+0x58>)
 8001e1e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e20:	4b0f      	ldr	r3, [pc, #60]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001e26:	4b0e      	ldr	r3, [pc, #56]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e2c:	4b0c      	ldr	r3, [pc, #48]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e32:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e34:	4b0a      	ldr	r3, [pc, #40]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001e3a:	4b09      	ldr	r3, [pc, #36]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e40:	4b07      	ldr	r3, [pc, #28]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e46:	4b06      	ldr	r3, [pc, #24]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001e4c:	4804      	ldr	r0, [pc, #16]	; (8001e60 <MX_I2C2_Init+0x50>)
 8001e4e:	f002 f8bd 	bl	8003fcc <HAL_I2C_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e58:	f000 f97c 	bl	8002154 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e5c:	bf00      	nop
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	2000026c 	.word	0x2000026c
 8001e64:	40005800 	.word	0x40005800
 8001e68:	00061a80 	.word	0x00061a80

08001e6c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08c      	sub	sp, #48	; 0x30
 8001e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e72:	f107 030c 	add.w	r3, r7, #12
 8001e76:	2224      	movs	r2, #36	; 0x24
 8001e78:	2100      	movs	r1, #0
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f005 fbe3 	bl	8007646 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e80:	1d3b      	adds	r3, r7, #4
 8001e82:	2200      	movs	r2, #0
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e88:	4b21      	ldr	r3, [pc, #132]	; (8001f10 <MX_TIM1_Init+0xa4>)
 8001e8a:	4a22      	ldr	r2, [pc, #136]	; (8001f14 <MX_TIM1_Init+0xa8>)
 8001e8c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e8e:	4b20      	ldr	r3, [pc, #128]	; (8001f10 <MX_TIM1_Init+0xa4>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e94:	4b1e      	ldr	r3, [pc, #120]	; (8001f10 <MX_TIM1_Init+0xa4>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10;
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <MX_TIM1_Init+0xa4>)
 8001e9c:	220a      	movs	r2, #10
 8001e9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	; (8001f10 <MX_TIM1_Init+0xa4>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ea6:	4b1a      	ldr	r3, [pc, #104]	; (8001f10 <MX_TIM1_Init+0xa4>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001eac:	4b18      	ldr	r3, [pc, #96]	; (8001f10 <MX_TIM1_Init+0xa4>)
 8001eae:	2280      	movs	r2, #128	; 0x80
 8001eb0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001ec2:	230a      	movs	r3, #10
 8001ec4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001ed2:	230a      	movs	r3, #10
 8001ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001ed6:	f107 030c 	add.w	r3, r7, #12
 8001eda:	4619      	mov	r1, r3
 8001edc:	480c      	ldr	r0, [pc, #48]	; (8001f10 <MX_TIM1_Init+0xa4>)
 8001ede:	f003 fc9f 	bl	8005820 <HAL_TIM_Encoder_Init>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8001ee8:	f000 f934 	bl	8002154 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eec:	2300      	movs	r3, #0
 8001eee:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ef4:	1d3b      	adds	r3, r7, #4
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4805      	ldr	r0, [pc, #20]	; (8001f10 <MX_TIM1_Init+0xa4>)
 8001efa:	f003 ffa5 	bl	8005e48 <HAL_TIMEx_MasterConfigSynchronization>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001f04:	f000 f926 	bl	8002154 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f08:	bf00      	nop
 8001f0a:	3730      	adds	r7, #48	; 0x30
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	200002c0 	.word	0x200002c0
 8001f14:	40012c00 	.word	0x40012c00

08001f18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f1e:	f107 0308 	add.w	r3, r7, #8
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	605a      	str	r2, [r3, #4]
 8001f28:	609a      	str	r2, [r3, #8]
 8001f2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f2c:	463b      	mov	r3, r7
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f34:	4b1d      	ldr	r3, [pc, #116]	; (8001fac <MX_TIM2_Init+0x94>)
 8001f36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001f3c:	4b1b      	ldr	r3, [pc, #108]	; (8001fac <MX_TIM2_Init+0x94>)
 8001f3e:	2247      	movs	r2, #71	; 0x47
 8001f40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f42:	4b1a      	ldr	r3, [pc, #104]	; (8001fac <MX_TIM2_Init+0x94>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 8001f48:	4b18      	ldr	r3, [pc, #96]	; (8001fac <MX_TIM2_Init+0x94>)
 8001f4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f50:	4b16      	ldr	r3, [pc, #88]	; (8001fac <MX_TIM2_Init+0x94>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f56:	4b15      	ldr	r3, [pc, #84]	; (8001fac <MX_TIM2_Init+0x94>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f5c:	4813      	ldr	r0, [pc, #76]	; (8001fac <MX_TIM2_Init+0x94>)
 8001f5e:	f003 fbc5 	bl	80056ec <HAL_TIM_Base_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001f68:	f000 f8f4 	bl	8002154 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f70:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f72:	f107 0308 	add.w	r3, r7, #8
 8001f76:	4619      	mov	r1, r3
 8001f78:	480c      	ldr	r0, [pc, #48]	; (8001fac <MX_TIM2_Init+0x94>)
 8001f7a:	f003 fd81 	bl	8005a80 <HAL_TIM_ConfigClockSource>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001f84:	f000 f8e6 	bl	8002154 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f90:	463b      	mov	r3, r7
 8001f92:	4619      	mov	r1, r3
 8001f94:	4805      	ldr	r0, [pc, #20]	; (8001fac <MX_TIM2_Init+0x94>)
 8001f96:	f003 ff57 	bl	8005e48 <HAL_TIMEx_MasterConfigSynchronization>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001fa0:	f000 f8d8 	bl	8002154 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001fa4:	bf00      	nop
 8001fa6:	3718      	adds	r7, #24
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	20000308 	.word	0x20000308

08001fb0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fb4:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <MX_USART1_UART_Init+0x4c>)
 8001fb6:	4a12      	ldr	r2, [pc, #72]	; (8002000 <MX_USART1_UART_Init+0x50>)
 8001fb8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001fba:	4b10      	ldr	r3, [pc, #64]	; (8001ffc <MX_USART1_UART_Init+0x4c>)
 8001fbc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fc0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fc2:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <MX_USART1_UART_Init+0x4c>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	; (8001ffc <MX_USART1_UART_Init+0x4c>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001fce:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <MX_USART1_UART_Init+0x4c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001fd4:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <MX_USART1_UART_Init+0x4c>)
 8001fd6:	220c      	movs	r2, #12
 8001fd8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fda:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <MX_USART1_UART_Init+0x4c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <MX_USART1_UART_Init+0x4c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fe6:	4805      	ldr	r0, [pc, #20]	; (8001ffc <MX_USART1_UART_Init+0x4c>)
 8001fe8:	f003 ff8c 	bl	8005f04 <HAL_UART_Init>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d001      	beq.n	8001ff6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001ff2:	f000 f8af 	bl	8002154 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000350 	.word	0x20000350
 8002000:	40013800 	.word	0x40013800

08002004 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8002008:	4b0d      	ldr	r3, [pc, #52]	; (8002040 <MX_USB_PCD_Init+0x3c>)
 800200a:	4a0e      	ldr	r2, [pc, #56]	; (8002044 <MX_USB_PCD_Init+0x40>)
 800200c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800200e:	4b0c      	ldr	r3, [pc, #48]	; (8002040 <MX_USB_PCD_Init+0x3c>)
 8002010:	2208      	movs	r2, #8
 8002012:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8002014:	4b0a      	ldr	r3, [pc, #40]	; (8002040 <MX_USB_PCD_Init+0x3c>)
 8002016:	2202      	movs	r2, #2
 8002018:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800201a:	4b09      	ldr	r3, [pc, #36]	; (8002040 <MX_USB_PCD_Init+0x3c>)
 800201c:	2200      	movs	r2, #0
 800201e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8002020:	4b07      	ldr	r3, [pc, #28]	; (8002040 <MX_USB_PCD_Init+0x3c>)
 8002022:	2200      	movs	r2, #0
 8002024:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8002026:	4b06      	ldr	r3, [pc, #24]	; (8002040 <MX_USB_PCD_Init+0x3c>)
 8002028:	2200      	movs	r2, #0
 800202a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800202c:	4804      	ldr	r0, [pc, #16]	; (8002040 <MX_USB_PCD_Init+0x3c>)
 800202e:	f002 fd97 	bl	8004b60 <HAL_PCD_Init>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 8002038:	f000 f88c 	bl	8002154 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 800203c:	bf00      	nop
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000398 	.word	0x20000398
 8002044:	40005c00 	.word	0x40005c00

08002048 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b088      	sub	sp, #32
 800204c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800204e:	f107 0310 	add.w	r3, r7, #16
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	605a      	str	r2, [r3, #4]
 8002058:	609a      	str	r2, [r3, #8]
 800205a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800205c:	4b39      	ldr	r3, [pc, #228]	; (8002144 <MX_GPIO_Init+0xfc>)
 800205e:	699b      	ldr	r3, [r3, #24]
 8002060:	4a38      	ldr	r2, [pc, #224]	; (8002144 <MX_GPIO_Init+0xfc>)
 8002062:	f043 0310 	orr.w	r3, r3, #16
 8002066:	6193      	str	r3, [r2, #24]
 8002068:	4b36      	ldr	r3, [pc, #216]	; (8002144 <MX_GPIO_Init+0xfc>)
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	f003 0310 	and.w	r3, r3, #16
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002074:	4b33      	ldr	r3, [pc, #204]	; (8002144 <MX_GPIO_Init+0xfc>)
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	4a32      	ldr	r2, [pc, #200]	; (8002144 <MX_GPIO_Init+0xfc>)
 800207a:	f043 0320 	orr.w	r3, r3, #32
 800207e:	6193      	str	r3, [r2, #24]
 8002080:	4b30      	ldr	r3, [pc, #192]	; (8002144 <MX_GPIO_Init+0xfc>)
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	f003 0320 	and.w	r3, r3, #32
 8002088:	60bb      	str	r3, [r7, #8]
 800208a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800208c:	4b2d      	ldr	r3, [pc, #180]	; (8002144 <MX_GPIO_Init+0xfc>)
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	4a2c      	ldr	r2, [pc, #176]	; (8002144 <MX_GPIO_Init+0xfc>)
 8002092:	f043 0304 	orr.w	r3, r3, #4
 8002096:	6193      	str	r3, [r2, #24]
 8002098:	4b2a      	ldr	r3, [pc, #168]	; (8002144 <MX_GPIO_Init+0xfc>)
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	f003 0304 	and.w	r3, r3, #4
 80020a0:	607b      	str	r3, [r7, #4]
 80020a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020a4:	4b27      	ldr	r3, [pc, #156]	; (8002144 <MX_GPIO_Init+0xfc>)
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	4a26      	ldr	r2, [pc, #152]	; (8002144 <MX_GPIO_Init+0xfc>)
 80020aa:	f043 0308 	orr.w	r3, r3, #8
 80020ae:	6193      	str	r3, [r2, #24]
 80020b0:	4b24      	ldr	r3, [pc, #144]	; (8002144 <MX_GPIO_Init+0xfc>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	f003 0308 	and.w	r3, r3, #8
 80020b8:	603b      	str	r3, [r7, #0]
 80020ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 80020bc:	2200      	movs	r2, #0
 80020be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020c2:	4821      	ldr	r0, [pc, #132]	; (8002148 <MX_GPIO_Init+0x100>)
 80020c4:	f001 ff51 	bl	8003f6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_DATA_GPIO_Port, DHT11_DATA_Pin, GPIO_PIN_SET);
 80020c8:	2201      	movs	r2, #1
 80020ca:	2102      	movs	r1, #2
 80020cc:	481f      	ldr	r0, [pc, #124]	; (800214c <MX_GPIO_Init+0x104>)
 80020ce:	f001 ff4c 	bl	8003f6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80020d2:	2200      	movs	r2, #0
 80020d4:	21f8      	movs	r1, #248	; 0xf8
 80020d6:	481d      	ldr	r0, [pc, #116]	; (800214c <MX_GPIO_Init+0x104>)
 80020d8:	f001 ff47 	bl	8003f6a <HAL_GPIO_WritePin>
                          |RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 80020dc:	2200      	movs	r2, #0
 80020de:	2101      	movs	r1, #1
 80020e0:	481b      	ldr	r0, [pc, #108]	; (8002150 <MX_GPIO_Init+0x108>)
 80020e2:	f001 ff42 	bl	8003f6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 80020e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ec:	2301      	movs	r3, #1
 80020ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f4:	2302      	movs	r3, #2
 80020f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80020f8:	f107 0310 	add.w	r3, r7, #16
 80020fc:	4619      	mov	r1, r3
 80020fe:	4812      	ldr	r0, [pc, #72]	; (8002148 <MX_GPIO_Init+0x100>)
 8002100:	f001 fd98 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT11_DATA_Pin D4_Pin D5_Pin D6_Pin
                           D7_Pin RS_Pin */
  GPIO_InitStruct.Pin = DHT11_DATA_Pin|D4_Pin|D5_Pin|D6_Pin
 8002104:	23fa      	movs	r3, #250	; 0xfa
 8002106:	613b      	str	r3, [r7, #16]
                          |D7_Pin|RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002108:	2301      	movs	r3, #1
 800210a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002110:	2302      	movs	r3, #2
 8002112:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002114:	f107 0310 	add.w	r3, r7, #16
 8002118:	4619      	mov	r1, r3
 800211a:	480c      	ldr	r0, [pc, #48]	; (800214c <MX_GPIO_Init+0x104>)
 800211c:	f001 fd8a 	bl	8003c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_Pin */
  GPIO_InitStruct.Pin = EN_Pin;
 8002120:	2301      	movs	r3, #1
 8002122:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002124:	2301      	movs	r3, #1
 8002126:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2302      	movs	r3, #2
 800212e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(EN_GPIO_Port, &GPIO_InitStruct);
 8002130:	f107 0310 	add.w	r3, r7, #16
 8002134:	4619      	mov	r1, r3
 8002136:	4806      	ldr	r0, [pc, #24]	; (8002150 <MX_GPIO_Init+0x108>)
 8002138:	f001 fd7c 	bl	8003c34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800213c:	bf00      	nop
 800213e:	3720      	adds	r7, #32
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40021000 	.word	0x40021000
 8002148:	40011000 	.word	0x40011000
 800214c:	40010800 	.word	0x40010800
 8002150:	40010c00 	.word	0x40010c00

08002154 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002158:	b672      	cpsid	i
}
 800215a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800215c:	e7fe      	b.n	800215c <Error_Handler+0x8>

0800215e <SSD1306_ScrollRight>:
#define SSD1306_NORMALDISPLAY       0xA6
#define SSD1306_INVERTDISPLAY       0xA7


void SSD1306_ScrollRight(uint8_t start_row, uint8_t end_row)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b082      	sub	sp, #8
 8002162:	af00      	add	r7, sp, #0
 8002164:	4603      	mov	r3, r0
 8002166:	460a      	mov	r2, r1
 8002168:	71fb      	strb	r3, [r7, #7]
 800216a:	4613      	mov	r3, r2
 800216c:	71bb      	strb	r3, [r7, #6]
  SSD1306_WRITECOMMAND (SSD1306_RIGHT_HORIZONTAL_SCROLL);  // send 0x26
 800216e:	2226      	movs	r2, #38	; 0x26
 8002170:	2100      	movs	r1, #0
 8002172:	2078      	movs	r0, #120	; 0x78
 8002174:	f000 fb0e 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (0x00);  // send dummy
 8002178:	2200      	movs	r2, #0
 800217a:	2100      	movs	r1, #0
 800217c:	2078      	movs	r0, #120	; 0x78
 800217e:	f000 fb09 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(start_row);  // start page address
 8002182:	79fb      	ldrb	r3, [r7, #7]
 8002184:	461a      	mov	r2, r3
 8002186:	2100      	movs	r1, #0
 8002188:	2078      	movs	r0, #120	; 0x78
 800218a:	f000 fb03 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);  // time interval 5 frames
 800218e:	2200      	movs	r2, #0
 8002190:	2100      	movs	r1, #0
 8002192:	2078      	movs	r0, #120	; 0x78
 8002194:	f000 fafe 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(end_row);  // end page address
 8002198:	79bb      	ldrb	r3, [r7, #6]
 800219a:	461a      	mov	r2, r3
 800219c:	2100      	movs	r1, #0
 800219e:	2078      	movs	r0, #120	; 0x78
 80021a0:	f000 faf8 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);
 80021a4:	2200      	movs	r2, #0
 80021a6:	2100      	movs	r1, #0
 80021a8:	2078      	movs	r0, #120	; 0x78
 80021aa:	f000 faf3 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0XFF);
 80021ae:	22ff      	movs	r2, #255	; 0xff
 80021b0:	2100      	movs	r1, #0
 80021b2:	2078      	movs	r0, #120	; 0x78
 80021b4:	f000 faee 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (SSD1306_ACTIVATE_SCROLL); // start scroll
 80021b8:	222f      	movs	r2, #47	; 0x2f
 80021ba:	2100      	movs	r1, #0
 80021bc:	2078      	movs	r0, #120	; 0x78
 80021be:	f000 fae9 	bl	8002794 <ssd1306_I2C_Write>
}
 80021c2:	bf00      	nop
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <SSD1306_ScrollLeft>:


void SSD1306_ScrollLeft(uint8_t start_row, uint8_t end_row)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b082      	sub	sp, #8
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	4603      	mov	r3, r0
 80021d2:	460a      	mov	r2, r1
 80021d4:	71fb      	strb	r3, [r7, #7]
 80021d6:	4613      	mov	r3, r2
 80021d8:	71bb      	strb	r3, [r7, #6]
  SSD1306_WRITECOMMAND (SSD1306_LEFT_HORIZONTAL_SCROLL);  // send 0x26
 80021da:	2227      	movs	r2, #39	; 0x27
 80021dc:	2100      	movs	r1, #0
 80021de:	2078      	movs	r0, #120	; 0x78
 80021e0:	f000 fad8 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (0x00);  // send dummy
 80021e4:	2200      	movs	r2, #0
 80021e6:	2100      	movs	r1, #0
 80021e8:	2078      	movs	r0, #120	; 0x78
 80021ea:	f000 fad3 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(start_row);  // start page address
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	461a      	mov	r2, r3
 80021f2:	2100      	movs	r1, #0
 80021f4:	2078      	movs	r0, #120	; 0x78
 80021f6:	f000 facd 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);  // time interval 5 frames
 80021fa:	2200      	movs	r2, #0
 80021fc:	2100      	movs	r1, #0
 80021fe:	2078      	movs	r0, #120	; 0x78
 8002200:	f000 fac8 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(end_row);  // end page address
 8002204:	79bb      	ldrb	r3, [r7, #6]
 8002206:	461a      	mov	r2, r3
 8002208:	2100      	movs	r1, #0
 800220a:	2078      	movs	r0, #120	; 0x78
 800220c:	f000 fac2 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);
 8002210:	2200      	movs	r2, #0
 8002212:	2100      	movs	r1, #0
 8002214:	2078      	movs	r0, #120	; 0x78
 8002216:	f000 fabd 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0XFF);
 800221a:	22ff      	movs	r2, #255	; 0xff
 800221c:	2100      	movs	r1, #0
 800221e:	2078      	movs	r0, #120	; 0x78
 8002220:	f000 fab8 	bl	8002794 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (SSD1306_ACTIVATE_SCROLL); // start scroll
 8002224:	222f      	movs	r2, #47	; 0x2f
 8002226:	2100      	movs	r1, #0
 8002228:	2078      	movs	r0, #120	; 0x78
 800222a:	f000 fab3 	bl	8002794 <ssd1306_I2C_Write>
}
 800222e:	bf00      	nop
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <SSD1306_Stopscroll>:
  SSD1306_WRITECOMMAND (SSD1306_ACTIVATE_SCROLL);
}


void SSD1306_Stopscroll(void)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	af00      	add	r7, sp, #0
	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800223a:	222e      	movs	r2, #46	; 0x2e
 800223c:	2100      	movs	r1, #0
 800223e:	2078      	movs	r0, #120	; 0x78
 8002240:	f000 faa8 	bl	8002794 <ssd1306_I2C_Write>
}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}

08002248 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800224e:	f000 fa27 	bl	80026a0 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c2, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002252:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002256:	2201      	movs	r2, #1
 8002258:	2178      	movs	r1, #120	; 0x78
 800225a:	485b      	ldr	r0, [pc, #364]	; (80023c8 <SSD1306_Init+0x180>)
 800225c:	f002 f8f8 	bl	8004450 <HAL_I2C_IsDeviceReady>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8002266:	2300      	movs	r3, #0
 8002268:	e0a9      	b.n	80023be <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800226a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800226e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002270:	e002      	b.n	8002278 <SSD1306_Init+0x30>
		p--;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3b01      	subs	r3, #1
 8002276:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f9      	bne.n	8002272 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800227e:	22ae      	movs	r2, #174	; 0xae
 8002280:	2100      	movs	r1, #0
 8002282:	2078      	movs	r0, #120	; 0x78
 8002284:	f000 fa86 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8002288:	2220      	movs	r2, #32
 800228a:	2100      	movs	r1, #0
 800228c:	2078      	movs	r0, #120	; 0x78
 800228e:	f000 fa81 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002292:	2210      	movs	r2, #16
 8002294:	2100      	movs	r1, #0
 8002296:	2078      	movs	r0, #120	; 0x78
 8002298:	f000 fa7c 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800229c:	22b0      	movs	r2, #176	; 0xb0
 800229e:	2100      	movs	r1, #0
 80022a0:	2078      	movs	r0, #120	; 0x78
 80022a2:	f000 fa77 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80022a6:	22c8      	movs	r2, #200	; 0xc8
 80022a8:	2100      	movs	r1, #0
 80022aa:	2078      	movs	r0, #120	; 0x78
 80022ac:	f000 fa72 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80022b0:	2200      	movs	r2, #0
 80022b2:	2100      	movs	r1, #0
 80022b4:	2078      	movs	r0, #120	; 0x78
 80022b6:	f000 fa6d 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80022ba:	2210      	movs	r2, #16
 80022bc:	2100      	movs	r1, #0
 80022be:	2078      	movs	r0, #120	; 0x78
 80022c0:	f000 fa68 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80022c4:	2240      	movs	r2, #64	; 0x40
 80022c6:	2100      	movs	r1, #0
 80022c8:	2078      	movs	r0, #120	; 0x78
 80022ca:	f000 fa63 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80022ce:	2281      	movs	r2, #129	; 0x81
 80022d0:	2100      	movs	r1, #0
 80022d2:	2078      	movs	r0, #120	; 0x78
 80022d4:	f000 fa5e 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80022d8:	22ff      	movs	r2, #255	; 0xff
 80022da:	2100      	movs	r1, #0
 80022dc:	2078      	movs	r0, #120	; 0x78
 80022de:	f000 fa59 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80022e2:	22a1      	movs	r2, #161	; 0xa1
 80022e4:	2100      	movs	r1, #0
 80022e6:	2078      	movs	r0, #120	; 0x78
 80022e8:	f000 fa54 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80022ec:	22a6      	movs	r2, #166	; 0xa6
 80022ee:	2100      	movs	r1, #0
 80022f0:	2078      	movs	r0, #120	; 0x78
 80022f2:	f000 fa4f 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80022f6:	22a8      	movs	r2, #168	; 0xa8
 80022f8:	2100      	movs	r1, #0
 80022fa:	2078      	movs	r0, #120	; 0x78
 80022fc:	f000 fa4a 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002300:	223f      	movs	r2, #63	; 0x3f
 8002302:	2100      	movs	r1, #0
 8002304:	2078      	movs	r0, #120	; 0x78
 8002306:	f000 fa45 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800230a:	22a4      	movs	r2, #164	; 0xa4
 800230c:	2100      	movs	r1, #0
 800230e:	2078      	movs	r0, #120	; 0x78
 8002310:	f000 fa40 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002314:	22d3      	movs	r2, #211	; 0xd3
 8002316:	2100      	movs	r1, #0
 8002318:	2078      	movs	r0, #120	; 0x78
 800231a:	f000 fa3b 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800231e:	2200      	movs	r2, #0
 8002320:	2100      	movs	r1, #0
 8002322:	2078      	movs	r0, #120	; 0x78
 8002324:	f000 fa36 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002328:	22d5      	movs	r2, #213	; 0xd5
 800232a:	2100      	movs	r1, #0
 800232c:	2078      	movs	r0, #120	; 0x78
 800232e:	f000 fa31 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8002332:	22f0      	movs	r2, #240	; 0xf0
 8002334:	2100      	movs	r1, #0
 8002336:	2078      	movs	r0, #120	; 0x78
 8002338:	f000 fa2c 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800233c:	22d9      	movs	r2, #217	; 0xd9
 800233e:	2100      	movs	r1, #0
 8002340:	2078      	movs	r0, #120	; 0x78
 8002342:	f000 fa27 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002346:	2222      	movs	r2, #34	; 0x22
 8002348:	2100      	movs	r1, #0
 800234a:	2078      	movs	r0, #120	; 0x78
 800234c:	f000 fa22 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002350:	22da      	movs	r2, #218	; 0xda
 8002352:	2100      	movs	r1, #0
 8002354:	2078      	movs	r0, #120	; 0x78
 8002356:	f000 fa1d 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800235a:	2212      	movs	r2, #18
 800235c:	2100      	movs	r1, #0
 800235e:	2078      	movs	r0, #120	; 0x78
 8002360:	f000 fa18 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002364:	22db      	movs	r2, #219	; 0xdb
 8002366:	2100      	movs	r1, #0
 8002368:	2078      	movs	r0, #120	; 0x78
 800236a:	f000 fa13 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800236e:	2220      	movs	r2, #32
 8002370:	2100      	movs	r1, #0
 8002372:	2078      	movs	r0, #120	; 0x78
 8002374:	f000 fa0e 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002378:	228d      	movs	r2, #141	; 0x8d
 800237a:	2100      	movs	r1, #0
 800237c:	2078      	movs	r0, #120	; 0x78
 800237e:	f000 fa09 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8002382:	2214      	movs	r2, #20
 8002384:	2100      	movs	r1, #0
 8002386:	2078      	movs	r0, #120	; 0x78
 8002388:	f000 fa04 	bl	8002794 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800238c:	22af      	movs	r2, #175	; 0xaf
 800238e:	2100      	movs	r1, #0
 8002390:	2078      	movs	r0, #120	; 0x78
 8002392:	f000 f9ff 	bl	8002794 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002396:	222e      	movs	r2, #46	; 0x2e
 8002398:	2100      	movs	r1, #0
 800239a:	2078      	movs	r0, #120	; 0x78
 800239c:	f000 f9fa 	bl	8002794 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80023a0:	2000      	movs	r0, #0
 80023a2:	f000 f843 	bl	800242c <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80023a6:	f000 f813 	bl	80023d0 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80023aa:	4b08      	ldr	r3, [pc, #32]	; (80023cc <SSD1306_Init+0x184>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80023b0:	4b06      	ldr	r3, [pc, #24]	; (80023cc <SSD1306_Init+0x184>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80023b6:	4b05      	ldr	r3, [pc, #20]	; (80023cc <SSD1306_Init+0x184>)
 80023b8:	2201      	movs	r2, #1
 80023ba:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80023bc:	2301      	movs	r3, #1
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	2000026c 	.word	0x2000026c
 80023cc:	20000bb0 	.word	0x20000bb0

080023d0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80023d6:	2300      	movs	r3, #0
 80023d8:	71fb      	strb	r3, [r7, #7]
 80023da:	e01d      	b.n	8002418 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	3b50      	subs	r3, #80	; 0x50
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	461a      	mov	r2, r3
 80023e4:	2100      	movs	r1, #0
 80023e6:	2078      	movs	r0, #120	; 0x78
 80023e8:	f000 f9d4 	bl	8002794 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80023ec:	2200      	movs	r2, #0
 80023ee:	2100      	movs	r1, #0
 80023f0:	2078      	movs	r0, #120	; 0x78
 80023f2:	f000 f9cf 	bl	8002794 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80023f6:	2210      	movs	r2, #16
 80023f8:	2100      	movs	r1, #0
 80023fa:	2078      	movs	r0, #120	; 0x78
 80023fc:	f000 f9ca 	bl	8002794 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	01db      	lsls	r3, r3, #7
 8002404:	4a08      	ldr	r2, [pc, #32]	; (8002428 <SSD1306_UpdateScreen+0x58>)
 8002406:	441a      	add	r2, r3
 8002408:	2380      	movs	r3, #128	; 0x80
 800240a:	2140      	movs	r1, #64	; 0x40
 800240c:	2078      	movs	r0, #120	; 0x78
 800240e:	f000 f95b 	bl	80026c8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8002412:	79fb      	ldrb	r3, [r7, #7]
 8002414:	3301      	adds	r3, #1
 8002416:	71fb      	strb	r3, [r7, #7]
 8002418:	79fb      	ldrb	r3, [r7, #7]
 800241a:	2b07      	cmp	r3, #7
 800241c:	d9de      	bls.n	80023dc <SSD1306_UpdateScreen+0xc>
	}
}
 800241e:	bf00      	nop
 8002420:	bf00      	nop
 8002422:	3708      	adds	r7, #8
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	200007b0 	.word	0x200007b0

0800242c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d101      	bne.n	8002440 <SSD1306_Fill+0x14>
 800243c:	2300      	movs	r3, #0
 800243e:	e000      	b.n	8002442 <SSD1306_Fill+0x16>
 8002440:	23ff      	movs	r3, #255	; 0xff
 8002442:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002446:	4619      	mov	r1, r3
 8002448:	4803      	ldr	r0, [pc, #12]	; (8002458 <SSD1306_Fill+0x2c>)
 800244a:	f005 f8fc 	bl	8007646 <memset>
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	200007b0 	.word	0x200007b0

0800245c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	80fb      	strh	r3, [r7, #6]
 8002466:	460b      	mov	r3, r1
 8002468:	80bb      	strh	r3, [r7, #4]
 800246a:	4613      	mov	r3, r2
 800246c:	70fb      	strb	r3, [r7, #3]
	if (
 800246e:	88fb      	ldrh	r3, [r7, #6]
 8002470:	2b7f      	cmp	r3, #127	; 0x7f
 8002472:	d848      	bhi.n	8002506 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8002474:	88bb      	ldrh	r3, [r7, #4]
 8002476:	2b3f      	cmp	r3, #63	; 0x3f
 8002478:	d845      	bhi.n	8002506 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800247a:	4b25      	ldr	r3, [pc, #148]	; (8002510 <SSD1306_DrawPixel+0xb4>)
 800247c:	791b      	ldrb	r3, [r3, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d006      	beq.n	8002490 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8002482:	78fb      	ldrb	r3, [r7, #3]
 8002484:	2b00      	cmp	r3, #0
 8002486:	bf0c      	ite	eq
 8002488:	2301      	moveq	r3, #1
 800248a:	2300      	movne	r3, #0
 800248c:	b2db      	uxtb	r3, r3
 800248e:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8002490:	78fb      	ldrb	r3, [r7, #3]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d11a      	bne.n	80024cc <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002496:	88fa      	ldrh	r2, [r7, #6]
 8002498:	88bb      	ldrh	r3, [r7, #4]
 800249a:	08db      	lsrs	r3, r3, #3
 800249c:	b298      	uxth	r0, r3
 800249e:	4603      	mov	r3, r0
 80024a0:	01db      	lsls	r3, r3, #7
 80024a2:	4413      	add	r3, r2
 80024a4:	4a1b      	ldr	r2, [pc, #108]	; (8002514 <SSD1306_DrawPixel+0xb8>)
 80024a6:	5cd3      	ldrb	r3, [r2, r3]
 80024a8:	b25a      	sxtb	r2, r3
 80024aa:	88bb      	ldrh	r3, [r7, #4]
 80024ac:	f003 0307 	and.w	r3, r3, #7
 80024b0:	2101      	movs	r1, #1
 80024b2:	fa01 f303 	lsl.w	r3, r1, r3
 80024b6:	b25b      	sxtb	r3, r3
 80024b8:	4313      	orrs	r3, r2
 80024ba:	b259      	sxtb	r1, r3
 80024bc:	88fa      	ldrh	r2, [r7, #6]
 80024be:	4603      	mov	r3, r0
 80024c0:	01db      	lsls	r3, r3, #7
 80024c2:	4413      	add	r3, r2
 80024c4:	b2c9      	uxtb	r1, r1
 80024c6:	4a13      	ldr	r2, [pc, #76]	; (8002514 <SSD1306_DrawPixel+0xb8>)
 80024c8:	54d1      	strb	r1, [r2, r3]
 80024ca:	e01d      	b.n	8002508 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80024cc:	88fa      	ldrh	r2, [r7, #6]
 80024ce:	88bb      	ldrh	r3, [r7, #4]
 80024d0:	08db      	lsrs	r3, r3, #3
 80024d2:	b298      	uxth	r0, r3
 80024d4:	4603      	mov	r3, r0
 80024d6:	01db      	lsls	r3, r3, #7
 80024d8:	4413      	add	r3, r2
 80024da:	4a0e      	ldr	r2, [pc, #56]	; (8002514 <SSD1306_DrawPixel+0xb8>)
 80024dc:	5cd3      	ldrb	r3, [r2, r3]
 80024de:	b25a      	sxtb	r2, r3
 80024e0:	88bb      	ldrh	r3, [r7, #4]
 80024e2:	f003 0307 	and.w	r3, r3, #7
 80024e6:	2101      	movs	r1, #1
 80024e8:	fa01 f303 	lsl.w	r3, r1, r3
 80024ec:	b25b      	sxtb	r3, r3
 80024ee:	43db      	mvns	r3, r3
 80024f0:	b25b      	sxtb	r3, r3
 80024f2:	4013      	ands	r3, r2
 80024f4:	b259      	sxtb	r1, r3
 80024f6:	88fa      	ldrh	r2, [r7, #6]
 80024f8:	4603      	mov	r3, r0
 80024fa:	01db      	lsls	r3, r3, #7
 80024fc:	4413      	add	r3, r2
 80024fe:	b2c9      	uxtb	r1, r1
 8002500:	4a04      	ldr	r2, [pc, #16]	; (8002514 <SSD1306_DrawPixel+0xb8>)
 8002502:	54d1      	strb	r1, [r2, r3]
 8002504:	e000      	b.n	8002508 <SSD1306_DrawPixel+0xac>
		return;
 8002506:	bf00      	nop
	}
}
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	bc80      	pop	{r7}
 800250e:	4770      	bx	lr
 8002510:	20000bb0 	.word	0x20000bb0
 8002514:	200007b0 	.word	0x200007b0

08002518 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	460a      	mov	r2, r1
 8002522:	80fb      	strh	r3, [r7, #6]
 8002524:	4613      	mov	r3, r2
 8002526:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002528:	4a05      	ldr	r2, [pc, #20]	; (8002540 <SSD1306_GotoXY+0x28>)
 800252a:	88fb      	ldrh	r3, [r7, #6]
 800252c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800252e:	4a04      	ldr	r2, [pc, #16]	; (8002540 <SSD1306_GotoXY+0x28>)
 8002530:	88bb      	ldrh	r3, [r7, #4]
 8002532:	8053      	strh	r3, [r2, #2]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	bc80      	pop	{r7}
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000bb0 	.word	0x20000bb0

08002544 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	6039      	str	r1, [r7, #0]
 800254e:	71fb      	strb	r3, [r7, #7]
 8002550:	4613      	mov	r3, r2
 8002552:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002554:	4b3a      	ldr	r3, [pc, #232]	; (8002640 <SSD1306_Putc+0xfc>)
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	461a      	mov	r2, r3
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	4413      	add	r3, r2
	if (
 8002560:	2b7f      	cmp	r3, #127	; 0x7f
 8002562:	dc07      	bgt.n	8002574 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8002564:	4b36      	ldr	r3, [pc, #216]	; (8002640 <SSD1306_Putc+0xfc>)
 8002566:	885b      	ldrh	r3, [r3, #2]
 8002568:	461a      	mov	r2, r3
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	785b      	ldrb	r3, [r3, #1]
 800256e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002570:	2b3f      	cmp	r3, #63	; 0x3f
 8002572:	dd01      	ble.n	8002578 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8002574:	2300      	movs	r3, #0
 8002576:	e05e      	b.n	8002636 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	e04b      	b.n	8002616 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	3b20      	subs	r3, #32
 8002586:	6839      	ldr	r1, [r7, #0]
 8002588:	7849      	ldrb	r1, [r1, #1]
 800258a:	fb01 f303 	mul.w	r3, r1, r3
 800258e:	4619      	mov	r1, r3
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	440b      	add	r3, r1
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	4413      	add	r3, r2
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800259c:	2300      	movs	r3, #0
 800259e:	613b      	str	r3, [r7, #16]
 80025a0:	e030      	b.n	8002604 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	fa02 f303 	lsl.w	r3, r2, r3
 80025aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d010      	beq.n	80025d4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80025b2:	4b23      	ldr	r3, [pc, #140]	; (8002640 <SSD1306_Putc+0xfc>)
 80025b4:	881a      	ldrh	r2, [r3, #0]
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	4413      	add	r3, r2
 80025bc:	b298      	uxth	r0, r3
 80025be:	4b20      	ldr	r3, [pc, #128]	; (8002640 <SSD1306_Putc+0xfc>)
 80025c0:	885a      	ldrh	r2, [r3, #2]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	4413      	add	r3, r2
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	79ba      	ldrb	r2, [r7, #6]
 80025cc:	4619      	mov	r1, r3
 80025ce:	f7ff ff45 	bl	800245c <SSD1306_DrawPixel>
 80025d2:	e014      	b.n	80025fe <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80025d4:	4b1a      	ldr	r3, [pc, #104]	; (8002640 <SSD1306_Putc+0xfc>)
 80025d6:	881a      	ldrh	r2, [r3, #0]
 80025d8:	693b      	ldr	r3, [r7, #16]
 80025da:	b29b      	uxth	r3, r3
 80025dc:	4413      	add	r3, r2
 80025de:	b298      	uxth	r0, r3
 80025e0:	4b17      	ldr	r3, [pc, #92]	; (8002640 <SSD1306_Putc+0xfc>)
 80025e2:	885a      	ldrh	r2, [r3, #2]
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	4413      	add	r3, r2
 80025ea:	b299      	uxth	r1, r3
 80025ec:	79bb      	ldrb	r3, [r7, #6]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	bf0c      	ite	eq
 80025f2:	2301      	moveq	r3, #1
 80025f4:	2300      	movne	r3, #0
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	461a      	mov	r2, r3
 80025fa:	f7ff ff2f 	bl	800245c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	3301      	adds	r3, #1
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	461a      	mov	r2, r3
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	4293      	cmp	r3, r2
 800260e:	d3c8      	bcc.n	80025a2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	3301      	adds	r3, #1
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	785b      	ldrb	r3, [r3, #1]
 800261a:	461a      	mov	r2, r3
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	4293      	cmp	r3, r2
 8002620:	d3ad      	bcc.n	800257e <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8002622:	4b07      	ldr	r3, [pc, #28]	; (8002640 <SSD1306_Putc+0xfc>)
 8002624:	881a      	ldrh	r2, [r3, #0]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	b29b      	uxth	r3, r3
 800262c:	4413      	add	r3, r2
 800262e:	b29a      	uxth	r2, r3
 8002630:	4b03      	ldr	r3, [pc, #12]	; (8002640 <SSD1306_Putc+0xfc>)
 8002632:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8002634:	79fb      	ldrb	r3, [r7, #7]
}
 8002636:	4618      	mov	r0, r3
 8002638:	3718      	adds	r7, #24
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000bb0 	.word	0x20000bb0

08002644 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	60f8      	str	r0, [r7, #12]
 800264c:	60b9      	str	r1, [r7, #8]
 800264e:	4613      	mov	r3, r2
 8002650:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8002652:	e012      	b.n	800267a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	79fa      	ldrb	r2, [r7, #7]
 800265a:	68b9      	ldr	r1, [r7, #8]
 800265c:	4618      	mov	r0, r3
 800265e:	f7ff ff71 	bl	8002544 <SSD1306_Putc>
 8002662:	4603      	mov	r3, r0
 8002664:	461a      	mov	r2, r3
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	429a      	cmp	r2, r3
 800266c:	d002      	beq.n	8002674 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	e008      	b.n	8002686 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	3301      	adds	r3, #1
 8002678:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1e8      	bne.n	8002654 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	781b      	ldrb	r3, [r3, #0]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8002692:	2000      	movs	r0, #0
 8002694:	f7ff feca 	bl	800242c <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8002698:	f7ff fe9a 	bl	80023d0 <SSD1306_UpdateScreen>
}
 800269c:	bf00      	nop
 800269e:	bd80      	pop	{r7, pc}

080026a0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80026a6:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <ssd1306_I2C_Init+0x24>)
 80026a8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80026aa:	e002      	b.n	80026b2 <ssd1306_I2C_Init+0x12>
		p--;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3b01      	subs	r3, #1
 80026b0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1f9      	bne.n	80026ac <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80026b8:	bf00      	nop
 80026ba:	bf00      	nop
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr
 80026c4:	0003d090 	.word	0x0003d090

080026c8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80026c8:	b590      	push	{r4, r7, lr}
 80026ca:	b0c7      	sub	sp, #284	; 0x11c
 80026cc:	af02      	add	r7, sp, #8
 80026ce:	4604      	mov	r4, r0
 80026d0:	4608      	mov	r0, r1
 80026d2:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80026d6:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80026da:	600a      	str	r2, [r1, #0]
 80026dc:	4619      	mov	r1, r3
 80026de:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80026e2:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80026e6:	4622      	mov	r2, r4
 80026e8:	701a      	strb	r2, [r3, #0]
 80026ea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80026ee:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80026f2:	4602      	mov	r2, r0
 80026f4:	701a      	strb	r2, [r3, #0]
 80026f6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80026fa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80026fe:	460a      	mov	r2, r1
 8002700:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8002702:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002706:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800270a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800270e:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 8002712:	7812      	ldrb	r2, [r2, #0]
 8002714:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002716:	2300      	movs	r3, #0
 8002718:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800271c:	e015      	b.n	800274a <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800271e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002722:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002726:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800272a:	6812      	ldr	r2, [r2, #0]
 800272c:	441a      	add	r2, r3
 800272e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002732:	3301      	adds	r3, #1
 8002734:	7811      	ldrb	r1, [r2, #0]
 8002736:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800273a:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800273e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8002740:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002744:	3301      	adds	r3, #1
 8002746:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800274a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800274e:	b29b      	uxth	r3, r3
 8002750:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002754:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002758:	8812      	ldrh	r2, [r2, #0]
 800275a:	429a      	cmp	r2, r3
 800275c:	d8df      	bhi.n	800271e <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c2, address, dt, count+1, 10);
 800275e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002762:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	b299      	uxth	r1, r3
 800276a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800276e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	3301      	adds	r3, #1
 8002776:	b29b      	uxth	r3, r3
 8002778:	f107 020c 	add.w	r2, r7, #12
 800277c:	200a      	movs	r0, #10
 800277e:	9000      	str	r0, [sp, #0]
 8002780:	4803      	ldr	r0, [pc, #12]	; (8002790 <ssd1306_I2C_WriteMulti+0xc8>)
 8002782:	f001 fd67 	bl	8004254 <HAL_I2C_Master_Transmit>
}
 8002786:	bf00      	nop
 8002788:	f507 778a 	add.w	r7, r7, #276	; 0x114
 800278c:	46bd      	mov	sp, r7
 800278e:	bd90      	pop	{r4, r7, pc}
 8002790:	2000026c 	.word	0x2000026c

08002794 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af02      	add	r7, sp, #8
 800279a:	4603      	mov	r3, r0
 800279c:	71fb      	strb	r3, [r7, #7]
 800279e:	460b      	mov	r3, r1
 80027a0:	71bb      	strb	r3, [r7, #6]
 80027a2:	4613      	mov	r3, r2
 80027a4:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80027a6:	79bb      	ldrb	r3, [r7, #6]
 80027a8:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80027aa:	797b      	ldrb	r3, [r7, #5]
 80027ac:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	b299      	uxth	r1, r3
 80027b2:	f107 020c 	add.w	r2, r7, #12
 80027b6:	230a      	movs	r3, #10
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	2302      	movs	r3, #2
 80027bc:	4803      	ldr	r0, [pc, #12]	; (80027cc <ssd1306_I2C_Write+0x38>)
 80027be:	f001 fd49 	bl	8004254 <HAL_I2C_Master_Transmit>
}
 80027c2:	bf00      	nop
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	2000026c 	.word	0x2000026c

080027d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80027d6:	4b15      	ldr	r3, [pc, #84]	; (800282c <HAL_MspInit+0x5c>)
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	4a14      	ldr	r2, [pc, #80]	; (800282c <HAL_MspInit+0x5c>)
 80027dc:	f043 0301 	orr.w	r3, r3, #1
 80027e0:	6193      	str	r3, [r2, #24]
 80027e2:	4b12      	ldr	r3, [pc, #72]	; (800282c <HAL_MspInit+0x5c>)
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	60bb      	str	r3, [r7, #8]
 80027ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ee:	4b0f      	ldr	r3, [pc, #60]	; (800282c <HAL_MspInit+0x5c>)
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	4a0e      	ldr	r2, [pc, #56]	; (800282c <HAL_MspInit+0x5c>)
 80027f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027f8:	61d3      	str	r3, [r2, #28]
 80027fa:	4b0c      	ldr	r3, [pc, #48]	; (800282c <HAL_MspInit+0x5c>)
 80027fc:	69db      	ldr	r3, [r3, #28]
 80027fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002802:	607b      	str	r3, [r7, #4]
 8002804:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <HAL_MspInit+0x60>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	4a04      	ldr	r2, [pc, #16]	; (8002830 <HAL_MspInit+0x60>)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002822:	bf00      	nop
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	40021000 	.word	0x40021000
 8002830:	40010000 	.word	0x40010000

08002834 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b088      	sub	sp, #32
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800283c:	f107 0310 	add.w	r3, r7, #16
 8002840:	2200      	movs	r2, #0
 8002842:	601a      	str	r2, [r3, #0]
 8002844:	605a      	str	r2, [r3, #4]
 8002846:	609a      	str	r2, [r3, #8]
 8002848:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a14      	ldr	r2, [pc, #80]	; (80028a0 <HAL_ADC_MspInit+0x6c>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d121      	bne.n	8002898 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002854:	4b13      	ldr	r3, [pc, #76]	; (80028a4 <HAL_ADC_MspInit+0x70>)
 8002856:	699b      	ldr	r3, [r3, #24]
 8002858:	4a12      	ldr	r2, [pc, #72]	; (80028a4 <HAL_ADC_MspInit+0x70>)
 800285a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800285e:	6193      	str	r3, [r2, #24]
 8002860:	4b10      	ldr	r3, [pc, #64]	; (80028a4 <HAL_ADC_MspInit+0x70>)
 8002862:	699b      	ldr	r3, [r3, #24]
 8002864:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800286c:	4b0d      	ldr	r3, [pc, #52]	; (80028a4 <HAL_ADC_MspInit+0x70>)
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	4a0c      	ldr	r2, [pc, #48]	; (80028a4 <HAL_ADC_MspInit+0x70>)
 8002872:	f043 0304 	orr.w	r3, r3, #4
 8002876:	6193      	str	r3, [r2, #24]
 8002878:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <HAL_ADC_MspInit+0x70>)
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	f003 0304 	and.w	r3, r3, #4
 8002880:	60bb      	str	r3, [r7, #8]
 8002882:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002884:	2301      	movs	r3, #1
 8002886:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002888:	2303      	movs	r3, #3
 800288a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800288c:	f107 0310 	add.w	r3, r7, #16
 8002890:	4619      	mov	r1, r3
 8002892:	4805      	ldr	r0, [pc, #20]	; (80028a8 <HAL_ADC_MspInit+0x74>)
 8002894:	f001 f9ce 	bl	8003c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002898:	bf00      	nop
 800289a:	3720      	adds	r7, #32
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40012400 	.word	0x40012400
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40010800 	.word	0x40010800

080028ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b088      	sub	sp, #32
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b4:	f107 0310 	add.w	r3, r7, #16
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a16      	ldr	r2, [pc, #88]	; (8002920 <HAL_I2C_MspInit+0x74>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d124      	bne.n	8002916 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028cc:	4b15      	ldr	r3, [pc, #84]	; (8002924 <HAL_I2C_MspInit+0x78>)
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	4a14      	ldr	r2, [pc, #80]	; (8002924 <HAL_I2C_MspInit+0x78>)
 80028d2:	f043 0308 	orr.w	r3, r3, #8
 80028d6:	6193      	str	r3, [r2, #24]
 80028d8:	4b12      	ldr	r3, [pc, #72]	; (8002924 <HAL_I2C_MspInit+0x78>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	f003 0308 	and.w	r3, r3, #8
 80028e0:	60fb      	str	r3, [r7, #12]
 80028e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80028e4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028ea:	2312      	movs	r3, #18
 80028ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028f2:	f107 0310 	add.w	r3, r7, #16
 80028f6:	4619      	mov	r1, r3
 80028f8:	480b      	ldr	r0, [pc, #44]	; (8002928 <HAL_I2C_MspInit+0x7c>)
 80028fa:	f001 f99b 	bl	8003c34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80028fe:	4b09      	ldr	r3, [pc, #36]	; (8002924 <HAL_I2C_MspInit+0x78>)
 8002900:	69db      	ldr	r3, [r3, #28]
 8002902:	4a08      	ldr	r2, [pc, #32]	; (8002924 <HAL_I2C_MspInit+0x78>)
 8002904:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002908:	61d3      	str	r3, [r2, #28]
 800290a:	4b06      	ldr	r3, [pc, #24]	; (8002924 <HAL_I2C_MspInit+0x78>)
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002912:	60bb      	str	r3, [r7, #8]
 8002914:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002916:	bf00      	nop
 8002918:	3720      	adds	r7, #32
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	40005800 	.word	0x40005800
 8002924:	40021000 	.word	0x40021000
 8002928:	40010c00 	.word	0x40010c00

0800292c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b088      	sub	sp, #32
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002934:	f107 0310 	add.w	r3, r7, #16
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	605a      	str	r2, [r3, #4]
 800293e:	609a      	str	r2, [r3, #8]
 8002940:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM1)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a16      	ldr	r2, [pc, #88]	; (80029a0 <HAL_TIM_Encoder_MspInit+0x74>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d124      	bne.n	8002996 <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800294c:	4b15      	ldr	r3, [pc, #84]	; (80029a4 <HAL_TIM_Encoder_MspInit+0x78>)
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	4a14      	ldr	r2, [pc, #80]	; (80029a4 <HAL_TIM_Encoder_MspInit+0x78>)
 8002952:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002956:	6193      	str	r3, [r2, #24]
 8002958:	4b12      	ldr	r3, [pc, #72]	; (80029a4 <HAL_TIM_Encoder_MspInit+0x78>)
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002960:	60fb      	str	r3, [r7, #12]
 8002962:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002964:	4b0f      	ldr	r3, [pc, #60]	; (80029a4 <HAL_TIM_Encoder_MspInit+0x78>)
 8002966:	699b      	ldr	r3, [r3, #24]
 8002968:	4a0e      	ldr	r2, [pc, #56]	; (80029a4 <HAL_TIM_Encoder_MspInit+0x78>)
 800296a:	f043 0304 	orr.w	r3, r3, #4
 800296e:	6193      	str	r3, [r2, #24]
 8002970:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <HAL_TIM_Encoder_MspInit+0x78>)
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	60bb      	str	r3, [r7, #8]
 800297a:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800297c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002980:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002986:	2300      	movs	r3, #0
 8002988:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800298a:	f107 0310 	add.w	r3, r7, #16
 800298e:	4619      	mov	r1, r3
 8002990:	4805      	ldr	r0, [pc, #20]	; (80029a8 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002992:	f001 f94f 	bl	8003c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002996:	bf00      	nop
 8002998:	3720      	adds	r7, #32
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40012c00 	.word	0x40012c00
 80029a4:	40021000 	.word	0x40021000
 80029a8:	40010800 	.word	0x40010800

080029ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029bc:	d10b      	bne.n	80029d6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80029be:	4b08      	ldr	r3, [pc, #32]	; (80029e0 <HAL_TIM_Base_MspInit+0x34>)
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	4a07      	ldr	r2, [pc, #28]	; (80029e0 <HAL_TIM_Base_MspInit+0x34>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	61d3      	str	r3, [r2, #28]
 80029ca:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <HAL_TIM_Base_MspInit+0x34>)
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80029d6:	bf00      	nop
 80029d8:	3714      	adds	r7, #20
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr
 80029e0:	40021000 	.word	0x40021000

080029e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08a      	sub	sp, #40	; 0x28
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ec:	f107 0314 	add.w	r3, r7, #20
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	609a      	str	r2, [r3, #8]
 80029f8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a26      	ldr	r2, [pc, #152]	; (8002a98 <HAL_UART_MspInit+0xb4>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d145      	bne.n	8002a90 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a04:	4b25      	ldr	r3, [pc, #148]	; (8002a9c <HAL_UART_MspInit+0xb8>)
 8002a06:	699b      	ldr	r3, [r3, #24]
 8002a08:	4a24      	ldr	r2, [pc, #144]	; (8002a9c <HAL_UART_MspInit+0xb8>)
 8002a0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a0e:	6193      	str	r3, [r2, #24]
 8002a10:	4b22      	ldr	r3, [pc, #136]	; (8002a9c <HAL_UART_MspInit+0xb8>)
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a18:	613b      	str	r3, [r7, #16]
 8002a1a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a1c:	4b1f      	ldr	r3, [pc, #124]	; (8002a9c <HAL_UART_MspInit+0xb8>)
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	4a1e      	ldr	r2, [pc, #120]	; (8002a9c <HAL_UART_MspInit+0xb8>)
 8002a22:	f043 0308 	orr.w	r3, r3, #8
 8002a26:	6193      	str	r3, [r2, #24]
 8002a28:	4b1c      	ldr	r3, [pc, #112]	; (8002a9c <HAL_UART_MspInit+0xb8>)
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f003 0308 	and.w	r3, r3, #8
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002a34:	2340      	movs	r3, #64	; 0x40
 8002a36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a3c:	2303      	movs	r3, #3
 8002a3e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a40:	f107 0314 	add.w	r3, r7, #20
 8002a44:	4619      	mov	r1, r3
 8002a46:	4816      	ldr	r0, [pc, #88]	; (8002aa0 <HAL_UART_MspInit+0xbc>)
 8002a48:	f001 f8f4 	bl	8003c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002a4c:	2380      	movs	r3, #128	; 0x80
 8002a4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a58:	f107 0314 	add.w	r3, r7, #20
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4810      	ldr	r0, [pc, #64]	; (8002aa0 <HAL_UART_MspInit+0xbc>)
 8002a60:	f001 f8e8 	bl	8003c34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002a64:	4b0f      	ldr	r3, [pc, #60]	; (8002aa4 <HAL_UART_MspInit+0xc0>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002a70:	627b      	str	r3, [r7, #36]	; 0x24
 8002a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a74:	f043 0304 	orr.w	r3, r3, #4
 8002a78:	627b      	str	r3, [r7, #36]	; 0x24
 8002a7a:	4a0a      	ldr	r2, [pc, #40]	; (8002aa4 <HAL_UART_MspInit+0xc0>)
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7e:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a80:	2200      	movs	r2, #0
 8002a82:	2100      	movs	r1, #0
 8002a84:	2025      	movs	r0, #37	; 0x25
 8002a86:	f000 ffec 	bl	8003a62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a8a:	2025      	movs	r0, #37	; 0x25
 8002a8c:	f001 f805 	bl	8003a9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002a90:	bf00      	nop
 8002a92:	3728      	adds	r7, #40	; 0x28
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	40013800 	.word	0x40013800
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	40010c00 	.word	0x40010c00
 8002aa4:	40010000 	.word	0x40010000

08002aa8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a09      	ldr	r2, [pc, #36]	; (8002adc <HAL_PCD_MspInit+0x34>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d10b      	bne.n	8002ad2 <HAL_PCD_MspInit+0x2a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002aba:	4b09      	ldr	r3, [pc, #36]	; (8002ae0 <HAL_PCD_MspInit+0x38>)
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	4a08      	ldr	r2, [pc, #32]	; (8002ae0 <HAL_PCD_MspInit+0x38>)
 8002ac0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002ac4:	61d3      	str	r3, [r2, #28]
 8002ac6:	4b06      	ldr	r3, [pc, #24]	; (8002ae0 <HAL_PCD_MspInit+0x38>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8002ad2:	bf00      	nop
 8002ad4:	3714      	adds	r7, #20
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bc80      	pop	{r7}
 8002ada:	4770      	bx	lr
 8002adc:	40005c00 	.word	0x40005c00
 8002ae0:	40021000 	.word	0x40021000

08002ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ae8:	e7fe      	b.n	8002ae8 <NMI_Handler+0x4>

08002aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002aea:	b480      	push	{r7}
 8002aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002aee:	e7fe      	b.n	8002aee <HardFault_Handler+0x4>

08002af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002af4:	e7fe      	b.n	8002af4 <MemManage_Handler+0x4>

08002af6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002af6:	b480      	push	{r7}
 8002af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002afa:	e7fe      	b.n	8002afa <BusFault_Handler+0x4>

08002afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b00:	e7fe      	b.n	8002b00 <UsageFault_Handler+0x4>

08002b02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b02:	b480      	push	{r7}
 8002b04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b06:	bf00      	nop
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr

08002b0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bc80      	pop	{r7}
 8002b18:	4770      	bx	lr

08002b1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b1a:	b480      	push	{r7}
 8002b1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b1e:	bf00      	nop
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr
	...

08002b28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  if(timeout >0)  timeout--;
 8002b2c:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <SysTick_Handler+0x20>)
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <SysTick_Handler+0x18>
 8002b34:	4b04      	ldr	r3, [pc, #16]	; (8002b48 <SysTick_Handler+0x20>)
 8002b36:	881b      	ldrh	r3, [r3, #0]
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	4b02      	ldr	r3, [pc, #8]	; (8002b48 <SysTick_Handler+0x20>)
 8002b3e:	801a      	strh	r2, [r3, #0]

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b40:	f000 fb52 	bl	80031e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b44:	bf00      	nop
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	20000bbc 	.word	0x20000bbc

08002b4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	Uart_isr(&huart1);
 8002b50:	4803      	ldr	r0, [pc, #12]	; (8002b60 <USART1_IRQHandler+0x14>)
 8002b52:	f000 fa7f 	bl	8003054 <Uart_isr>

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b56:	4802      	ldr	r0, [pc, #8]	; (8002b60 <USART1_IRQHandler+0x14>)
 8002b58:	f003 fa24 	bl	8005fa4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b5c:	bf00      	nop
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	20000350 	.word	0x20000350

08002b64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return 1;
 8002b68:	2301      	movs	r3, #1
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr

08002b72 <_kill>:

int _kill(int pid, int sig)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b7c:	f004 fdb6 	bl	80076ec <__errno>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2216      	movs	r2, #22
 8002b84:	601a      	str	r2, [r3, #0]
  return -1;
 8002b86:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <_exit>:

void _exit (int status)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b9a:	f04f 31ff 	mov.w	r1, #4294967295
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f7ff ffe7 	bl	8002b72 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002ba4:	e7fe      	b.n	8002ba4 <_exit+0x12>

08002ba6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b086      	sub	sp, #24
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	60f8      	str	r0, [r7, #12]
 8002bae:	60b9      	str	r1, [r7, #8]
 8002bb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	e00a      	b.n	8002bce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bb8:	f3af 8000 	nop.w
 8002bbc:	4601      	mov	r1, r0
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	1c5a      	adds	r2, r3, #1
 8002bc2:	60ba      	str	r2, [r7, #8]
 8002bc4:	b2ca      	uxtb	r2, r1
 8002bc6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	617b      	str	r3, [r7, #20]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	dbf0      	blt.n	8002bb8 <_read+0x12>
  }

  return len;
 8002bd6:	687b      	ldr	r3, [r7, #4]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3718      	adds	r7, #24
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bec:	2300      	movs	r3, #0
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	e009      	b.n	8002c06 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	1c5a      	adds	r2, r3, #1
 8002bf6:	60ba      	str	r2, [r7, #8]
 8002bf8:	781b      	ldrb	r3, [r3, #0]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	3301      	adds	r3, #1
 8002c04:	617b      	str	r3, [r7, #20]
 8002c06:	697a      	ldr	r2, [r7, #20]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	dbf1      	blt.n	8002bf2 <_write+0x12>
  }
  return len;
 8002c0e:	687b      	ldr	r3, [r7, #4]
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <_close>:

int _close(int file)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr

08002c2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	b083      	sub	sp, #12
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
 8002c36:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c3e:	605a      	str	r2, [r3, #4]
  return 0;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bc80      	pop	{r7}
 8002c4a:	4770      	bx	lr

08002c4c <_isatty>:

int _isatty(int file)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c54:	2301      	movs	r3, #1
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bc80      	pop	{r7}
 8002c5e:	4770      	bx	lr

08002c60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3714      	adds	r7, #20
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr

08002c78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c80:	4a14      	ldr	r2, [pc, #80]	; (8002cd4 <_sbrk+0x5c>)
 8002c82:	4b15      	ldr	r3, [pc, #84]	; (8002cd8 <_sbrk+0x60>)
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c8c:	4b13      	ldr	r3, [pc, #76]	; (8002cdc <_sbrk+0x64>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d102      	bne.n	8002c9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c94:	4b11      	ldr	r3, [pc, #68]	; (8002cdc <_sbrk+0x64>)
 8002c96:	4a12      	ldr	r2, [pc, #72]	; (8002ce0 <_sbrk+0x68>)
 8002c98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c9a:	4b10      	ldr	r3, [pc, #64]	; (8002cdc <_sbrk+0x64>)
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d207      	bcs.n	8002cb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ca8:	f004 fd20 	bl	80076ec <__errno>
 8002cac:	4603      	mov	r3, r0
 8002cae:	220c      	movs	r2, #12
 8002cb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb6:	e009      	b.n	8002ccc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cb8:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <_sbrk+0x64>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002cbe:	4b07      	ldr	r3, [pc, #28]	; (8002cdc <_sbrk+0x64>)
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	4a05      	ldr	r2, [pc, #20]	; (8002cdc <_sbrk+0x64>)
 8002cc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cca:	68fb      	ldr	r3, [r7, #12]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	20005000 	.word	0x20005000
 8002cd8:	00000400 	.word	0x00000400
 8002cdc:	20000bb8 	.word	0x20000bb8
 8002ce0:	20001128 	.word	0x20001128

08002ce4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ce8:	bf00      	nop
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8002cf4:	4b0c      	ldr	r3, [pc, #48]	; (8002d28 <Ringbuf_init+0x38>)
 8002cf6:	4a0d      	ldr	r2, [pc, #52]	; (8002d2c <Ringbuf_init+0x3c>)
 8002cf8:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 8002cfa:	4b0d      	ldr	r3, [pc, #52]	; (8002d30 <Ringbuf_init+0x40>)
 8002cfc:	4a0d      	ldr	r2, [pc, #52]	; (8002d34 <Ringbuf_init+0x44>)
 8002cfe:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8002d00:	4b0d      	ldr	r3, [pc, #52]	; (8002d38 <Ringbuf_init+0x48>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	695a      	ldr	r2, [r3, #20]
 8002d06:	4b0c      	ldr	r3, [pc, #48]	; (8002d38 <Ringbuf_init+0x48>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f042 0201 	orr.w	r2, r2, #1
 8002d0e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8002d10:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <Ringbuf_init+0x48>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	4b08      	ldr	r3, [pc, #32]	; (8002d38 <Ringbuf_init+0x48>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 0220 	orr.w	r2, r2, #32
 8002d1e:	60da      	str	r2, [r3, #12]
}
 8002d20:	bf00      	nop
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr
 8002d28:	20000fd0 	.word	0x20000fd0
 8002d2c:	20000bc0 	.word	0x20000bc0
 8002d30:	20000fd4 	.word	0x20000fd4
 8002d34:	20000dc8 	.word	0x20000dc8
 8002d38:	20000350 	.word	0x20000350

08002d3c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	6039      	str	r1, [r7, #0]
 8002d46:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002d4e:	3301      	adds	r3, #1
 8002d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d54:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d009      	beq.n	8002d76 <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	79f9      	ldrb	r1, [r7, #7]
 8002d6c:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 8002d76:	bf00      	nop
 8002d78:	3714      	adds	r7, #20
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr

08002d80 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8002d86:	4b13      	ldr	r3, [pc, #76]	; (8002dd4 <Uart_read+0x54>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002d8e:	4b11      	ldr	r3, [pc, #68]	; (8002dd4 <Uart_read+0x54>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d102      	bne.n	8002da0 <Uart_read+0x20>
  {
    return -1;
 8002d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002d9e:	e013      	b.n	8002dc8 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8002da0:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <Uart_read+0x54>)
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <Uart_read+0x54>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002dac:	5cd3      	ldrb	r3, [r2, r3]
 8002dae:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8002db0:	4b08      	ldr	r3, [pc, #32]	; (8002dd4 <Uart_read+0x54>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002db8:	1c5a      	adds	r2, r3, #1
 8002dba:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <Uart_read+0x54>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dc2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    return c;
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bc80      	pop	{r7}
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000fd0 	.word	0x20000fd0

08002dd8 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8002ddc:	4b0a      	ldr	r3, [pc, #40]	; (8002e08 <IsDataAvailable+0x30>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <IsDataAvailable+0x30>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bc80      	pop	{r7}
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	20000fd0 	.word	0x20000fd0

08002e0c <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8002e10:	4b0b      	ldr	r3, [pc, #44]	; (8002e40 <Uart_peek+0x34>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002e18:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <Uart_peek+0x34>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d102      	bne.n	8002e2a <Uart_peek+0x1e>
  {
    return -1;
 8002e24:	f04f 33ff 	mov.w	r3, #4294967295
 8002e28:	e006      	b.n	8002e38 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8002e2a:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <Uart_peek+0x34>)
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	4b04      	ldr	r3, [pc, #16]	; (8002e40 <Uart_peek+0x34>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002e36:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr
 8002e40:	20000fd0 	.word	0x20000fd0

08002e44 <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7fd f97c 	bl	8000150 <strlen>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8002e60:	e01e      	b.n	8002ea0 <Copy_upto+0x5c>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8002e62:	4b36      	ldr	r3, [pc, #216]	; (8002f3c <Copy_upto+0xf8>)
 8002e64:	6819      	ldr	r1, [r3, #0]
 8002e66:	4b35      	ldr	r3, [pc, #212]	; (8002f3c <Copy_upto+0xf8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	6838      	ldr	r0, [r7, #0]
 8002e72:	4403      	add	r3, r0
 8002e74:	5c8a      	ldrb	r2, [r1, r2]
 8002e76:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8002e78:	4b30      	ldr	r3, [pc, #192]	; (8002f3c <Copy_upto+0xf8>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002e80:	1c5a      	adds	r2, r3, #1
 8002e82:	4b2e      	ldr	r3, [pc, #184]	; (8002f3c <Copy_upto+0xf8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e8a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
			indx++;
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	3301      	adds	r3, #1
 8002e92:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8002e94:	bf00      	nop
 8002e96:	f7ff ff9f 	bl	8002dd8 <IsDataAvailable>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d0fa      	beq.n	8002e96 <Copy_upto+0x52>
	while (Uart_peek() != string[so_far])
 8002ea0:	f7ff ffb4 	bl	8002e0c <Uart_peek>
 8002ea4:	4601      	mov	r1, r0
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	4413      	add	r3, r2
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	4299      	cmp	r1, r3
 8002eb0:	d1d7      	bne.n	8002e62 <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 8002eb2:	e027      	b.n	8002f04 <Copy_upto+0xc0>
	{
		so_far++;
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 8002eba:	f7ff ff61 	bl	8002d80 <Uart_read>
 8002ebe:	4601      	mov	r1, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	613a      	str	r2, [r7, #16]
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	4413      	add	r3, r2
 8002ecc:	b2ca      	uxtb	r2, r1
 8002ece:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8002ed0:	697a      	ldr	r2, [r7, #20]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d101      	bne.n	8002edc <Copy_upto+0x98>
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e02a      	b.n	8002f32 <Copy_upto+0xee>
		timeout = TIMEOUT_DEF;
 8002edc:	4b18      	ldr	r3, [pc, #96]	; (8002f40 <Copy_upto+0xfc>)
 8002ede:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002ee2:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8002ee4:	bf00      	nop
 8002ee6:	f7ff ff77 	bl	8002dd8 <IsDataAvailable>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d103      	bne.n	8002ef8 <Copy_upto+0xb4>
 8002ef0:	4b13      	ldr	r3, [pc, #76]	; (8002f40 <Copy_upto+0xfc>)
 8002ef2:	881b      	ldrh	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1f6      	bne.n	8002ee6 <Copy_upto+0xa2>
		if (timeout == 0) return 0;
 8002ef8:	4b11      	ldr	r3, [pc, #68]	; (8002f40 <Copy_upto+0xfc>)
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d101      	bne.n	8002f04 <Copy_upto+0xc0>
 8002f00:	2300      	movs	r3, #0
 8002f02:	e016      	b.n	8002f32 <Copy_upto+0xee>
	while (Uart_peek() == string [so_far])
 8002f04:	f7ff ff82 	bl	8002e0c <Uart_peek>
 8002f08:	4601      	mov	r1, r0
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	687a      	ldr	r2, [r7, #4]
 8002f0e:	4413      	add	r3, r2
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	4299      	cmp	r1, r3
 8002f14:	d0ce      	beq.n	8002eb4 <Copy_upto+0x70>
	}

	if (so_far != len)
 8002f16:	697a      	ldr	r2, [r7, #20]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d002      	beq.n	8002f24 <Copy_upto+0xe0>
	{
		so_far = 0;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	617b      	str	r3, [r7, #20]
		goto again;
 8002f22:	e79d      	b.n	8002e60 <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d101      	bne.n	8002f30 <Copy_upto+0xec>
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e000      	b.n	8002f32 <Copy_upto+0xee>
	else return 0;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3718      	adds	r7, #24
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	20000fd0 	.word	0x20000fd0
 8002f40:	20000bbc 	.word	0x20000bbc

08002f44 <Wait_for>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions
int Wait_for (char *string)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b084      	sub	sp, #16
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
	int so_far =0;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f7fd f8fd 	bl	8000150 <strlen>
 8002f56:	4603      	mov	r3, r0
 8002f58:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 8002f5a:	4b3c      	ldr	r3, [pc, #240]	; (800304c <Wait_for+0x108>)
 8002f5c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002f60:	801a      	strh	r2, [r3, #0]
	while ((!IsDataAvailable())&&timeout);  // let's wait for the data to show up
 8002f62:	bf00      	nop
 8002f64:	f7ff ff38 	bl	8002dd8 <IsDataAvailable>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d103      	bne.n	8002f76 <Wait_for+0x32>
 8002f6e:	4b37      	ldr	r3, [pc, #220]	; (800304c <Wait_for+0x108>)
 8002f70:	881b      	ldrh	r3, [r3, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1f6      	bne.n	8002f64 <Wait_for+0x20>
	if (timeout == 0) return 0;
 8002f76:	4b35      	ldr	r3, [pc, #212]	; (800304c <Wait_for+0x108>)
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d119      	bne.n	8002fb2 <Wait_for+0x6e>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	e060      	b.n	8003044 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 8002f82:	4b33      	ldr	r3, [pc, #204]	; (8003050 <Wait_for+0x10c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002f8a:	4b31      	ldr	r3, [pc, #196]	; (8003050 <Wait_for+0x10c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d00b      	beq.n	8002fae <Wait_for+0x6a>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8002f96:	4b2e      	ldr	r3, [pc, #184]	; (8003050 <Wait_for+0x10c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002f9e:	1c5a      	adds	r2, r3, #1
 8002fa0:	4b2b      	ldr	r3, [pc, #172]	; (8003050 <Wait_for+0x10c>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fa8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002fac:	e001      	b.n	8002fb2 <Wait_for+0x6e>
		}

		else
		{
			return 0;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	e048      	b.n	8003044 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 8002fb2:	f7ff ff2b 	bl	8002e0c <Uart_peek>
 8002fb6:	4601      	mov	r1, r0
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	4413      	add	r3, r2
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	4299      	cmp	r1, r3
 8002fc2:	d1de      	bne.n	8002f82 <Wait_for+0x3e>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8002fc4:	e027      	b.n	8003016 <Wait_for+0xd2>
	{
		// now we will peek for the other letters too
		so_far++;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8002fcc:	4b20      	ldr	r3, [pc, #128]	; (8003050 <Wait_for+0x10c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8002fd4:	1c5a      	adds	r2, r3, #1
 8002fd6:	4b1e      	ldr	r3, [pc, #120]	; (8003050 <Wait_for+0x10c>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fde:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		if (so_far == len) return 1;
 8002fe2:	68fa      	ldr	r2, [r7, #12]
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d101      	bne.n	8002fee <Wait_for+0xaa>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e02a      	b.n	8003044 <Wait_for+0x100>
		timeout = TIMEOUT_DEF;
 8002fee:	4b17      	ldr	r3, [pc, #92]	; (800304c <Wait_for+0x108>)
 8002ff0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002ff4:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8002ff6:	bf00      	nop
 8002ff8:	f7ff feee 	bl	8002dd8 <IsDataAvailable>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d103      	bne.n	800300a <Wait_for+0xc6>
 8003002:	4b12      	ldr	r3, [pc, #72]	; (800304c <Wait_for+0x108>)
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1f6      	bne.n	8002ff8 <Wait_for+0xb4>
		if (timeout == 0) return 0;
 800300a:	4b10      	ldr	r3, [pc, #64]	; (800304c <Wait_for+0x108>)
 800300c:	881b      	ldrh	r3, [r3, #0]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <Wait_for+0xd2>
 8003012:	2300      	movs	r3, #0
 8003014:	e016      	b.n	8003044 <Wait_for+0x100>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8003016:	f7ff fef9 	bl	8002e0c <Uart_peek>
 800301a:	4601      	mov	r1, r0
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	4413      	add	r3, r2
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	4299      	cmp	r1, r3
 8003026:	d0ce      	beq.n	8002fc6 <Wait_for+0x82>
	}

	if (so_far != len)
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	429a      	cmp	r2, r3
 800302e:	d002      	beq.n	8003036 <Wait_for+0xf2>
	{
		so_far = 0;
 8003030:	2300      	movs	r3, #0
 8003032:	60fb      	str	r3, [r7, #12]
		goto again;
 8003034:	e791      	b.n	8002f5a <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	429a      	cmp	r2, r3
 800303c:	d101      	bne.n	8003042 <Wait_for+0xfe>
 800303e:	2301      	movs	r3, #1
 8003040:	e000      	b.n	8003044 <Wait_for+0x100>
	else return 0;
 8003042:	2300      	movs	r3, #0
}
 8003044:	4618      	mov	r0, r3
 8003046:	3710      	adds	r7, #16
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	20000bbc 	.word	0x20000bbc
 8003050:	20000fd0 	.word	0x20000fd0

08003054 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	f003 0320 	and.w	r3, r3, #32
 8003072:	2b00      	cmp	r3, #0
 8003074:	d013      	beq.n	800309e <Uart_isr+0x4a>
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	f003 0320 	and.w	r3, r3, #32
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00e      	beq.n	800309e <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 800308e:	4b1e      	ldr	r3, [pc, #120]	; (8003108 <Uart_isr+0xb4>)
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	4611      	mov	r1, r2
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff fe50 	bl	8002d3c <store_char>
        return;
 800309c:	e031      	b.n	8003102 <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d02c      	beq.n	8003102 <Uart_isr+0xae>
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d027      	beq.n	8003102 <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 80030b2:	4b16      	ldr	r3, [pc, #88]	; (800310c <Uart_isr+0xb8>)
 80030b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80030b8:	4b14      	ldr	r3, [pc, #80]	; (800310c <Uart_isr+0xb8>)
 80030ba:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80030be:	429a      	cmp	r2, r3
 80030c0:	d108      	bne.n	80030d4 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	68da      	ldr	r2, [r3, #12]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030d0:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 80030d2:	e015      	b.n	8003100 <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 80030d4:	4b0d      	ldr	r3, [pc, #52]	; (800310c <Uart_isr+0xb8>)
 80030d6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80030da:	4a0c      	ldr	r2, [pc, #48]	; (800310c <Uart_isr+0xb8>)
 80030dc:	5cd3      	ldrb	r3, [r2, r3]
 80030de:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 80030e0:	4b0a      	ldr	r3, [pc, #40]	; (800310c <Uart_isr+0xb8>)
 80030e2:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80030e6:	3301      	adds	r3, #1
 80030e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ec:	4a07      	ldr	r2, [pc, #28]	; (800310c <Uart_isr+0xb8>)
 80030ee:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	7bba      	ldrb	r2, [r7, #14]
 80030fe:	605a      	str	r2, [r3, #4]
    	return;
 8003100:	bf00      	nop
    }
}
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	20000fd0 	.word	0x20000fd0
 800310c:	20000dc8 	.word	0x20000dc8

08003110 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003110:	f7ff fde8 	bl	8002ce4 <SystemInit>


/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003114:	480b      	ldr	r0, [pc, #44]	; (8003144 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003116:	490c      	ldr	r1, [pc, #48]	; (8003148 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003118:	4a0c      	ldr	r2, [pc, #48]	; (800314c <LoopFillZerobss+0x16>)
  movs r3, #0
 800311a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800311c:	e002      	b.n	8003124 <LoopCopyDataInit>

0800311e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800311e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003120:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003122:	3304      	adds	r3, #4

08003124 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003124:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003126:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003128:	d3f9      	bcc.n	800311e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800312a:	4a09      	ldr	r2, [pc, #36]	; (8003150 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800312c:	4c09      	ldr	r4, [pc, #36]	; (8003154 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800312e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003130:	e001      	b.n	8003136 <LoopFillZerobss>

08003132 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003132:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003134:	3204      	adds	r2, #4

08003136 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003136:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003138:	d3fb      	bcc.n	8003132 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800313a:	f004 fadd 	bl	80076f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800313e:	f7fe fbbb 	bl	80018b8 <main>
  bx lr
 8003142:	4770      	bx	lr
  ldr r0, =_sdata
 8003144:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003148:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 800314c:	0800bfa8 	.word	0x0800bfa8
  ldr r2, =_sbss
 8003150:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8003154:	20001128 	.word	0x20001128

08003158 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003158:	e7fe      	b.n	8003158 <ADC1_2_IRQHandler>
	...

0800315c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003160:	4b08      	ldr	r3, [pc, #32]	; (8003184 <HAL_Init+0x28>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a07      	ldr	r2, [pc, #28]	; (8003184 <HAL_Init+0x28>)
 8003166:	f043 0310 	orr.w	r3, r3, #16
 800316a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800316c:	2003      	movs	r0, #3
 800316e:	f000 fc6d 	bl	8003a4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003172:	200f      	movs	r0, #15
 8003174:	f000 f808 	bl	8003188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003178:	f7ff fb2a 	bl	80027d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40022000 	.word	0x40022000

08003188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003190:	4b12      	ldr	r3, [pc, #72]	; (80031dc <HAL_InitTick+0x54>)
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	4b12      	ldr	r3, [pc, #72]	; (80031e0 <HAL_InitTick+0x58>)
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	4619      	mov	r1, r3
 800319a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800319e:	fbb3 f3f1 	udiv	r3, r3, r1
 80031a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80031a6:	4618      	mov	r0, r3
 80031a8:	f000 fc85 	bl	8003ab6 <HAL_SYSTICK_Config>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d001      	beq.n	80031b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e00e      	b.n	80031d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b0f      	cmp	r3, #15
 80031ba:	d80a      	bhi.n	80031d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031bc:	2200      	movs	r2, #0
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	f04f 30ff 	mov.w	r0, #4294967295
 80031c4:	f000 fc4d 	bl	8003a62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80031c8:	4a06      	ldr	r2, [pc, #24]	; (80031e4 <HAL_InitTick+0x5c>)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
 80031d0:	e000      	b.n	80031d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3708      	adds	r7, #8
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	20000018 	.word	0x20000018
 80031e0:	20000020 	.word	0x20000020
 80031e4:	2000001c 	.word	0x2000001c

080031e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80031e8:	b480      	push	{r7}
 80031ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80031ec:	4b05      	ldr	r3, [pc, #20]	; (8003204 <HAL_IncTick+0x1c>)
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	461a      	mov	r2, r3
 80031f2:	4b05      	ldr	r3, [pc, #20]	; (8003208 <HAL_IncTick+0x20>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4413      	add	r3, r2
 80031f8:	4a03      	ldr	r2, [pc, #12]	; (8003208 <HAL_IncTick+0x20>)
 80031fa:	6013      	str	r3, [r2, #0]
}
 80031fc:	bf00      	nop
 80031fe:	46bd      	mov	sp, r7
 8003200:	bc80      	pop	{r7}
 8003202:	4770      	bx	lr
 8003204:	20000020 	.word	0x20000020
 8003208:	20000fd8 	.word	0x20000fd8

0800320c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  return uwTick;
 8003210:	4b02      	ldr	r3, [pc, #8]	; (800321c <HAL_GetTick+0x10>)
 8003212:	681b      	ldr	r3, [r3, #0]
}
 8003214:	4618      	mov	r0, r3
 8003216:	46bd      	mov	sp, r7
 8003218:	bc80      	pop	{r7}
 800321a:	4770      	bx	lr
 800321c:	20000fd8 	.word	0x20000fd8

08003220 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003228:	f7ff fff0 	bl	800320c <HAL_GetTick>
 800322c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003238:	d005      	beq.n	8003246 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800323a:	4b0a      	ldr	r3, [pc, #40]	; (8003264 <HAL_Delay+0x44>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	461a      	mov	r2, r3
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4413      	add	r3, r2
 8003244:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003246:	bf00      	nop
 8003248:	f7ff ffe0 	bl	800320c <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	68fa      	ldr	r2, [r7, #12]
 8003254:	429a      	cmp	r2, r3
 8003256:	d8f7      	bhi.n	8003248 <HAL_Delay+0x28>
  {
  }
}
 8003258:	bf00      	nop
 800325a:	bf00      	nop
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	20000020 	.word	0x20000020

08003268 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b086      	sub	sp, #24
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003270:	2300      	movs	r3, #0
 8003272:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003278:	2300      	movs	r3, #0
 800327a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800327c:	2300      	movs	r3, #0
 800327e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e0be      	b.n	8003408 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003294:	2b00      	cmp	r3, #0
 8003296:	d109      	bne.n	80032ac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7ff fac4 	bl	8002834 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f000 fabf 	bl	8003830 <ADC_ConversionStop_Disable>
 80032b2:	4603      	mov	r3, r0
 80032b4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ba:	f003 0310 	and.w	r3, r3, #16
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f040 8099 	bne.w	80033f6 <HAL_ADC_Init+0x18e>
 80032c4:	7dfb      	ldrb	r3, [r7, #23]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f040 8095 	bne.w	80033f6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80032d4:	f023 0302 	bic.w	r3, r3, #2
 80032d8:	f043 0202 	orr.w	r2, r3, #2
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032e8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	7b1b      	ldrb	r3, [r3, #12]
 80032ee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80032f0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003300:	d003      	beq.n	800330a <HAL_ADC_Init+0xa2>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b01      	cmp	r3, #1
 8003308:	d102      	bne.n	8003310 <HAL_ADC_Init+0xa8>
 800330a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800330e:	e000      	b.n	8003312 <HAL_ADC_Init+0xaa>
 8003310:	2300      	movs	r3, #0
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	4313      	orrs	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	7d1b      	ldrb	r3, [r3, #20]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d119      	bne.n	8003354 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	7b1b      	ldrb	r3, [r3, #12]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d109      	bne.n	800333c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	3b01      	subs	r3, #1
 800332e:	035a      	lsls	r2, r3, #13
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	4313      	orrs	r3, r2
 8003334:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003338:	613b      	str	r3, [r7, #16]
 800333a:	e00b      	b.n	8003354 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003340:	f043 0220 	orr.w	r2, r3, #32
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800334c:	f043 0201 	orr.w	r2, r3, #1
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	430a      	orrs	r2, r1
 8003366:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	689a      	ldr	r2, [r3, #8]
 800336e:	4b28      	ldr	r3, [pc, #160]	; (8003410 <HAL_ADC_Init+0x1a8>)
 8003370:	4013      	ands	r3, r2
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	6812      	ldr	r2, [r2, #0]
 8003376:	68b9      	ldr	r1, [r7, #8]
 8003378:	430b      	orrs	r3, r1
 800337a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003384:	d003      	beq.n	800338e <HAL_ADC_Init+0x126>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d104      	bne.n	8003398 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	691b      	ldr	r3, [r3, #16]
 8003392:	3b01      	subs	r3, #1
 8003394:	051b      	lsls	r3, r3, #20
 8003396:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	430a      	orrs	r2, r1
 80033aa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	689a      	ldr	r2, [r3, #8]
 80033b2:	4b18      	ldr	r3, [pc, #96]	; (8003414 <HAL_ADC_Init+0x1ac>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	68ba      	ldr	r2, [r7, #8]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d10b      	bne.n	80033d4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c6:	f023 0303 	bic.w	r3, r3, #3
 80033ca:	f043 0201 	orr.w	r2, r3, #1
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033d2:	e018      	b.n	8003406 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d8:	f023 0312 	bic.w	r3, r3, #18
 80033dc:	f043 0210 	orr.w	r2, r3, #16
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e8:	f043 0201 	orr.w	r2, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80033f4:	e007      	b.n	8003406 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fa:	f043 0210 	orr.w	r2, r3, #16
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003406:	7dfb      	ldrb	r3, [r7, #23]
}
 8003408:	4618      	mov	r0, r3
 800340a:	3718      	adds	r7, #24
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	ffe1f7fd 	.word	0xffe1f7fd
 8003414:	ff1f0efe 	.word	0xff1f0efe

08003418 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800342a:	2b01      	cmp	r3, #1
 800342c:	d101      	bne.n	8003432 <HAL_ADC_Start+0x1a>
 800342e:	2302      	movs	r3, #2
 8003430:	e098      	b.n	8003564 <HAL_ADC_Start+0x14c>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 f99e 	bl	800377c <ADC_Enable>
 8003440:	4603      	mov	r3, r0
 8003442:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003444:	7bfb      	ldrb	r3, [r7, #15]
 8003446:	2b00      	cmp	r3, #0
 8003448:	f040 8087 	bne.w	800355a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003450:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003454:	f023 0301 	bic.w	r3, r3, #1
 8003458:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a41      	ldr	r2, [pc, #260]	; (800356c <HAL_ADC_Start+0x154>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d105      	bne.n	8003476 <HAL_ADC_Start+0x5e>
 800346a:	4b41      	ldr	r3, [pc, #260]	; (8003570 <HAL_ADC_Start+0x158>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d115      	bne.n	80034a2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800348c:	2b00      	cmp	r3, #0
 800348e:	d026      	beq.n	80034de <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003494:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003498:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034a0:	e01d      	b.n	80034de <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a2f      	ldr	r2, [pc, #188]	; (8003570 <HAL_ADC_Start+0x158>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d004      	beq.n	80034c2 <HAL_ADC_Start+0xaa>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a2b      	ldr	r2, [pc, #172]	; (800356c <HAL_ADC_Start+0x154>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d10d      	bne.n	80034de <HAL_ADC_Start+0xc6>
 80034c2:	4b2b      	ldr	r3, [pc, #172]	; (8003570 <HAL_ADC_Start+0x158>)
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d007      	beq.n	80034de <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d006      	beq.n	80034f8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ee:	f023 0206 	bic.w	r2, r3, #6
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80034f6:	e002      	b.n	80034fe <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f06f 0202 	mvn.w	r2, #2
 800350e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800351a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800351e:	d113      	bne.n	8003548 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003524:	4a11      	ldr	r2, [pc, #68]	; (800356c <HAL_ADC_Start+0x154>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d105      	bne.n	8003536 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800352a:	4b11      	ldr	r3, [pc, #68]	; (8003570 <HAL_ADC_Start+0x158>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003532:	2b00      	cmp	r3, #0
 8003534:	d108      	bne.n	8003548 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003544:	609a      	str	r2, [r3, #8]
 8003546:	e00c      	b.n	8003562 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003556:	609a      	str	r2, [r3, #8]
 8003558:	e003      	b.n	8003562 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003562:	7bfb      	ldrb	r3, [r7, #15]
}
 8003564:	4618      	mov	r0, r3
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40012800 	.word	0x40012800
 8003570:	40012400 	.word	0x40012400

08003574 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003582:	4618      	mov	r0, r3
 8003584:	370c      	adds	r7, #12
 8003586:	46bd      	mov	sp, r7
 8003588:	bc80      	pop	{r7}
 800358a:	4770      	bx	lr

0800358c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003596:	2300      	movs	r3, #0
 8003598:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800359a:	2300      	movs	r3, #0
 800359c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d101      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x20>
 80035a8:	2302      	movs	r3, #2
 80035aa:	e0dc      	b.n	8003766 <HAL_ADC_ConfigChannel+0x1da>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	2b06      	cmp	r3, #6
 80035ba:	d81c      	bhi.n	80035f6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	685a      	ldr	r2, [r3, #4]
 80035c6:	4613      	mov	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	3b05      	subs	r3, #5
 80035ce:	221f      	movs	r2, #31
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	43db      	mvns	r3, r3
 80035d6:	4019      	ands	r1, r3
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	6818      	ldr	r0, [r3, #0]
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	4613      	mov	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	3b05      	subs	r3, #5
 80035e8:	fa00 f203 	lsl.w	r2, r0, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	430a      	orrs	r2, r1
 80035f2:	635a      	str	r2, [r3, #52]	; 0x34
 80035f4:	e03c      	b.n	8003670 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2b0c      	cmp	r3, #12
 80035fc:	d81c      	bhi.n	8003638 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	4613      	mov	r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	4413      	add	r3, r2
 800360e:	3b23      	subs	r3, #35	; 0x23
 8003610:	221f      	movs	r2, #31
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	43db      	mvns	r3, r3
 8003618:	4019      	ands	r1, r3
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	6818      	ldr	r0, [r3, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	4613      	mov	r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	4413      	add	r3, r2
 8003628:	3b23      	subs	r3, #35	; 0x23
 800362a:	fa00 f203 	lsl.w	r2, r0, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	631a      	str	r2, [r3, #48]	; 0x30
 8003636:	e01b      	b.n	8003670 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685a      	ldr	r2, [r3, #4]
 8003642:	4613      	mov	r3, r2
 8003644:	009b      	lsls	r3, r3, #2
 8003646:	4413      	add	r3, r2
 8003648:	3b41      	subs	r3, #65	; 0x41
 800364a:	221f      	movs	r2, #31
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	43db      	mvns	r3, r3
 8003652:	4019      	ands	r1, r3
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	6818      	ldr	r0, [r3, #0]
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	4413      	add	r3, r2
 8003662:	3b41      	subs	r3, #65	; 0x41
 8003664:	fa00 f203 	lsl.w	r2, r0, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	430a      	orrs	r2, r1
 800366e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2b09      	cmp	r3, #9
 8003676:	d91c      	bls.n	80036b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68d9      	ldr	r1, [r3, #12]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	4613      	mov	r3, r2
 8003684:	005b      	lsls	r3, r3, #1
 8003686:	4413      	add	r3, r2
 8003688:	3b1e      	subs	r3, #30
 800368a:	2207      	movs	r2, #7
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	43db      	mvns	r3, r3
 8003692:	4019      	ands	r1, r3
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	6898      	ldr	r0, [r3, #8]
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	4613      	mov	r3, r2
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	4413      	add	r3, r2
 80036a2:	3b1e      	subs	r3, #30
 80036a4:	fa00 f203 	lsl.w	r2, r0, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	430a      	orrs	r2, r1
 80036ae:	60da      	str	r2, [r3, #12]
 80036b0:	e019      	b.n	80036e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6919      	ldr	r1, [r3, #16]
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4613      	mov	r3, r2
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	4413      	add	r3, r2
 80036c2:	2207      	movs	r2, #7
 80036c4:	fa02 f303 	lsl.w	r3, r2, r3
 80036c8:	43db      	mvns	r3, r3
 80036ca:	4019      	ands	r1, r3
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	6898      	ldr	r0, [r3, #8]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	4613      	mov	r3, r2
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	4413      	add	r3, r2
 80036da:	fa00 f203 	lsl.w	r2, r0, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	2b10      	cmp	r3, #16
 80036ec:	d003      	beq.n	80036f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80036f2:	2b11      	cmp	r3, #17
 80036f4:	d132      	bne.n	800375c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a1d      	ldr	r2, [pc, #116]	; (8003770 <HAL_ADC_ConfigChannel+0x1e4>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d125      	bne.n	800374c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d126      	bne.n	800375c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800371c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2b10      	cmp	r3, #16
 8003724:	d11a      	bne.n	800375c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003726:	4b13      	ldr	r3, [pc, #76]	; (8003774 <HAL_ADC_ConfigChannel+0x1e8>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a13      	ldr	r2, [pc, #76]	; (8003778 <HAL_ADC_ConfigChannel+0x1ec>)
 800372c:	fba2 2303 	umull	r2, r3, r2, r3
 8003730:	0c9a      	lsrs	r2, r3, #18
 8003732:	4613      	mov	r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	4413      	add	r3, r2
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800373c:	e002      	b.n	8003744 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	3b01      	subs	r3, #1
 8003742:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1f9      	bne.n	800373e <HAL_ADC_ConfigChannel+0x1b2>
 800374a:	e007      	b.n	800375c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003750:	f043 0220 	orr.w	r2, r3, #32
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003764:	7bfb      	ldrb	r3, [r7, #15]
}
 8003766:	4618      	mov	r0, r3
 8003768:	3714      	adds	r7, #20
 800376a:	46bd      	mov	sp, r7
 800376c:	bc80      	pop	{r7}
 800376e:	4770      	bx	lr
 8003770:	40012400 	.word	0x40012400
 8003774:	20000018 	.word	0x20000018
 8003778:	431bde83 	.word	0x431bde83

0800377c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003784:	2300      	movs	r3, #0
 8003786:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003788:	2300      	movs	r3, #0
 800378a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b01      	cmp	r3, #1
 8003798:	d040      	beq.n	800381c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f042 0201 	orr.w	r2, r2, #1
 80037a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80037aa:	4b1f      	ldr	r3, [pc, #124]	; (8003828 <ADC_Enable+0xac>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a1f      	ldr	r2, [pc, #124]	; (800382c <ADC_Enable+0xb0>)
 80037b0:	fba2 2303 	umull	r2, r3, r2, r3
 80037b4:	0c9b      	lsrs	r3, r3, #18
 80037b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80037b8:	e002      	b.n	80037c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	3b01      	subs	r3, #1
 80037be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1f9      	bne.n	80037ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80037c6:	f7ff fd21 	bl	800320c <HAL_GetTick>
 80037ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80037cc:	e01f      	b.n	800380e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80037ce:	f7ff fd1d 	bl	800320c <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d918      	bls.n	800380e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d011      	beq.n	800380e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037ee:	f043 0210 	orr.w	r2, r3, #16
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fa:	f043 0201 	orr.w	r2, r3, #1
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e007      	b.n	800381e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f003 0301 	and.w	r3, r3, #1
 8003818:	2b01      	cmp	r3, #1
 800381a:	d1d8      	bne.n	80037ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	20000018 	.word	0x20000018
 800382c:	431bde83 	.word	0x431bde83

08003830 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003838:	2300      	movs	r3, #0
 800383a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b01      	cmp	r3, #1
 8003848:	d12e      	bne.n	80038a8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	689a      	ldr	r2, [r3, #8]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0201 	bic.w	r2, r2, #1
 8003858:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800385a:	f7ff fcd7 	bl	800320c <HAL_GetTick>
 800385e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003860:	e01b      	b.n	800389a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003862:	f7ff fcd3 	bl	800320c <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d914      	bls.n	800389a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b01      	cmp	r3, #1
 800387c:	d10d      	bne.n	800389a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003882:	f043 0210 	orr.w	r2, r3, #16
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388e:	f043 0201 	orr.w	r2, r3, #1
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e007      	b.n	80038aa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f003 0301 	and.w	r3, r3, #1
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d0dc      	beq.n	8003862 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f003 0307 	and.w	r3, r3, #7
 80038c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038c4:	4b0c      	ldr	r3, [pc, #48]	; (80038f8 <__NVIC_SetPriorityGrouping+0x44>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80038ca:	68ba      	ldr	r2, [r7, #8]
 80038cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80038d0:	4013      	ands	r3, r2
 80038d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80038dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80038e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80038e6:	4a04      	ldr	r2, [pc, #16]	; (80038f8 <__NVIC_SetPriorityGrouping+0x44>)
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	60d3      	str	r3, [r2, #12]
}
 80038ec:	bf00      	nop
 80038ee:	3714      	adds	r7, #20
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bc80      	pop	{r7}
 80038f4:	4770      	bx	lr
 80038f6:	bf00      	nop
 80038f8:	e000ed00 	.word	0xe000ed00

080038fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003900:	4b04      	ldr	r3, [pc, #16]	; (8003914 <__NVIC_GetPriorityGrouping+0x18>)
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	0a1b      	lsrs	r3, r3, #8
 8003906:	f003 0307 	and.w	r3, r3, #7
}
 800390a:	4618      	mov	r0, r3
 800390c:	46bd      	mov	sp, r7
 800390e:	bc80      	pop	{r7}
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	e000ed00 	.word	0xe000ed00

08003918 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	4603      	mov	r3, r0
 8003920:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003926:	2b00      	cmp	r3, #0
 8003928:	db0b      	blt.n	8003942 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800392a:	79fb      	ldrb	r3, [r7, #7]
 800392c:	f003 021f 	and.w	r2, r3, #31
 8003930:	4906      	ldr	r1, [pc, #24]	; (800394c <__NVIC_EnableIRQ+0x34>)
 8003932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003936:	095b      	lsrs	r3, r3, #5
 8003938:	2001      	movs	r0, #1
 800393a:	fa00 f202 	lsl.w	r2, r0, r2
 800393e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	bc80      	pop	{r7}
 800394a:	4770      	bx	lr
 800394c:	e000e100 	.word	0xe000e100

08003950 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	6039      	str	r1, [r7, #0]
 800395a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800395c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003960:	2b00      	cmp	r3, #0
 8003962:	db0a      	blt.n	800397a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	b2da      	uxtb	r2, r3
 8003968:	490c      	ldr	r1, [pc, #48]	; (800399c <__NVIC_SetPriority+0x4c>)
 800396a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396e:	0112      	lsls	r2, r2, #4
 8003970:	b2d2      	uxtb	r2, r2
 8003972:	440b      	add	r3, r1
 8003974:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003978:	e00a      	b.n	8003990 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	b2da      	uxtb	r2, r3
 800397e:	4908      	ldr	r1, [pc, #32]	; (80039a0 <__NVIC_SetPriority+0x50>)
 8003980:	79fb      	ldrb	r3, [r7, #7]
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	3b04      	subs	r3, #4
 8003988:	0112      	lsls	r2, r2, #4
 800398a:	b2d2      	uxtb	r2, r2
 800398c:	440b      	add	r3, r1
 800398e:	761a      	strb	r2, [r3, #24]
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	bc80      	pop	{r7}
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	e000e100 	.word	0xe000e100
 80039a0:	e000ed00 	.word	0xe000ed00

080039a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b089      	sub	sp, #36	; 0x24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f1c3 0307 	rsb	r3, r3, #7
 80039be:	2b04      	cmp	r3, #4
 80039c0:	bf28      	it	cs
 80039c2:	2304      	movcs	r3, #4
 80039c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	3304      	adds	r3, #4
 80039ca:	2b06      	cmp	r3, #6
 80039cc:	d902      	bls.n	80039d4 <NVIC_EncodePriority+0x30>
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	3b03      	subs	r3, #3
 80039d2:	e000      	b.n	80039d6 <NVIC_EncodePriority+0x32>
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039d8:	f04f 32ff 	mov.w	r2, #4294967295
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	fa02 f303 	lsl.w	r3, r2, r3
 80039e2:	43da      	mvns	r2, r3
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	401a      	ands	r2, r3
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039ec:	f04f 31ff 	mov.w	r1, #4294967295
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	fa01 f303 	lsl.w	r3, r1, r3
 80039f6:	43d9      	mvns	r1, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039fc:	4313      	orrs	r3, r2
         );
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3724      	adds	r7, #36	; 0x24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bc80      	pop	{r7}
 8003a06:	4770      	bx	lr

08003a08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a18:	d301      	bcc.n	8003a1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e00f      	b.n	8003a3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a1e:	4a0a      	ldr	r2, [pc, #40]	; (8003a48 <SysTick_Config+0x40>)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	3b01      	subs	r3, #1
 8003a24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a26:	210f      	movs	r1, #15
 8003a28:	f04f 30ff 	mov.w	r0, #4294967295
 8003a2c:	f7ff ff90 	bl	8003950 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a30:	4b05      	ldr	r3, [pc, #20]	; (8003a48 <SysTick_Config+0x40>)
 8003a32:	2200      	movs	r2, #0
 8003a34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a36:	4b04      	ldr	r3, [pc, #16]	; (8003a48 <SysTick_Config+0x40>)
 8003a38:	2207      	movs	r2, #7
 8003a3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	bf00      	nop
 8003a48:	e000e010 	.word	0xe000e010

08003a4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f7ff ff2d 	bl	80038b4 <__NVIC_SetPriorityGrouping>
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b086      	sub	sp, #24
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	4603      	mov	r3, r0
 8003a6a:	60b9      	str	r1, [r7, #8]
 8003a6c:	607a      	str	r2, [r7, #4]
 8003a6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003a74:	f7ff ff42 	bl	80038fc <__NVIC_GetPriorityGrouping>
 8003a78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	68b9      	ldr	r1, [r7, #8]
 8003a7e:	6978      	ldr	r0, [r7, #20]
 8003a80:	f7ff ff90 	bl	80039a4 <NVIC_EncodePriority>
 8003a84:	4602      	mov	r2, r0
 8003a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a8a:	4611      	mov	r1, r2
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7ff ff5f 	bl	8003950 <__NVIC_SetPriority>
}
 8003a92:	bf00      	nop
 8003a94:	3718      	adds	r7, #24
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b082      	sub	sp, #8
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff ff35 	bl	8003918 <__NVIC_EnableIRQ>
}
 8003aae:	bf00      	nop
 8003ab0:	3708      	adds	r7, #8
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b082      	sub	sp, #8
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7ff ffa2 	bl	8003a08 <SysTick_Config>
 8003ac4:	4603      	mov	r3, r0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3708      	adds	r7, #8
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}

08003ace <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ace:	b480      	push	{r7}
 8003ad0:	b085      	sub	sp, #20
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d008      	beq.n	8003af8 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2204      	movs	r2, #4
 8003aea:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2200      	movs	r2, #0
 8003af0:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e020      	b.n	8003b3a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 020e 	bic.w	r2, r2, #14
 8003b06:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f022 0201 	bic.w	r2, r2, #1
 8003b16:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b20:	2101      	movs	r1, #1
 8003b22:	fa01 f202 	lsl.w	r2, r1, r2
 8003b26:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bc80      	pop	{r7}
 8003b42:	4770      	bx	lr

08003b44 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b084      	sub	sp, #16
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d005      	beq.n	8003b68 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2204      	movs	r2, #4
 8003b60:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	73fb      	strb	r3, [r7, #15]
 8003b66:	e051      	b.n	8003c0c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f022 020e 	bic.w	r2, r2, #14
 8003b76:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 0201 	bic.w	r2, r2, #1
 8003b86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a22      	ldr	r2, [pc, #136]	; (8003c18 <HAL_DMA_Abort_IT+0xd4>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d029      	beq.n	8003be6 <HAL_DMA_Abort_IT+0xa2>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a21      	ldr	r2, [pc, #132]	; (8003c1c <HAL_DMA_Abort_IT+0xd8>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d022      	beq.n	8003be2 <HAL_DMA_Abort_IT+0x9e>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a1f      	ldr	r2, [pc, #124]	; (8003c20 <HAL_DMA_Abort_IT+0xdc>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d01a      	beq.n	8003bdc <HAL_DMA_Abort_IT+0x98>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a1e      	ldr	r2, [pc, #120]	; (8003c24 <HAL_DMA_Abort_IT+0xe0>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d012      	beq.n	8003bd6 <HAL_DMA_Abort_IT+0x92>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a1c      	ldr	r2, [pc, #112]	; (8003c28 <HAL_DMA_Abort_IT+0xe4>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d00a      	beq.n	8003bd0 <HAL_DMA_Abort_IT+0x8c>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a1b      	ldr	r2, [pc, #108]	; (8003c2c <HAL_DMA_Abort_IT+0xe8>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d102      	bne.n	8003bca <HAL_DMA_Abort_IT+0x86>
 8003bc4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003bc8:	e00e      	b.n	8003be8 <HAL_DMA_Abort_IT+0xa4>
 8003bca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003bce:	e00b      	b.n	8003be8 <HAL_DMA_Abort_IT+0xa4>
 8003bd0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003bd4:	e008      	b.n	8003be8 <HAL_DMA_Abort_IT+0xa4>
 8003bd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bda:	e005      	b.n	8003be8 <HAL_DMA_Abort_IT+0xa4>
 8003bdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003be0:	e002      	b.n	8003be8 <HAL_DMA_Abort_IT+0xa4>
 8003be2:	2310      	movs	r3, #16
 8003be4:	e000      	b.n	8003be8 <HAL_DMA_Abort_IT+0xa4>
 8003be6:	2301      	movs	r3, #1
 8003be8:	4a11      	ldr	r2, [pc, #68]	; (8003c30 <HAL_DMA_Abort_IT+0xec>)
 8003bea:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d003      	beq.n	8003c0c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	4798      	blx	r3
    } 
  }
  return status;
 8003c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3710      	adds	r7, #16
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	40020008 	.word	0x40020008
 8003c1c:	4002001c 	.word	0x4002001c
 8003c20:	40020030 	.word	0x40020030
 8003c24:	40020044 	.word	0x40020044
 8003c28:	40020058 	.word	0x40020058
 8003c2c:	4002006c 	.word	0x4002006c
 8003c30:	40020000 	.word	0x40020000

08003c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b08b      	sub	sp, #44	; 0x2c
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c42:	2300      	movs	r3, #0
 8003c44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c46:	e169      	b.n	8003f1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c48:	2201      	movs	r2, #1
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	69fa      	ldr	r2, [r7, #28]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c5c:	69ba      	ldr	r2, [r7, #24]
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	f040 8158 	bne.w	8003f16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	4a9a      	ldr	r2, [pc, #616]	; (8003ed4 <HAL_GPIO_Init+0x2a0>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d05e      	beq.n	8003d2e <HAL_GPIO_Init+0xfa>
 8003c70:	4a98      	ldr	r2, [pc, #608]	; (8003ed4 <HAL_GPIO_Init+0x2a0>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d875      	bhi.n	8003d62 <HAL_GPIO_Init+0x12e>
 8003c76:	4a98      	ldr	r2, [pc, #608]	; (8003ed8 <HAL_GPIO_Init+0x2a4>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d058      	beq.n	8003d2e <HAL_GPIO_Init+0xfa>
 8003c7c:	4a96      	ldr	r2, [pc, #600]	; (8003ed8 <HAL_GPIO_Init+0x2a4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d86f      	bhi.n	8003d62 <HAL_GPIO_Init+0x12e>
 8003c82:	4a96      	ldr	r2, [pc, #600]	; (8003edc <HAL_GPIO_Init+0x2a8>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d052      	beq.n	8003d2e <HAL_GPIO_Init+0xfa>
 8003c88:	4a94      	ldr	r2, [pc, #592]	; (8003edc <HAL_GPIO_Init+0x2a8>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d869      	bhi.n	8003d62 <HAL_GPIO_Init+0x12e>
 8003c8e:	4a94      	ldr	r2, [pc, #592]	; (8003ee0 <HAL_GPIO_Init+0x2ac>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d04c      	beq.n	8003d2e <HAL_GPIO_Init+0xfa>
 8003c94:	4a92      	ldr	r2, [pc, #584]	; (8003ee0 <HAL_GPIO_Init+0x2ac>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d863      	bhi.n	8003d62 <HAL_GPIO_Init+0x12e>
 8003c9a:	4a92      	ldr	r2, [pc, #584]	; (8003ee4 <HAL_GPIO_Init+0x2b0>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d046      	beq.n	8003d2e <HAL_GPIO_Init+0xfa>
 8003ca0:	4a90      	ldr	r2, [pc, #576]	; (8003ee4 <HAL_GPIO_Init+0x2b0>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d85d      	bhi.n	8003d62 <HAL_GPIO_Init+0x12e>
 8003ca6:	2b12      	cmp	r3, #18
 8003ca8:	d82a      	bhi.n	8003d00 <HAL_GPIO_Init+0xcc>
 8003caa:	2b12      	cmp	r3, #18
 8003cac:	d859      	bhi.n	8003d62 <HAL_GPIO_Init+0x12e>
 8003cae:	a201      	add	r2, pc, #4	; (adr r2, 8003cb4 <HAL_GPIO_Init+0x80>)
 8003cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb4:	08003d2f 	.word	0x08003d2f
 8003cb8:	08003d09 	.word	0x08003d09
 8003cbc:	08003d1b 	.word	0x08003d1b
 8003cc0:	08003d5d 	.word	0x08003d5d
 8003cc4:	08003d63 	.word	0x08003d63
 8003cc8:	08003d63 	.word	0x08003d63
 8003ccc:	08003d63 	.word	0x08003d63
 8003cd0:	08003d63 	.word	0x08003d63
 8003cd4:	08003d63 	.word	0x08003d63
 8003cd8:	08003d63 	.word	0x08003d63
 8003cdc:	08003d63 	.word	0x08003d63
 8003ce0:	08003d63 	.word	0x08003d63
 8003ce4:	08003d63 	.word	0x08003d63
 8003ce8:	08003d63 	.word	0x08003d63
 8003cec:	08003d63 	.word	0x08003d63
 8003cf0:	08003d63 	.word	0x08003d63
 8003cf4:	08003d63 	.word	0x08003d63
 8003cf8:	08003d11 	.word	0x08003d11
 8003cfc:	08003d25 	.word	0x08003d25
 8003d00:	4a79      	ldr	r2, [pc, #484]	; (8003ee8 <HAL_GPIO_Init+0x2b4>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d013      	beq.n	8003d2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d06:	e02c      	b.n	8003d62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	623b      	str	r3, [r7, #32]
          break;
 8003d0e:	e029      	b.n	8003d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	3304      	adds	r3, #4
 8003d16:	623b      	str	r3, [r7, #32]
          break;
 8003d18:	e024      	b.n	8003d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	3308      	adds	r3, #8
 8003d20:	623b      	str	r3, [r7, #32]
          break;
 8003d22:	e01f      	b.n	8003d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	330c      	adds	r3, #12
 8003d2a:	623b      	str	r3, [r7, #32]
          break;
 8003d2c:	e01a      	b.n	8003d64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d102      	bne.n	8003d3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d36:	2304      	movs	r3, #4
 8003d38:	623b      	str	r3, [r7, #32]
          break;
 8003d3a:	e013      	b.n	8003d64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d105      	bne.n	8003d50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d44:	2308      	movs	r3, #8
 8003d46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	69fa      	ldr	r2, [r7, #28]
 8003d4c:	611a      	str	r2, [r3, #16]
          break;
 8003d4e:	e009      	b.n	8003d64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d50:	2308      	movs	r3, #8
 8003d52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	69fa      	ldr	r2, [r7, #28]
 8003d58:	615a      	str	r2, [r3, #20]
          break;
 8003d5a:	e003      	b.n	8003d64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	623b      	str	r3, [r7, #32]
          break;
 8003d60:	e000      	b.n	8003d64 <HAL_GPIO_Init+0x130>
          break;
 8003d62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	2bff      	cmp	r3, #255	; 0xff
 8003d68:	d801      	bhi.n	8003d6e <HAL_GPIO_Init+0x13a>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	e001      	b.n	8003d72 <HAL_GPIO_Init+0x13e>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3304      	adds	r3, #4
 8003d72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	2bff      	cmp	r3, #255	; 0xff
 8003d78:	d802      	bhi.n	8003d80 <HAL_GPIO_Init+0x14c>
 8003d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	e002      	b.n	8003d86 <HAL_GPIO_Init+0x152>
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	3b08      	subs	r3, #8
 8003d84:	009b      	lsls	r3, r3, #2
 8003d86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	210f      	movs	r1, #15
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	fa01 f303 	lsl.w	r3, r1, r3
 8003d94:	43db      	mvns	r3, r3
 8003d96:	401a      	ands	r2, r3
 8003d98:	6a39      	ldr	r1, [r7, #32]
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003da0:	431a      	orrs	r2, r3
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 80b1 	beq.w	8003f16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003db4:	4b4d      	ldr	r3, [pc, #308]	; (8003eec <HAL_GPIO_Init+0x2b8>)
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	4a4c      	ldr	r2, [pc, #304]	; (8003eec <HAL_GPIO_Init+0x2b8>)
 8003dba:	f043 0301 	orr.w	r3, r3, #1
 8003dbe:	6193      	str	r3, [r2, #24]
 8003dc0:	4b4a      	ldr	r3, [pc, #296]	; (8003eec <HAL_GPIO_Init+0x2b8>)
 8003dc2:	699b      	ldr	r3, [r3, #24]
 8003dc4:	f003 0301 	and.w	r3, r3, #1
 8003dc8:	60bb      	str	r3, [r7, #8]
 8003dca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003dcc:	4a48      	ldr	r2, [pc, #288]	; (8003ef0 <HAL_GPIO_Init+0x2bc>)
 8003dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd0:	089b      	lsrs	r3, r3, #2
 8003dd2:	3302      	adds	r3, #2
 8003dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003dd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	f003 0303 	and.w	r3, r3, #3
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	220f      	movs	r2, #15
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	43db      	mvns	r3, r3
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	4013      	ands	r3, r2
 8003dee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4a40      	ldr	r2, [pc, #256]	; (8003ef4 <HAL_GPIO_Init+0x2c0>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d013      	beq.n	8003e20 <HAL_GPIO_Init+0x1ec>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	4a3f      	ldr	r2, [pc, #252]	; (8003ef8 <HAL_GPIO_Init+0x2c4>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d00d      	beq.n	8003e1c <HAL_GPIO_Init+0x1e8>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a3e      	ldr	r2, [pc, #248]	; (8003efc <HAL_GPIO_Init+0x2c8>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d007      	beq.n	8003e18 <HAL_GPIO_Init+0x1e4>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	4a3d      	ldr	r2, [pc, #244]	; (8003f00 <HAL_GPIO_Init+0x2cc>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d101      	bne.n	8003e14 <HAL_GPIO_Init+0x1e0>
 8003e10:	2303      	movs	r3, #3
 8003e12:	e006      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e14:	2304      	movs	r3, #4
 8003e16:	e004      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e002      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e000      	b.n	8003e22 <HAL_GPIO_Init+0x1ee>
 8003e20:	2300      	movs	r3, #0
 8003e22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e24:	f002 0203 	and.w	r2, r2, #3
 8003e28:	0092      	lsls	r2, r2, #2
 8003e2a:	4093      	lsls	r3, r2
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e32:	492f      	ldr	r1, [pc, #188]	; (8003ef0 <HAL_GPIO_Init+0x2bc>)
 8003e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e36:	089b      	lsrs	r3, r3, #2
 8003e38:	3302      	adds	r3, #2
 8003e3a:	68fa      	ldr	r2, [r7, #12]
 8003e3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d006      	beq.n	8003e5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e4c:	4b2d      	ldr	r3, [pc, #180]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	492c      	ldr	r1, [pc, #176]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	608b      	str	r3, [r1, #8]
 8003e58:	e006      	b.n	8003e68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e5a:	4b2a      	ldr	r3, [pc, #168]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	43db      	mvns	r3, r3
 8003e62:	4928      	ldr	r1, [pc, #160]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003e64:	4013      	ands	r3, r2
 8003e66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d006      	beq.n	8003e82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e74:	4b23      	ldr	r3, [pc, #140]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003e76:	68da      	ldr	r2, [r3, #12]
 8003e78:	4922      	ldr	r1, [pc, #136]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60cb      	str	r3, [r1, #12]
 8003e80:	e006      	b.n	8003e90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e82:	4b20      	ldr	r3, [pc, #128]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	69bb      	ldr	r3, [r7, #24]
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	491e      	ldr	r1, [pc, #120]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d006      	beq.n	8003eaa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e9c:	4b19      	ldr	r3, [pc, #100]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	4918      	ldr	r1, [pc, #96]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	604b      	str	r3, [r1, #4]
 8003ea8:	e006      	b.n	8003eb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003eaa:	4b16      	ldr	r3, [pc, #88]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003eac:	685a      	ldr	r2, [r3, #4]
 8003eae:	69bb      	ldr	r3, [r7, #24]
 8003eb0:	43db      	mvns	r3, r3
 8003eb2:	4914      	ldr	r1, [pc, #80]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d021      	beq.n	8003f08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003ec4:	4b0f      	ldr	r3, [pc, #60]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	490e      	ldr	r1, [pc, #56]	; (8003f04 <HAL_GPIO_Init+0x2d0>)
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	600b      	str	r3, [r1, #0]
 8003ed0:	e021      	b.n	8003f16 <HAL_GPIO_Init+0x2e2>
 8003ed2:	bf00      	nop
 8003ed4:	10320000 	.word	0x10320000
 8003ed8:	10310000 	.word	0x10310000
 8003edc:	10220000 	.word	0x10220000
 8003ee0:	10210000 	.word	0x10210000
 8003ee4:	10120000 	.word	0x10120000
 8003ee8:	10110000 	.word	0x10110000
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	40010000 	.word	0x40010000
 8003ef4:	40010800 	.word	0x40010800
 8003ef8:	40010c00 	.word	0x40010c00
 8003efc:	40011000 	.word	0x40011000
 8003f00:	40011400 	.word	0x40011400
 8003f04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f08:	4b0b      	ldr	r3, [pc, #44]	; (8003f38 <HAL_GPIO_Init+0x304>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	4909      	ldr	r1, [pc, #36]	; (8003f38 <HAL_GPIO_Init+0x304>)
 8003f12:	4013      	ands	r3, r2
 8003f14:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f18:	3301      	adds	r3, #1
 8003f1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f22:	fa22 f303 	lsr.w	r3, r2, r3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f47f ae8e 	bne.w	8003c48 <HAL_GPIO_Init+0x14>
  }
}
 8003f2c:	bf00      	nop
 8003f2e:	bf00      	nop
 8003f30:	372c      	adds	r7, #44	; 0x2c
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr
 8003f38:	40010400 	.word	0x40010400

08003f3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	460b      	mov	r3, r1
 8003f46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689a      	ldr	r2, [r3, #8]
 8003f4c:	887b      	ldrh	r3, [r7, #2]
 8003f4e:	4013      	ands	r3, r2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f54:	2301      	movs	r3, #1
 8003f56:	73fb      	strb	r3, [r7, #15]
 8003f58:	e001      	b.n	8003f5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3714      	adds	r7, #20
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bc80      	pop	{r7}
 8003f68:	4770      	bx	lr

08003f6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
 8003f72:	460b      	mov	r3, r1
 8003f74:	807b      	strh	r3, [r7, #2]
 8003f76:	4613      	mov	r3, r2
 8003f78:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f7a:	787b      	ldrb	r3, [r7, #1]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d003      	beq.n	8003f88 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f80:	887a      	ldrh	r2, [r7, #2]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f86:	e003      	b.n	8003f90 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f88:	887b      	ldrh	r3, [r7, #2]
 8003f8a:	041a      	lsls	r2, r3, #16
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	611a      	str	r2, [r3, #16]
}
 8003f90:	bf00      	nop
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bc80      	pop	{r7}
 8003f98:	4770      	bx	lr

08003f9a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f9a:	b480      	push	{r7}
 8003f9c:	b085      	sub	sp, #20
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
 8003fa2:	460b      	mov	r3, r1
 8003fa4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003fac:	887a      	ldrh	r2, [r7, #2]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	041a      	lsls	r2, r3, #16
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	43d9      	mvns	r1, r3
 8003fb8:	887b      	ldrh	r3, [r7, #2]
 8003fba:	400b      	ands	r3, r1
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	611a      	str	r2, [r3, #16]
}
 8003fc2:	bf00      	nop
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bc80      	pop	{r7}
 8003fca:	4770      	bx	lr

08003fcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d101      	bne.n	8003fde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e12b      	b.n	8004236 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d106      	bne.n	8003ff8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f7fe fc5a 	bl	80028ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2224      	movs	r2, #36	; 0x24
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0201 	bic.w	r2, r2, #1
 800400e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800401e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800402e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004030:	f001 fa60 	bl	80054f4 <HAL_RCC_GetPCLK1Freq>
 8004034:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	4a81      	ldr	r2, [pc, #516]	; (8004240 <HAL_I2C_Init+0x274>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d807      	bhi.n	8004050 <HAL_I2C_Init+0x84>
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	4a80      	ldr	r2, [pc, #512]	; (8004244 <HAL_I2C_Init+0x278>)
 8004044:	4293      	cmp	r3, r2
 8004046:	bf94      	ite	ls
 8004048:	2301      	movls	r3, #1
 800404a:	2300      	movhi	r3, #0
 800404c:	b2db      	uxtb	r3, r3
 800404e:	e006      	b.n	800405e <HAL_I2C_Init+0x92>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	4a7d      	ldr	r2, [pc, #500]	; (8004248 <HAL_I2C_Init+0x27c>)
 8004054:	4293      	cmp	r3, r2
 8004056:	bf94      	ite	ls
 8004058:	2301      	movls	r3, #1
 800405a:	2300      	movhi	r3, #0
 800405c:	b2db      	uxtb	r3, r3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e0e7      	b.n	8004236 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	4a78      	ldr	r2, [pc, #480]	; (800424c <HAL_I2C_Init+0x280>)
 800406a:	fba2 2303 	umull	r2, r3, r2, r3
 800406e:	0c9b      	lsrs	r3, r3, #18
 8004070:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	430a      	orrs	r2, r1
 8004084:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6a1b      	ldr	r3, [r3, #32]
 800408c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	4a6a      	ldr	r2, [pc, #424]	; (8004240 <HAL_I2C_Init+0x274>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d802      	bhi.n	80040a0 <HAL_I2C_Init+0xd4>
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	3301      	adds	r3, #1
 800409e:	e009      	b.n	80040b4 <HAL_I2C_Init+0xe8>
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80040a6:	fb02 f303 	mul.w	r3, r2, r3
 80040aa:	4a69      	ldr	r2, [pc, #420]	; (8004250 <HAL_I2C_Init+0x284>)
 80040ac:	fba2 2303 	umull	r2, r3, r2, r3
 80040b0:	099b      	lsrs	r3, r3, #6
 80040b2:	3301      	adds	r3, #1
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	6812      	ldr	r2, [r2, #0]
 80040b8:	430b      	orrs	r3, r1
 80040ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	69db      	ldr	r3, [r3, #28]
 80040c2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80040c6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	495c      	ldr	r1, [pc, #368]	; (8004240 <HAL_I2C_Init+0x274>)
 80040d0:	428b      	cmp	r3, r1
 80040d2:	d819      	bhi.n	8004108 <HAL_I2C_Init+0x13c>
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	1e59      	subs	r1, r3, #1
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	fbb1 f3f3 	udiv	r3, r1, r3
 80040e2:	1c59      	adds	r1, r3, #1
 80040e4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80040e8:	400b      	ands	r3, r1
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00a      	beq.n	8004104 <HAL_I2C_Init+0x138>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	1e59      	subs	r1, r3, #1
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	005b      	lsls	r3, r3, #1
 80040f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80040fc:	3301      	adds	r3, #1
 80040fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004102:	e051      	b.n	80041a8 <HAL_I2C_Init+0x1dc>
 8004104:	2304      	movs	r3, #4
 8004106:	e04f      	b.n	80041a8 <HAL_I2C_Init+0x1dc>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d111      	bne.n	8004134 <HAL_I2C_Init+0x168>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	1e58      	subs	r0, r3, #1
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6859      	ldr	r1, [r3, #4]
 8004118:	460b      	mov	r3, r1
 800411a:	005b      	lsls	r3, r3, #1
 800411c:	440b      	add	r3, r1
 800411e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004122:	3301      	adds	r3, #1
 8004124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004128:	2b00      	cmp	r3, #0
 800412a:	bf0c      	ite	eq
 800412c:	2301      	moveq	r3, #1
 800412e:	2300      	movne	r3, #0
 8004130:	b2db      	uxtb	r3, r3
 8004132:	e012      	b.n	800415a <HAL_I2C_Init+0x18e>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	1e58      	subs	r0, r3, #1
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6859      	ldr	r1, [r3, #4]
 800413c:	460b      	mov	r3, r1
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	0099      	lsls	r1, r3, #2
 8004144:	440b      	add	r3, r1
 8004146:	fbb0 f3f3 	udiv	r3, r0, r3
 800414a:	3301      	adds	r3, #1
 800414c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004150:	2b00      	cmp	r3, #0
 8004152:	bf0c      	ite	eq
 8004154:	2301      	moveq	r3, #1
 8004156:	2300      	movne	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_I2C_Init+0x196>
 800415e:	2301      	movs	r3, #1
 8004160:	e022      	b.n	80041a8 <HAL_I2C_Init+0x1dc>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10e      	bne.n	8004188 <HAL_I2C_Init+0x1bc>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	1e58      	subs	r0, r3, #1
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6859      	ldr	r1, [r3, #4]
 8004172:	460b      	mov	r3, r1
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	440b      	add	r3, r1
 8004178:	fbb0 f3f3 	udiv	r3, r0, r3
 800417c:	3301      	adds	r3, #1
 800417e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004186:	e00f      	b.n	80041a8 <HAL_I2C_Init+0x1dc>
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	1e58      	subs	r0, r3, #1
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6859      	ldr	r1, [r3, #4]
 8004190:	460b      	mov	r3, r1
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	440b      	add	r3, r1
 8004196:	0099      	lsls	r1, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	fbb0 f3f3 	udiv	r3, r0, r3
 800419e:	3301      	adds	r3, #1
 80041a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041a8:	6879      	ldr	r1, [r7, #4]
 80041aa:	6809      	ldr	r1, [r1, #0]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	69da      	ldr	r2, [r3, #28]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	431a      	orrs	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80041d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6911      	ldr	r1, [r2, #16]
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	68d2      	ldr	r2, [r2, #12]
 80041e2:	4311      	orrs	r1, r2
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	430b      	orrs	r3, r1
 80041ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	695a      	ldr	r2, [r3, #20]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f042 0201 	orr.w	r2, r2, #1
 8004216:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2220      	movs	r2, #32
 8004222:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	000186a0 	.word	0x000186a0
 8004244:	001e847f 	.word	0x001e847f
 8004248:	003d08ff 	.word	0x003d08ff
 800424c:	431bde83 	.word	0x431bde83
 8004250:	10624dd3 	.word	0x10624dd3

08004254 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b088      	sub	sp, #32
 8004258:	af02      	add	r7, sp, #8
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	607a      	str	r2, [r7, #4]
 800425e:	461a      	mov	r2, r3
 8004260:	460b      	mov	r3, r1
 8004262:	817b      	strh	r3, [r7, #10]
 8004264:	4613      	mov	r3, r2
 8004266:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004268:	f7fe ffd0 	bl	800320c <HAL_GetTick>
 800426c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b20      	cmp	r3, #32
 8004278:	f040 80e0 	bne.w	800443c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	9300      	str	r3, [sp, #0]
 8004280:	2319      	movs	r3, #25
 8004282:	2201      	movs	r2, #1
 8004284:	4970      	ldr	r1, [pc, #448]	; (8004448 <HAL_I2C_Master_Transmit+0x1f4>)
 8004286:	68f8      	ldr	r0, [r7, #12]
 8004288:	f000 fa92 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d001      	beq.n	8004296 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004292:	2302      	movs	r3, #2
 8004294:	e0d3      	b.n	800443e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800429c:	2b01      	cmp	r3, #1
 800429e:	d101      	bne.n	80042a4 <HAL_I2C_Master_Transmit+0x50>
 80042a0:	2302      	movs	r3, #2
 80042a2:	e0cc      	b.n	800443e <HAL_I2C_Master_Transmit+0x1ea>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d007      	beq.n	80042ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f042 0201 	orr.w	r2, r2, #1
 80042c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2221      	movs	r2, #33	; 0x21
 80042de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2210      	movs	r2, #16
 80042e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2200      	movs	r2, #0
 80042ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	893a      	ldrh	r2, [r7, #8]
 80042fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004300:	b29a      	uxth	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	4a50      	ldr	r2, [pc, #320]	; (800444c <HAL_I2C_Master_Transmit+0x1f8>)
 800430a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800430c:	8979      	ldrh	r1, [r7, #10]
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	6a3a      	ldr	r2, [r7, #32]
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f000 f9ca 	bl	80046ac <I2C_MasterRequestWrite>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e08d      	b.n	800443e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004322:	2300      	movs	r3, #0
 8004324:	613b      	str	r3, [r7, #16]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	613b      	str	r3, [r7, #16]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004338:	e066      	b.n	8004408 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	6a39      	ldr	r1, [r7, #32]
 800433e:	68f8      	ldr	r0, [r7, #12]
 8004340:	f000 fb50 	bl	80049e4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d00d      	beq.n	8004366 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	2b04      	cmp	r3, #4
 8004350:	d107      	bne.n	8004362 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004360:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e06b      	b.n	800443e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436a:	781a      	ldrb	r2, [r3, #0]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004376:	1c5a      	adds	r2, r3, #1
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004380:	b29b      	uxth	r3, r3
 8004382:	3b01      	subs	r3, #1
 8004384:	b29a      	uxth	r2, r3
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800438e:	3b01      	subs	r3, #1
 8004390:	b29a      	uxth	r2, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	f003 0304 	and.w	r3, r3, #4
 80043a0:	2b04      	cmp	r3, #4
 80043a2:	d11b      	bne.n	80043dc <HAL_I2C_Master_Transmit+0x188>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d017      	beq.n	80043dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b0:	781a      	ldrb	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043bc:	1c5a      	adds	r2, r3, #1
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	3b01      	subs	r3, #1
 80043ca:	b29a      	uxth	r2, r3
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043d4:	3b01      	subs	r3, #1
 80043d6:	b29a      	uxth	r2, r3
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043dc:	697a      	ldr	r2, [r7, #20]
 80043de:	6a39      	ldr	r1, [r7, #32]
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 fb47 	bl	8004a74 <I2C_WaitOnBTFFlagUntilTimeout>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00d      	beq.n	8004408 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f0:	2b04      	cmp	r3, #4
 80043f2:	d107      	bne.n	8004404 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004402:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e01a      	b.n	800443e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800440c:	2b00      	cmp	r3, #0
 800440e:	d194      	bne.n	800433a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800441e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2220      	movs	r2, #32
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004438:	2300      	movs	r3, #0
 800443a:	e000      	b.n	800443e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800443c:	2302      	movs	r3, #2
  }
}
 800443e:	4618      	mov	r0, r3
 8004440:	3718      	adds	r7, #24
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	00100002 	.word	0x00100002
 800444c:	ffff0000 	.word	0xffff0000

08004450 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b08a      	sub	sp, #40	; 0x28
 8004454:	af02      	add	r7, sp, #8
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	607a      	str	r2, [r7, #4]
 800445a:	603b      	str	r3, [r7, #0]
 800445c:	460b      	mov	r3, r1
 800445e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004460:	f7fe fed4 	bl	800320c <HAL_GetTick>
 8004464:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004466:	2300      	movs	r3, #0
 8004468:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b20      	cmp	r3, #32
 8004474:	f040 8111 	bne.w	800469a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	2319      	movs	r3, #25
 800447e:	2201      	movs	r2, #1
 8004480:	4988      	ldr	r1, [pc, #544]	; (80046a4 <HAL_I2C_IsDeviceReady+0x254>)
 8004482:	68f8      	ldr	r0, [r7, #12]
 8004484:	f000 f994 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800448e:	2302      	movs	r3, #2
 8004490:	e104      	b.n	800469c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004498:	2b01      	cmp	r3, #1
 800449a:	d101      	bne.n	80044a0 <HAL_I2C_IsDeviceReady+0x50>
 800449c:	2302      	movs	r3, #2
 800449e:	e0fd      	b.n	800469c <HAL_I2C_IsDeviceReady+0x24c>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d007      	beq.n	80044c6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f042 0201 	orr.w	r2, r2, #1
 80044c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2224      	movs	r2, #36	; 0x24
 80044da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4a70      	ldr	r2, [pc, #448]	; (80046a8 <HAL_I2C_IsDeviceReady+0x258>)
 80044e8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044f8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2200      	movs	r2, #0
 8004502:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f000 f952 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00d      	beq.n	800452e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004520:	d103      	bne.n	800452a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004528:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e0b6      	b.n	800469c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800452e:	897b      	ldrh	r3, [r7, #10]
 8004530:	b2db      	uxtb	r3, r3
 8004532:	461a      	mov	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800453c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800453e:	f7fe fe65 	bl	800320c <HAL_GetTick>
 8004542:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b02      	cmp	r3, #2
 8004550:	bf0c      	ite	eq
 8004552:	2301      	moveq	r3, #1
 8004554:	2300      	movne	r3, #0
 8004556:	b2db      	uxtb	r3, r3
 8004558:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004564:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004568:	bf0c      	ite	eq
 800456a:	2301      	moveq	r3, #1
 800456c:	2300      	movne	r3, #0
 800456e:	b2db      	uxtb	r3, r3
 8004570:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004572:	e025      	b.n	80045c0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004574:	f7fe fe4a 	bl	800320c <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	683a      	ldr	r2, [r7, #0]
 8004580:	429a      	cmp	r2, r3
 8004582:	d302      	bcc.n	800458a <HAL_I2C_IsDeviceReady+0x13a>
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d103      	bne.n	8004592 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	22a0      	movs	r2, #160	; 0xa0
 800458e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b02      	cmp	r3, #2
 800459e:	bf0c      	ite	eq
 80045a0:	2301      	moveq	r3, #1
 80045a2:	2300      	movne	r3, #0
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045b6:	bf0c      	ite	eq
 80045b8:	2301      	moveq	r3, #1
 80045ba:	2300      	movne	r3, #0
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	2ba0      	cmp	r3, #160	; 0xa0
 80045ca:	d005      	beq.n	80045d8 <HAL_I2C_IsDeviceReady+0x188>
 80045cc:	7dfb      	ldrb	r3, [r7, #23]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d102      	bne.n	80045d8 <HAL_I2C_IsDeviceReady+0x188>
 80045d2:	7dbb      	ldrb	r3, [r7, #22]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d0cd      	beq.n	8004574 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2220      	movs	r2, #32
 80045dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	f003 0302 	and.w	r3, r3, #2
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d129      	bne.n	8004642 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045fc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045fe:	2300      	movs	r3, #0
 8004600:	613b      	str	r3, [r7, #16]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	695b      	ldr	r3, [r3, #20]
 8004608:	613b      	str	r3, [r7, #16]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	613b      	str	r3, [r7, #16]
 8004612:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	9300      	str	r3, [sp, #0]
 8004618:	2319      	movs	r3, #25
 800461a:	2201      	movs	r2, #1
 800461c:	4921      	ldr	r1, [pc, #132]	; (80046a4 <HAL_I2C_IsDeviceReady+0x254>)
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f000 f8c6 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	e036      	b.n	800469c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2220      	movs	r2, #32
 8004632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800463e:	2300      	movs	r3, #0
 8004640:	e02c      	b.n	800469c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004650:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800465a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	9300      	str	r3, [sp, #0]
 8004660:	2319      	movs	r3, #25
 8004662:	2201      	movs	r2, #1
 8004664:	490f      	ldr	r1, [pc, #60]	; (80046a4 <HAL_I2C_IsDeviceReady+0x254>)
 8004666:	68f8      	ldr	r0, [r7, #12]
 8004668:	f000 f8a2 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 800466c:	4603      	mov	r3, r0
 800466e:	2b00      	cmp	r3, #0
 8004670:	d001      	beq.n	8004676 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e012      	b.n	800469c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	3301      	adds	r3, #1
 800467a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800467c:	69ba      	ldr	r2, [r7, #24]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	429a      	cmp	r2, r3
 8004682:	f4ff af32 	bcc.w	80044ea <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e000      	b.n	800469c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800469a:	2302      	movs	r3, #2
  }
}
 800469c:	4618      	mov	r0, r3
 800469e:	3720      	adds	r7, #32
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	00100002 	.word	0x00100002
 80046a8:	ffff0000 	.word	0xffff0000

080046ac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b088      	sub	sp, #32
 80046b0:	af02      	add	r7, sp, #8
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	607a      	str	r2, [r7, #4]
 80046b6:	603b      	str	r3, [r7, #0]
 80046b8:	460b      	mov	r3, r1
 80046ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	2b08      	cmp	r3, #8
 80046c6:	d006      	beq.n	80046d6 <I2C_MasterRequestWrite+0x2a>
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d003      	beq.n	80046d6 <I2C_MasterRequestWrite+0x2a>
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046d4:	d108      	bne.n	80046e8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046e4:	601a      	str	r2, [r3, #0]
 80046e6:	e00b      	b.n	8004700 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ec:	2b12      	cmp	r3, #18
 80046ee:	d107      	bne.n	8004700 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046fe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	9300      	str	r3, [sp, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800470c:	68f8      	ldr	r0, [r7, #12]
 800470e:	f000 f84f 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d00d      	beq.n	8004734 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004722:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004726:	d103      	bne.n	8004730 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800472e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004730:	2303      	movs	r3, #3
 8004732:	e035      	b.n	80047a0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800473c:	d108      	bne.n	8004750 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800473e:	897b      	ldrh	r3, [r7, #10]
 8004740:	b2db      	uxtb	r3, r3
 8004742:	461a      	mov	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800474c:	611a      	str	r2, [r3, #16]
 800474e:	e01b      	b.n	8004788 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004750:	897b      	ldrh	r3, [r7, #10]
 8004752:	11db      	asrs	r3, r3, #7
 8004754:	b2db      	uxtb	r3, r3
 8004756:	f003 0306 	and.w	r3, r3, #6
 800475a:	b2db      	uxtb	r3, r3
 800475c:	f063 030f 	orn	r3, r3, #15
 8004760:	b2da      	uxtb	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	490e      	ldr	r1, [pc, #56]	; (80047a8 <I2C_MasterRequestWrite+0xfc>)
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f000 f898 	bl	80048a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e010      	b.n	80047a0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800477e:	897b      	ldrh	r3, [r7, #10]
 8004780:	b2da      	uxtb	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	4907      	ldr	r1, [pc, #28]	; (80047ac <I2C_MasterRequestWrite+0x100>)
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 f888 	bl	80048a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	e000      	b.n	80047a0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800479e:	2300      	movs	r3, #0
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3718      	adds	r7, #24
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}
 80047a8:	00010008 	.word	0x00010008
 80047ac:	00010002 	.word	0x00010002

080047b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	603b      	str	r3, [r7, #0]
 80047bc:	4613      	mov	r3, r2
 80047be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047c0:	e048      	b.n	8004854 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c8:	d044      	beq.n	8004854 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ca:	f7fe fd1f 	bl	800320c <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	683a      	ldr	r2, [r7, #0]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d302      	bcc.n	80047e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d139      	bne.n	8004854 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	0c1b      	lsrs	r3, r3, #16
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d10d      	bne.n	8004806 <I2C_WaitOnFlagUntilTimeout+0x56>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	43da      	mvns	r2, r3
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	4013      	ands	r3, r2
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	bf0c      	ite	eq
 80047fc:	2301      	moveq	r3, #1
 80047fe:	2300      	movne	r3, #0
 8004800:	b2db      	uxtb	r3, r3
 8004802:	461a      	mov	r2, r3
 8004804:	e00c      	b.n	8004820 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	43da      	mvns	r2, r3
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	4013      	ands	r3, r2
 8004812:	b29b      	uxth	r3, r3
 8004814:	2b00      	cmp	r3, #0
 8004816:	bf0c      	ite	eq
 8004818:	2301      	moveq	r3, #1
 800481a:	2300      	movne	r3, #0
 800481c:	b2db      	uxtb	r3, r3
 800481e:	461a      	mov	r2, r3
 8004820:	79fb      	ldrb	r3, [r7, #7]
 8004822:	429a      	cmp	r2, r3
 8004824:	d116      	bne.n	8004854 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2220      	movs	r2, #32
 8004830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004840:	f043 0220 	orr.w	r2, r3, #32
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004850:	2301      	movs	r3, #1
 8004852:	e023      	b.n	800489c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	0c1b      	lsrs	r3, r3, #16
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b01      	cmp	r3, #1
 800485c:	d10d      	bne.n	800487a <I2C_WaitOnFlagUntilTimeout+0xca>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	43da      	mvns	r2, r3
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	4013      	ands	r3, r2
 800486a:	b29b      	uxth	r3, r3
 800486c:	2b00      	cmp	r3, #0
 800486e:	bf0c      	ite	eq
 8004870:	2301      	moveq	r3, #1
 8004872:	2300      	movne	r3, #0
 8004874:	b2db      	uxtb	r3, r3
 8004876:	461a      	mov	r2, r3
 8004878:	e00c      	b.n	8004894 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	43da      	mvns	r2, r3
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	4013      	ands	r3, r2
 8004886:	b29b      	uxth	r3, r3
 8004888:	2b00      	cmp	r3, #0
 800488a:	bf0c      	ite	eq
 800488c:	2301      	moveq	r3, #1
 800488e:	2300      	movne	r3, #0
 8004890:	b2db      	uxtb	r3, r3
 8004892:	461a      	mov	r2, r3
 8004894:	79fb      	ldrb	r3, [r7, #7]
 8004896:	429a      	cmp	r2, r3
 8004898:	d093      	beq.n	80047c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
 80048b0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048b2:	e071      	b.n	8004998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048c2:	d123      	bne.n	800490c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048d2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2220      	movs	r2, #32
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f8:	f043 0204 	orr.w	r2, r3, #4
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e067      	b.n	80049dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004912:	d041      	beq.n	8004998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004914:	f7fe fc7a 	bl	800320c <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	429a      	cmp	r2, r3
 8004922:	d302      	bcc.n	800492a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d136      	bne.n	8004998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	0c1b      	lsrs	r3, r3, #16
 800492e:	b2db      	uxtb	r3, r3
 8004930:	2b01      	cmp	r3, #1
 8004932:	d10c      	bne.n	800494e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	43da      	mvns	r2, r3
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	4013      	ands	r3, r2
 8004940:	b29b      	uxth	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	bf14      	ite	ne
 8004946:	2301      	movne	r3, #1
 8004948:	2300      	moveq	r3, #0
 800494a:	b2db      	uxtb	r3, r3
 800494c:	e00b      	b.n	8004966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	43da      	mvns	r2, r3
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	4013      	ands	r3, r2
 800495a:	b29b      	uxth	r3, r3
 800495c:	2b00      	cmp	r3, #0
 800495e:	bf14      	ite	ne
 8004960:	2301      	movne	r3, #1
 8004962:	2300      	moveq	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d016      	beq.n	8004998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2220      	movs	r2, #32
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004984:	f043 0220 	orr.w	r2, r3, #32
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e021      	b.n	80049dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	0c1b      	lsrs	r3, r3, #16
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d10c      	bne.n	80049bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	695b      	ldr	r3, [r3, #20]
 80049a8:	43da      	mvns	r2, r3
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	4013      	ands	r3, r2
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	bf14      	ite	ne
 80049b4:	2301      	movne	r3, #1
 80049b6:	2300      	moveq	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	e00b      	b.n	80049d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	43da      	mvns	r2, r3
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	4013      	ands	r3, r2
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	bf14      	ite	ne
 80049ce:	2301      	movne	r3, #1
 80049d0:	2300      	moveq	r3, #0
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f47f af6d 	bne.w	80048b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3710      	adds	r7, #16
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	60b9      	str	r1, [r7, #8]
 80049ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049f0:	e034      	b.n	8004a5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 f886 	bl	8004b04 <I2C_IsAcknowledgeFailed>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d001      	beq.n	8004a02 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e034      	b.n	8004a6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a08:	d028      	beq.n	8004a5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a0a:	f7fe fbff 	bl	800320c <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d302      	bcc.n	8004a20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d11d      	bne.n	8004a5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a2a:	2b80      	cmp	r3, #128	; 0x80
 8004a2c:	d016      	beq.n	8004a5c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2200      	movs	r2, #0
 8004a32:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2220      	movs	r2, #32
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a48:	f043 0220 	orr.w	r2, r3, #32
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	e007      	b.n	8004a6c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a66:	2b80      	cmp	r3, #128	; 0x80
 8004a68:	d1c3      	bne.n	80049f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3710      	adds	r7, #16
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a80:	e034      	b.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 f83e 	bl	8004b04 <I2C_IsAcknowledgeFailed>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e034      	b.n	8004afc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a98:	d028      	beq.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a9a:	f7fe fbb7 	bl	800320c <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d302      	bcc.n	8004ab0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d11d      	bne.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d016      	beq.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2220      	movs	r2, #32
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad8:	f043 0220 	orr.w	r2, r3, #32
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e007      	b.n	8004afc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d1c3      	bne.n	8004a82 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b083      	sub	sp, #12
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b1a:	d11b      	bne.n	8004b54 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b24:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2220      	movs	r2, #32
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b40:	f043 0204 	orr.w	r2, r3, #4
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e000      	b.n	8004b56 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b54:	2300      	movs	r3, #0
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bc80      	pop	{r7}
 8004b5e:	4770      	bx	lr

08004b60 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b62:	b08b      	sub	sp, #44	; 0x2c
 8004b64:	af06      	add	r7, sp, #24
 8004b66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d101      	bne.n	8004b72 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e0f1      	b.n	8004d56 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d106      	bne.n	8004b8c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7fd ff8e 	bl	8002aa8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2203      	movs	r2, #3
 8004b90:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f001 fef5 	bl	8006988 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	603b      	str	r3, [r7, #0]
 8004ba4:	687e      	ldr	r6, [r7, #4]
 8004ba6:	466d      	mov	r5, sp
 8004ba8:	f106 0410 	add.w	r4, r6, #16
 8004bac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004bae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004bb0:	6823      	ldr	r3, [r4, #0]
 8004bb2:	602b      	str	r3, [r5, #0]
 8004bb4:	1d33      	adds	r3, r6, #4
 8004bb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004bb8:	6838      	ldr	r0, [r7, #0]
 8004bba:	f001 fed5 	bl	8006968 <USB_CoreInit>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e0c2      	b.n	8004d56 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2100      	movs	r1, #0
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f001 fef0 	bl	80069bc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004bdc:	2300      	movs	r3, #0
 8004bde:	73fb      	strb	r3, [r7, #15]
 8004be0:	e040      	b.n	8004c64 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004be2:	7bfb      	ldrb	r3, [r7, #15]
 8004be4:	6879      	ldr	r1, [r7, #4]
 8004be6:	1c5a      	adds	r2, r3, #1
 8004be8:	4613      	mov	r3, r2
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4413      	add	r3, r2
 8004bee:	00db      	lsls	r3, r3, #3
 8004bf0:	440b      	add	r3, r1
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004bf8:	7bfb      	ldrb	r3, [r7, #15]
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	1c5a      	adds	r2, r3, #1
 8004bfe:	4613      	mov	r3, r2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	4413      	add	r3, r2
 8004c04:	00db      	lsls	r3, r3, #3
 8004c06:	440b      	add	r3, r1
 8004c08:	7bfa      	ldrb	r2, [r7, #15]
 8004c0a:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004c0c:	7bfb      	ldrb	r3, [r7, #15]
 8004c0e:	6879      	ldr	r1, [r7, #4]
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	4613      	mov	r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4413      	add	r3, r2
 8004c18:	00db      	lsls	r3, r3, #3
 8004c1a:	440b      	add	r3, r1
 8004c1c:	3303      	adds	r3, #3
 8004c1e:	2200      	movs	r2, #0
 8004c20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004c22:	7bfa      	ldrb	r2, [r7, #15]
 8004c24:	6879      	ldr	r1, [r7, #4]
 8004c26:	4613      	mov	r3, r2
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	4413      	add	r3, r2
 8004c2c:	00db      	lsls	r3, r3, #3
 8004c2e:	440b      	add	r3, r1
 8004c30:	3338      	adds	r3, #56	; 0x38
 8004c32:	2200      	movs	r2, #0
 8004c34:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004c36:	7bfa      	ldrb	r2, [r7, #15]
 8004c38:	6879      	ldr	r1, [r7, #4]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	4413      	add	r3, r2
 8004c40:	00db      	lsls	r3, r3, #3
 8004c42:	440b      	add	r3, r1
 8004c44:	333c      	adds	r3, #60	; 0x3c
 8004c46:	2200      	movs	r2, #0
 8004c48:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004c4a:	7bfa      	ldrb	r2, [r7, #15]
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	4413      	add	r3, r2
 8004c54:	00db      	lsls	r3, r3, #3
 8004c56:	440b      	add	r3, r1
 8004c58:	3340      	adds	r3, #64	; 0x40
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c5e:	7bfb      	ldrb	r3, [r7, #15]
 8004c60:	3301      	adds	r3, #1
 8004c62:	73fb      	strb	r3, [r7, #15]
 8004c64:	7bfa      	ldrb	r2, [r7, #15]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d3b9      	bcc.n	8004be2 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c6e:	2300      	movs	r3, #0
 8004c70:	73fb      	strb	r3, [r7, #15]
 8004c72:	e044      	b.n	8004cfe <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004c74:	7bfa      	ldrb	r2, [r7, #15]
 8004c76:	6879      	ldr	r1, [r7, #4]
 8004c78:	4613      	mov	r3, r2
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	4413      	add	r3, r2
 8004c7e:	00db      	lsls	r3, r3, #3
 8004c80:	440b      	add	r3, r1
 8004c82:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004c86:	2200      	movs	r2, #0
 8004c88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004c8a:	7bfa      	ldrb	r2, [r7, #15]
 8004c8c:	6879      	ldr	r1, [r7, #4]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	4413      	add	r3, r2
 8004c94:	00db      	lsls	r3, r3, #3
 8004c96:	440b      	add	r3, r1
 8004c98:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004c9c:	7bfa      	ldrb	r2, [r7, #15]
 8004c9e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004ca0:	7bfa      	ldrb	r2, [r7, #15]
 8004ca2:	6879      	ldr	r1, [r7, #4]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	4413      	add	r3, r2
 8004caa:	00db      	lsls	r3, r3, #3
 8004cac:	440b      	add	r3, r1
 8004cae:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004cb6:	7bfa      	ldrb	r2, [r7, #15]
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	4413      	add	r3, r2
 8004cc0:	00db      	lsls	r3, r3, #3
 8004cc2:	440b      	add	r3, r1
 8004cc4:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004ccc:	7bfa      	ldrb	r2, [r7, #15]
 8004cce:	6879      	ldr	r1, [r7, #4]
 8004cd0:	4613      	mov	r3, r2
 8004cd2:	009b      	lsls	r3, r3, #2
 8004cd4:	4413      	add	r3, r2
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	440b      	add	r3, r1
 8004cda:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004cde:	2200      	movs	r2, #0
 8004ce0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004ce2:	7bfa      	ldrb	r2, [r7, #15]
 8004ce4:	6879      	ldr	r1, [r7, #4]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	4413      	add	r3, r2
 8004cec:	00db      	lsls	r3, r3, #3
 8004cee:	440b      	add	r3, r1
 8004cf0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cf8:	7bfb      	ldrb	r3, [r7, #15]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	73fb      	strb	r3, [r7, #15]
 8004cfe:	7bfa      	ldrb	r2, [r7, #15]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d3b5      	bcc.n	8004c74 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	603b      	str	r3, [r7, #0]
 8004d0e:	687e      	ldr	r6, [r7, #4]
 8004d10:	466d      	mov	r5, sp
 8004d12:	f106 0410 	add.w	r4, r6, #16
 8004d16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004d18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004d1a:	6823      	ldr	r3, [r4, #0]
 8004d1c:	602b      	str	r3, [r5, #0]
 8004d1e:	1d33      	adds	r3, r6, #4
 8004d20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d22:	6838      	ldr	r0, [r7, #0]
 8004d24:	f001 fe56 	bl	80069d4 <USB_DevInit>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d005      	beq.n	8004d3a <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2202      	movs	r2, #2
 8004d32:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e00d      	b.n	8004d56 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f001 fe60 	bl	8006a14 <USB_DevDisconnect>

  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3714      	adds	r7, #20
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004d60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b086      	sub	sp, #24
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e272      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f000 8087 	beq.w	8004e8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d80:	4b92      	ldr	r3, [pc, #584]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f003 030c 	and.w	r3, r3, #12
 8004d88:	2b04      	cmp	r3, #4
 8004d8a:	d00c      	beq.n	8004da6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d8c:	4b8f      	ldr	r3, [pc, #572]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f003 030c 	and.w	r3, r3, #12
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d112      	bne.n	8004dbe <HAL_RCC_OscConfig+0x5e>
 8004d98:	4b8c      	ldr	r3, [pc, #560]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004da4:	d10b      	bne.n	8004dbe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da6:	4b89      	ldr	r3, [pc, #548]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d06c      	beq.n	8004e8c <HAL_RCC_OscConfig+0x12c>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d168      	bne.n	8004e8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e24c      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dc6:	d106      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x76>
 8004dc8:	4b80      	ldr	r3, [pc, #512]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a7f      	ldr	r2, [pc, #508]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004dce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dd2:	6013      	str	r3, [r2, #0]
 8004dd4:	e02e      	b.n	8004e34 <HAL_RCC_OscConfig+0xd4>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d10c      	bne.n	8004df8 <HAL_RCC_OscConfig+0x98>
 8004dde:	4b7b      	ldr	r3, [pc, #492]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a7a      	ldr	r2, [pc, #488]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004de4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004de8:	6013      	str	r3, [r2, #0]
 8004dea:	4b78      	ldr	r3, [pc, #480]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a77      	ldr	r2, [pc, #476]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004df0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004df4:	6013      	str	r3, [r2, #0]
 8004df6:	e01d      	b.n	8004e34 <HAL_RCC_OscConfig+0xd4>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e00:	d10c      	bne.n	8004e1c <HAL_RCC_OscConfig+0xbc>
 8004e02:	4b72      	ldr	r3, [pc, #456]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a71      	ldr	r2, [pc, #452]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	4b6f      	ldr	r3, [pc, #444]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a6e      	ldr	r2, [pc, #440]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e18:	6013      	str	r3, [r2, #0]
 8004e1a:	e00b      	b.n	8004e34 <HAL_RCC_OscConfig+0xd4>
 8004e1c:	4b6b      	ldr	r3, [pc, #428]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a6a      	ldr	r2, [pc, #424]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004e26:	6013      	str	r3, [r2, #0]
 8004e28:	4b68      	ldr	r3, [pc, #416]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a67      	ldr	r2, [pc, #412]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004e32:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d013      	beq.n	8004e64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e3c:	f7fe f9e6 	bl	800320c <HAL_GetTick>
 8004e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e42:	e008      	b.n	8004e56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e44:	f7fe f9e2 	bl	800320c <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b64      	cmp	r3, #100	; 0x64
 8004e50:	d901      	bls.n	8004e56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e200      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e56:	4b5d      	ldr	r3, [pc, #372]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d0f0      	beq.n	8004e44 <HAL_RCC_OscConfig+0xe4>
 8004e62:	e014      	b.n	8004e8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e64:	f7fe f9d2 	bl	800320c <HAL_GetTick>
 8004e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e6a:	e008      	b.n	8004e7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e6c:	f7fe f9ce 	bl	800320c <HAL_GetTick>
 8004e70:	4602      	mov	r2, r0
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	2b64      	cmp	r3, #100	; 0x64
 8004e78:	d901      	bls.n	8004e7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e1ec      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e7e:	4b53      	ldr	r3, [pc, #332]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1f0      	bne.n	8004e6c <HAL_RCC_OscConfig+0x10c>
 8004e8a:	e000      	b.n	8004e8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d063      	beq.n	8004f62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e9a:	4b4c      	ldr	r3, [pc, #304]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f003 030c 	and.w	r3, r3, #12
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00b      	beq.n	8004ebe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004ea6:	4b49      	ldr	r3, [pc, #292]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f003 030c 	and.w	r3, r3, #12
 8004eae:	2b08      	cmp	r3, #8
 8004eb0:	d11c      	bne.n	8004eec <HAL_RCC_OscConfig+0x18c>
 8004eb2:	4b46      	ldr	r3, [pc, #280]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d116      	bne.n	8004eec <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ebe:	4b43      	ldr	r3, [pc, #268]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0302 	and.w	r3, r3, #2
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d005      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x176>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d001      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e1c0      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ed6:	4b3d      	ldr	r3, [pc, #244]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	4939      	ldr	r1, [pc, #228]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004eea:	e03a      	b.n	8004f62 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d020      	beq.n	8004f36 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ef4:	4b36      	ldr	r3, [pc, #216]	; (8004fd0 <HAL_RCC_OscConfig+0x270>)
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004efa:	f7fe f987 	bl	800320c <HAL_GetTick>
 8004efe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f00:	e008      	b.n	8004f14 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f02:	f7fe f983 	bl	800320c <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d901      	bls.n	8004f14 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e1a1      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f14:	4b2d      	ldr	r3, [pc, #180]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0f0      	beq.n	8004f02 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f20:	4b2a      	ldr	r3, [pc, #168]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	695b      	ldr	r3, [r3, #20]
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	4927      	ldr	r1, [pc, #156]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004f30:	4313      	orrs	r3, r2
 8004f32:	600b      	str	r3, [r1, #0]
 8004f34:	e015      	b.n	8004f62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f36:	4b26      	ldr	r3, [pc, #152]	; (8004fd0 <HAL_RCC_OscConfig+0x270>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f3c:	f7fe f966 	bl	800320c <HAL_GetTick>
 8004f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f42:	e008      	b.n	8004f56 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f44:	f7fe f962 	bl	800320c <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e180      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f56:	4b1d      	ldr	r3, [pc, #116]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0302 	and.w	r3, r3, #2
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1f0      	bne.n	8004f44 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d03a      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d019      	beq.n	8004faa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f76:	4b17      	ldr	r3, [pc, #92]	; (8004fd4 <HAL_RCC_OscConfig+0x274>)
 8004f78:	2201      	movs	r2, #1
 8004f7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f7c:	f7fe f946 	bl	800320c <HAL_GetTick>
 8004f80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f84:	f7fe f942 	bl	800320c <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e160      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f96:	4b0d      	ldr	r3, [pc, #52]	; (8004fcc <HAL_RCC_OscConfig+0x26c>)
 8004f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9a:	f003 0302 	and.w	r3, r3, #2
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d0f0      	beq.n	8004f84 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004fa2:	2001      	movs	r0, #1
 8004fa4:	f000 face 	bl	8005544 <RCC_Delay>
 8004fa8:	e01c      	b.n	8004fe4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004faa:	4b0a      	ldr	r3, [pc, #40]	; (8004fd4 <HAL_RCC_OscConfig+0x274>)
 8004fac:	2200      	movs	r2, #0
 8004fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fb0:	f7fe f92c 	bl	800320c <HAL_GetTick>
 8004fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fb6:	e00f      	b.n	8004fd8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fb8:	f7fe f928 	bl	800320c <HAL_GetTick>
 8004fbc:	4602      	mov	r2, r0
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	1ad3      	subs	r3, r2, r3
 8004fc2:	2b02      	cmp	r3, #2
 8004fc4:	d908      	bls.n	8004fd8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e146      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
 8004fca:	bf00      	nop
 8004fcc:	40021000 	.word	0x40021000
 8004fd0:	42420000 	.word	0x42420000
 8004fd4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fd8:	4b92      	ldr	r3, [pc, #584]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8004fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fdc:	f003 0302 	and.w	r3, r3, #2
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1e9      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 0304 	and.w	r3, r3, #4
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	f000 80a6 	beq.w	800513e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ff6:	4b8b      	ldr	r3, [pc, #556]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8004ff8:	69db      	ldr	r3, [r3, #28]
 8004ffa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10d      	bne.n	800501e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005002:	4b88      	ldr	r3, [pc, #544]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	4a87      	ldr	r2, [pc, #540]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005008:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800500c:	61d3      	str	r3, [r2, #28]
 800500e:	4b85      	ldr	r3, [pc, #532]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005016:	60bb      	str	r3, [r7, #8]
 8005018:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800501a:	2301      	movs	r3, #1
 800501c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800501e:	4b82      	ldr	r3, [pc, #520]	; (8005228 <HAL_RCC_OscConfig+0x4c8>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005026:	2b00      	cmp	r3, #0
 8005028:	d118      	bne.n	800505c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800502a:	4b7f      	ldr	r3, [pc, #508]	; (8005228 <HAL_RCC_OscConfig+0x4c8>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a7e      	ldr	r2, [pc, #504]	; (8005228 <HAL_RCC_OscConfig+0x4c8>)
 8005030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005034:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005036:	f7fe f8e9 	bl	800320c <HAL_GetTick>
 800503a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800503c:	e008      	b.n	8005050 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800503e:	f7fe f8e5 	bl	800320c <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	2b64      	cmp	r3, #100	; 0x64
 800504a:	d901      	bls.n	8005050 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800504c:	2303      	movs	r3, #3
 800504e:	e103      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005050:	4b75      	ldr	r3, [pc, #468]	; (8005228 <HAL_RCC_OscConfig+0x4c8>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005058:	2b00      	cmp	r3, #0
 800505a:	d0f0      	beq.n	800503e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	2b01      	cmp	r3, #1
 8005062:	d106      	bne.n	8005072 <HAL_RCC_OscConfig+0x312>
 8005064:	4b6f      	ldr	r3, [pc, #444]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	4a6e      	ldr	r2, [pc, #440]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 800506a:	f043 0301 	orr.w	r3, r3, #1
 800506e:	6213      	str	r3, [r2, #32]
 8005070:	e02d      	b.n	80050ce <HAL_RCC_OscConfig+0x36e>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d10c      	bne.n	8005094 <HAL_RCC_OscConfig+0x334>
 800507a:	4b6a      	ldr	r3, [pc, #424]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	4a69      	ldr	r2, [pc, #420]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005080:	f023 0301 	bic.w	r3, r3, #1
 8005084:	6213      	str	r3, [r2, #32]
 8005086:	4b67      	ldr	r3, [pc, #412]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	4a66      	ldr	r2, [pc, #408]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 800508c:	f023 0304 	bic.w	r3, r3, #4
 8005090:	6213      	str	r3, [r2, #32]
 8005092:	e01c      	b.n	80050ce <HAL_RCC_OscConfig+0x36e>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	2b05      	cmp	r3, #5
 800509a:	d10c      	bne.n	80050b6 <HAL_RCC_OscConfig+0x356>
 800509c:	4b61      	ldr	r3, [pc, #388]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 800509e:	6a1b      	ldr	r3, [r3, #32]
 80050a0:	4a60      	ldr	r2, [pc, #384]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80050a2:	f043 0304 	orr.w	r3, r3, #4
 80050a6:	6213      	str	r3, [r2, #32]
 80050a8:	4b5e      	ldr	r3, [pc, #376]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	4a5d      	ldr	r2, [pc, #372]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80050ae:	f043 0301 	orr.w	r3, r3, #1
 80050b2:	6213      	str	r3, [r2, #32]
 80050b4:	e00b      	b.n	80050ce <HAL_RCC_OscConfig+0x36e>
 80050b6:	4b5b      	ldr	r3, [pc, #364]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	4a5a      	ldr	r2, [pc, #360]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80050bc:	f023 0301 	bic.w	r3, r3, #1
 80050c0:	6213      	str	r3, [r2, #32]
 80050c2:	4b58      	ldr	r3, [pc, #352]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	4a57      	ldr	r2, [pc, #348]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80050c8:	f023 0304 	bic.w	r3, r3, #4
 80050cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d015      	beq.n	8005102 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050d6:	f7fe f899 	bl	800320c <HAL_GetTick>
 80050da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050dc:	e00a      	b.n	80050f4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050de:	f7fe f895 	bl	800320c <HAL_GetTick>
 80050e2:	4602      	mov	r2, r0
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d901      	bls.n	80050f4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e0b1      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050f4:	4b4b      	ldr	r3, [pc, #300]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80050f6:	6a1b      	ldr	r3, [r3, #32]
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d0ee      	beq.n	80050de <HAL_RCC_OscConfig+0x37e>
 8005100:	e014      	b.n	800512c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005102:	f7fe f883 	bl	800320c <HAL_GetTick>
 8005106:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005108:	e00a      	b.n	8005120 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800510a:	f7fe f87f 	bl	800320c <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	f241 3288 	movw	r2, #5000	; 0x1388
 8005118:	4293      	cmp	r3, r2
 800511a:	d901      	bls.n	8005120 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e09b      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005120:	4b40      	ldr	r3, [pc, #256]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005122:	6a1b      	ldr	r3, [r3, #32]
 8005124:	f003 0302 	and.w	r3, r3, #2
 8005128:	2b00      	cmp	r3, #0
 800512a:	d1ee      	bne.n	800510a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800512c:	7dfb      	ldrb	r3, [r7, #23]
 800512e:	2b01      	cmp	r3, #1
 8005130:	d105      	bne.n	800513e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005132:	4b3c      	ldr	r3, [pc, #240]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	4a3b      	ldr	r2, [pc, #236]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005138:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800513c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69db      	ldr	r3, [r3, #28]
 8005142:	2b00      	cmp	r3, #0
 8005144:	f000 8087 	beq.w	8005256 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005148:	4b36      	ldr	r3, [pc, #216]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f003 030c 	and.w	r3, r3, #12
 8005150:	2b08      	cmp	r3, #8
 8005152:	d061      	beq.n	8005218 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	69db      	ldr	r3, [r3, #28]
 8005158:	2b02      	cmp	r3, #2
 800515a:	d146      	bne.n	80051ea <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800515c:	4b33      	ldr	r3, [pc, #204]	; (800522c <HAL_RCC_OscConfig+0x4cc>)
 800515e:	2200      	movs	r2, #0
 8005160:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005162:	f7fe f853 	bl	800320c <HAL_GetTick>
 8005166:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005168:	e008      	b.n	800517c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800516a:	f7fe f84f 	bl	800320c <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	2b02      	cmp	r3, #2
 8005176:	d901      	bls.n	800517c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e06d      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800517c:	4b29      	ldr	r3, [pc, #164]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1f0      	bne.n	800516a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005190:	d108      	bne.n	80051a4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005192:	4b24      	ldr	r3, [pc, #144]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 8005194:	685b      	ldr	r3, [r3, #4]
 8005196:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	4921      	ldr	r1, [pc, #132]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80051a0:	4313      	orrs	r3, r2
 80051a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051a4:	4b1f      	ldr	r3, [pc, #124]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a19      	ldr	r1, [r3, #32]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b4:	430b      	orrs	r3, r1
 80051b6:	491b      	ldr	r1, [pc, #108]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80051b8:	4313      	orrs	r3, r2
 80051ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051bc:	4b1b      	ldr	r3, [pc, #108]	; (800522c <HAL_RCC_OscConfig+0x4cc>)
 80051be:	2201      	movs	r2, #1
 80051c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c2:	f7fe f823 	bl	800320c <HAL_GetTick>
 80051c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051c8:	e008      	b.n	80051dc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051ca:	f7fe f81f 	bl	800320c <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d901      	bls.n	80051dc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e03d      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80051dc:	4b11      	ldr	r3, [pc, #68]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d0f0      	beq.n	80051ca <HAL_RCC_OscConfig+0x46a>
 80051e8:	e035      	b.n	8005256 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051ea:	4b10      	ldr	r3, [pc, #64]	; (800522c <HAL_RCC_OscConfig+0x4cc>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051f0:	f7fe f80c 	bl	800320c <HAL_GetTick>
 80051f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051f6:	e008      	b.n	800520a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051f8:	f7fe f808 	bl	800320c <HAL_GetTick>
 80051fc:	4602      	mov	r2, r0
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	2b02      	cmp	r3, #2
 8005204:	d901      	bls.n	800520a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e026      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800520a:	4b06      	ldr	r3, [pc, #24]	; (8005224 <HAL_RCC_OscConfig+0x4c4>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1f0      	bne.n	80051f8 <HAL_RCC_OscConfig+0x498>
 8005216:	e01e      	b.n	8005256 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	69db      	ldr	r3, [r3, #28]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d107      	bne.n	8005230 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e019      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
 8005224:	40021000 	.word	0x40021000
 8005228:	40007000 	.word	0x40007000
 800522c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005230:	4b0b      	ldr	r3, [pc, #44]	; (8005260 <HAL_RCC_OscConfig+0x500>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a1b      	ldr	r3, [r3, #32]
 8005240:	429a      	cmp	r2, r3
 8005242:	d106      	bne.n	8005252 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800524e:	429a      	cmp	r2, r3
 8005250:	d001      	beq.n	8005256 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e000      	b.n	8005258 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3718      	adds	r7, #24
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	40021000 	.word	0x40021000

08005264 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b084      	sub	sp, #16
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d101      	bne.n	8005278 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	e0d0      	b.n	800541a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005278:	4b6a      	ldr	r3, [pc, #424]	; (8005424 <HAL_RCC_ClockConfig+0x1c0>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0307 	and.w	r3, r3, #7
 8005280:	683a      	ldr	r2, [r7, #0]
 8005282:	429a      	cmp	r2, r3
 8005284:	d910      	bls.n	80052a8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005286:	4b67      	ldr	r3, [pc, #412]	; (8005424 <HAL_RCC_ClockConfig+0x1c0>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f023 0207 	bic.w	r2, r3, #7
 800528e:	4965      	ldr	r1, [pc, #404]	; (8005424 <HAL_RCC_ClockConfig+0x1c0>)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	4313      	orrs	r3, r2
 8005294:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005296:	4b63      	ldr	r3, [pc, #396]	; (8005424 <HAL_RCC_ClockConfig+0x1c0>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	683a      	ldr	r2, [r7, #0]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d001      	beq.n	80052a8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e0b8      	b.n	800541a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 0302 	and.w	r3, r3, #2
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d020      	beq.n	80052f6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f003 0304 	and.w	r3, r3, #4
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d005      	beq.n	80052cc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052c0:	4b59      	ldr	r3, [pc, #356]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	4a58      	ldr	r2, [pc, #352]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80052c6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80052ca:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0308 	and.w	r3, r3, #8
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d005      	beq.n	80052e4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052d8:	4b53      	ldr	r3, [pc, #332]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	4a52      	ldr	r2, [pc, #328]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80052de:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80052e2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052e4:	4b50      	ldr	r3, [pc, #320]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	494d      	ldr	r1, [pc, #308]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0301 	and.w	r3, r3, #1
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d040      	beq.n	8005384 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d107      	bne.n	800531a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530a:	4b47      	ldr	r3, [pc, #284]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005312:	2b00      	cmp	r3, #0
 8005314:	d115      	bne.n	8005342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e07f      	b.n	800541a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2b02      	cmp	r3, #2
 8005320:	d107      	bne.n	8005332 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005322:	4b41      	ldr	r3, [pc, #260]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d109      	bne.n	8005342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e073      	b.n	800541a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005332:	4b3d      	ldr	r3, [pc, #244]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d101      	bne.n	8005342 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e06b      	b.n	800541a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005342:	4b39      	ldr	r3, [pc, #228]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	f023 0203 	bic.w	r2, r3, #3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	4936      	ldr	r1, [pc, #216]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 8005350:	4313      	orrs	r3, r2
 8005352:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005354:	f7fd ff5a 	bl	800320c <HAL_GetTick>
 8005358:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800535a:	e00a      	b.n	8005372 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800535c:	f7fd ff56 	bl	800320c <HAL_GetTick>
 8005360:	4602      	mov	r2, r0
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	f241 3288 	movw	r2, #5000	; 0x1388
 800536a:	4293      	cmp	r3, r2
 800536c:	d901      	bls.n	8005372 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e053      	b.n	800541a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005372:	4b2d      	ldr	r3, [pc, #180]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 8005374:	685b      	ldr	r3, [r3, #4]
 8005376:	f003 020c 	and.w	r2, r3, #12
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	429a      	cmp	r2, r3
 8005382:	d1eb      	bne.n	800535c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005384:	4b27      	ldr	r3, [pc, #156]	; (8005424 <HAL_RCC_ClockConfig+0x1c0>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 0307 	and.w	r3, r3, #7
 800538c:	683a      	ldr	r2, [r7, #0]
 800538e:	429a      	cmp	r2, r3
 8005390:	d210      	bcs.n	80053b4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005392:	4b24      	ldr	r3, [pc, #144]	; (8005424 <HAL_RCC_ClockConfig+0x1c0>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f023 0207 	bic.w	r2, r3, #7
 800539a:	4922      	ldr	r1, [pc, #136]	; (8005424 <HAL_RCC_ClockConfig+0x1c0>)
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	4313      	orrs	r3, r2
 80053a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053a2:	4b20      	ldr	r3, [pc, #128]	; (8005424 <HAL_RCC_ClockConfig+0x1c0>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0307 	and.w	r3, r3, #7
 80053aa:	683a      	ldr	r2, [r7, #0]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d001      	beq.n	80053b4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e032      	b.n	800541a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 0304 	and.w	r3, r3, #4
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d008      	beq.n	80053d2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053c0:	4b19      	ldr	r3, [pc, #100]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	4916      	ldr	r1, [pc, #88]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80053ce:	4313      	orrs	r3, r2
 80053d0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 0308 	and.w	r3, r3, #8
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d009      	beq.n	80053f2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80053de:	4b12      	ldr	r3, [pc, #72]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	00db      	lsls	r3, r3, #3
 80053ec:	490e      	ldr	r1, [pc, #56]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053f2:	f000 f821 	bl	8005438 <HAL_RCC_GetSysClockFreq>
 80053f6:	4602      	mov	r2, r0
 80053f8:	4b0b      	ldr	r3, [pc, #44]	; (8005428 <HAL_RCC_ClockConfig+0x1c4>)
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	091b      	lsrs	r3, r3, #4
 80053fe:	f003 030f 	and.w	r3, r3, #15
 8005402:	490a      	ldr	r1, [pc, #40]	; (800542c <HAL_RCC_ClockConfig+0x1c8>)
 8005404:	5ccb      	ldrb	r3, [r1, r3]
 8005406:	fa22 f303 	lsr.w	r3, r2, r3
 800540a:	4a09      	ldr	r2, [pc, #36]	; (8005430 <HAL_RCC_ClockConfig+0x1cc>)
 800540c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800540e:	4b09      	ldr	r3, [pc, #36]	; (8005434 <HAL_RCC_ClockConfig+0x1d0>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4618      	mov	r0, r3
 8005414:	f7fd feb8 	bl	8003188 <HAL_InitTick>

  return HAL_OK;
 8005418:	2300      	movs	r3, #0
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40022000 	.word	0x40022000
 8005428:	40021000 	.word	0x40021000
 800542c:	0800bbd0 	.word	0x0800bbd0
 8005430:	20000018 	.word	0x20000018
 8005434:	2000001c 	.word	0x2000001c

08005438 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005438:	b480      	push	{r7}
 800543a:	b087      	sub	sp, #28
 800543c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800543e:	2300      	movs	r3, #0
 8005440:	60fb      	str	r3, [r7, #12]
 8005442:	2300      	movs	r3, #0
 8005444:	60bb      	str	r3, [r7, #8]
 8005446:	2300      	movs	r3, #0
 8005448:	617b      	str	r3, [r7, #20]
 800544a:	2300      	movs	r3, #0
 800544c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800544e:	2300      	movs	r3, #0
 8005450:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005452:	4b1e      	ldr	r3, [pc, #120]	; (80054cc <HAL_RCC_GetSysClockFreq+0x94>)
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f003 030c 	and.w	r3, r3, #12
 800545e:	2b04      	cmp	r3, #4
 8005460:	d002      	beq.n	8005468 <HAL_RCC_GetSysClockFreq+0x30>
 8005462:	2b08      	cmp	r3, #8
 8005464:	d003      	beq.n	800546e <HAL_RCC_GetSysClockFreq+0x36>
 8005466:	e027      	b.n	80054b8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005468:	4b19      	ldr	r3, [pc, #100]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800546a:	613b      	str	r3, [r7, #16]
      break;
 800546c:	e027      	b.n	80054be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	0c9b      	lsrs	r3, r3, #18
 8005472:	f003 030f 	and.w	r3, r3, #15
 8005476:	4a17      	ldr	r2, [pc, #92]	; (80054d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005478:	5cd3      	ldrb	r3, [r2, r3]
 800547a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d010      	beq.n	80054a8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005486:	4b11      	ldr	r3, [pc, #68]	; (80054cc <HAL_RCC_GetSysClockFreq+0x94>)
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	0c5b      	lsrs	r3, r3, #17
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	4a11      	ldr	r2, [pc, #68]	; (80054d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005492:	5cd3      	ldrb	r3, [r2, r3]
 8005494:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a0d      	ldr	r2, [pc, #52]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x98>)
 800549a:	fb03 f202 	mul.w	r2, r3, r2
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054a4:	617b      	str	r3, [r7, #20]
 80054a6:	e004      	b.n	80054b2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a0c      	ldr	r2, [pc, #48]	; (80054dc <HAL_RCC_GetSysClockFreq+0xa4>)
 80054ac:	fb02 f303 	mul.w	r3, r2, r3
 80054b0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	613b      	str	r3, [r7, #16]
      break;
 80054b6:	e002      	b.n	80054be <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80054b8:	4b05      	ldr	r3, [pc, #20]	; (80054d0 <HAL_RCC_GetSysClockFreq+0x98>)
 80054ba:	613b      	str	r3, [r7, #16]
      break;
 80054bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054be:	693b      	ldr	r3, [r7, #16]
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	371c      	adds	r7, #28
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bc80      	pop	{r7}
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	40021000 	.word	0x40021000
 80054d0:	007a1200 	.word	0x007a1200
 80054d4:	0800bbe8 	.word	0x0800bbe8
 80054d8:	0800bbf8 	.word	0x0800bbf8
 80054dc:	003d0900 	.word	0x003d0900

080054e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054e0:	b480      	push	{r7}
 80054e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054e4:	4b02      	ldr	r3, [pc, #8]	; (80054f0 <HAL_RCC_GetHCLKFreq+0x10>)
 80054e6:	681b      	ldr	r3, [r3, #0]
}
 80054e8:	4618      	mov	r0, r3
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bc80      	pop	{r7}
 80054ee:	4770      	bx	lr
 80054f0:	20000018 	.word	0x20000018

080054f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054f8:	f7ff fff2 	bl	80054e0 <HAL_RCC_GetHCLKFreq>
 80054fc:	4602      	mov	r2, r0
 80054fe:	4b05      	ldr	r3, [pc, #20]	; (8005514 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	0a1b      	lsrs	r3, r3, #8
 8005504:	f003 0307 	and.w	r3, r3, #7
 8005508:	4903      	ldr	r1, [pc, #12]	; (8005518 <HAL_RCC_GetPCLK1Freq+0x24>)
 800550a:	5ccb      	ldrb	r3, [r1, r3]
 800550c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005510:	4618      	mov	r0, r3
 8005512:	bd80      	pop	{r7, pc}
 8005514:	40021000 	.word	0x40021000
 8005518:	0800bbe0 	.word	0x0800bbe0

0800551c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005520:	f7ff ffde 	bl	80054e0 <HAL_RCC_GetHCLKFreq>
 8005524:	4602      	mov	r2, r0
 8005526:	4b05      	ldr	r3, [pc, #20]	; (800553c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	0adb      	lsrs	r3, r3, #11
 800552c:	f003 0307 	and.w	r3, r3, #7
 8005530:	4903      	ldr	r1, [pc, #12]	; (8005540 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005532:	5ccb      	ldrb	r3, [r1, r3]
 8005534:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005538:	4618      	mov	r0, r3
 800553a:	bd80      	pop	{r7, pc}
 800553c:	40021000 	.word	0x40021000
 8005540:	0800bbe0 	.word	0x0800bbe0

08005544 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005544:	b480      	push	{r7}
 8005546:	b085      	sub	sp, #20
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800554c:	4b0a      	ldr	r3, [pc, #40]	; (8005578 <RCC_Delay+0x34>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a0a      	ldr	r2, [pc, #40]	; (800557c <RCC_Delay+0x38>)
 8005552:	fba2 2303 	umull	r2, r3, r2, r3
 8005556:	0a5b      	lsrs	r3, r3, #9
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	fb02 f303 	mul.w	r3, r2, r3
 800555e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005560:	bf00      	nop
  }
  while (Delay --);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	1e5a      	subs	r2, r3, #1
 8005566:	60fa      	str	r2, [r7, #12]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1f9      	bne.n	8005560 <RCC_Delay+0x1c>
}
 800556c:	bf00      	nop
 800556e:	bf00      	nop
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	bc80      	pop	{r7}
 8005576:	4770      	bx	lr
 8005578:	20000018 	.word	0x20000018
 800557c:	10624dd3 	.word	0x10624dd3

08005580 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005588:	2300      	movs	r3, #0
 800558a:	613b      	str	r3, [r7, #16]
 800558c:	2300      	movs	r3, #0
 800558e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0301 	and.w	r3, r3, #1
 8005598:	2b00      	cmp	r3, #0
 800559a:	d07d      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800559c:	2300      	movs	r3, #0
 800559e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055a0:	4b4f      	ldr	r3, [pc, #316]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055a2:	69db      	ldr	r3, [r3, #28]
 80055a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10d      	bne.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055ac:	4b4c      	ldr	r3, [pc, #304]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ae:	69db      	ldr	r3, [r3, #28]
 80055b0:	4a4b      	ldr	r2, [pc, #300]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055b6:	61d3      	str	r3, [r2, #28]
 80055b8:	4b49      	ldr	r3, [pc, #292]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055ba:	69db      	ldr	r3, [r3, #28]
 80055bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055c0:	60bb      	str	r3, [r7, #8]
 80055c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055c4:	2301      	movs	r3, #1
 80055c6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055c8:	4b46      	ldr	r3, [pc, #280]	; (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d118      	bne.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055d4:	4b43      	ldr	r3, [pc, #268]	; (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a42      	ldr	r2, [pc, #264]	; (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055e0:	f7fd fe14 	bl	800320c <HAL_GetTick>
 80055e4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055e6:	e008      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055e8:	f7fd fe10 	bl	800320c <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	2b64      	cmp	r3, #100	; 0x64
 80055f4:	d901      	bls.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	e06d      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055fa:	4b3a      	ldr	r3, [pc, #232]	; (80056e4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005602:	2b00      	cmp	r3, #0
 8005604:	d0f0      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005606:	4b36      	ldr	r3, [pc, #216]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800560e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d02e      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	429a      	cmp	r2, r3
 8005622:	d027      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005624:	4b2e      	ldr	r3, [pc, #184]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005626:	6a1b      	ldr	r3, [r3, #32]
 8005628:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800562c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800562e:	4b2e      	ldr	r3, [pc, #184]	; (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005630:	2201      	movs	r2, #1
 8005632:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005634:	4b2c      	ldr	r3, [pc, #176]	; (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005636:	2200      	movs	r2, #0
 8005638:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800563a:	4a29      	ldr	r2, [pc, #164]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d014      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800564a:	f7fd fddf 	bl	800320c <HAL_GetTick>
 800564e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005650:	e00a      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005652:	f7fd fddb 	bl	800320c <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005660:	4293      	cmp	r3, r2
 8005662:	d901      	bls.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005664:	2303      	movs	r3, #3
 8005666:	e036      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005668:	4b1d      	ldr	r3, [pc, #116]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800566a:	6a1b      	ldr	r3, [r3, #32]
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d0ee      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005674:	4b1a      	ldr	r3, [pc, #104]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	4917      	ldr	r1, [pc, #92]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005682:	4313      	orrs	r3, r2
 8005684:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005686:	7dfb      	ldrb	r3, [r7, #23]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d105      	bne.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800568c:	4b14      	ldr	r3, [pc, #80]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800568e:	69db      	ldr	r3, [r3, #28]
 8005690:	4a13      	ldr	r2, [pc, #76]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005692:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005696:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0302 	and.w	r3, r3, #2
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d008      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056a4:	4b0e      	ldr	r3, [pc, #56]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	490b      	ldr	r1, [pc, #44]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0310 	and.w	r3, r3, #16
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d008      	beq.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056c2:	4b07      	ldr	r3, [pc, #28]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	4904      	ldr	r1, [pc, #16]	; (80056e0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3718      	adds	r7, #24
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	40021000 	.word	0x40021000
 80056e4:	40007000 	.word	0x40007000
 80056e8:	42420440 	.word	0x42420440

080056ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b082      	sub	sp, #8
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e041      	b.n	8005782 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005704:	b2db      	uxtb	r3, r3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d106      	bne.n	8005718 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f7fd f94a 	bl	80029ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2202      	movs	r2, #2
 800571c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	3304      	adds	r3, #4
 8005728:	4619      	mov	r1, r3
 800572a:	4610      	mov	r0, r2
 800572c:	f000 fa70 	bl	8005c10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
	...

0800578c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b01      	cmp	r3, #1
 800579e:	d001      	beq.n	80057a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e032      	b.n	800580a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2202      	movs	r2, #2
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a18      	ldr	r2, [pc, #96]	; (8005814 <HAL_TIM_Base_Start+0x88>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d00e      	beq.n	80057d4 <HAL_TIM_Base_Start+0x48>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057be:	d009      	beq.n	80057d4 <HAL_TIM_Base_Start+0x48>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a14      	ldr	r2, [pc, #80]	; (8005818 <HAL_TIM_Base_Start+0x8c>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d004      	beq.n	80057d4 <HAL_TIM_Base_Start+0x48>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a13      	ldr	r2, [pc, #76]	; (800581c <HAL_TIM_Base_Start+0x90>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d111      	bne.n	80057f8 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f003 0307 	and.w	r3, r3, #7
 80057de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2b06      	cmp	r3, #6
 80057e4:	d010      	beq.n	8005808 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f042 0201 	orr.w	r2, r2, #1
 80057f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057f6:	e007      	b.n	8005808 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f042 0201 	orr.w	r2, r2, #1
 8005806:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	bc80      	pop	{r7}
 8005812:	4770      	bx	lr
 8005814:	40012c00 	.word	0x40012c00
 8005818:	40000400 	.word	0x40000400
 800581c:	40000800 	.word	0x40000800

08005820 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d101      	bne.n	8005834 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e093      	b.n	800595c <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800583a:	b2db      	uxtb	r3, r3
 800583c:	2b00      	cmp	r3, #0
 800583e:	d106      	bne.n	800584e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f7fd f86f 	bl	800292c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2202      	movs	r2, #2
 8005852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	6812      	ldr	r2, [r2, #0]
 8005860:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005864:	f023 0307 	bic.w	r3, r3, #7
 8005868:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	3304      	adds	r3, #4
 8005872:	4619      	mov	r1, r3
 8005874:	4610      	mov	r0, r2
 8005876:	f000 f9cb 	bl	8005c10 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	699b      	ldr	r3, [r3, #24]
 8005888:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	6a1b      	ldr	r3, [r3, #32]
 8005890:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	4313      	orrs	r3, r2
 800589a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058a2:	f023 0303 	bic.w	r3, r3, #3
 80058a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	699b      	ldr	r3, [r3, #24]
 80058b0:	021b      	lsls	r3, r3, #8
 80058b2:	4313      	orrs	r3, r2
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80058c0:	f023 030c 	bic.w	r3, r3, #12
 80058c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	68da      	ldr	r2, [r3, #12]
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	021b      	lsls	r3, r3, #8
 80058dc:	4313      	orrs	r3, r2
 80058de:	693a      	ldr	r2, [r7, #16]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	691b      	ldr	r3, [r3, #16]
 80058e8:	011a      	lsls	r2, r3, #4
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	6a1b      	ldr	r3, [r3, #32]
 80058ee:	031b      	lsls	r3, r3, #12
 80058f0:	4313      	orrs	r3, r2
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80058fe:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	011b      	lsls	r3, r3, #4
 800590a:	4313      	orrs	r3, r2
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	4313      	orrs	r3, r2
 8005910:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	693a      	ldr	r2, [r7, #16]
 8005920:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	68fa      	ldr	r2, [r7, #12]
 8005928:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2201      	movs	r2, #1
 8005956:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}

08005964 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005974:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800597c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005984:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800598c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d110      	bne.n	80059b6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005994:	7bfb      	ldrb	r3, [r7, #15]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d102      	bne.n	80059a0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800599a:	7b7b      	ldrb	r3, [r7, #13]
 800599c:	2b01      	cmp	r3, #1
 800599e:	d001      	beq.n	80059a4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e069      	b.n	8005a78 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2202      	movs	r2, #2
 80059a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059b4:	e031      	b.n	8005a1a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b04      	cmp	r3, #4
 80059ba:	d110      	bne.n	80059de <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80059bc:	7bbb      	ldrb	r3, [r7, #14]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d102      	bne.n	80059c8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059c2:	7b3b      	ldrb	r3, [r7, #12]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d001      	beq.n	80059cc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e055      	b.n	8005a78 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2202      	movs	r2, #2
 80059d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80059dc:	e01d      	b.n	8005a1a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059de:	7bfb      	ldrb	r3, [r7, #15]
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d108      	bne.n	80059f6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80059e4:	7bbb      	ldrb	r3, [r7, #14]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d105      	bne.n	80059f6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80059ea:	7b7b      	ldrb	r3, [r7, #13]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d102      	bne.n	80059f6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80059f0:	7b3b      	ldrb	r3, [r7, #12]
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d001      	beq.n	80059fa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e03e      	b.n	8005a78 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2202      	movs	r2, #2
 80059fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2202      	movs	r2, #2
 8005a06:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2202      	movs	r2, #2
 8005a0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2202      	movs	r2, #2
 8005a16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d003      	beq.n	8005a28 <HAL_TIM_Encoder_Start+0xc4>
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	2b04      	cmp	r3, #4
 8005a24:	d008      	beq.n	8005a38 <HAL_TIM_Encoder_Start+0xd4>
 8005a26:	e00f      	b.n	8005a48 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	2100      	movs	r1, #0
 8005a30:	4618      	mov	r0, r3
 8005a32:	f000 f9e5 	bl	8005e00 <TIM_CCxChannelCmd>
      break;
 8005a36:	e016      	b.n	8005a66 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	2104      	movs	r1, #4
 8005a40:	4618      	mov	r0, r3
 8005a42:	f000 f9dd 	bl	8005e00 <TIM_CCxChannelCmd>
      break;
 8005a46:	e00e      	b.n	8005a66 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	2100      	movs	r1, #0
 8005a50:	4618      	mov	r0, r3
 8005a52:	f000 f9d5 	bl	8005e00 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	2104      	movs	r1, #4
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f000 f9ce 	bl	8005e00 <TIM_CCxChannelCmd>
      break;
 8005a64:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f042 0201 	orr.w	r2, r2, #1
 8005a74:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d101      	bne.n	8005a9c <HAL_TIM_ConfigClockSource+0x1c>
 8005a98:	2302      	movs	r3, #2
 8005a9a:	e0b4      	b.n	8005c06 <HAL_TIM_ConfigClockSource+0x186>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005aba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ac2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68ba      	ldr	r2, [r7, #8]
 8005aca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ad4:	d03e      	beq.n	8005b54 <HAL_TIM_ConfigClockSource+0xd4>
 8005ad6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ada:	f200 8087 	bhi.w	8005bec <HAL_TIM_ConfigClockSource+0x16c>
 8005ade:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ae2:	f000 8086 	beq.w	8005bf2 <HAL_TIM_ConfigClockSource+0x172>
 8005ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aea:	d87f      	bhi.n	8005bec <HAL_TIM_ConfigClockSource+0x16c>
 8005aec:	2b70      	cmp	r3, #112	; 0x70
 8005aee:	d01a      	beq.n	8005b26 <HAL_TIM_ConfigClockSource+0xa6>
 8005af0:	2b70      	cmp	r3, #112	; 0x70
 8005af2:	d87b      	bhi.n	8005bec <HAL_TIM_ConfigClockSource+0x16c>
 8005af4:	2b60      	cmp	r3, #96	; 0x60
 8005af6:	d050      	beq.n	8005b9a <HAL_TIM_ConfigClockSource+0x11a>
 8005af8:	2b60      	cmp	r3, #96	; 0x60
 8005afa:	d877      	bhi.n	8005bec <HAL_TIM_ConfigClockSource+0x16c>
 8005afc:	2b50      	cmp	r3, #80	; 0x50
 8005afe:	d03c      	beq.n	8005b7a <HAL_TIM_ConfigClockSource+0xfa>
 8005b00:	2b50      	cmp	r3, #80	; 0x50
 8005b02:	d873      	bhi.n	8005bec <HAL_TIM_ConfigClockSource+0x16c>
 8005b04:	2b40      	cmp	r3, #64	; 0x40
 8005b06:	d058      	beq.n	8005bba <HAL_TIM_ConfigClockSource+0x13a>
 8005b08:	2b40      	cmp	r3, #64	; 0x40
 8005b0a:	d86f      	bhi.n	8005bec <HAL_TIM_ConfigClockSource+0x16c>
 8005b0c:	2b30      	cmp	r3, #48	; 0x30
 8005b0e:	d064      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0x15a>
 8005b10:	2b30      	cmp	r3, #48	; 0x30
 8005b12:	d86b      	bhi.n	8005bec <HAL_TIM_ConfigClockSource+0x16c>
 8005b14:	2b20      	cmp	r3, #32
 8005b16:	d060      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0x15a>
 8005b18:	2b20      	cmp	r3, #32
 8005b1a:	d867      	bhi.n	8005bec <HAL_TIM_ConfigClockSource+0x16c>
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d05c      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0x15a>
 8005b20:	2b10      	cmp	r3, #16
 8005b22:	d05a      	beq.n	8005bda <HAL_TIM_ConfigClockSource+0x15a>
 8005b24:	e062      	b.n	8005bec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b36:	f000 f944 	bl	8005dc2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b48:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68ba      	ldr	r2, [r7, #8]
 8005b50:	609a      	str	r2, [r3, #8]
      break;
 8005b52:	e04f      	b.n	8005bf4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b64:	f000 f92d 	bl	8005dc2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	689a      	ldr	r2, [r3, #8]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b76:	609a      	str	r2, [r3, #8]
      break;
 8005b78:	e03c      	b.n	8005bf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b86:	461a      	mov	r2, r3
 8005b88:	f000 f8a4 	bl	8005cd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2150      	movs	r1, #80	; 0x50
 8005b92:	4618      	mov	r0, r3
 8005b94:	f000 f8fb 	bl	8005d8e <TIM_ITRx_SetConfig>
      break;
 8005b98:	e02c      	b.n	8005bf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	f000 f8c2 	bl	8005d30 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2160      	movs	r1, #96	; 0x60
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 f8eb 	bl	8005d8e <TIM_ITRx_SetConfig>
      break;
 8005bb8:	e01c      	b.n	8005bf4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	f000 f884 	bl	8005cd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2140      	movs	r1, #64	; 0x40
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f000 f8db 	bl	8005d8e <TIM_ITRx_SetConfig>
      break;
 8005bd8:	e00c      	b.n	8005bf4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4619      	mov	r1, r3
 8005be4:	4610      	mov	r0, r2
 8005be6:	f000 f8d2 	bl	8005d8e <TIM_ITRx_SetConfig>
      break;
 8005bea:	e003      	b.n	8005bf4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	73fb      	strb	r3, [r7, #15]
      break;
 8005bf0:	e000      	b.n	8005bf4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005bf2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
	...

08005c10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b085      	sub	sp, #20
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	4a29      	ldr	r2, [pc, #164]	; (8005cc8 <TIM_Base_SetConfig+0xb8>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d00b      	beq.n	8005c40 <TIM_Base_SetConfig+0x30>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c2e:	d007      	beq.n	8005c40 <TIM_Base_SetConfig+0x30>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a26      	ldr	r2, [pc, #152]	; (8005ccc <TIM_Base_SetConfig+0xbc>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d003      	beq.n	8005c40 <TIM_Base_SetConfig+0x30>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a25      	ldr	r2, [pc, #148]	; (8005cd0 <TIM_Base_SetConfig+0xc0>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d108      	bne.n	8005c52 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c46:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a1c      	ldr	r2, [pc, #112]	; (8005cc8 <TIM_Base_SetConfig+0xb8>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d00b      	beq.n	8005c72 <TIM_Base_SetConfig+0x62>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c60:	d007      	beq.n	8005c72 <TIM_Base_SetConfig+0x62>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a19      	ldr	r2, [pc, #100]	; (8005ccc <TIM_Base_SetConfig+0xbc>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d003      	beq.n	8005c72 <TIM_Base_SetConfig+0x62>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a18      	ldr	r2, [pc, #96]	; (8005cd0 <TIM_Base_SetConfig+0xc0>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d108      	bne.n	8005c84 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	68db      	ldr	r3, [r3, #12]
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	4313      	orrs	r3, r2
 8005c82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	695b      	ldr	r3, [r3, #20]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	689a      	ldr	r2, [r3, #8]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a07      	ldr	r2, [pc, #28]	; (8005cc8 <TIM_Base_SetConfig+0xb8>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d103      	bne.n	8005cb8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	691a      	ldr	r2, [r3, #16]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	615a      	str	r2, [r3, #20]
}
 8005cbe:	bf00      	nop
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bc80      	pop	{r7}
 8005cc6:	4770      	bx	lr
 8005cc8:	40012c00 	.word	0x40012c00
 8005ccc:	40000400 	.word	0x40000400
 8005cd0:	40000800 	.word	0x40000800

08005cd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b087      	sub	sp, #28
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	60f8      	str	r0, [r7, #12]
 8005cdc:	60b9      	str	r1, [r7, #8]
 8005cde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6a1b      	ldr	r3, [r3, #32]
 8005cea:	f023 0201 	bic.w	r2, r3, #1
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	011b      	lsls	r3, r3, #4
 8005d04:	693a      	ldr	r2, [r7, #16]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f023 030a 	bic.w	r3, r3, #10
 8005d10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d12:	697a      	ldr	r2, [r7, #20]
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	621a      	str	r2, [r3, #32]
}
 8005d26:	bf00      	nop
 8005d28:	371c      	adds	r7, #28
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bc80      	pop	{r7}
 8005d2e:	4770      	bx	lr

08005d30 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	6a1b      	ldr	r3, [r3, #32]
 8005d40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6a1b      	ldr	r3, [r3, #32]
 8005d46:	f023 0210 	bic.w	r2, r3, #16
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	699b      	ldr	r3, [r3, #24]
 8005d52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	031b      	lsls	r3, r3, #12
 8005d60:	693a      	ldr	r2, [r7, #16]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d6c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	011b      	lsls	r3, r3, #4
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	693a      	ldr	r2, [r7, #16]
 8005d7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	697a      	ldr	r2, [r7, #20]
 8005d82:	621a      	str	r2, [r3, #32]
}
 8005d84:	bf00      	nop
 8005d86:	371c      	adds	r7, #28
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bc80      	pop	{r7}
 8005d8c:	4770      	bx	lr

08005d8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d8e:	b480      	push	{r7}
 8005d90:	b085      	sub	sp, #20
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
 8005d96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005da4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005da6:	683a      	ldr	r2, [r7, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	f043 0307 	orr.w	r3, r3, #7
 8005db0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	609a      	str	r2, [r3, #8]
}
 8005db8:	bf00      	nop
 8005dba:	3714      	adds	r7, #20
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bc80      	pop	{r7}
 8005dc0:	4770      	bx	lr

08005dc2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005dc2:	b480      	push	{r7}
 8005dc4:	b087      	sub	sp, #28
 8005dc6:	af00      	add	r7, sp, #0
 8005dc8:	60f8      	str	r0, [r7, #12]
 8005dca:	60b9      	str	r1, [r7, #8]
 8005dcc:	607a      	str	r2, [r7, #4]
 8005dce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ddc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	021a      	lsls	r2, r3, #8
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	431a      	orrs	r2, r3
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	697a      	ldr	r2, [r7, #20]
 8005df4:	609a      	str	r2, [r3, #8]
}
 8005df6:	bf00      	nop
 8005df8:	371c      	adds	r7, #28
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bc80      	pop	{r7}
 8005dfe:	4770      	bx	lr

08005e00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b087      	sub	sp, #28
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	f003 031f 	and.w	r3, r3, #31
 8005e12:	2201      	movs	r2, #1
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6a1a      	ldr	r2, [r3, #32]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	43db      	mvns	r3, r3
 8005e22:	401a      	ands	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6a1a      	ldr	r2, [r3, #32]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	f003 031f 	and.w	r3, r3, #31
 8005e32:	6879      	ldr	r1, [r7, #4]
 8005e34:	fa01 f303 	lsl.w	r3, r1, r3
 8005e38:	431a      	orrs	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	621a      	str	r2, [r3, #32]
}
 8005e3e:	bf00      	nop
 8005e40:	371c      	adds	r7, #28
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bc80      	pop	{r7}
 8005e46:	4770      	bx	lr

08005e48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d101      	bne.n	8005e60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e5c:	2302      	movs	r3, #2
 8005e5e:	e046      	b.n	8005eee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2202      	movs	r2, #2
 8005e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68fa      	ldr	r2, [r7, #12]
 8005e98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a16      	ldr	r2, [pc, #88]	; (8005ef8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d00e      	beq.n	8005ec2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eac:	d009      	beq.n	8005ec2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a12      	ldr	r2, [pc, #72]	; (8005efc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d004      	beq.n	8005ec2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a10      	ldr	r2, [pc, #64]	; (8005f00 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d10c      	bne.n	8005edc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ec8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68ba      	ldr	r2, [r7, #8]
 8005eda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005eec:	2300      	movs	r3, #0
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3714      	adds	r7, #20
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bc80      	pop	{r7}
 8005ef6:	4770      	bx	lr
 8005ef8:	40012c00 	.word	0x40012c00
 8005efc:	40000400 	.word	0x40000400
 8005f00:	40000800 	.word	0x40000800

08005f04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d101      	bne.n	8005f16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e042      	b.n	8005f9c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d106      	bne.n	8005f30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f7fc fd5a 	bl	80029e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2224      	movs	r2, #36	; 0x24
 8005f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	68da      	ldr	r2, [r3, #12]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 fc7f 	bl	800684c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	691a      	ldr	r2, [r3, #16]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	695a      	ldr	r2, [r3, #20]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68da      	ldr	r2, [r3, #12]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2220      	movs	r2, #32
 8005f88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2220      	movs	r2, #32
 8005f90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3708      	adds	r7, #8
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b0ba      	sub	sp, #232	; 0xe8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fda:	f003 030f 	and.w	r3, r3, #15
 8005fde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005fe2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10f      	bne.n	800600a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005fee:	f003 0320 	and.w	r3, r3, #32
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d009      	beq.n	800600a <HAL_UART_IRQHandler+0x66>
 8005ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ffa:	f003 0320 	and.w	r3, r3, #32
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d003      	beq.n	800600a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 fb63 	bl	80066ce <UART_Receive_IT>
      return;
 8006008:	e25b      	b.n	80064c2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800600a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 80de 	beq.w	80061d0 <HAL_UART_IRQHandler+0x22c>
 8006014:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006018:	f003 0301 	and.w	r3, r3, #1
 800601c:	2b00      	cmp	r3, #0
 800601e:	d106      	bne.n	800602e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006020:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006024:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006028:	2b00      	cmp	r3, #0
 800602a:	f000 80d1 	beq.w	80061d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800602e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00b      	beq.n	8006052 <HAL_UART_IRQHandler+0xae>
 800603a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800603e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006042:	2b00      	cmp	r3, #0
 8006044:	d005      	beq.n	8006052 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800604a:	f043 0201 	orr.w	r2, r3, #1
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006056:	f003 0304 	and.w	r3, r3, #4
 800605a:	2b00      	cmp	r3, #0
 800605c:	d00b      	beq.n	8006076 <HAL_UART_IRQHandler+0xd2>
 800605e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006062:	f003 0301 	and.w	r3, r3, #1
 8006066:	2b00      	cmp	r3, #0
 8006068:	d005      	beq.n	8006076 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800606e:	f043 0202 	orr.w	r2, r3, #2
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800607a:	f003 0302 	and.w	r3, r3, #2
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00b      	beq.n	800609a <HAL_UART_IRQHandler+0xf6>
 8006082:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006086:	f003 0301 	and.w	r3, r3, #1
 800608a:	2b00      	cmp	r3, #0
 800608c:	d005      	beq.n	800609a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006092:	f043 0204 	orr.w	r2, r3, #4
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800609a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800609e:	f003 0308 	and.w	r3, r3, #8
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d011      	beq.n	80060ca <HAL_UART_IRQHandler+0x126>
 80060a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060aa:	f003 0320 	and.w	r3, r3, #32
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d105      	bne.n	80060be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80060b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d005      	beq.n	80060ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060c2:	f043 0208 	orr.w	r2, r3, #8
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	f000 81f2 	beq.w	80064b8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060d8:	f003 0320 	and.w	r3, r3, #32
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d008      	beq.n	80060f2 <HAL_UART_IRQHandler+0x14e>
 80060e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80060e4:	f003 0320 	and.w	r3, r3, #32
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d002      	beq.n	80060f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f000 faee 	bl	80066ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	bf14      	ite	ne
 8006100:	2301      	movne	r3, #1
 8006102:	2300      	moveq	r3, #0
 8006104:	b2db      	uxtb	r3, r3
 8006106:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800610e:	f003 0308 	and.w	r3, r3, #8
 8006112:	2b00      	cmp	r3, #0
 8006114:	d103      	bne.n	800611e <HAL_UART_IRQHandler+0x17a>
 8006116:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800611a:	2b00      	cmp	r3, #0
 800611c:	d04f      	beq.n	80061be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 f9f8 	bl	8006514 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800612e:	2b00      	cmp	r3, #0
 8006130:	d041      	beq.n	80061b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	3314      	adds	r3, #20
 8006138:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800613c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006140:	e853 3f00 	ldrex	r3, [r3]
 8006144:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006148:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800614c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006150:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	3314      	adds	r3, #20
 800615a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800615e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006162:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006166:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800616a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800616e:	e841 2300 	strex	r3, r2, [r1]
 8006172:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006176:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d1d9      	bne.n	8006132 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006182:	2b00      	cmp	r3, #0
 8006184:	d013      	beq.n	80061ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800618a:	4a7e      	ldr	r2, [pc, #504]	; (8006384 <HAL_UART_IRQHandler+0x3e0>)
 800618c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006192:	4618      	mov	r0, r3
 8006194:	f7fd fcd6 	bl	8003b44 <HAL_DMA_Abort_IT>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d016      	beq.n	80061cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a4:	687a      	ldr	r2, [r7, #4]
 80061a6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80061a8:	4610      	mov	r0, r2
 80061aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061ac:	e00e      	b.n	80061cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 f99c 	bl	80064ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061b4:	e00a      	b.n	80061cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 f998 	bl	80064ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061bc:	e006      	b.n	80061cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f994 	bl	80064ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80061ca:	e175      	b.n	80064b8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061cc:	bf00      	nop
    return;
 80061ce:	e173      	b.n	80064b8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	f040 814f 	bne.w	8006478 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80061da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061de:	f003 0310 	and.w	r3, r3, #16
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 8148 	beq.w	8006478 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80061e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061ec:	f003 0310 	and.w	r3, r3, #16
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 8141 	beq.w	8006478 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80061f6:	2300      	movs	r3, #0
 80061f8:	60bb      	str	r3, [r7, #8]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	60bb      	str	r3, [r7, #8]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	60bb      	str	r3, [r7, #8]
 800620a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006216:	2b00      	cmp	r3, #0
 8006218:	f000 80b6 	beq.w	8006388 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006228:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800622c:	2b00      	cmp	r3, #0
 800622e:	f000 8145 	beq.w	80064bc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006236:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800623a:	429a      	cmp	r2, r3
 800623c:	f080 813e 	bcs.w	80064bc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006246:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800624c:	699b      	ldr	r3, [r3, #24]
 800624e:	2b20      	cmp	r3, #32
 8006250:	f000 8088 	beq.w	8006364 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	330c      	adds	r3, #12
 800625a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800625e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006262:	e853 3f00 	ldrex	r3, [r3]
 8006266:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800626a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800626e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006272:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	330c      	adds	r3, #12
 800627c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006280:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006284:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006288:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800628c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006290:	e841 2300 	strex	r3, r2, [r1]
 8006294:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006298:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800629c:	2b00      	cmp	r3, #0
 800629e:	d1d9      	bne.n	8006254 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	3314      	adds	r3, #20
 80062a6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062aa:	e853 3f00 	ldrex	r3, [r3]
 80062ae:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80062b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80062b2:	f023 0301 	bic.w	r3, r3, #1
 80062b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	3314      	adds	r3, #20
 80062c0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80062c4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80062c8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ca:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80062cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80062d0:	e841 2300 	strex	r3, r2, [r1]
 80062d4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80062d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d1e1      	bne.n	80062a0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	3314      	adds	r3, #20
 80062e2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062e6:	e853 3f00 	ldrex	r3, [r3]
 80062ea:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80062ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80062ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	3314      	adds	r3, #20
 80062fc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006300:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006302:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006304:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006306:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006308:	e841 2300 	strex	r3, r2, [r1]
 800630c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800630e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006310:	2b00      	cmp	r3, #0
 8006312:	d1e3      	bne.n	80062dc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2220      	movs	r2, #32
 8006318:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	330c      	adds	r3, #12
 8006328:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800632c:	e853 3f00 	ldrex	r3, [r3]
 8006330:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006332:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006334:	f023 0310 	bic.w	r3, r3, #16
 8006338:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	330c      	adds	r3, #12
 8006342:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006346:	65ba      	str	r2, [r7, #88]	; 0x58
 8006348:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800634a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800634c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800634e:	e841 2300 	strex	r3, r2, [r1]
 8006352:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006354:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1e3      	bne.n	8006322 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800635e:	4618      	mov	r0, r3
 8006360:	f7fd fbb5 	bl	8003ace <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2202      	movs	r2, #2
 8006368:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006372:	b29b      	uxth	r3, r3
 8006374:	1ad3      	subs	r3, r2, r3
 8006376:	b29b      	uxth	r3, r3
 8006378:	4619      	mov	r1, r3
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 f8bf 	bl	80064fe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006380:	e09c      	b.n	80064bc <HAL_UART_IRQHandler+0x518>
 8006382:	bf00      	nop
 8006384:	080065d9 	.word	0x080065d9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006390:	b29b      	uxth	r3, r3
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800639c:	b29b      	uxth	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f000 808e 	beq.w	80064c0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80063a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	f000 8089 	beq.w	80064c0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	330c      	adds	r3, #12
 80063b4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80063b8:	e853 3f00 	ldrex	r3, [r3]
 80063bc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80063be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063c0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80063c4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	330c      	adds	r3, #12
 80063ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80063d2:	647a      	str	r2, [r7, #68]	; 0x44
 80063d4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80063d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80063da:	e841 2300 	strex	r3, r2, [r1]
 80063de:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80063e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1e3      	bne.n	80063ae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	3314      	adds	r3, #20
 80063ec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f0:	e853 3f00 	ldrex	r3, [r3]
 80063f4:	623b      	str	r3, [r7, #32]
   return(result);
 80063f6:	6a3b      	ldr	r3, [r7, #32]
 80063f8:	f023 0301 	bic.w	r3, r3, #1
 80063fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	3314      	adds	r3, #20
 8006406:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800640a:	633a      	str	r2, [r7, #48]	; 0x30
 800640c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006410:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006412:	e841 2300 	strex	r3, r2, [r1]
 8006416:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1e3      	bne.n	80063e6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2220      	movs	r2, #32
 8006422:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	330c      	adds	r3, #12
 8006432:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	e853 3f00 	ldrex	r3, [r3]
 800643a:	60fb      	str	r3, [r7, #12]
   return(result);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f023 0310 	bic.w	r3, r3, #16
 8006442:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	330c      	adds	r3, #12
 800644c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006450:	61fa      	str	r2, [r7, #28]
 8006452:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006454:	69b9      	ldr	r1, [r7, #24]
 8006456:	69fa      	ldr	r2, [r7, #28]
 8006458:	e841 2300 	strex	r3, r2, [r1]
 800645c:	617b      	str	r3, [r7, #20]
   return(result);
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1e3      	bne.n	800642c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2202      	movs	r2, #2
 8006468:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800646a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800646e:	4619      	mov	r1, r3
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 f844 	bl	80064fe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006476:	e023      	b.n	80064c0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800647c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006480:	2b00      	cmp	r3, #0
 8006482:	d009      	beq.n	8006498 <HAL_UART_IRQHandler+0x4f4>
 8006484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006488:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800648c:	2b00      	cmp	r3, #0
 800648e:	d003      	beq.n	8006498 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 f8b5 	bl	8006600 <UART_Transmit_IT>
    return;
 8006496:	e014      	b.n	80064c2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006498:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800649c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00e      	beq.n	80064c2 <HAL_UART_IRQHandler+0x51e>
 80064a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d008      	beq.n	80064c2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 f8f4 	bl	800669e <UART_EndTransmit_IT>
    return;
 80064b6:	e004      	b.n	80064c2 <HAL_UART_IRQHandler+0x51e>
    return;
 80064b8:	bf00      	nop
 80064ba:	e002      	b.n	80064c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80064bc:	bf00      	nop
 80064be:	e000      	b.n	80064c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80064c0:	bf00      	nop
  }
}
 80064c2:	37e8      	adds	r7, #232	; 0xe8
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b083      	sub	sp, #12
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80064d0:	bf00      	nop
 80064d2:	370c      	adds	r7, #12
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bc80      	pop	{r7}
 80064d8:	4770      	bx	lr

080064da <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80064da:	b480      	push	{r7}
 80064dc:	b083      	sub	sp, #12
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80064e2:	bf00      	nop
 80064e4:	370c      	adds	r7, #12
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bc80      	pop	{r7}
 80064ea:	4770      	bx	lr

080064ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b083      	sub	sp, #12
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bc80      	pop	{r7}
 80064fc:	4770      	bx	lr

080064fe <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80064fe:	b480      	push	{r7}
 8006500:	b083      	sub	sp, #12
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
 8006506:	460b      	mov	r3, r1
 8006508:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800650a:	bf00      	nop
 800650c:	370c      	adds	r7, #12
 800650e:	46bd      	mov	sp, r7
 8006510:	bc80      	pop	{r7}
 8006512:	4770      	bx	lr

08006514 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006514:	b480      	push	{r7}
 8006516:	b095      	sub	sp, #84	; 0x54
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	330c      	adds	r3, #12
 8006522:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006526:	e853 3f00 	ldrex	r3, [r3]
 800652a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800652c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006532:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	330c      	adds	r3, #12
 800653a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800653c:	643a      	str	r2, [r7, #64]	; 0x40
 800653e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006540:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006542:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006544:	e841 2300 	strex	r3, r2, [r1]
 8006548:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800654a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800654c:	2b00      	cmp	r3, #0
 800654e:	d1e5      	bne.n	800651c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	3314      	adds	r3, #20
 8006556:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006558:	6a3b      	ldr	r3, [r7, #32]
 800655a:	e853 3f00 	ldrex	r3, [r3]
 800655e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	f023 0301 	bic.w	r3, r3, #1
 8006566:	64bb      	str	r3, [r7, #72]	; 0x48
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3314      	adds	r3, #20
 800656e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006570:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006572:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006574:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006576:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006578:	e841 2300 	strex	r3, r2, [r1]
 800657c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800657e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1e5      	bne.n	8006550 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006588:	2b01      	cmp	r3, #1
 800658a:	d119      	bne.n	80065c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	330c      	adds	r3, #12
 8006592:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	e853 3f00 	ldrex	r3, [r3]
 800659a:	60bb      	str	r3, [r7, #8]
   return(result);
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	f023 0310 	bic.w	r3, r3, #16
 80065a2:	647b      	str	r3, [r7, #68]	; 0x44
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	330c      	adds	r3, #12
 80065aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065ac:	61ba      	str	r2, [r7, #24]
 80065ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b0:	6979      	ldr	r1, [r7, #20]
 80065b2:	69ba      	ldr	r2, [r7, #24]
 80065b4:	e841 2300 	strex	r3, r2, [r1]
 80065b8:	613b      	str	r3, [r7, #16]
   return(result);
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d1e5      	bne.n	800658c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2220      	movs	r2, #32
 80065c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80065ce:	bf00      	nop
 80065d0:	3754      	adds	r7, #84	; 0x54
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bc80      	pop	{r7}
 80065d6:	4770      	bx	lr

080065d8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b084      	sub	sp, #16
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065f2:	68f8      	ldr	r0, [r7, #12]
 80065f4:	f7ff ff7a 	bl	80064ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065f8:	bf00      	nop
 80065fa:	3710      	adds	r7, #16
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800660e:	b2db      	uxtb	r3, r3
 8006610:	2b21      	cmp	r3, #33	; 0x21
 8006612:	d13e      	bne.n	8006692 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800661c:	d114      	bne.n	8006648 <UART_Transmit_IT+0x48>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d110      	bne.n	8006648 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a1b      	ldr	r3, [r3, #32]
 800662a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	881b      	ldrh	r3, [r3, #0]
 8006630:	461a      	mov	r2, r3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800663a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	1c9a      	adds	r2, r3, #2
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	621a      	str	r2, [r3, #32]
 8006646:	e008      	b.n	800665a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a1b      	ldr	r3, [r3, #32]
 800664c:	1c59      	adds	r1, r3, #1
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	6211      	str	r1, [r2, #32]
 8006652:	781a      	ldrb	r2, [r3, #0]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800665e:	b29b      	uxth	r3, r3
 8006660:	3b01      	subs	r3, #1
 8006662:	b29b      	uxth	r3, r3
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	4619      	mov	r1, r3
 8006668:	84d1      	strh	r1, [r2, #38]	; 0x26
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10f      	bne.n	800668e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	68da      	ldr	r2, [r3, #12]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800667c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68da      	ldr	r2, [r3, #12]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800668c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	e000      	b.n	8006694 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006692:	2302      	movs	r3, #2
  }
}
 8006694:	4618      	mov	r0, r3
 8006696:	3714      	adds	r7, #20
 8006698:	46bd      	mov	sp, r7
 800669a:	bc80      	pop	{r7}
 800669c:	4770      	bx	lr

0800669e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b082      	sub	sp, #8
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68da      	ldr	r2, [r3, #12]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2220      	movs	r2, #32
 80066ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f7ff ff02 	bl	80064c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3708      	adds	r7, #8
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b08c      	sub	sp, #48	; 0x30
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	2b22      	cmp	r3, #34	; 0x22
 80066e0:	f040 80ae 	bne.w	8006840 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ec:	d117      	bne.n	800671e <UART_Receive_IT+0x50>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d113      	bne.n	800671e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80066f6:	2300      	movs	r3, #0
 80066f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066fe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	b29b      	uxth	r3, r3
 8006708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800670c:	b29a      	uxth	r2, r3
 800670e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006710:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006716:	1c9a      	adds	r2, r3, #2
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	629a      	str	r2, [r3, #40]	; 0x28
 800671c:	e026      	b.n	800676c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006722:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006724:	2300      	movs	r3, #0
 8006726:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006730:	d007      	beq.n	8006742 <UART_Receive_IT+0x74>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d10a      	bne.n	8006750 <UART_Receive_IT+0x82>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d106      	bne.n	8006750 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	b2da      	uxtb	r2, r3
 800674a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800674c:	701a      	strb	r2, [r3, #0]
 800674e:	e008      	b.n	8006762 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	b2db      	uxtb	r3, r3
 8006758:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800675c:	b2da      	uxtb	r2, r3
 800675e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006760:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006766:	1c5a      	adds	r2, r3, #1
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006770:	b29b      	uxth	r3, r3
 8006772:	3b01      	subs	r3, #1
 8006774:	b29b      	uxth	r3, r3
 8006776:	687a      	ldr	r2, [r7, #4]
 8006778:	4619      	mov	r1, r3
 800677a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800677c:	2b00      	cmp	r3, #0
 800677e:	d15d      	bne.n	800683c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68da      	ldr	r2, [r3, #12]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f022 0220 	bic.w	r2, r2, #32
 800678e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	68da      	ldr	r2, [r3, #12]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800679e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	695a      	ldr	r2, [r3, #20]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f022 0201 	bic.w	r2, r2, #1
 80067ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2220      	movs	r2, #32
 80067b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2200      	movs	r2, #0
 80067bc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	d135      	bne.n	8006832 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	330c      	adds	r3, #12
 80067d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d4:	697b      	ldr	r3, [r7, #20]
 80067d6:	e853 3f00 	ldrex	r3, [r3]
 80067da:	613b      	str	r3, [r7, #16]
   return(result);
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	f023 0310 	bic.w	r3, r3, #16
 80067e2:	627b      	str	r3, [r7, #36]	; 0x24
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	330c      	adds	r3, #12
 80067ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067ec:	623a      	str	r2, [r7, #32]
 80067ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f0:	69f9      	ldr	r1, [r7, #28]
 80067f2:	6a3a      	ldr	r2, [r7, #32]
 80067f4:	e841 2300 	strex	r3, r2, [r1]
 80067f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80067fa:	69bb      	ldr	r3, [r7, #24]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1e5      	bne.n	80067cc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0310 	and.w	r3, r3, #16
 800680a:	2b10      	cmp	r3, #16
 800680c:	d10a      	bne.n	8006824 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800680e:	2300      	movs	r3, #0
 8006810:	60fb      	str	r3, [r7, #12]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	60fb      	str	r3, [r7, #12]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	60fb      	str	r3, [r7, #12]
 8006822:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006828:	4619      	mov	r1, r3
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7ff fe67 	bl	80064fe <HAL_UARTEx_RxEventCallback>
 8006830:	e002      	b.n	8006838 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f7ff fe51 	bl	80064da <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006838:	2300      	movs	r3, #0
 800683a:	e002      	b.n	8006842 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800683c:	2300      	movs	r3, #0
 800683e:	e000      	b.n	8006842 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006840:	2302      	movs	r3, #2
  }
}
 8006842:	4618      	mov	r0, r3
 8006844:	3730      	adds	r7, #48	; 0x30
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
	...

0800684c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	68da      	ldr	r2, [r3, #12]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	430a      	orrs	r2, r1
 8006868:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	689a      	ldr	r2, [r3, #8]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	431a      	orrs	r2, r3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	695b      	ldr	r3, [r3, #20]
 8006878:	4313      	orrs	r3, r2
 800687a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006886:	f023 030c 	bic.w	r3, r3, #12
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	6812      	ldr	r2, [r2, #0]
 800688e:	68b9      	ldr	r1, [r7, #8]
 8006890:	430b      	orrs	r3, r1
 8006892:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	695b      	ldr	r3, [r3, #20]
 800689a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	699a      	ldr	r2, [r3, #24]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	430a      	orrs	r2, r1
 80068a8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a2c      	ldr	r2, [pc, #176]	; (8006960 <UART_SetConfig+0x114>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d103      	bne.n	80068bc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80068b4:	f7fe fe32 	bl	800551c <HAL_RCC_GetPCLK2Freq>
 80068b8:	60f8      	str	r0, [r7, #12]
 80068ba:	e002      	b.n	80068c2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80068bc:	f7fe fe1a 	bl	80054f4 <HAL_RCC_GetPCLK1Freq>
 80068c0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	4613      	mov	r3, r2
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	4413      	add	r3, r2
 80068ca:	009a      	lsls	r2, r3, #2
 80068cc:	441a      	add	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068d8:	4a22      	ldr	r2, [pc, #136]	; (8006964 <UART_SetConfig+0x118>)
 80068da:	fba2 2303 	umull	r2, r3, r2, r3
 80068de:	095b      	lsrs	r3, r3, #5
 80068e0:	0119      	lsls	r1, r3, #4
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4613      	mov	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	009a      	lsls	r2, r3, #2
 80068ec:	441a      	add	r2, r3
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80068f8:	4b1a      	ldr	r3, [pc, #104]	; (8006964 <UART_SetConfig+0x118>)
 80068fa:	fba3 0302 	umull	r0, r3, r3, r2
 80068fe:	095b      	lsrs	r3, r3, #5
 8006900:	2064      	movs	r0, #100	; 0x64
 8006902:	fb00 f303 	mul.w	r3, r0, r3
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	011b      	lsls	r3, r3, #4
 800690a:	3332      	adds	r3, #50	; 0x32
 800690c:	4a15      	ldr	r2, [pc, #84]	; (8006964 <UART_SetConfig+0x118>)
 800690e:	fba2 2303 	umull	r2, r3, r2, r3
 8006912:	095b      	lsrs	r3, r3, #5
 8006914:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006918:	4419      	add	r1, r3
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	4613      	mov	r3, r2
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	4413      	add	r3, r2
 8006922:	009a      	lsls	r2, r3, #2
 8006924:	441a      	add	r2, r3
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006930:	4b0c      	ldr	r3, [pc, #48]	; (8006964 <UART_SetConfig+0x118>)
 8006932:	fba3 0302 	umull	r0, r3, r3, r2
 8006936:	095b      	lsrs	r3, r3, #5
 8006938:	2064      	movs	r0, #100	; 0x64
 800693a:	fb00 f303 	mul.w	r3, r0, r3
 800693e:	1ad3      	subs	r3, r2, r3
 8006940:	011b      	lsls	r3, r3, #4
 8006942:	3332      	adds	r3, #50	; 0x32
 8006944:	4a07      	ldr	r2, [pc, #28]	; (8006964 <UART_SetConfig+0x118>)
 8006946:	fba2 2303 	umull	r2, r3, r2, r3
 800694a:	095b      	lsrs	r3, r3, #5
 800694c:	f003 020f 	and.w	r2, r3, #15
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	440a      	add	r2, r1
 8006956:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006958:	bf00      	nop
 800695a:	3710      	adds	r7, #16
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	40013800 	.word	0x40013800
 8006964:	51eb851f 	.word	0x51eb851f

08006968 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006968:	b084      	sub	sp, #16
 800696a:	b480      	push	{r7}
 800696c:	b083      	sub	sp, #12
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
 8006972:	f107 0014 	add.w	r0, r7, #20
 8006976:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800697a:	2300      	movs	r3, #0
}
 800697c:	4618      	mov	r0, r3
 800697e:	370c      	adds	r7, #12
 8006980:	46bd      	mov	sp, r7
 8006982:	bc80      	pop	{r7}
 8006984:	b004      	add	sp, #16
 8006986:	4770      	bx	lr

08006988 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006988:	b480      	push	{r7}
 800698a:	b085      	sub	sp, #20
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006990:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8006994:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800699c:	b29a      	uxth	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	43db      	mvns	r3, r3
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	4013      	ands	r3, r2
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3714      	adds	r7, #20
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bc80      	pop	{r7}
 80069ba:	4770      	bx	lr

080069bc <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 80069bc:	b480      	push	{r7}
 80069be:	b083      	sub	sp, #12
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	460b      	mov	r3, r1
 80069c6:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80069c8:	2300      	movs	r3, #0
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	370c      	adds	r7, #12
 80069ce:	46bd      	mov	sp, r7
 80069d0:	bc80      	pop	{r7}
 80069d2:	4770      	bx	lr

080069d4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80069d4:	b084      	sub	sp, #16
 80069d6:	b480      	push	{r7}
 80069d8:	b083      	sub	sp, #12
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
 80069de:	f107 0014 	add.w	r0, r7, #20
 80069e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2201      	movs	r2, #1
 80069ea:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bc80      	pop	{r7}
 8006a10:	b004      	add	sp, #16
 8006a12:	4770      	bx	lr

08006a14 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	370c      	adds	r7, #12
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bc80      	pop	{r7}
 8006a26:	4770      	bx	lr

08006a28 <atoi>:
 8006a28:	220a      	movs	r2, #10
 8006a2a:	2100      	movs	r1, #0
 8006a2c:	f000 b87e 	b.w	8006b2c <strtol>

08006a30 <_strtol_l.constprop.0>:
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a36:	4686      	mov	lr, r0
 8006a38:	4690      	mov	r8, r2
 8006a3a:	d001      	beq.n	8006a40 <_strtol_l.constprop.0+0x10>
 8006a3c:	2b24      	cmp	r3, #36	; 0x24
 8006a3e:	d906      	bls.n	8006a4e <_strtol_l.constprop.0+0x1e>
 8006a40:	f000 fe54 	bl	80076ec <__errno>
 8006a44:	2316      	movs	r3, #22
 8006a46:	6003      	str	r3, [r0, #0]
 8006a48:	2000      	movs	r0, #0
 8006a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a4e:	460d      	mov	r5, r1
 8006a50:	4835      	ldr	r0, [pc, #212]	; (8006b28 <_strtol_l.constprop.0+0xf8>)
 8006a52:	462a      	mov	r2, r5
 8006a54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a58:	5d06      	ldrb	r6, [r0, r4]
 8006a5a:	f016 0608 	ands.w	r6, r6, #8
 8006a5e:	d1f8      	bne.n	8006a52 <_strtol_l.constprop.0+0x22>
 8006a60:	2c2d      	cmp	r4, #45	; 0x2d
 8006a62:	d12e      	bne.n	8006ac2 <_strtol_l.constprop.0+0x92>
 8006a64:	2601      	movs	r6, #1
 8006a66:	782c      	ldrb	r4, [r5, #0]
 8006a68:	1c95      	adds	r5, r2, #2
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d057      	beq.n	8006b1e <_strtol_l.constprop.0+0xee>
 8006a6e:	2b10      	cmp	r3, #16
 8006a70:	d109      	bne.n	8006a86 <_strtol_l.constprop.0+0x56>
 8006a72:	2c30      	cmp	r4, #48	; 0x30
 8006a74:	d107      	bne.n	8006a86 <_strtol_l.constprop.0+0x56>
 8006a76:	782a      	ldrb	r2, [r5, #0]
 8006a78:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006a7c:	2a58      	cmp	r2, #88	; 0x58
 8006a7e:	d149      	bne.n	8006b14 <_strtol_l.constprop.0+0xe4>
 8006a80:	2310      	movs	r3, #16
 8006a82:	786c      	ldrb	r4, [r5, #1]
 8006a84:	3502      	adds	r5, #2
 8006a86:	2200      	movs	r2, #0
 8006a88:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8006a8c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a90:	fbbc f9f3 	udiv	r9, ip, r3
 8006a94:	4610      	mov	r0, r2
 8006a96:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a9a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8006a9e:	2f09      	cmp	r7, #9
 8006aa0:	d814      	bhi.n	8006acc <_strtol_l.constprop.0+0x9c>
 8006aa2:	463c      	mov	r4, r7
 8006aa4:	42a3      	cmp	r3, r4
 8006aa6:	dd20      	ble.n	8006aea <_strtol_l.constprop.0+0xba>
 8006aa8:	1c57      	adds	r7, r2, #1
 8006aaa:	d007      	beq.n	8006abc <_strtol_l.constprop.0+0x8c>
 8006aac:	4581      	cmp	r9, r0
 8006aae:	d319      	bcc.n	8006ae4 <_strtol_l.constprop.0+0xb4>
 8006ab0:	d101      	bne.n	8006ab6 <_strtol_l.constprop.0+0x86>
 8006ab2:	45a2      	cmp	sl, r4
 8006ab4:	db16      	blt.n	8006ae4 <_strtol_l.constprop.0+0xb4>
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	fb00 4003 	mla	r0, r0, r3, r4
 8006abc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ac0:	e7eb      	b.n	8006a9a <_strtol_l.constprop.0+0x6a>
 8006ac2:	2c2b      	cmp	r4, #43	; 0x2b
 8006ac4:	bf04      	itt	eq
 8006ac6:	782c      	ldrbeq	r4, [r5, #0]
 8006ac8:	1c95      	addeq	r5, r2, #2
 8006aca:	e7ce      	b.n	8006a6a <_strtol_l.constprop.0+0x3a>
 8006acc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8006ad0:	2f19      	cmp	r7, #25
 8006ad2:	d801      	bhi.n	8006ad8 <_strtol_l.constprop.0+0xa8>
 8006ad4:	3c37      	subs	r4, #55	; 0x37
 8006ad6:	e7e5      	b.n	8006aa4 <_strtol_l.constprop.0+0x74>
 8006ad8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8006adc:	2f19      	cmp	r7, #25
 8006ade:	d804      	bhi.n	8006aea <_strtol_l.constprop.0+0xba>
 8006ae0:	3c57      	subs	r4, #87	; 0x57
 8006ae2:	e7df      	b.n	8006aa4 <_strtol_l.constprop.0+0x74>
 8006ae4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ae8:	e7e8      	b.n	8006abc <_strtol_l.constprop.0+0x8c>
 8006aea:	1c53      	adds	r3, r2, #1
 8006aec:	d108      	bne.n	8006b00 <_strtol_l.constprop.0+0xd0>
 8006aee:	2322      	movs	r3, #34	; 0x22
 8006af0:	4660      	mov	r0, ip
 8006af2:	f8ce 3000 	str.w	r3, [lr]
 8006af6:	f1b8 0f00 	cmp.w	r8, #0
 8006afa:	d0a6      	beq.n	8006a4a <_strtol_l.constprop.0+0x1a>
 8006afc:	1e69      	subs	r1, r5, #1
 8006afe:	e006      	b.n	8006b0e <_strtol_l.constprop.0+0xde>
 8006b00:	b106      	cbz	r6, 8006b04 <_strtol_l.constprop.0+0xd4>
 8006b02:	4240      	negs	r0, r0
 8006b04:	f1b8 0f00 	cmp.w	r8, #0
 8006b08:	d09f      	beq.n	8006a4a <_strtol_l.constprop.0+0x1a>
 8006b0a:	2a00      	cmp	r2, #0
 8006b0c:	d1f6      	bne.n	8006afc <_strtol_l.constprop.0+0xcc>
 8006b0e:	f8c8 1000 	str.w	r1, [r8]
 8006b12:	e79a      	b.n	8006a4a <_strtol_l.constprop.0+0x1a>
 8006b14:	2430      	movs	r4, #48	; 0x30
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d1b5      	bne.n	8006a86 <_strtol_l.constprop.0+0x56>
 8006b1a:	2308      	movs	r3, #8
 8006b1c:	e7b3      	b.n	8006a86 <_strtol_l.constprop.0+0x56>
 8006b1e:	2c30      	cmp	r4, #48	; 0x30
 8006b20:	d0a9      	beq.n	8006a76 <_strtol_l.constprop.0+0x46>
 8006b22:	230a      	movs	r3, #10
 8006b24:	e7af      	b.n	8006a86 <_strtol_l.constprop.0+0x56>
 8006b26:	bf00      	nop
 8006b28:	0800bbfb 	.word	0x0800bbfb

08006b2c <strtol>:
 8006b2c:	4613      	mov	r3, r2
 8006b2e:	460a      	mov	r2, r1
 8006b30:	4601      	mov	r1, r0
 8006b32:	4802      	ldr	r0, [pc, #8]	; (8006b3c <strtol+0x10>)
 8006b34:	6800      	ldr	r0, [r0, #0]
 8006b36:	f7ff bf7b 	b.w	8006a30 <_strtol_l.constprop.0>
 8006b3a:	bf00      	nop
 8006b3c:	2000007c 	.word	0x2000007c

08006b40 <__cvt>:
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b46:	461f      	mov	r7, r3
 8006b48:	bfbb      	ittet	lt
 8006b4a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006b4e:	461f      	movlt	r7, r3
 8006b50:	2300      	movge	r3, #0
 8006b52:	232d      	movlt	r3, #45	; 0x2d
 8006b54:	b088      	sub	sp, #32
 8006b56:	4614      	mov	r4, r2
 8006b58:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006b5a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006b5c:	7013      	strb	r3, [r2, #0]
 8006b5e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006b60:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006b64:	f023 0820 	bic.w	r8, r3, #32
 8006b68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006b6c:	d005      	beq.n	8006b7a <__cvt+0x3a>
 8006b6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006b72:	d100      	bne.n	8006b76 <__cvt+0x36>
 8006b74:	3501      	adds	r5, #1
 8006b76:	2302      	movs	r3, #2
 8006b78:	e000      	b.n	8006b7c <__cvt+0x3c>
 8006b7a:	2303      	movs	r3, #3
 8006b7c:	aa07      	add	r2, sp, #28
 8006b7e:	9204      	str	r2, [sp, #16]
 8006b80:	aa06      	add	r2, sp, #24
 8006b82:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006b86:	e9cd 3500 	strd	r3, r5, [sp]
 8006b8a:	4622      	mov	r2, r4
 8006b8c:	463b      	mov	r3, r7
 8006b8e:	f000 fe73 	bl	8007878 <_dtoa_r>
 8006b92:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006b96:	4606      	mov	r6, r0
 8006b98:	d102      	bne.n	8006ba0 <__cvt+0x60>
 8006b9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006b9c:	07db      	lsls	r3, r3, #31
 8006b9e:	d522      	bpl.n	8006be6 <__cvt+0xa6>
 8006ba0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ba4:	eb06 0905 	add.w	r9, r6, r5
 8006ba8:	d110      	bne.n	8006bcc <__cvt+0x8c>
 8006baa:	7833      	ldrb	r3, [r6, #0]
 8006bac:	2b30      	cmp	r3, #48	; 0x30
 8006bae:	d10a      	bne.n	8006bc6 <__cvt+0x86>
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	4620      	mov	r0, r4
 8006bb6:	4639      	mov	r1, r7
 8006bb8:	f7f9 fef6 	bl	80009a8 <__aeabi_dcmpeq>
 8006bbc:	b918      	cbnz	r0, 8006bc6 <__cvt+0x86>
 8006bbe:	f1c5 0501 	rsb	r5, r5, #1
 8006bc2:	f8ca 5000 	str.w	r5, [sl]
 8006bc6:	f8da 3000 	ldr.w	r3, [sl]
 8006bca:	4499      	add	r9, r3
 8006bcc:	2200      	movs	r2, #0
 8006bce:	2300      	movs	r3, #0
 8006bd0:	4620      	mov	r0, r4
 8006bd2:	4639      	mov	r1, r7
 8006bd4:	f7f9 fee8 	bl	80009a8 <__aeabi_dcmpeq>
 8006bd8:	b108      	cbz	r0, 8006bde <__cvt+0x9e>
 8006bda:	f8cd 901c 	str.w	r9, [sp, #28]
 8006bde:	2230      	movs	r2, #48	; 0x30
 8006be0:	9b07      	ldr	r3, [sp, #28]
 8006be2:	454b      	cmp	r3, r9
 8006be4:	d307      	bcc.n	8006bf6 <__cvt+0xb6>
 8006be6:	4630      	mov	r0, r6
 8006be8:	9b07      	ldr	r3, [sp, #28]
 8006bea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006bec:	1b9b      	subs	r3, r3, r6
 8006bee:	6013      	str	r3, [r2, #0]
 8006bf0:	b008      	add	sp, #32
 8006bf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bf6:	1c59      	adds	r1, r3, #1
 8006bf8:	9107      	str	r1, [sp, #28]
 8006bfa:	701a      	strb	r2, [r3, #0]
 8006bfc:	e7f0      	b.n	8006be0 <__cvt+0xa0>

08006bfe <__exponent>:
 8006bfe:	4603      	mov	r3, r0
 8006c00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c02:	2900      	cmp	r1, #0
 8006c04:	f803 2b02 	strb.w	r2, [r3], #2
 8006c08:	bfb6      	itet	lt
 8006c0a:	222d      	movlt	r2, #45	; 0x2d
 8006c0c:	222b      	movge	r2, #43	; 0x2b
 8006c0e:	4249      	neglt	r1, r1
 8006c10:	2909      	cmp	r1, #9
 8006c12:	7042      	strb	r2, [r0, #1]
 8006c14:	dd2a      	ble.n	8006c6c <__exponent+0x6e>
 8006c16:	f10d 0207 	add.w	r2, sp, #7
 8006c1a:	4617      	mov	r7, r2
 8006c1c:	260a      	movs	r6, #10
 8006c1e:	fb91 f5f6 	sdiv	r5, r1, r6
 8006c22:	4694      	mov	ip, r2
 8006c24:	fb06 1415 	mls	r4, r6, r5, r1
 8006c28:	3430      	adds	r4, #48	; 0x30
 8006c2a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006c2e:	460c      	mov	r4, r1
 8006c30:	2c63      	cmp	r4, #99	; 0x63
 8006c32:	4629      	mov	r1, r5
 8006c34:	f102 32ff 	add.w	r2, r2, #4294967295
 8006c38:	dcf1      	bgt.n	8006c1e <__exponent+0x20>
 8006c3a:	3130      	adds	r1, #48	; 0x30
 8006c3c:	f1ac 0402 	sub.w	r4, ip, #2
 8006c40:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006c44:	4622      	mov	r2, r4
 8006c46:	1c41      	adds	r1, r0, #1
 8006c48:	42ba      	cmp	r2, r7
 8006c4a:	d30a      	bcc.n	8006c62 <__exponent+0x64>
 8006c4c:	f10d 0209 	add.w	r2, sp, #9
 8006c50:	eba2 020c 	sub.w	r2, r2, ip
 8006c54:	42bc      	cmp	r4, r7
 8006c56:	bf88      	it	hi
 8006c58:	2200      	movhi	r2, #0
 8006c5a:	4413      	add	r3, r2
 8006c5c:	1a18      	subs	r0, r3, r0
 8006c5e:	b003      	add	sp, #12
 8006c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c62:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006c66:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006c6a:	e7ed      	b.n	8006c48 <__exponent+0x4a>
 8006c6c:	2330      	movs	r3, #48	; 0x30
 8006c6e:	3130      	adds	r1, #48	; 0x30
 8006c70:	7083      	strb	r3, [r0, #2]
 8006c72:	70c1      	strb	r1, [r0, #3]
 8006c74:	1d03      	adds	r3, r0, #4
 8006c76:	e7f1      	b.n	8006c5c <__exponent+0x5e>

08006c78 <_printf_float>:
 8006c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c7c:	b091      	sub	sp, #68	; 0x44
 8006c7e:	460c      	mov	r4, r1
 8006c80:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006c84:	4616      	mov	r6, r2
 8006c86:	461f      	mov	r7, r3
 8006c88:	4605      	mov	r5, r0
 8006c8a:	f000 fce5 	bl	8007658 <_localeconv_r>
 8006c8e:	6803      	ldr	r3, [r0, #0]
 8006c90:	4618      	mov	r0, r3
 8006c92:	9309      	str	r3, [sp, #36]	; 0x24
 8006c94:	f7f9 fa5c 	bl	8000150 <strlen>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	930e      	str	r3, [sp, #56]	; 0x38
 8006c9c:	f8d8 3000 	ldr.w	r3, [r8]
 8006ca0:	900a      	str	r0, [sp, #40]	; 0x28
 8006ca2:	3307      	adds	r3, #7
 8006ca4:	f023 0307 	bic.w	r3, r3, #7
 8006ca8:	f103 0208 	add.w	r2, r3, #8
 8006cac:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006cb0:	f8d4 b000 	ldr.w	fp, [r4]
 8006cb4:	f8c8 2000 	str.w	r2, [r8]
 8006cb8:	e9d3 a800 	ldrd	sl, r8, [r3]
 8006cbc:	4652      	mov	r2, sl
 8006cbe:	4643      	mov	r3, r8
 8006cc0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006cc4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006cc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cca:	f04f 32ff 	mov.w	r2, #4294967295
 8006cce:	4650      	mov	r0, sl
 8006cd0:	4b9c      	ldr	r3, [pc, #624]	; (8006f44 <_printf_float+0x2cc>)
 8006cd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006cd4:	f7f9 fe9a 	bl	8000a0c <__aeabi_dcmpun>
 8006cd8:	bb70      	cbnz	r0, 8006d38 <_printf_float+0xc0>
 8006cda:	f04f 32ff 	mov.w	r2, #4294967295
 8006cde:	4650      	mov	r0, sl
 8006ce0:	4b98      	ldr	r3, [pc, #608]	; (8006f44 <_printf_float+0x2cc>)
 8006ce2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ce4:	f7f9 fe74 	bl	80009d0 <__aeabi_dcmple>
 8006ce8:	bb30      	cbnz	r0, 8006d38 <_printf_float+0xc0>
 8006cea:	2200      	movs	r2, #0
 8006cec:	2300      	movs	r3, #0
 8006cee:	4650      	mov	r0, sl
 8006cf0:	4641      	mov	r1, r8
 8006cf2:	f7f9 fe63 	bl	80009bc <__aeabi_dcmplt>
 8006cf6:	b110      	cbz	r0, 8006cfe <_printf_float+0x86>
 8006cf8:	232d      	movs	r3, #45	; 0x2d
 8006cfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006cfe:	4a92      	ldr	r2, [pc, #584]	; (8006f48 <_printf_float+0x2d0>)
 8006d00:	4b92      	ldr	r3, [pc, #584]	; (8006f4c <_printf_float+0x2d4>)
 8006d02:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006d06:	bf94      	ite	ls
 8006d08:	4690      	movls	r8, r2
 8006d0a:	4698      	movhi	r8, r3
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	f04f 0a00 	mov.w	sl, #0
 8006d12:	6123      	str	r3, [r4, #16]
 8006d14:	f02b 0304 	bic.w	r3, fp, #4
 8006d18:	6023      	str	r3, [r4, #0]
 8006d1a:	4633      	mov	r3, r6
 8006d1c:	4621      	mov	r1, r4
 8006d1e:	4628      	mov	r0, r5
 8006d20:	9700      	str	r7, [sp, #0]
 8006d22:	aa0f      	add	r2, sp, #60	; 0x3c
 8006d24:	f000 f9d6 	bl	80070d4 <_printf_common>
 8006d28:	3001      	adds	r0, #1
 8006d2a:	f040 8090 	bne.w	8006e4e <_printf_float+0x1d6>
 8006d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8006d32:	b011      	add	sp, #68	; 0x44
 8006d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d38:	4652      	mov	r2, sl
 8006d3a:	4643      	mov	r3, r8
 8006d3c:	4650      	mov	r0, sl
 8006d3e:	4641      	mov	r1, r8
 8006d40:	f7f9 fe64 	bl	8000a0c <__aeabi_dcmpun>
 8006d44:	b148      	cbz	r0, 8006d5a <_printf_float+0xe2>
 8006d46:	f1b8 0f00 	cmp.w	r8, #0
 8006d4a:	bfb8      	it	lt
 8006d4c:	232d      	movlt	r3, #45	; 0x2d
 8006d4e:	4a80      	ldr	r2, [pc, #512]	; (8006f50 <_printf_float+0x2d8>)
 8006d50:	bfb8      	it	lt
 8006d52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006d56:	4b7f      	ldr	r3, [pc, #508]	; (8006f54 <_printf_float+0x2dc>)
 8006d58:	e7d3      	b.n	8006d02 <_printf_float+0x8a>
 8006d5a:	6863      	ldr	r3, [r4, #4]
 8006d5c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006d60:	1c5a      	adds	r2, r3, #1
 8006d62:	d142      	bne.n	8006dea <_printf_float+0x172>
 8006d64:	2306      	movs	r3, #6
 8006d66:	6063      	str	r3, [r4, #4]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	9206      	str	r2, [sp, #24]
 8006d6c:	aa0e      	add	r2, sp, #56	; 0x38
 8006d6e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006d72:	aa0d      	add	r2, sp, #52	; 0x34
 8006d74:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006d78:	9203      	str	r2, [sp, #12]
 8006d7a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006d7e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006d82:	6023      	str	r3, [r4, #0]
 8006d84:	6863      	ldr	r3, [r4, #4]
 8006d86:	4652      	mov	r2, sl
 8006d88:	9300      	str	r3, [sp, #0]
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	4643      	mov	r3, r8
 8006d8e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006d90:	f7ff fed6 	bl	8006b40 <__cvt>
 8006d94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006d96:	4680      	mov	r8, r0
 8006d98:	2947      	cmp	r1, #71	; 0x47
 8006d9a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006d9c:	d108      	bne.n	8006db0 <_printf_float+0x138>
 8006d9e:	1cc8      	adds	r0, r1, #3
 8006da0:	db02      	blt.n	8006da8 <_printf_float+0x130>
 8006da2:	6863      	ldr	r3, [r4, #4]
 8006da4:	4299      	cmp	r1, r3
 8006da6:	dd40      	ble.n	8006e2a <_printf_float+0x1b2>
 8006da8:	f1a9 0902 	sub.w	r9, r9, #2
 8006dac:	fa5f f989 	uxtb.w	r9, r9
 8006db0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006db4:	d81f      	bhi.n	8006df6 <_printf_float+0x17e>
 8006db6:	464a      	mov	r2, r9
 8006db8:	3901      	subs	r1, #1
 8006dba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006dbe:	910d      	str	r1, [sp, #52]	; 0x34
 8006dc0:	f7ff ff1d 	bl	8006bfe <__exponent>
 8006dc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006dc6:	4682      	mov	sl, r0
 8006dc8:	1813      	adds	r3, r2, r0
 8006dca:	2a01      	cmp	r2, #1
 8006dcc:	6123      	str	r3, [r4, #16]
 8006dce:	dc02      	bgt.n	8006dd6 <_printf_float+0x15e>
 8006dd0:	6822      	ldr	r2, [r4, #0]
 8006dd2:	07d2      	lsls	r2, r2, #31
 8006dd4:	d501      	bpl.n	8006dda <_printf_float+0x162>
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	6123      	str	r3, [r4, #16]
 8006dda:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d09b      	beq.n	8006d1a <_printf_float+0xa2>
 8006de2:	232d      	movs	r3, #45	; 0x2d
 8006de4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006de8:	e797      	b.n	8006d1a <_printf_float+0xa2>
 8006dea:	2947      	cmp	r1, #71	; 0x47
 8006dec:	d1bc      	bne.n	8006d68 <_printf_float+0xf0>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d1ba      	bne.n	8006d68 <_printf_float+0xf0>
 8006df2:	2301      	movs	r3, #1
 8006df4:	e7b7      	b.n	8006d66 <_printf_float+0xee>
 8006df6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006dfa:	d118      	bne.n	8006e2e <_printf_float+0x1b6>
 8006dfc:	2900      	cmp	r1, #0
 8006dfe:	6863      	ldr	r3, [r4, #4]
 8006e00:	dd0b      	ble.n	8006e1a <_printf_float+0x1a2>
 8006e02:	6121      	str	r1, [r4, #16]
 8006e04:	b913      	cbnz	r3, 8006e0c <_printf_float+0x194>
 8006e06:	6822      	ldr	r2, [r4, #0]
 8006e08:	07d0      	lsls	r0, r2, #31
 8006e0a:	d502      	bpl.n	8006e12 <_printf_float+0x19a>
 8006e0c:	3301      	adds	r3, #1
 8006e0e:	440b      	add	r3, r1
 8006e10:	6123      	str	r3, [r4, #16]
 8006e12:	f04f 0a00 	mov.w	sl, #0
 8006e16:	65a1      	str	r1, [r4, #88]	; 0x58
 8006e18:	e7df      	b.n	8006dda <_printf_float+0x162>
 8006e1a:	b913      	cbnz	r3, 8006e22 <_printf_float+0x1aa>
 8006e1c:	6822      	ldr	r2, [r4, #0]
 8006e1e:	07d2      	lsls	r2, r2, #31
 8006e20:	d501      	bpl.n	8006e26 <_printf_float+0x1ae>
 8006e22:	3302      	adds	r3, #2
 8006e24:	e7f4      	b.n	8006e10 <_printf_float+0x198>
 8006e26:	2301      	movs	r3, #1
 8006e28:	e7f2      	b.n	8006e10 <_printf_float+0x198>
 8006e2a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006e2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e30:	4299      	cmp	r1, r3
 8006e32:	db05      	blt.n	8006e40 <_printf_float+0x1c8>
 8006e34:	6823      	ldr	r3, [r4, #0]
 8006e36:	6121      	str	r1, [r4, #16]
 8006e38:	07d8      	lsls	r0, r3, #31
 8006e3a:	d5ea      	bpl.n	8006e12 <_printf_float+0x19a>
 8006e3c:	1c4b      	adds	r3, r1, #1
 8006e3e:	e7e7      	b.n	8006e10 <_printf_float+0x198>
 8006e40:	2900      	cmp	r1, #0
 8006e42:	bfcc      	ite	gt
 8006e44:	2201      	movgt	r2, #1
 8006e46:	f1c1 0202 	rsble	r2, r1, #2
 8006e4a:	4413      	add	r3, r2
 8006e4c:	e7e0      	b.n	8006e10 <_printf_float+0x198>
 8006e4e:	6823      	ldr	r3, [r4, #0]
 8006e50:	055a      	lsls	r2, r3, #21
 8006e52:	d407      	bmi.n	8006e64 <_printf_float+0x1ec>
 8006e54:	6923      	ldr	r3, [r4, #16]
 8006e56:	4642      	mov	r2, r8
 8006e58:	4631      	mov	r1, r6
 8006e5a:	4628      	mov	r0, r5
 8006e5c:	47b8      	blx	r7
 8006e5e:	3001      	adds	r0, #1
 8006e60:	d12b      	bne.n	8006eba <_printf_float+0x242>
 8006e62:	e764      	b.n	8006d2e <_printf_float+0xb6>
 8006e64:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006e68:	f240 80dd 	bls.w	8007026 <_printf_float+0x3ae>
 8006e6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e70:	2200      	movs	r2, #0
 8006e72:	2300      	movs	r3, #0
 8006e74:	f7f9 fd98 	bl	80009a8 <__aeabi_dcmpeq>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	d033      	beq.n	8006ee4 <_printf_float+0x26c>
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	4631      	mov	r1, r6
 8006e80:	4628      	mov	r0, r5
 8006e82:	4a35      	ldr	r2, [pc, #212]	; (8006f58 <_printf_float+0x2e0>)
 8006e84:	47b8      	blx	r7
 8006e86:	3001      	adds	r0, #1
 8006e88:	f43f af51 	beq.w	8006d2e <_printf_float+0xb6>
 8006e8c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e90:	429a      	cmp	r2, r3
 8006e92:	db02      	blt.n	8006e9a <_printf_float+0x222>
 8006e94:	6823      	ldr	r3, [r4, #0]
 8006e96:	07d8      	lsls	r0, r3, #31
 8006e98:	d50f      	bpl.n	8006eba <_printf_float+0x242>
 8006e9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e9e:	4631      	mov	r1, r6
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	47b8      	blx	r7
 8006ea4:	3001      	adds	r0, #1
 8006ea6:	f43f af42 	beq.w	8006d2e <_printf_float+0xb6>
 8006eaa:	f04f 0800 	mov.w	r8, #0
 8006eae:	f104 091a 	add.w	r9, r4, #26
 8006eb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	4543      	cmp	r3, r8
 8006eb8:	dc09      	bgt.n	8006ece <_printf_float+0x256>
 8006eba:	6823      	ldr	r3, [r4, #0]
 8006ebc:	079b      	lsls	r3, r3, #30
 8006ebe:	f100 8104 	bmi.w	80070ca <_printf_float+0x452>
 8006ec2:	68e0      	ldr	r0, [r4, #12]
 8006ec4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ec6:	4298      	cmp	r0, r3
 8006ec8:	bfb8      	it	lt
 8006eca:	4618      	movlt	r0, r3
 8006ecc:	e731      	b.n	8006d32 <_printf_float+0xba>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	464a      	mov	r2, r9
 8006ed2:	4631      	mov	r1, r6
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	47b8      	blx	r7
 8006ed8:	3001      	adds	r0, #1
 8006eda:	f43f af28 	beq.w	8006d2e <_printf_float+0xb6>
 8006ede:	f108 0801 	add.w	r8, r8, #1
 8006ee2:	e7e6      	b.n	8006eb2 <_printf_float+0x23a>
 8006ee4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	dc38      	bgt.n	8006f5c <_printf_float+0x2e4>
 8006eea:	2301      	movs	r3, #1
 8006eec:	4631      	mov	r1, r6
 8006eee:	4628      	mov	r0, r5
 8006ef0:	4a19      	ldr	r2, [pc, #100]	; (8006f58 <_printf_float+0x2e0>)
 8006ef2:	47b8      	blx	r7
 8006ef4:	3001      	adds	r0, #1
 8006ef6:	f43f af1a 	beq.w	8006d2e <_printf_float+0xb6>
 8006efa:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006efe:	4313      	orrs	r3, r2
 8006f00:	d102      	bne.n	8006f08 <_printf_float+0x290>
 8006f02:	6823      	ldr	r3, [r4, #0]
 8006f04:	07d9      	lsls	r1, r3, #31
 8006f06:	d5d8      	bpl.n	8006eba <_printf_float+0x242>
 8006f08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f0c:	4631      	mov	r1, r6
 8006f0e:	4628      	mov	r0, r5
 8006f10:	47b8      	blx	r7
 8006f12:	3001      	adds	r0, #1
 8006f14:	f43f af0b 	beq.w	8006d2e <_printf_float+0xb6>
 8006f18:	f04f 0900 	mov.w	r9, #0
 8006f1c:	f104 0a1a 	add.w	sl, r4, #26
 8006f20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f22:	425b      	negs	r3, r3
 8006f24:	454b      	cmp	r3, r9
 8006f26:	dc01      	bgt.n	8006f2c <_printf_float+0x2b4>
 8006f28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f2a:	e794      	b.n	8006e56 <_printf_float+0x1de>
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	4652      	mov	r2, sl
 8006f30:	4631      	mov	r1, r6
 8006f32:	4628      	mov	r0, r5
 8006f34:	47b8      	blx	r7
 8006f36:	3001      	adds	r0, #1
 8006f38:	f43f aef9 	beq.w	8006d2e <_printf_float+0xb6>
 8006f3c:	f109 0901 	add.w	r9, r9, #1
 8006f40:	e7ee      	b.n	8006f20 <_printf_float+0x2a8>
 8006f42:	bf00      	nop
 8006f44:	7fefffff 	.word	0x7fefffff
 8006f48:	0800bcfb 	.word	0x0800bcfb
 8006f4c:	0800bcff 	.word	0x0800bcff
 8006f50:	0800bd03 	.word	0x0800bd03
 8006f54:	0800bd07 	.word	0x0800bd07
 8006f58:	0800bd0b 	.word	0x0800bd0b
 8006f5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f5e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006f60:	429a      	cmp	r2, r3
 8006f62:	bfa8      	it	ge
 8006f64:	461a      	movge	r2, r3
 8006f66:	2a00      	cmp	r2, #0
 8006f68:	4691      	mov	r9, r2
 8006f6a:	dc37      	bgt.n	8006fdc <_printf_float+0x364>
 8006f6c:	f04f 0b00 	mov.w	fp, #0
 8006f70:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006f74:	f104 021a 	add.w	r2, r4, #26
 8006f78:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006f7c:	ebaa 0309 	sub.w	r3, sl, r9
 8006f80:	455b      	cmp	r3, fp
 8006f82:	dc33      	bgt.n	8006fec <_printf_float+0x374>
 8006f84:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006f88:	429a      	cmp	r2, r3
 8006f8a:	db3b      	blt.n	8007004 <_printf_float+0x38c>
 8006f8c:	6823      	ldr	r3, [r4, #0]
 8006f8e:	07da      	lsls	r2, r3, #31
 8006f90:	d438      	bmi.n	8007004 <_printf_float+0x38c>
 8006f92:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006f96:	eba2 0903 	sub.w	r9, r2, r3
 8006f9a:	eba2 020a 	sub.w	r2, r2, sl
 8006f9e:	4591      	cmp	r9, r2
 8006fa0:	bfa8      	it	ge
 8006fa2:	4691      	movge	r9, r2
 8006fa4:	f1b9 0f00 	cmp.w	r9, #0
 8006fa8:	dc34      	bgt.n	8007014 <_printf_float+0x39c>
 8006faa:	f04f 0800 	mov.w	r8, #0
 8006fae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006fb2:	f104 0a1a 	add.w	sl, r4, #26
 8006fb6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006fba:	1a9b      	subs	r3, r3, r2
 8006fbc:	eba3 0309 	sub.w	r3, r3, r9
 8006fc0:	4543      	cmp	r3, r8
 8006fc2:	f77f af7a 	ble.w	8006eba <_printf_float+0x242>
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	4652      	mov	r2, sl
 8006fca:	4631      	mov	r1, r6
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b8      	blx	r7
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	f43f aeac 	beq.w	8006d2e <_printf_float+0xb6>
 8006fd6:	f108 0801 	add.w	r8, r8, #1
 8006fda:	e7ec      	b.n	8006fb6 <_printf_float+0x33e>
 8006fdc:	4613      	mov	r3, r2
 8006fde:	4631      	mov	r1, r6
 8006fe0:	4642      	mov	r2, r8
 8006fe2:	4628      	mov	r0, r5
 8006fe4:	47b8      	blx	r7
 8006fe6:	3001      	adds	r0, #1
 8006fe8:	d1c0      	bne.n	8006f6c <_printf_float+0x2f4>
 8006fea:	e6a0      	b.n	8006d2e <_printf_float+0xb6>
 8006fec:	2301      	movs	r3, #1
 8006fee:	4631      	mov	r1, r6
 8006ff0:	4628      	mov	r0, r5
 8006ff2:	920b      	str	r2, [sp, #44]	; 0x2c
 8006ff4:	47b8      	blx	r7
 8006ff6:	3001      	adds	r0, #1
 8006ff8:	f43f ae99 	beq.w	8006d2e <_printf_float+0xb6>
 8006ffc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ffe:	f10b 0b01 	add.w	fp, fp, #1
 8007002:	e7b9      	b.n	8006f78 <_printf_float+0x300>
 8007004:	4631      	mov	r1, r6
 8007006:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800700a:	4628      	mov	r0, r5
 800700c:	47b8      	blx	r7
 800700e:	3001      	adds	r0, #1
 8007010:	d1bf      	bne.n	8006f92 <_printf_float+0x31a>
 8007012:	e68c      	b.n	8006d2e <_printf_float+0xb6>
 8007014:	464b      	mov	r3, r9
 8007016:	4631      	mov	r1, r6
 8007018:	4628      	mov	r0, r5
 800701a:	eb08 020a 	add.w	r2, r8, sl
 800701e:	47b8      	blx	r7
 8007020:	3001      	adds	r0, #1
 8007022:	d1c2      	bne.n	8006faa <_printf_float+0x332>
 8007024:	e683      	b.n	8006d2e <_printf_float+0xb6>
 8007026:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007028:	2a01      	cmp	r2, #1
 800702a:	dc01      	bgt.n	8007030 <_printf_float+0x3b8>
 800702c:	07db      	lsls	r3, r3, #31
 800702e:	d539      	bpl.n	80070a4 <_printf_float+0x42c>
 8007030:	2301      	movs	r3, #1
 8007032:	4642      	mov	r2, r8
 8007034:	4631      	mov	r1, r6
 8007036:	4628      	mov	r0, r5
 8007038:	47b8      	blx	r7
 800703a:	3001      	adds	r0, #1
 800703c:	f43f ae77 	beq.w	8006d2e <_printf_float+0xb6>
 8007040:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007044:	4631      	mov	r1, r6
 8007046:	4628      	mov	r0, r5
 8007048:	47b8      	blx	r7
 800704a:	3001      	adds	r0, #1
 800704c:	f43f ae6f 	beq.w	8006d2e <_printf_float+0xb6>
 8007050:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007054:	2200      	movs	r2, #0
 8007056:	2300      	movs	r3, #0
 8007058:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800705c:	f7f9 fca4 	bl	80009a8 <__aeabi_dcmpeq>
 8007060:	b9d8      	cbnz	r0, 800709a <_printf_float+0x422>
 8007062:	f109 33ff 	add.w	r3, r9, #4294967295
 8007066:	f108 0201 	add.w	r2, r8, #1
 800706a:	4631      	mov	r1, r6
 800706c:	4628      	mov	r0, r5
 800706e:	47b8      	blx	r7
 8007070:	3001      	adds	r0, #1
 8007072:	d10e      	bne.n	8007092 <_printf_float+0x41a>
 8007074:	e65b      	b.n	8006d2e <_printf_float+0xb6>
 8007076:	2301      	movs	r3, #1
 8007078:	464a      	mov	r2, r9
 800707a:	4631      	mov	r1, r6
 800707c:	4628      	mov	r0, r5
 800707e:	47b8      	blx	r7
 8007080:	3001      	adds	r0, #1
 8007082:	f43f ae54 	beq.w	8006d2e <_printf_float+0xb6>
 8007086:	f108 0801 	add.w	r8, r8, #1
 800708a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800708c:	3b01      	subs	r3, #1
 800708e:	4543      	cmp	r3, r8
 8007090:	dcf1      	bgt.n	8007076 <_printf_float+0x3fe>
 8007092:	4653      	mov	r3, sl
 8007094:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007098:	e6de      	b.n	8006e58 <_printf_float+0x1e0>
 800709a:	f04f 0800 	mov.w	r8, #0
 800709e:	f104 091a 	add.w	r9, r4, #26
 80070a2:	e7f2      	b.n	800708a <_printf_float+0x412>
 80070a4:	2301      	movs	r3, #1
 80070a6:	4642      	mov	r2, r8
 80070a8:	e7df      	b.n	800706a <_printf_float+0x3f2>
 80070aa:	2301      	movs	r3, #1
 80070ac:	464a      	mov	r2, r9
 80070ae:	4631      	mov	r1, r6
 80070b0:	4628      	mov	r0, r5
 80070b2:	47b8      	blx	r7
 80070b4:	3001      	adds	r0, #1
 80070b6:	f43f ae3a 	beq.w	8006d2e <_printf_float+0xb6>
 80070ba:	f108 0801 	add.w	r8, r8, #1
 80070be:	68e3      	ldr	r3, [r4, #12]
 80070c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80070c2:	1a5b      	subs	r3, r3, r1
 80070c4:	4543      	cmp	r3, r8
 80070c6:	dcf0      	bgt.n	80070aa <_printf_float+0x432>
 80070c8:	e6fb      	b.n	8006ec2 <_printf_float+0x24a>
 80070ca:	f04f 0800 	mov.w	r8, #0
 80070ce:	f104 0919 	add.w	r9, r4, #25
 80070d2:	e7f4      	b.n	80070be <_printf_float+0x446>

080070d4 <_printf_common>:
 80070d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070d8:	4616      	mov	r6, r2
 80070da:	4699      	mov	r9, r3
 80070dc:	688a      	ldr	r2, [r1, #8]
 80070de:	690b      	ldr	r3, [r1, #16]
 80070e0:	4607      	mov	r7, r0
 80070e2:	4293      	cmp	r3, r2
 80070e4:	bfb8      	it	lt
 80070e6:	4613      	movlt	r3, r2
 80070e8:	6033      	str	r3, [r6, #0]
 80070ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80070ee:	460c      	mov	r4, r1
 80070f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80070f4:	b10a      	cbz	r2, 80070fa <_printf_common+0x26>
 80070f6:	3301      	adds	r3, #1
 80070f8:	6033      	str	r3, [r6, #0]
 80070fa:	6823      	ldr	r3, [r4, #0]
 80070fc:	0699      	lsls	r1, r3, #26
 80070fe:	bf42      	ittt	mi
 8007100:	6833      	ldrmi	r3, [r6, #0]
 8007102:	3302      	addmi	r3, #2
 8007104:	6033      	strmi	r3, [r6, #0]
 8007106:	6825      	ldr	r5, [r4, #0]
 8007108:	f015 0506 	ands.w	r5, r5, #6
 800710c:	d106      	bne.n	800711c <_printf_common+0x48>
 800710e:	f104 0a19 	add.w	sl, r4, #25
 8007112:	68e3      	ldr	r3, [r4, #12]
 8007114:	6832      	ldr	r2, [r6, #0]
 8007116:	1a9b      	subs	r3, r3, r2
 8007118:	42ab      	cmp	r3, r5
 800711a:	dc2b      	bgt.n	8007174 <_printf_common+0xa0>
 800711c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007120:	1e13      	subs	r3, r2, #0
 8007122:	6822      	ldr	r2, [r4, #0]
 8007124:	bf18      	it	ne
 8007126:	2301      	movne	r3, #1
 8007128:	0692      	lsls	r2, r2, #26
 800712a:	d430      	bmi.n	800718e <_printf_common+0xba>
 800712c:	4649      	mov	r1, r9
 800712e:	4638      	mov	r0, r7
 8007130:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007134:	47c0      	blx	r8
 8007136:	3001      	adds	r0, #1
 8007138:	d023      	beq.n	8007182 <_printf_common+0xae>
 800713a:	6823      	ldr	r3, [r4, #0]
 800713c:	6922      	ldr	r2, [r4, #16]
 800713e:	f003 0306 	and.w	r3, r3, #6
 8007142:	2b04      	cmp	r3, #4
 8007144:	bf14      	ite	ne
 8007146:	2500      	movne	r5, #0
 8007148:	6833      	ldreq	r3, [r6, #0]
 800714a:	f04f 0600 	mov.w	r6, #0
 800714e:	bf08      	it	eq
 8007150:	68e5      	ldreq	r5, [r4, #12]
 8007152:	f104 041a 	add.w	r4, r4, #26
 8007156:	bf08      	it	eq
 8007158:	1aed      	subeq	r5, r5, r3
 800715a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800715e:	bf08      	it	eq
 8007160:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007164:	4293      	cmp	r3, r2
 8007166:	bfc4      	itt	gt
 8007168:	1a9b      	subgt	r3, r3, r2
 800716a:	18ed      	addgt	r5, r5, r3
 800716c:	42b5      	cmp	r5, r6
 800716e:	d11a      	bne.n	80071a6 <_printf_common+0xd2>
 8007170:	2000      	movs	r0, #0
 8007172:	e008      	b.n	8007186 <_printf_common+0xb2>
 8007174:	2301      	movs	r3, #1
 8007176:	4652      	mov	r2, sl
 8007178:	4649      	mov	r1, r9
 800717a:	4638      	mov	r0, r7
 800717c:	47c0      	blx	r8
 800717e:	3001      	adds	r0, #1
 8007180:	d103      	bne.n	800718a <_printf_common+0xb6>
 8007182:	f04f 30ff 	mov.w	r0, #4294967295
 8007186:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800718a:	3501      	adds	r5, #1
 800718c:	e7c1      	b.n	8007112 <_printf_common+0x3e>
 800718e:	2030      	movs	r0, #48	; 0x30
 8007190:	18e1      	adds	r1, r4, r3
 8007192:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007196:	1c5a      	adds	r2, r3, #1
 8007198:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800719c:	4422      	add	r2, r4
 800719e:	3302      	adds	r3, #2
 80071a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80071a4:	e7c2      	b.n	800712c <_printf_common+0x58>
 80071a6:	2301      	movs	r3, #1
 80071a8:	4622      	mov	r2, r4
 80071aa:	4649      	mov	r1, r9
 80071ac:	4638      	mov	r0, r7
 80071ae:	47c0      	blx	r8
 80071b0:	3001      	adds	r0, #1
 80071b2:	d0e6      	beq.n	8007182 <_printf_common+0xae>
 80071b4:	3601      	adds	r6, #1
 80071b6:	e7d9      	b.n	800716c <_printf_common+0x98>

080071b8 <_printf_i>:
 80071b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80071bc:	7e0f      	ldrb	r7, [r1, #24]
 80071be:	4691      	mov	r9, r2
 80071c0:	2f78      	cmp	r7, #120	; 0x78
 80071c2:	4680      	mov	r8, r0
 80071c4:	460c      	mov	r4, r1
 80071c6:	469a      	mov	sl, r3
 80071c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80071ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80071ce:	d807      	bhi.n	80071e0 <_printf_i+0x28>
 80071d0:	2f62      	cmp	r7, #98	; 0x62
 80071d2:	d80a      	bhi.n	80071ea <_printf_i+0x32>
 80071d4:	2f00      	cmp	r7, #0
 80071d6:	f000 80d5 	beq.w	8007384 <_printf_i+0x1cc>
 80071da:	2f58      	cmp	r7, #88	; 0x58
 80071dc:	f000 80c1 	beq.w	8007362 <_printf_i+0x1aa>
 80071e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80071e8:	e03a      	b.n	8007260 <_printf_i+0xa8>
 80071ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80071ee:	2b15      	cmp	r3, #21
 80071f0:	d8f6      	bhi.n	80071e0 <_printf_i+0x28>
 80071f2:	a101      	add	r1, pc, #4	; (adr r1, 80071f8 <_printf_i+0x40>)
 80071f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80071f8:	08007251 	.word	0x08007251
 80071fc:	08007265 	.word	0x08007265
 8007200:	080071e1 	.word	0x080071e1
 8007204:	080071e1 	.word	0x080071e1
 8007208:	080071e1 	.word	0x080071e1
 800720c:	080071e1 	.word	0x080071e1
 8007210:	08007265 	.word	0x08007265
 8007214:	080071e1 	.word	0x080071e1
 8007218:	080071e1 	.word	0x080071e1
 800721c:	080071e1 	.word	0x080071e1
 8007220:	080071e1 	.word	0x080071e1
 8007224:	0800736b 	.word	0x0800736b
 8007228:	08007291 	.word	0x08007291
 800722c:	08007325 	.word	0x08007325
 8007230:	080071e1 	.word	0x080071e1
 8007234:	080071e1 	.word	0x080071e1
 8007238:	0800738d 	.word	0x0800738d
 800723c:	080071e1 	.word	0x080071e1
 8007240:	08007291 	.word	0x08007291
 8007244:	080071e1 	.word	0x080071e1
 8007248:	080071e1 	.word	0x080071e1
 800724c:	0800732d 	.word	0x0800732d
 8007250:	682b      	ldr	r3, [r5, #0]
 8007252:	1d1a      	adds	r2, r3, #4
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	602a      	str	r2, [r5, #0]
 8007258:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800725c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007260:	2301      	movs	r3, #1
 8007262:	e0a0      	b.n	80073a6 <_printf_i+0x1ee>
 8007264:	6820      	ldr	r0, [r4, #0]
 8007266:	682b      	ldr	r3, [r5, #0]
 8007268:	0607      	lsls	r7, r0, #24
 800726a:	f103 0104 	add.w	r1, r3, #4
 800726e:	6029      	str	r1, [r5, #0]
 8007270:	d501      	bpl.n	8007276 <_printf_i+0xbe>
 8007272:	681e      	ldr	r6, [r3, #0]
 8007274:	e003      	b.n	800727e <_printf_i+0xc6>
 8007276:	0646      	lsls	r6, r0, #25
 8007278:	d5fb      	bpl.n	8007272 <_printf_i+0xba>
 800727a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800727e:	2e00      	cmp	r6, #0
 8007280:	da03      	bge.n	800728a <_printf_i+0xd2>
 8007282:	232d      	movs	r3, #45	; 0x2d
 8007284:	4276      	negs	r6, r6
 8007286:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800728a:	230a      	movs	r3, #10
 800728c:	4859      	ldr	r0, [pc, #356]	; (80073f4 <_printf_i+0x23c>)
 800728e:	e012      	b.n	80072b6 <_printf_i+0xfe>
 8007290:	682b      	ldr	r3, [r5, #0]
 8007292:	6820      	ldr	r0, [r4, #0]
 8007294:	1d19      	adds	r1, r3, #4
 8007296:	6029      	str	r1, [r5, #0]
 8007298:	0605      	lsls	r5, r0, #24
 800729a:	d501      	bpl.n	80072a0 <_printf_i+0xe8>
 800729c:	681e      	ldr	r6, [r3, #0]
 800729e:	e002      	b.n	80072a6 <_printf_i+0xee>
 80072a0:	0641      	lsls	r1, r0, #25
 80072a2:	d5fb      	bpl.n	800729c <_printf_i+0xe4>
 80072a4:	881e      	ldrh	r6, [r3, #0]
 80072a6:	2f6f      	cmp	r7, #111	; 0x6f
 80072a8:	bf0c      	ite	eq
 80072aa:	2308      	moveq	r3, #8
 80072ac:	230a      	movne	r3, #10
 80072ae:	4851      	ldr	r0, [pc, #324]	; (80073f4 <_printf_i+0x23c>)
 80072b0:	2100      	movs	r1, #0
 80072b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80072b6:	6865      	ldr	r5, [r4, #4]
 80072b8:	2d00      	cmp	r5, #0
 80072ba:	bfa8      	it	ge
 80072bc:	6821      	ldrge	r1, [r4, #0]
 80072be:	60a5      	str	r5, [r4, #8]
 80072c0:	bfa4      	itt	ge
 80072c2:	f021 0104 	bicge.w	r1, r1, #4
 80072c6:	6021      	strge	r1, [r4, #0]
 80072c8:	b90e      	cbnz	r6, 80072ce <_printf_i+0x116>
 80072ca:	2d00      	cmp	r5, #0
 80072cc:	d04b      	beq.n	8007366 <_printf_i+0x1ae>
 80072ce:	4615      	mov	r5, r2
 80072d0:	fbb6 f1f3 	udiv	r1, r6, r3
 80072d4:	fb03 6711 	mls	r7, r3, r1, r6
 80072d8:	5dc7      	ldrb	r7, [r0, r7]
 80072da:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80072de:	4637      	mov	r7, r6
 80072e0:	42bb      	cmp	r3, r7
 80072e2:	460e      	mov	r6, r1
 80072e4:	d9f4      	bls.n	80072d0 <_printf_i+0x118>
 80072e6:	2b08      	cmp	r3, #8
 80072e8:	d10b      	bne.n	8007302 <_printf_i+0x14a>
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	07de      	lsls	r6, r3, #31
 80072ee:	d508      	bpl.n	8007302 <_printf_i+0x14a>
 80072f0:	6923      	ldr	r3, [r4, #16]
 80072f2:	6861      	ldr	r1, [r4, #4]
 80072f4:	4299      	cmp	r1, r3
 80072f6:	bfde      	ittt	le
 80072f8:	2330      	movle	r3, #48	; 0x30
 80072fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80072fe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007302:	1b52      	subs	r2, r2, r5
 8007304:	6122      	str	r2, [r4, #16]
 8007306:	464b      	mov	r3, r9
 8007308:	4621      	mov	r1, r4
 800730a:	4640      	mov	r0, r8
 800730c:	f8cd a000 	str.w	sl, [sp]
 8007310:	aa03      	add	r2, sp, #12
 8007312:	f7ff fedf 	bl	80070d4 <_printf_common>
 8007316:	3001      	adds	r0, #1
 8007318:	d14a      	bne.n	80073b0 <_printf_i+0x1f8>
 800731a:	f04f 30ff 	mov.w	r0, #4294967295
 800731e:	b004      	add	sp, #16
 8007320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	f043 0320 	orr.w	r3, r3, #32
 800732a:	6023      	str	r3, [r4, #0]
 800732c:	2778      	movs	r7, #120	; 0x78
 800732e:	4832      	ldr	r0, [pc, #200]	; (80073f8 <_printf_i+0x240>)
 8007330:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007334:	6823      	ldr	r3, [r4, #0]
 8007336:	6829      	ldr	r1, [r5, #0]
 8007338:	061f      	lsls	r7, r3, #24
 800733a:	f851 6b04 	ldr.w	r6, [r1], #4
 800733e:	d402      	bmi.n	8007346 <_printf_i+0x18e>
 8007340:	065f      	lsls	r7, r3, #25
 8007342:	bf48      	it	mi
 8007344:	b2b6      	uxthmi	r6, r6
 8007346:	07df      	lsls	r7, r3, #31
 8007348:	bf48      	it	mi
 800734a:	f043 0320 	orrmi.w	r3, r3, #32
 800734e:	6029      	str	r1, [r5, #0]
 8007350:	bf48      	it	mi
 8007352:	6023      	strmi	r3, [r4, #0]
 8007354:	b91e      	cbnz	r6, 800735e <_printf_i+0x1a6>
 8007356:	6823      	ldr	r3, [r4, #0]
 8007358:	f023 0320 	bic.w	r3, r3, #32
 800735c:	6023      	str	r3, [r4, #0]
 800735e:	2310      	movs	r3, #16
 8007360:	e7a6      	b.n	80072b0 <_printf_i+0xf8>
 8007362:	4824      	ldr	r0, [pc, #144]	; (80073f4 <_printf_i+0x23c>)
 8007364:	e7e4      	b.n	8007330 <_printf_i+0x178>
 8007366:	4615      	mov	r5, r2
 8007368:	e7bd      	b.n	80072e6 <_printf_i+0x12e>
 800736a:	682b      	ldr	r3, [r5, #0]
 800736c:	6826      	ldr	r6, [r4, #0]
 800736e:	1d18      	adds	r0, r3, #4
 8007370:	6961      	ldr	r1, [r4, #20]
 8007372:	6028      	str	r0, [r5, #0]
 8007374:	0635      	lsls	r5, r6, #24
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	d501      	bpl.n	800737e <_printf_i+0x1c6>
 800737a:	6019      	str	r1, [r3, #0]
 800737c:	e002      	b.n	8007384 <_printf_i+0x1cc>
 800737e:	0670      	lsls	r0, r6, #25
 8007380:	d5fb      	bpl.n	800737a <_printf_i+0x1c2>
 8007382:	8019      	strh	r1, [r3, #0]
 8007384:	2300      	movs	r3, #0
 8007386:	4615      	mov	r5, r2
 8007388:	6123      	str	r3, [r4, #16]
 800738a:	e7bc      	b.n	8007306 <_printf_i+0x14e>
 800738c:	682b      	ldr	r3, [r5, #0]
 800738e:	2100      	movs	r1, #0
 8007390:	1d1a      	adds	r2, r3, #4
 8007392:	602a      	str	r2, [r5, #0]
 8007394:	681d      	ldr	r5, [r3, #0]
 8007396:	6862      	ldr	r2, [r4, #4]
 8007398:	4628      	mov	r0, r5
 800739a:	f000 f9d4 	bl	8007746 <memchr>
 800739e:	b108      	cbz	r0, 80073a4 <_printf_i+0x1ec>
 80073a0:	1b40      	subs	r0, r0, r5
 80073a2:	6060      	str	r0, [r4, #4]
 80073a4:	6863      	ldr	r3, [r4, #4]
 80073a6:	6123      	str	r3, [r4, #16]
 80073a8:	2300      	movs	r3, #0
 80073aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073ae:	e7aa      	b.n	8007306 <_printf_i+0x14e>
 80073b0:	462a      	mov	r2, r5
 80073b2:	4649      	mov	r1, r9
 80073b4:	4640      	mov	r0, r8
 80073b6:	6923      	ldr	r3, [r4, #16]
 80073b8:	47d0      	blx	sl
 80073ba:	3001      	adds	r0, #1
 80073bc:	d0ad      	beq.n	800731a <_printf_i+0x162>
 80073be:	6823      	ldr	r3, [r4, #0]
 80073c0:	079b      	lsls	r3, r3, #30
 80073c2:	d413      	bmi.n	80073ec <_printf_i+0x234>
 80073c4:	68e0      	ldr	r0, [r4, #12]
 80073c6:	9b03      	ldr	r3, [sp, #12]
 80073c8:	4298      	cmp	r0, r3
 80073ca:	bfb8      	it	lt
 80073cc:	4618      	movlt	r0, r3
 80073ce:	e7a6      	b.n	800731e <_printf_i+0x166>
 80073d0:	2301      	movs	r3, #1
 80073d2:	4632      	mov	r2, r6
 80073d4:	4649      	mov	r1, r9
 80073d6:	4640      	mov	r0, r8
 80073d8:	47d0      	blx	sl
 80073da:	3001      	adds	r0, #1
 80073dc:	d09d      	beq.n	800731a <_printf_i+0x162>
 80073de:	3501      	adds	r5, #1
 80073e0:	68e3      	ldr	r3, [r4, #12]
 80073e2:	9903      	ldr	r1, [sp, #12]
 80073e4:	1a5b      	subs	r3, r3, r1
 80073e6:	42ab      	cmp	r3, r5
 80073e8:	dcf2      	bgt.n	80073d0 <_printf_i+0x218>
 80073ea:	e7eb      	b.n	80073c4 <_printf_i+0x20c>
 80073ec:	2500      	movs	r5, #0
 80073ee:	f104 0619 	add.w	r6, r4, #25
 80073f2:	e7f5      	b.n	80073e0 <_printf_i+0x228>
 80073f4:	0800bd0d 	.word	0x0800bd0d
 80073f8:	0800bd1e 	.word	0x0800bd1e

080073fc <std>:
 80073fc:	2300      	movs	r3, #0
 80073fe:	b510      	push	{r4, lr}
 8007400:	4604      	mov	r4, r0
 8007402:	e9c0 3300 	strd	r3, r3, [r0]
 8007406:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800740a:	6083      	str	r3, [r0, #8]
 800740c:	8181      	strh	r1, [r0, #12]
 800740e:	6643      	str	r3, [r0, #100]	; 0x64
 8007410:	81c2      	strh	r2, [r0, #14]
 8007412:	6183      	str	r3, [r0, #24]
 8007414:	4619      	mov	r1, r3
 8007416:	2208      	movs	r2, #8
 8007418:	305c      	adds	r0, #92	; 0x5c
 800741a:	f000 f914 	bl	8007646 <memset>
 800741e:	4b0d      	ldr	r3, [pc, #52]	; (8007454 <std+0x58>)
 8007420:	6224      	str	r4, [r4, #32]
 8007422:	6263      	str	r3, [r4, #36]	; 0x24
 8007424:	4b0c      	ldr	r3, [pc, #48]	; (8007458 <std+0x5c>)
 8007426:	62a3      	str	r3, [r4, #40]	; 0x28
 8007428:	4b0c      	ldr	r3, [pc, #48]	; (800745c <std+0x60>)
 800742a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800742c:	4b0c      	ldr	r3, [pc, #48]	; (8007460 <std+0x64>)
 800742e:	6323      	str	r3, [r4, #48]	; 0x30
 8007430:	4b0c      	ldr	r3, [pc, #48]	; (8007464 <std+0x68>)
 8007432:	429c      	cmp	r4, r3
 8007434:	d006      	beq.n	8007444 <std+0x48>
 8007436:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800743a:	4294      	cmp	r4, r2
 800743c:	d002      	beq.n	8007444 <std+0x48>
 800743e:	33d0      	adds	r3, #208	; 0xd0
 8007440:	429c      	cmp	r4, r3
 8007442:	d105      	bne.n	8007450 <std+0x54>
 8007444:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800744c:	f000 b978 	b.w	8007740 <__retarget_lock_init_recursive>
 8007450:	bd10      	pop	{r4, pc}
 8007452:	bf00      	nop
 8007454:	080075c1 	.word	0x080075c1
 8007458:	080075e3 	.word	0x080075e3
 800745c:	0800761b 	.word	0x0800761b
 8007460:	0800763f 	.word	0x0800763f
 8007464:	20000fdc 	.word	0x20000fdc

08007468 <stdio_exit_handler>:
 8007468:	4a02      	ldr	r2, [pc, #8]	; (8007474 <stdio_exit_handler+0xc>)
 800746a:	4903      	ldr	r1, [pc, #12]	; (8007478 <stdio_exit_handler+0x10>)
 800746c:	4803      	ldr	r0, [pc, #12]	; (800747c <stdio_exit_handler+0x14>)
 800746e:	f000 b869 	b.w	8007544 <_fwalk_sglue>
 8007472:	bf00      	nop
 8007474:	20000024 	.word	0x20000024
 8007478:	080090dd 	.word	0x080090dd
 800747c:	20000030 	.word	0x20000030

08007480 <cleanup_stdio>:
 8007480:	6841      	ldr	r1, [r0, #4]
 8007482:	4b0c      	ldr	r3, [pc, #48]	; (80074b4 <cleanup_stdio+0x34>)
 8007484:	b510      	push	{r4, lr}
 8007486:	4299      	cmp	r1, r3
 8007488:	4604      	mov	r4, r0
 800748a:	d001      	beq.n	8007490 <cleanup_stdio+0x10>
 800748c:	f001 fe26 	bl	80090dc <_fflush_r>
 8007490:	68a1      	ldr	r1, [r4, #8]
 8007492:	4b09      	ldr	r3, [pc, #36]	; (80074b8 <cleanup_stdio+0x38>)
 8007494:	4299      	cmp	r1, r3
 8007496:	d002      	beq.n	800749e <cleanup_stdio+0x1e>
 8007498:	4620      	mov	r0, r4
 800749a:	f001 fe1f 	bl	80090dc <_fflush_r>
 800749e:	68e1      	ldr	r1, [r4, #12]
 80074a0:	4b06      	ldr	r3, [pc, #24]	; (80074bc <cleanup_stdio+0x3c>)
 80074a2:	4299      	cmp	r1, r3
 80074a4:	d004      	beq.n	80074b0 <cleanup_stdio+0x30>
 80074a6:	4620      	mov	r0, r4
 80074a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074ac:	f001 be16 	b.w	80090dc <_fflush_r>
 80074b0:	bd10      	pop	{r4, pc}
 80074b2:	bf00      	nop
 80074b4:	20000fdc 	.word	0x20000fdc
 80074b8:	20001044 	.word	0x20001044
 80074bc:	200010ac 	.word	0x200010ac

080074c0 <global_stdio_init.part.0>:
 80074c0:	b510      	push	{r4, lr}
 80074c2:	4b0b      	ldr	r3, [pc, #44]	; (80074f0 <global_stdio_init.part.0+0x30>)
 80074c4:	4c0b      	ldr	r4, [pc, #44]	; (80074f4 <global_stdio_init.part.0+0x34>)
 80074c6:	4a0c      	ldr	r2, [pc, #48]	; (80074f8 <global_stdio_init.part.0+0x38>)
 80074c8:	4620      	mov	r0, r4
 80074ca:	601a      	str	r2, [r3, #0]
 80074cc:	2104      	movs	r1, #4
 80074ce:	2200      	movs	r2, #0
 80074d0:	f7ff ff94 	bl	80073fc <std>
 80074d4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80074d8:	2201      	movs	r2, #1
 80074da:	2109      	movs	r1, #9
 80074dc:	f7ff ff8e 	bl	80073fc <std>
 80074e0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80074e4:	2202      	movs	r2, #2
 80074e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074ea:	2112      	movs	r1, #18
 80074ec:	f7ff bf86 	b.w	80073fc <std>
 80074f0:	20001114 	.word	0x20001114
 80074f4:	20000fdc 	.word	0x20000fdc
 80074f8:	08007469 	.word	0x08007469

080074fc <__sfp_lock_acquire>:
 80074fc:	4801      	ldr	r0, [pc, #4]	; (8007504 <__sfp_lock_acquire+0x8>)
 80074fe:	f000 b920 	b.w	8007742 <__retarget_lock_acquire_recursive>
 8007502:	bf00      	nop
 8007504:	2000111d 	.word	0x2000111d

08007508 <__sfp_lock_release>:
 8007508:	4801      	ldr	r0, [pc, #4]	; (8007510 <__sfp_lock_release+0x8>)
 800750a:	f000 b91b 	b.w	8007744 <__retarget_lock_release_recursive>
 800750e:	bf00      	nop
 8007510:	2000111d 	.word	0x2000111d

08007514 <__sinit>:
 8007514:	b510      	push	{r4, lr}
 8007516:	4604      	mov	r4, r0
 8007518:	f7ff fff0 	bl	80074fc <__sfp_lock_acquire>
 800751c:	6a23      	ldr	r3, [r4, #32]
 800751e:	b11b      	cbz	r3, 8007528 <__sinit+0x14>
 8007520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007524:	f7ff bff0 	b.w	8007508 <__sfp_lock_release>
 8007528:	4b04      	ldr	r3, [pc, #16]	; (800753c <__sinit+0x28>)
 800752a:	6223      	str	r3, [r4, #32]
 800752c:	4b04      	ldr	r3, [pc, #16]	; (8007540 <__sinit+0x2c>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d1f5      	bne.n	8007520 <__sinit+0xc>
 8007534:	f7ff ffc4 	bl	80074c0 <global_stdio_init.part.0>
 8007538:	e7f2      	b.n	8007520 <__sinit+0xc>
 800753a:	bf00      	nop
 800753c:	08007481 	.word	0x08007481
 8007540:	20001114 	.word	0x20001114

08007544 <_fwalk_sglue>:
 8007544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007548:	4607      	mov	r7, r0
 800754a:	4688      	mov	r8, r1
 800754c:	4614      	mov	r4, r2
 800754e:	2600      	movs	r6, #0
 8007550:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007554:	f1b9 0901 	subs.w	r9, r9, #1
 8007558:	d505      	bpl.n	8007566 <_fwalk_sglue+0x22>
 800755a:	6824      	ldr	r4, [r4, #0]
 800755c:	2c00      	cmp	r4, #0
 800755e:	d1f7      	bne.n	8007550 <_fwalk_sglue+0xc>
 8007560:	4630      	mov	r0, r6
 8007562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007566:	89ab      	ldrh	r3, [r5, #12]
 8007568:	2b01      	cmp	r3, #1
 800756a:	d907      	bls.n	800757c <_fwalk_sglue+0x38>
 800756c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007570:	3301      	adds	r3, #1
 8007572:	d003      	beq.n	800757c <_fwalk_sglue+0x38>
 8007574:	4629      	mov	r1, r5
 8007576:	4638      	mov	r0, r7
 8007578:	47c0      	blx	r8
 800757a:	4306      	orrs	r6, r0
 800757c:	3568      	adds	r5, #104	; 0x68
 800757e:	e7e9      	b.n	8007554 <_fwalk_sglue+0x10>

08007580 <siprintf>:
 8007580:	b40e      	push	{r1, r2, r3}
 8007582:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007586:	b500      	push	{lr}
 8007588:	b09c      	sub	sp, #112	; 0x70
 800758a:	ab1d      	add	r3, sp, #116	; 0x74
 800758c:	9002      	str	r0, [sp, #8]
 800758e:	9006      	str	r0, [sp, #24]
 8007590:	9107      	str	r1, [sp, #28]
 8007592:	9104      	str	r1, [sp, #16]
 8007594:	4808      	ldr	r0, [pc, #32]	; (80075b8 <siprintf+0x38>)
 8007596:	4909      	ldr	r1, [pc, #36]	; (80075bc <siprintf+0x3c>)
 8007598:	f853 2b04 	ldr.w	r2, [r3], #4
 800759c:	9105      	str	r1, [sp, #20]
 800759e:	6800      	ldr	r0, [r0, #0]
 80075a0:	a902      	add	r1, sp, #8
 80075a2:	9301      	str	r3, [sp, #4]
 80075a4:	f001 fc1a 	bl	8008ddc <_svfiprintf_r>
 80075a8:	2200      	movs	r2, #0
 80075aa:	9b02      	ldr	r3, [sp, #8]
 80075ac:	701a      	strb	r2, [r3, #0]
 80075ae:	b01c      	add	sp, #112	; 0x70
 80075b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80075b4:	b003      	add	sp, #12
 80075b6:	4770      	bx	lr
 80075b8:	2000007c 	.word	0x2000007c
 80075bc:	ffff0208 	.word	0xffff0208

080075c0 <__sread>:
 80075c0:	b510      	push	{r4, lr}
 80075c2:	460c      	mov	r4, r1
 80075c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075c8:	f000 f86c 	bl	80076a4 <_read_r>
 80075cc:	2800      	cmp	r0, #0
 80075ce:	bfab      	itete	ge
 80075d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80075d2:	89a3      	ldrhlt	r3, [r4, #12]
 80075d4:	181b      	addge	r3, r3, r0
 80075d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80075da:	bfac      	ite	ge
 80075dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80075de:	81a3      	strhlt	r3, [r4, #12]
 80075e0:	bd10      	pop	{r4, pc}

080075e2 <__swrite>:
 80075e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075e6:	461f      	mov	r7, r3
 80075e8:	898b      	ldrh	r3, [r1, #12]
 80075ea:	4605      	mov	r5, r0
 80075ec:	05db      	lsls	r3, r3, #23
 80075ee:	460c      	mov	r4, r1
 80075f0:	4616      	mov	r6, r2
 80075f2:	d505      	bpl.n	8007600 <__swrite+0x1e>
 80075f4:	2302      	movs	r3, #2
 80075f6:	2200      	movs	r2, #0
 80075f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075fc:	f000 f840 	bl	8007680 <_lseek_r>
 8007600:	89a3      	ldrh	r3, [r4, #12]
 8007602:	4632      	mov	r2, r6
 8007604:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007608:	81a3      	strh	r3, [r4, #12]
 800760a:	4628      	mov	r0, r5
 800760c:	463b      	mov	r3, r7
 800760e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007612:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007616:	f000 b857 	b.w	80076c8 <_write_r>

0800761a <__sseek>:
 800761a:	b510      	push	{r4, lr}
 800761c:	460c      	mov	r4, r1
 800761e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007622:	f000 f82d 	bl	8007680 <_lseek_r>
 8007626:	1c43      	adds	r3, r0, #1
 8007628:	89a3      	ldrh	r3, [r4, #12]
 800762a:	bf15      	itete	ne
 800762c:	6560      	strne	r0, [r4, #84]	; 0x54
 800762e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007632:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007636:	81a3      	strheq	r3, [r4, #12]
 8007638:	bf18      	it	ne
 800763a:	81a3      	strhne	r3, [r4, #12]
 800763c:	bd10      	pop	{r4, pc}

0800763e <__sclose>:
 800763e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007642:	f000 b80d 	b.w	8007660 <_close_r>

08007646 <memset>:
 8007646:	4603      	mov	r3, r0
 8007648:	4402      	add	r2, r0
 800764a:	4293      	cmp	r3, r2
 800764c:	d100      	bne.n	8007650 <memset+0xa>
 800764e:	4770      	bx	lr
 8007650:	f803 1b01 	strb.w	r1, [r3], #1
 8007654:	e7f9      	b.n	800764a <memset+0x4>
	...

08007658 <_localeconv_r>:
 8007658:	4800      	ldr	r0, [pc, #0]	; (800765c <_localeconv_r+0x4>)
 800765a:	4770      	bx	lr
 800765c:	20000170 	.word	0x20000170

08007660 <_close_r>:
 8007660:	b538      	push	{r3, r4, r5, lr}
 8007662:	2300      	movs	r3, #0
 8007664:	4d05      	ldr	r5, [pc, #20]	; (800767c <_close_r+0x1c>)
 8007666:	4604      	mov	r4, r0
 8007668:	4608      	mov	r0, r1
 800766a:	602b      	str	r3, [r5, #0]
 800766c:	f7fb fad4 	bl	8002c18 <_close>
 8007670:	1c43      	adds	r3, r0, #1
 8007672:	d102      	bne.n	800767a <_close_r+0x1a>
 8007674:	682b      	ldr	r3, [r5, #0]
 8007676:	b103      	cbz	r3, 800767a <_close_r+0x1a>
 8007678:	6023      	str	r3, [r4, #0]
 800767a:	bd38      	pop	{r3, r4, r5, pc}
 800767c:	20001118 	.word	0x20001118

08007680 <_lseek_r>:
 8007680:	b538      	push	{r3, r4, r5, lr}
 8007682:	4604      	mov	r4, r0
 8007684:	4608      	mov	r0, r1
 8007686:	4611      	mov	r1, r2
 8007688:	2200      	movs	r2, #0
 800768a:	4d05      	ldr	r5, [pc, #20]	; (80076a0 <_lseek_r+0x20>)
 800768c:	602a      	str	r2, [r5, #0]
 800768e:	461a      	mov	r2, r3
 8007690:	f7fb fae6 	bl	8002c60 <_lseek>
 8007694:	1c43      	adds	r3, r0, #1
 8007696:	d102      	bne.n	800769e <_lseek_r+0x1e>
 8007698:	682b      	ldr	r3, [r5, #0]
 800769a:	b103      	cbz	r3, 800769e <_lseek_r+0x1e>
 800769c:	6023      	str	r3, [r4, #0]
 800769e:	bd38      	pop	{r3, r4, r5, pc}
 80076a0:	20001118 	.word	0x20001118

080076a4 <_read_r>:
 80076a4:	b538      	push	{r3, r4, r5, lr}
 80076a6:	4604      	mov	r4, r0
 80076a8:	4608      	mov	r0, r1
 80076aa:	4611      	mov	r1, r2
 80076ac:	2200      	movs	r2, #0
 80076ae:	4d05      	ldr	r5, [pc, #20]	; (80076c4 <_read_r+0x20>)
 80076b0:	602a      	str	r2, [r5, #0]
 80076b2:	461a      	mov	r2, r3
 80076b4:	f7fb fa77 	bl	8002ba6 <_read>
 80076b8:	1c43      	adds	r3, r0, #1
 80076ba:	d102      	bne.n	80076c2 <_read_r+0x1e>
 80076bc:	682b      	ldr	r3, [r5, #0]
 80076be:	b103      	cbz	r3, 80076c2 <_read_r+0x1e>
 80076c0:	6023      	str	r3, [r4, #0]
 80076c2:	bd38      	pop	{r3, r4, r5, pc}
 80076c4:	20001118 	.word	0x20001118

080076c8 <_write_r>:
 80076c8:	b538      	push	{r3, r4, r5, lr}
 80076ca:	4604      	mov	r4, r0
 80076cc:	4608      	mov	r0, r1
 80076ce:	4611      	mov	r1, r2
 80076d0:	2200      	movs	r2, #0
 80076d2:	4d05      	ldr	r5, [pc, #20]	; (80076e8 <_write_r+0x20>)
 80076d4:	602a      	str	r2, [r5, #0]
 80076d6:	461a      	mov	r2, r3
 80076d8:	f7fb fa82 	bl	8002be0 <_write>
 80076dc:	1c43      	adds	r3, r0, #1
 80076de:	d102      	bne.n	80076e6 <_write_r+0x1e>
 80076e0:	682b      	ldr	r3, [r5, #0]
 80076e2:	b103      	cbz	r3, 80076e6 <_write_r+0x1e>
 80076e4:	6023      	str	r3, [r4, #0]
 80076e6:	bd38      	pop	{r3, r4, r5, pc}
 80076e8:	20001118 	.word	0x20001118

080076ec <__errno>:
 80076ec:	4b01      	ldr	r3, [pc, #4]	; (80076f4 <__errno+0x8>)
 80076ee:	6818      	ldr	r0, [r3, #0]
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop
 80076f4:	2000007c 	.word	0x2000007c

080076f8 <__libc_init_array>:
 80076f8:	b570      	push	{r4, r5, r6, lr}
 80076fa:	2600      	movs	r6, #0
 80076fc:	4d0c      	ldr	r5, [pc, #48]	; (8007730 <__libc_init_array+0x38>)
 80076fe:	4c0d      	ldr	r4, [pc, #52]	; (8007734 <__libc_init_array+0x3c>)
 8007700:	1b64      	subs	r4, r4, r5
 8007702:	10a4      	asrs	r4, r4, #2
 8007704:	42a6      	cmp	r6, r4
 8007706:	d109      	bne.n	800771c <__libc_init_array+0x24>
 8007708:	f002 ff90 	bl	800a62c <_init>
 800770c:	2600      	movs	r6, #0
 800770e:	4d0a      	ldr	r5, [pc, #40]	; (8007738 <__libc_init_array+0x40>)
 8007710:	4c0a      	ldr	r4, [pc, #40]	; (800773c <__libc_init_array+0x44>)
 8007712:	1b64      	subs	r4, r4, r5
 8007714:	10a4      	asrs	r4, r4, #2
 8007716:	42a6      	cmp	r6, r4
 8007718:	d105      	bne.n	8007726 <__libc_init_array+0x2e>
 800771a:	bd70      	pop	{r4, r5, r6, pc}
 800771c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007720:	4798      	blx	r3
 8007722:	3601      	adds	r6, #1
 8007724:	e7ee      	b.n	8007704 <__libc_init_array+0xc>
 8007726:	f855 3b04 	ldr.w	r3, [r5], #4
 800772a:	4798      	blx	r3
 800772c:	3601      	adds	r6, #1
 800772e:	e7f2      	b.n	8007716 <__libc_init_array+0x1e>
 8007730:	0800bfa0 	.word	0x0800bfa0
 8007734:	0800bfa0 	.word	0x0800bfa0
 8007738:	0800bfa0 	.word	0x0800bfa0
 800773c:	0800bfa4 	.word	0x0800bfa4

08007740 <__retarget_lock_init_recursive>:
 8007740:	4770      	bx	lr

08007742 <__retarget_lock_acquire_recursive>:
 8007742:	4770      	bx	lr

08007744 <__retarget_lock_release_recursive>:
 8007744:	4770      	bx	lr

08007746 <memchr>:
 8007746:	4603      	mov	r3, r0
 8007748:	b510      	push	{r4, lr}
 800774a:	b2c9      	uxtb	r1, r1
 800774c:	4402      	add	r2, r0
 800774e:	4293      	cmp	r3, r2
 8007750:	4618      	mov	r0, r3
 8007752:	d101      	bne.n	8007758 <memchr+0x12>
 8007754:	2000      	movs	r0, #0
 8007756:	e003      	b.n	8007760 <memchr+0x1a>
 8007758:	7804      	ldrb	r4, [r0, #0]
 800775a:	3301      	adds	r3, #1
 800775c:	428c      	cmp	r4, r1
 800775e:	d1f6      	bne.n	800774e <memchr+0x8>
 8007760:	bd10      	pop	{r4, pc}

08007762 <quorem>:
 8007762:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007766:	6903      	ldr	r3, [r0, #16]
 8007768:	690c      	ldr	r4, [r1, #16]
 800776a:	4607      	mov	r7, r0
 800776c:	42a3      	cmp	r3, r4
 800776e:	db7f      	blt.n	8007870 <quorem+0x10e>
 8007770:	3c01      	subs	r4, #1
 8007772:	f100 0514 	add.w	r5, r0, #20
 8007776:	f101 0814 	add.w	r8, r1, #20
 800777a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800777e:	9301      	str	r3, [sp, #4]
 8007780:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007784:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007788:	3301      	adds	r3, #1
 800778a:	429a      	cmp	r2, r3
 800778c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007790:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007794:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007798:	d331      	bcc.n	80077fe <quorem+0x9c>
 800779a:	f04f 0e00 	mov.w	lr, #0
 800779e:	4640      	mov	r0, r8
 80077a0:	46ac      	mov	ip, r5
 80077a2:	46f2      	mov	sl, lr
 80077a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80077a8:	b293      	uxth	r3, r2
 80077aa:	fb06 e303 	mla	r3, r6, r3, lr
 80077ae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80077b2:	0c1a      	lsrs	r2, r3, #16
 80077b4:	b29b      	uxth	r3, r3
 80077b6:	fb06 220e 	mla	r2, r6, lr, r2
 80077ba:	ebaa 0303 	sub.w	r3, sl, r3
 80077be:	f8dc a000 	ldr.w	sl, [ip]
 80077c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80077c6:	fa1f fa8a 	uxth.w	sl, sl
 80077ca:	4453      	add	r3, sl
 80077cc:	f8dc a000 	ldr.w	sl, [ip]
 80077d0:	b292      	uxth	r2, r2
 80077d2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80077d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077da:	b29b      	uxth	r3, r3
 80077dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077e0:	4581      	cmp	r9, r0
 80077e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80077e6:	f84c 3b04 	str.w	r3, [ip], #4
 80077ea:	d2db      	bcs.n	80077a4 <quorem+0x42>
 80077ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80077f0:	b92b      	cbnz	r3, 80077fe <quorem+0x9c>
 80077f2:	9b01      	ldr	r3, [sp, #4]
 80077f4:	3b04      	subs	r3, #4
 80077f6:	429d      	cmp	r5, r3
 80077f8:	461a      	mov	r2, r3
 80077fa:	d32d      	bcc.n	8007858 <quorem+0xf6>
 80077fc:	613c      	str	r4, [r7, #16]
 80077fe:	4638      	mov	r0, r7
 8007800:	f001 f994 	bl	8008b2c <__mcmp>
 8007804:	2800      	cmp	r0, #0
 8007806:	db23      	blt.n	8007850 <quorem+0xee>
 8007808:	4629      	mov	r1, r5
 800780a:	2000      	movs	r0, #0
 800780c:	3601      	adds	r6, #1
 800780e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007812:	f8d1 c000 	ldr.w	ip, [r1]
 8007816:	b293      	uxth	r3, r2
 8007818:	1ac3      	subs	r3, r0, r3
 800781a:	0c12      	lsrs	r2, r2, #16
 800781c:	fa1f f08c 	uxth.w	r0, ip
 8007820:	4403      	add	r3, r0
 8007822:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007826:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800782a:	b29b      	uxth	r3, r3
 800782c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007830:	45c1      	cmp	r9, r8
 8007832:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007836:	f841 3b04 	str.w	r3, [r1], #4
 800783a:	d2e8      	bcs.n	800780e <quorem+0xac>
 800783c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007840:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007844:	b922      	cbnz	r2, 8007850 <quorem+0xee>
 8007846:	3b04      	subs	r3, #4
 8007848:	429d      	cmp	r5, r3
 800784a:	461a      	mov	r2, r3
 800784c:	d30a      	bcc.n	8007864 <quorem+0x102>
 800784e:	613c      	str	r4, [r7, #16]
 8007850:	4630      	mov	r0, r6
 8007852:	b003      	add	sp, #12
 8007854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007858:	6812      	ldr	r2, [r2, #0]
 800785a:	3b04      	subs	r3, #4
 800785c:	2a00      	cmp	r2, #0
 800785e:	d1cd      	bne.n	80077fc <quorem+0x9a>
 8007860:	3c01      	subs	r4, #1
 8007862:	e7c8      	b.n	80077f6 <quorem+0x94>
 8007864:	6812      	ldr	r2, [r2, #0]
 8007866:	3b04      	subs	r3, #4
 8007868:	2a00      	cmp	r2, #0
 800786a:	d1f0      	bne.n	800784e <quorem+0xec>
 800786c:	3c01      	subs	r4, #1
 800786e:	e7eb      	b.n	8007848 <quorem+0xe6>
 8007870:	2000      	movs	r0, #0
 8007872:	e7ee      	b.n	8007852 <quorem+0xf0>
 8007874:	0000      	movs	r0, r0
	...

08007878 <_dtoa_r>:
 8007878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800787c:	4616      	mov	r6, r2
 800787e:	461f      	mov	r7, r3
 8007880:	69c4      	ldr	r4, [r0, #28]
 8007882:	b099      	sub	sp, #100	; 0x64
 8007884:	4605      	mov	r5, r0
 8007886:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800788a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800788e:	b974      	cbnz	r4, 80078ae <_dtoa_r+0x36>
 8007890:	2010      	movs	r0, #16
 8007892:	f000 fe1d 	bl	80084d0 <malloc>
 8007896:	4602      	mov	r2, r0
 8007898:	61e8      	str	r0, [r5, #28]
 800789a:	b920      	cbnz	r0, 80078a6 <_dtoa_r+0x2e>
 800789c:	21ef      	movs	r1, #239	; 0xef
 800789e:	4bac      	ldr	r3, [pc, #688]	; (8007b50 <_dtoa_r+0x2d8>)
 80078a0:	48ac      	ldr	r0, [pc, #688]	; (8007b54 <_dtoa_r+0x2dc>)
 80078a2:	f001 fc7b 	bl	800919c <__assert_func>
 80078a6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80078aa:	6004      	str	r4, [r0, #0]
 80078ac:	60c4      	str	r4, [r0, #12]
 80078ae:	69eb      	ldr	r3, [r5, #28]
 80078b0:	6819      	ldr	r1, [r3, #0]
 80078b2:	b151      	cbz	r1, 80078ca <_dtoa_r+0x52>
 80078b4:	685a      	ldr	r2, [r3, #4]
 80078b6:	2301      	movs	r3, #1
 80078b8:	4093      	lsls	r3, r2
 80078ba:	604a      	str	r2, [r1, #4]
 80078bc:	608b      	str	r3, [r1, #8]
 80078be:	4628      	mov	r0, r5
 80078c0:	f000 fefa 	bl	80086b8 <_Bfree>
 80078c4:	2200      	movs	r2, #0
 80078c6:	69eb      	ldr	r3, [r5, #28]
 80078c8:	601a      	str	r2, [r3, #0]
 80078ca:	1e3b      	subs	r3, r7, #0
 80078cc:	bfaf      	iteee	ge
 80078ce:	2300      	movge	r3, #0
 80078d0:	2201      	movlt	r2, #1
 80078d2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80078d6:	9305      	strlt	r3, [sp, #20]
 80078d8:	bfa8      	it	ge
 80078da:	f8c8 3000 	strge.w	r3, [r8]
 80078de:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80078e2:	4b9d      	ldr	r3, [pc, #628]	; (8007b58 <_dtoa_r+0x2e0>)
 80078e4:	bfb8      	it	lt
 80078e6:	f8c8 2000 	strlt.w	r2, [r8]
 80078ea:	ea33 0309 	bics.w	r3, r3, r9
 80078ee:	d119      	bne.n	8007924 <_dtoa_r+0xac>
 80078f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80078f4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80078f6:	6013      	str	r3, [r2, #0]
 80078f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80078fc:	4333      	orrs	r3, r6
 80078fe:	f000 8589 	beq.w	8008414 <_dtoa_r+0xb9c>
 8007902:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007904:	b953      	cbnz	r3, 800791c <_dtoa_r+0xa4>
 8007906:	4b95      	ldr	r3, [pc, #596]	; (8007b5c <_dtoa_r+0x2e4>)
 8007908:	e023      	b.n	8007952 <_dtoa_r+0xda>
 800790a:	4b95      	ldr	r3, [pc, #596]	; (8007b60 <_dtoa_r+0x2e8>)
 800790c:	9303      	str	r3, [sp, #12]
 800790e:	3308      	adds	r3, #8
 8007910:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007912:	6013      	str	r3, [r2, #0]
 8007914:	9803      	ldr	r0, [sp, #12]
 8007916:	b019      	add	sp, #100	; 0x64
 8007918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800791c:	4b8f      	ldr	r3, [pc, #572]	; (8007b5c <_dtoa_r+0x2e4>)
 800791e:	9303      	str	r3, [sp, #12]
 8007920:	3303      	adds	r3, #3
 8007922:	e7f5      	b.n	8007910 <_dtoa_r+0x98>
 8007924:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007928:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800792c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007930:	2200      	movs	r2, #0
 8007932:	2300      	movs	r3, #0
 8007934:	f7f9 f838 	bl	80009a8 <__aeabi_dcmpeq>
 8007938:	4680      	mov	r8, r0
 800793a:	b160      	cbz	r0, 8007956 <_dtoa_r+0xde>
 800793c:	2301      	movs	r3, #1
 800793e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007940:	6013      	str	r3, [r2, #0]
 8007942:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007944:	2b00      	cmp	r3, #0
 8007946:	f000 8562 	beq.w	800840e <_dtoa_r+0xb96>
 800794a:	4b86      	ldr	r3, [pc, #536]	; (8007b64 <_dtoa_r+0x2ec>)
 800794c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800794e:	6013      	str	r3, [r2, #0]
 8007950:	3b01      	subs	r3, #1
 8007952:	9303      	str	r3, [sp, #12]
 8007954:	e7de      	b.n	8007914 <_dtoa_r+0x9c>
 8007956:	ab16      	add	r3, sp, #88	; 0x58
 8007958:	9301      	str	r3, [sp, #4]
 800795a:	ab17      	add	r3, sp, #92	; 0x5c
 800795c:	9300      	str	r3, [sp, #0]
 800795e:	4628      	mov	r0, r5
 8007960:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007964:	f001 f98a 	bl	8008c7c <__d2b>
 8007968:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800796c:	4682      	mov	sl, r0
 800796e:	2c00      	cmp	r4, #0
 8007970:	d07e      	beq.n	8007a70 <_dtoa_r+0x1f8>
 8007972:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007976:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007978:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800797c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007980:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007984:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007988:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800798c:	4619      	mov	r1, r3
 800798e:	2200      	movs	r2, #0
 8007990:	4b75      	ldr	r3, [pc, #468]	; (8007b68 <_dtoa_r+0x2f0>)
 8007992:	f7f8 fbe9 	bl	8000168 <__aeabi_dsub>
 8007996:	a368      	add	r3, pc, #416	; (adr r3, 8007b38 <_dtoa_r+0x2c0>)
 8007998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799c:	f7f8 fd9c 	bl	80004d8 <__aeabi_dmul>
 80079a0:	a367      	add	r3, pc, #412	; (adr r3, 8007b40 <_dtoa_r+0x2c8>)
 80079a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a6:	f7f8 fbe1 	bl	800016c <__adddf3>
 80079aa:	4606      	mov	r6, r0
 80079ac:	4620      	mov	r0, r4
 80079ae:	460f      	mov	r7, r1
 80079b0:	f7f8 fd28 	bl	8000404 <__aeabi_i2d>
 80079b4:	a364      	add	r3, pc, #400	; (adr r3, 8007b48 <_dtoa_r+0x2d0>)
 80079b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ba:	f7f8 fd8d 	bl	80004d8 <__aeabi_dmul>
 80079be:	4602      	mov	r2, r0
 80079c0:	460b      	mov	r3, r1
 80079c2:	4630      	mov	r0, r6
 80079c4:	4639      	mov	r1, r7
 80079c6:	f7f8 fbd1 	bl	800016c <__adddf3>
 80079ca:	4606      	mov	r6, r0
 80079cc:	460f      	mov	r7, r1
 80079ce:	f7f9 f833 	bl	8000a38 <__aeabi_d2iz>
 80079d2:	2200      	movs	r2, #0
 80079d4:	4683      	mov	fp, r0
 80079d6:	2300      	movs	r3, #0
 80079d8:	4630      	mov	r0, r6
 80079da:	4639      	mov	r1, r7
 80079dc:	f7f8 ffee 	bl	80009bc <__aeabi_dcmplt>
 80079e0:	b148      	cbz	r0, 80079f6 <_dtoa_r+0x17e>
 80079e2:	4658      	mov	r0, fp
 80079e4:	f7f8 fd0e 	bl	8000404 <__aeabi_i2d>
 80079e8:	4632      	mov	r2, r6
 80079ea:	463b      	mov	r3, r7
 80079ec:	f7f8 ffdc 	bl	80009a8 <__aeabi_dcmpeq>
 80079f0:	b908      	cbnz	r0, 80079f6 <_dtoa_r+0x17e>
 80079f2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079f6:	f1bb 0f16 	cmp.w	fp, #22
 80079fa:	d857      	bhi.n	8007aac <_dtoa_r+0x234>
 80079fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007a00:	4b5a      	ldr	r3, [pc, #360]	; (8007b6c <_dtoa_r+0x2f4>)
 8007a02:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a0a:	f7f8 ffd7 	bl	80009bc <__aeabi_dcmplt>
 8007a0e:	2800      	cmp	r0, #0
 8007a10:	d04e      	beq.n	8007ab0 <_dtoa_r+0x238>
 8007a12:	2300      	movs	r3, #0
 8007a14:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a18:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007a1c:	1b1b      	subs	r3, r3, r4
 8007a1e:	1e5a      	subs	r2, r3, #1
 8007a20:	bf46      	itte	mi
 8007a22:	f1c3 0901 	rsbmi	r9, r3, #1
 8007a26:	2300      	movmi	r3, #0
 8007a28:	f04f 0900 	movpl.w	r9, #0
 8007a2c:	9209      	str	r2, [sp, #36]	; 0x24
 8007a2e:	bf48      	it	mi
 8007a30:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007a32:	f1bb 0f00 	cmp.w	fp, #0
 8007a36:	db3d      	blt.n	8007ab4 <_dtoa_r+0x23c>
 8007a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a3a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007a3e:	445b      	add	r3, fp
 8007a40:	9309      	str	r3, [sp, #36]	; 0x24
 8007a42:	2300      	movs	r3, #0
 8007a44:	930a      	str	r3, [sp, #40]	; 0x28
 8007a46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a48:	2b09      	cmp	r3, #9
 8007a4a:	d867      	bhi.n	8007b1c <_dtoa_r+0x2a4>
 8007a4c:	2b05      	cmp	r3, #5
 8007a4e:	bfc4      	itt	gt
 8007a50:	3b04      	subgt	r3, #4
 8007a52:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007a54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a56:	bfc8      	it	gt
 8007a58:	2400      	movgt	r4, #0
 8007a5a:	f1a3 0302 	sub.w	r3, r3, #2
 8007a5e:	bfd8      	it	le
 8007a60:	2401      	movle	r4, #1
 8007a62:	2b03      	cmp	r3, #3
 8007a64:	f200 8086 	bhi.w	8007b74 <_dtoa_r+0x2fc>
 8007a68:	e8df f003 	tbb	[pc, r3]
 8007a6c:	5637392c 	.word	0x5637392c
 8007a70:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007a74:	441c      	add	r4, r3
 8007a76:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007a7a:	2b20      	cmp	r3, #32
 8007a7c:	bfc1      	itttt	gt
 8007a7e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007a82:	fa09 f903 	lslgt.w	r9, r9, r3
 8007a86:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8007a8a:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007a8e:	bfd6      	itet	le
 8007a90:	f1c3 0320 	rsble	r3, r3, #32
 8007a94:	ea49 0003 	orrgt.w	r0, r9, r3
 8007a98:	fa06 f003 	lslle.w	r0, r6, r3
 8007a9c:	f7f8 fca2 	bl	80003e4 <__aeabi_ui2d>
 8007aa0:	2201      	movs	r2, #1
 8007aa2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007aa6:	3c01      	subs	r4, #1
 8007aa8:	9213      	str	r2, [sp, #76]	; 0x4c
 8007aaa:	e76f      	b.n	800798c <_dtoa_r+0x114>
 8007aac:	2301      	movs	r3, #1
 8007aae:	e7b3      	b.n	8007a18 <_dtoa_r+0x1a0>
 8007ab0:	900f      	str	r0, [sp, #60]	; 0x3c
 8007ab2:	e7b2      	b.n	8007a1a <_dtoa_r+0x1a2>
 8007ab4:	f1cb 0300 	rsb	r3, fp, #0
 8007ab8:	930a      	str	r3, [sp, #40]	; 0x28
 8007aba:	2300      	movs	r3, #0
 8007abc:	eba9 090b 	sub.w	r9, r9, fp
 8007ac0:	930e      	str	r3, [sp, #56]	; 0x38
 8007ac2:	e7c0      	b.n	8007a46 <_dtoa_r+0x1ce>
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ac8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	dc55      	bgt.n	8007b7a <_dtoa_r+0x302>
 8007ace:	2301      	movs	r3, #1
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	9306      	str	r3, [sp, #24]
 8007ad4:	9308      	str	r3, [sp, #32]
 8007ad6:	9223      	str	r2, [sp, #140]	; 0x8c
 8007ad8:	e00b      	b.n	8007af2 <_dtoa_r+0x27a>
 8007ada:	2301      	movs	r3, #1
 8007adc:	e7f3      	b.n	8007ac6 <_dtoa_r+0x24e>
 8007ade:	2300      	movs	r3, #0
 8007ae0:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ae2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ae4:	445b      	add	r3, fp
 8007ae6:	9306      	str	r3, [sp, #24]
 8007ae8:	3301      	adds	r3, #1
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	9308      	str	r3, [sp, #32]
 8007aee:	bfb8      	it	lt
 8007af0:	2301      	movlt	r3, #1
 8007af2:	2100      	movs	r1, #0
 8007af4:	2204      	movs	r2, #4
 8007af6:	69e8      	ldr	r0, [r5, #28]
 8007af8:	f102 0614 	add.w	r6, r2, #20
 8007afc:	429e      	cmp	r6, r3
 8007afe:	d940      	bls.n	8007b82 <_dtoa_r+0x30a>
 8007b00:	6041      	str	r1, [r0, #4]
 8007b02:	4628      	mov	r0, r5
 8007b04:	f000 fd98 	bl	8008638 <_Balloc>
 8007b08:	9003      	str	r0, [sp, #12]
 8007b0a:	2800      	cmp	r0, #0
 8007b0c:	d13c      	bne.n	8007b88 <_dtoa_r+0x310>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	f240 11af 	movw	r1, #431	; 0x1af
 8007b14:	4b16      	ldr	r3, [pc, #88]	; (8007b70 <_dtoa_r+0x2f8>)
 8007b16:	e6c3      	b.n	80078a0 <_dtoa_r+0x28>
 8007b18:	2301      	movs	r3, #1
 8007b1a:	e7e1      	b.n	8007ae0 <_dtoa_r+0x268>
 8007b1c:	2401      	movs	r4, #1
 8007b1e:	2300      	movs	r3, #0
 8007b20:	940b      	str	r4, [sp, #44]	; 0x2c
 8007b22:	9322      	str	r3, [sp, #136]	; 0x88
 8007b24:	f04f 33ff 	mov.w	r3, #4294967295
 8007b28:	2200      	movs	r2, #0
 8007b2a:	9306      	str	r3, [sp, #24]
 8007b2c:	9308      	str	r3, [sp, #32]
 8007b2e:	2312      	movs	r3, #18
 8007b30:	e7d1      	b.n	8007ad6 <_dtoa_r+0x25e>
 8007b32:	bf00      	nop
 8007b34:	f3af 8000 	nop.w
 8007b38:	636f4361 	.word	0x636f4361
 8007b3c:	3fd287a7 	.word	0x3fd287a7
 8007b40:	8b60c8b3 	.word	0x8b60c8b3
 8007b44:	3fc68a28 	.word	0x3fc68a28
 8007b48:	509f79fb 	.word	0x509f79fb
 8007b4c:	3fd34413 	.word	0x3fd34413
 8007b50:	0800bd3c 	.word	0x0800bd3c
 8007b54:	0800bd53 	.word	0x0800bd53
 8007b58:	7ff00000 	.word	0x7ff00000
 8007b5c:	0800bd38 	.word	0x0800bd38
 8007b60:	0800bd2f 	.word	0x0800bd2f
 8007b64:	0800bd0c 	.word	0x0800bd0c
 8007b68:	3ff80000 	.word	0x3ff80000
 8007b6c:	0800be40 	.word	0x0800be40
 8007b70:	0800bdab 	.word	0x0800bdab
 8007b74:	2301      	movs	r3, #1
 8007b76:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b78:	e7d4      	b.n	8007b24 <_dtoa_r+0x2ac>
 8007b7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b7c:	9306      	str	r3, [sp, #24]
 8007b7e:	9308      	str	r3, [sp, #32]
 8007b80:	e7b7      	b.n	8007af2 <_dtoa_r+0x27a>
 8007b82:	3101      	adds	r1, #1
 8007b84:	0052      	lsls	r2, r2, #1
 8007b86:	e7b7      	b.n	8007af8 <_dtoa_r+0x280>
 8007b88:	69eb      	ldr	r3, [r5, #28]
 8007b8a:	9a03      	ldr	r2, [sp, #12]
 8007b8c:	601a      	str	r2, [r3, #0]
 8007b8e:	9b08      	ldr	r3, [sp, #32]
 8007b90:	2b0e      	cmp	r3, #14
 8007b92:	f200 80a8 	bhi.w	8007ce6 <_dtoa_r+0x46e>
 8007b96:	2c00      	cmp	r4, #0
 8007b98:	f000 80a5 	beq.w	8007ce6 <_dtoa_r+0x46e>
 8007b9c:	f1bb 0f00 	cmp.w	fp, #0
 8007ba0:	dd34      	ble.n	8007c0c <_dtoa_r+0x394>
 8007ba2:	4b9a      	ldr	r3, [pc, #616]	; (8007e0c <_dtoa_r+0x594>)
 8007ba4:	f00b 020f 	and.w	r2, fp, #15
 8007ba8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007bb0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007bb4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007bb8:	ea4f 142b 	mov.w	r4, fp, asr #4
 8007bbc:	d016      	beq.n	8007bec <_dtoa_r+0x374>
 8007bbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007bc2:	4b93      	ldr	r3, [pc, #588]	; (8007e10 <_dtoa_r+0x598>)
 8007bc4:	2703      	movs	r7, #3
 8007bc6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007bca:	f7f8 fdaf 	bl	800072c <__aeabi_ddiv>
 8007bce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bd2:	f004 040f 	and.w	r4, r4, #15
 8007bd6:	4e8e      	ldr	r6, [pc, #568]	; (8007e10 <_dtoa_r+0x598>)
 8007bd8:	b954      	cbnz	r4, 8007bf0 <_dtoa_r+0x378>
 8007bda:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007be2:	f7f8 fda3 	bl	800072c <__aeabi_ddiv>
 8007be6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bea:	e029      	b.n	8007c40 <_dtoa_r+0x3c8>
 8007bec:	2702      	movs	r7, #2
 8007bee:	e7f2      	b.n	8007bd6 <_dtoa_r+0x35e>
 8007bf0:	07e1      	lsls	r1, r4, #31
 8007bf2:	d508      	bpl.n	8007c06 <_dtoa_r+0x38e>
 8007bf4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bf8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007bfc:	f7f8 fc6c 	bl	80004d8 <__aeabi_dmul>
 8007c00:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007c04:	3701      	adds	r7, #1
 8007c06:	1064      	asrs	r4, r4, #1
 8007c08:	3608      	adds	r6, #8
 8007c0a:	e7e5      	b.n	8007bd8 <_dtoa_r+0x360>
 8007c0c:	f000 80a5 	beq.w	8007d5a <_dtoa_r+0x4e2>
 8007c10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c14:	f1cb 0400 	rsb	r4, fp, #0
 8007c18:	4b7c      	ldr	r3, [pc, #496]	; (8007e0c <_dtoa_r+0x594>)
 8007c1a:	f004 020f 	and.w	r2, r4, #15
 8007c1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c26:	f7f8 fc57 	bl	80004d8 <__aeabi_dmul>
 8007c2a:	2702      	movs	r7, #2
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c32:	4e77      	ldr	r6, [pc, #476]	; (8007e10 <_dtoa_r+0x598>)
 8007c34:	1124      	asrs	r4, r4, #4
 8007c36:	2c00      	cmp	r4, #0
 8007c38:	f040 8084 	bne.w	8007d44 <_dtoa_r+0x4cc>
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1d2      	bne.n	8007be6 <_dtoa_r+0x36e>
 8007c40:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007c44:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007c48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	f000 8087 	beq.w	8007d5e <_dtoa_r+0x4e6>
 8007c50:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c54:	2200      	movs	r2, #0
 8007c56:	4b6f      	ldr	r3, [pc, #444]	; (8007e14 <_dtoa_r+0x59c>)
 8007c58:	f7f8 feb0 	bl	80009bc <__aeabi_dcmplt>
 8007c5c:	2800      	cmp	r0, #0
 8007c5e:	d07e      	beq.n	8007d5e <_dtoa_r+0x4e6>
 8007c60:	9b08      	ldr	r3, [sp, #32]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d07b      	beq.n	8007d5e <_dtoa_r+0x4e6>
 8007c66:	9b06      	ldr	r3, [sp, #24]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	dd38      	ble.n	8007cde <_dtoa_r+0x466>
 8007c6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c70:	2200      	movs	r2, #0
 8007c72:	4b69      	ldr	r3, [pc, #420]	; (8007e18 <_dtoa_r+0x5a0>)
 8007c74:	f7f8 fc30 	bl	80004d8 <__aeabi_dmul>
 8007c78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c7c:	9c06      	ldr	r4, [sp, #24]
 8007c7e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8007c82:	3701      	adds	r7, #1
 8007c84:	4638      	mov	r0, r7
 8007c86:	f7f8 fbbd 	bl	8000404 <__aeabi_i2d>
 8007c8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c8e:	f7f8 fc23 	bl	80004d8 <__aeabi_dmul>
 8007c92:	2200      	movs	r2, #0
 8007c94:	4b61      	ldr	r3, [pc, #388]	; (8007e1c <_dtoa_r+0x5a4>)
 8007c96:	f7f8 fa69 	bl	800016c <__adddf3>
 8007c9a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007c9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007ca2:	9611      	str	r6, [sp, #68]	; 0x44
 8007ca4:	2c00      	cmp	r4, #0
 8007ca6:	d15d      	bne.n	8007d64 <_dtoa_r+0x4ec>
 8007ca8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cac:	2200      	movs	r2, #0
 8007cae:	4b5c      	ldr	r3, [pc, #368]	; (8007e20 <_dtoa_r+0x5a8>)
 8007cb0:	f7f8 fa5a 	bl	8000168 <__aeabi_dsub>
 8007cb4:	4602      	mov	r2, r0
 8007cb6:	460b      	mov	r3, r1
 8007cb8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007cbc:	4633      	mov	r3, r6
 8007cbe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007cc0:	f7f8 fe9a 	bl	80009f8 <__aeabi_dcmpgt>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	f040 8295 	bne.w	80081f4 <_dtoa_r+0x97c>
 8007cca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007cd0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007cd4:	f7f8 fe72 	bl	80009bc <__aeabi_dcmplt>
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	f040 8289 	bne.w	80081f0 <_dtoa_r+0x978>
 8007cde:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007ce2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007ce6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f2c0 8151 	blt.w	8007f90 <_dtoa_r+0x718>
 8007cee:	f1bb 0f0e 	cmp.w	fp, #14
 8007cf2:	f300 814d 	bgt.w	8007f90 <_dtoa_r+0x718>
 8007cf6:	4b45      	ldr	r3, [pc, #276]	; (8007e0c <_dtoa_r+0x594>)
 8007cf8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007cfc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007d00:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007d04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	f280 80da 	bge.w	8007ec0 <_dtoa_r+0x648>
 8007d0c:	9b08      	ldr	r3, [sp, #32]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	f300 80d6 	bgt.w	8007ec0 <_dtoa_r+0x648>
 8007d14:	f040 826b 	bne.w	80081ee <_dtoa_r+0x976>
 8007d18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	4b40      	ldr	r3, [pc, #256]	; (8007e20 <_dtoa_r+0x5a8>)
 8007d20:	f7f8 fbda 	bl	80004d8 <__aeabi_dmul>
 8007d24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d28:	f7f8 fe5c 	bl	80009e4 <__aeabi_dcmpge>
 8007d2c:	9c08      	ldr	r4, [sp, #32]
 8007d2e:	4626      	mov	r6, r4
 8007d30:	2800      	cmp	r0, #0
 8007d32:	f040 8241 	bne.w	80081b8 <_dtoa_r+0x940>
 8007d36:	2331      	movs	r3, #49	; 0x31
 8007d38:	9f03      	ldr	r7, [sp, #12]
 8007d3a:	f10b 0b01 	add.w	fp, fp, #1
 8007d3e:	f807 3b01 	strb.w	r3, [r7], #1
 8007d42:	e23d      	b.n	80081c0 <_dtoa_r+0x948>
 8007d44:	07e2      	lsls	r2, r4, #31
 8007d46:	d505      	bpl.n	8007d54 <_dtoa_r+0x4dc>
 8007d48:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007d4c:	f7f8 fbc4 	bl	80004d8 <__aeabi_dmul>
 8007d50:	2301      	movs	r3, #1
 8007d52:	3701      	adds	r7, #1
 8007d54:	1064      	asrs	r4, r4, #1
 8007d56:	3608      	adds	r6, #8
 8007d58:	e76d      	b.n	8007c36 <_dtoa_r+0x3be>
 8007d5a:	2702      	movs	r7, #2
 8007d5c:	e770      	b.n	8007c40 <_dtoa_r+0x3c8>
 8007d5e:	46d8      	mov	r8, fp
 8007d60:	9c08      	ldr	r4, [sp, #32]
 8007d62:	e78f      	b.n	8007c84 <_dtoa_r+0x40c>
 8007d64:	9903      	ldr	r1, [sp, #12]
 8007d66:	4b29      	ldr	r3, [pc, #164]	; (8007e0c <_dtoa_r+0x594>)
 8007d68:	4421      	add	r1, r4
 8007d6a:	9112      	str	r1, [sp, #72]	; 0x48
 8007d6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d6e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007d72:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007d76:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d7a:	2900      	cmp	r1, #0
 8007d7c:	d054      	beq.n	8007e28 <_dtoa_r+0x5b0>
 8007d7e:	2000      	movs	r0, #0
 8007d80:	4928      	ldr	r1, [pc, #160]	; (8007e24 <_dtoa_r+0x5ac>)
 8007d82:	f7f8 fcd3 	bl	800072c <__aeabi_ddiv>
 8007d86:	463b      	mov	r3, r7
 8007d88:	4632      	mov	r2, r6
 8007d8a:	f7f8 f9ed 	bl	8000168 <__aeabi_dsub>
 8007d8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007d92:	9f03      	ldr	r7, [sp, #12]
 8007d94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d98:	f7f8 fe4e 	bl	8000a38 <__aeabi_d2iz>
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	f7f8 fb31 	bl	8000404 <__aeabi_i2d>
 8007da2:	4602      	mov	r2, r0
 8007da4:	460b      	mov	r3, r1
 8007da6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007daa:	f7f8 f9dd 	bl	8000168 <__aeabi_dsub>
 8007dae:	4602      	mov	r2, r0
 8007db0:	460b      	mov	r3, r1
 8007db2:	3430      	adds	r4, #48	; 0x30
 8007db4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007db8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007dbc:	f807 4b01 	strb.w	r4, [r7], #1
 8007dc0:	f7f8 fdfc 	bl	80009bc <__aeabi_dcmplt>
 8007dc4:	2800      	cmp	r0, #0
 8007dc6:	d173      	bne.n	8007eb0 <_dtoa_r+0x638>
 8007dc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007dcc:	2000      	movs	r0, #0
 8007dce:	4911      	ldr	r1, [pc, #68]	; (8007e14 <_dtoa_r+0x59c>)
 8007dd0:	f7f8 f9ca 	bl	8000168 <__aeabi_dsub>
 8007dd4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007dd8:	f7f8 fdf0 	bl	80009bc <__aeabi_dcmplt>
 8007ddc:	2800      	cmp	r0, #0
 8007dde:	f040 80b6 	bne.w	8007f4e <_dtoa_r+0x6d6>
 8007de2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007de4:	429f      	cmp	r7, r3
 8007de6:	f43f af7a 	beq.w	8007cde <_dtoa_r+0x466>
 8007dea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007dee:	2200      	movs	r2, #0
 8007df0:	4b09      	ldr	r3, [pc, #36]	; (8007e18 <_dtoa_r+0x5a0>)
 8007df2:	f7f8 fb71 	bl	80004d8 <__aeabi_dmul>
 8007df6:	2200      	movs	r2, #0
 8007df8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007dfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e00:	4b05      	ldr	r3, [pc, #20]	; (8007e18 <_dtoa_r+0x5a0>)
 8007e02:	f7f8 fb69 	bl	80004d8 <__aeabi_dmul>
 8007e06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e0a:	e7c3      	b.n	8007d94 <_dtoa_r+0x51c>
 8007e0c:	0800be40 	.word	0x0800be40
 8007e10:	0800be18 	.word	0x0800be18
 8007e14:	3ff00000 	.word	0x3ff00000
 8007e18:	40240000 	.word	0x40240000
 8007e1c:	401c0000 	.word	0x401c0000
 8007e20:	40140000 	.word	0x40140000
 8007e24:	3fe00000 	.word	0x3fe00000
 8007e28:	4630      	mov	r0, r6
 8007e2a:	4639      	mov	r1, r7
 8007e2c:	f7f8 fb54 	bl	80004d8 <__aeabi_dmul>
 8007e30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e32:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007e36:	9c03      	ldr	r4, [sp, #12]
 8007e38:	9314      	str	r3, [sp, #80]	; 0x50
 8007e3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e3e:	f7f8 fdfb 	bl	8000a38 <__aeabi_d2iz>
 8007e42:	9015      	str	r0, [sp, #84]	; 0x54
 8007e44:	f7f8 fade 	bl	8000404 <__aeabi_i2d>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	460b      	mov	r3, r1
 8007e4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e50:	f7f8 f98a 	bl	8000168 <__aeabi_dsub>
 8007e54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e56:	4606      	mov	r6, r0
 8007e58:	3330      	adds	r3, #48	; 0x30
 8007e5a:	f804 3b01 	strb.w	r3, [r4], #1
 8007e5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e60:	460f      	mov	r7, r1
 8007e62:	429c      	cmp	r4, r3
 8007e64:	f04f 0200 	mov.w	r2, #0
 8007e68:	d124      	bne.n	8007eb4 <_dtoa_r+0x63c>
 8007e6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007e6e:	4baf      	ldr	r3, [pc, #700]	; (800812c <_dtoa_r+0x8b4>)
 8007e70:	f7f8 f97c 	bl	800016c <__adddf3>
 8007e74:	4602      	mov	r2, r0
 8007e76:	460b      	mov	r3, r1
 8007e78:	4630      	mov	r0, r6
 8007e7a:	4639      	mov	r1, r7
 8007e7c:	f7f8 fdbc 	bl	80009f8 <__aeabi_dcmpgt>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d163      	bne.n	8007f4c <_dtoa_r+0x6d4>
 8007e84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e88:	2000      	movs	r0, #0
 8007e8a:	49a8      	ldr	r1, [pc, #672]	; (800812c <_dtoa_r+0x8b4>)
 8007e8c:	f7f8 f96c 	bl	8000168 <__aeabi_dsub>
 8007e90:	4602      	mov	r2, r0
 8007e92:	460b      	mov	r3, r1
 8007e94:	4630      	mov	r0, r6
 8007e96:	4639      	mov	r1, r7
 8007e98:	f7f8 fd90 	bl	80009bc <__aeabi_dcmplt>
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	f43f af1e 	beq.w	8007cde <_dtoa_r+0x466>
 8007ea2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007ea4:	1e7b      	subs	r3, r7, #1
 8007ea6:	9314      	str	r3, [sp, #80]	; 0x50
 8007ea8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007eac:	2b30      	cmp	r3, #48	; 0x30
 8007eae:	d0f8      	beq.n	8007ea2 <_dtoa_r+0x62a>
 8007eb0:	46c3      	mov	fp, r8
 8007eb2:	e03b      	b.n	8007f2c <_dtoa_r+0x6b4>
 8007eb4:	4b9e      	ldr	r3, [pc, #632]	; (8008130 <_dtoa_r+0x8b8>)
 8007eb6:	f7f8 fb0f 	bl	80004d8 <__aeabi_dmul>
 8007eba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ebe:	e7bc      	b.n	8007e3a <_dtoa_r+0x5c2>
 8007ec0:	9f03      	ldr	r7, [sp, #12]
 8007ec2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007ec6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007eca:	4640      	mov	r0, r8
 8007ecc:	4649      	mov	r1, r9
 8007ece:	f7f8 fc2d 	bl	800072c <__aeabi_ddiv>
 8007ed2:	f7f8 fdb1 	bl	8000a38 <__aeabi_d2iz>
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	f7f8 fa94 	bl	8000404 <__aeabi_i2d>
 8007edc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ee0:	f7f8 fafa 	bl	80004d8 <__aeabi_dmul>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	4640      	mov	r0, r8
 8007eea:	4649      	mov	r1, r9
 8007eec:	f7f8 f93c 	bl	8000168 <__aeabi_dsub>
 8007ef0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007ef4:	f807 6b01 	strb.w	r6, [r7], #1
 8007ef8:	9e03      	ldr	r6, [sp, #12]
 8007efa:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007efe:	1bbe      	subs	r6, r7, r6
 8007f00:	45b4      	cmp	ip, r6
 8007f02:	4602      	mov	r2, r0
 8007f04:	460b      	mov	r3, r1
 8007f06:	d136      	bne.n	8007f76 <_dtoa_r+0x6fe>
 8007f08:	f7f8 f930 	bl	800016c <__adddf3>
 8007f0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f10:	4680      	mov	r8, r0
 8007f12:	4689      	mov	r9, r1
 8007f14:	f7f8 fd70 	bl	80009f8 <__aeabi_dcmpgt>
 8007f18:	bb58      	cbnz	r0, 8007f72 <_dtoa_r+0x6fa>
 8007f1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f1e:	4640      	mov	r0, r8
 8007f20:	4649      	mov	r1, r9
 8007f22:	f7f8 fd41 	bl	80009a8 <__aeabi_dcmpeq>
 8007f26:	b108      	cbz	r0, 8007f2c <_dtoa_r+0x6b4>
 8007f28:	07e3      	lsls	r3, r4, #31
 8007f2a:	d422      	bmi.n	8007f72 <_dtoa_r+0x6fa>
 8007f2c:	4651      	mov	r1, sl
 8007f2e:	4628      	mov	r0, r5
 8007f30:	f000 fbc2 	bl	80086b8 <_Bfree>
 8007f34:	2300      	movs	r3, #0
 8007f36:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007f38:	703b      	strb	r3, [r7, #0]
 8007f3a:	f10b 0301 	add.w	r3, fp, #1
 8007f3e:	6013      	str	r3, [r2, #0]
 8007f40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	f43f ace6 	beq.w	8007914 <_dtoa_r+0x9c>
 8007f48:	601f      	str	r7, [r3, #0]
 8007f4a:	e4e3      	b.n	8007914 <_dtoa_r+0x9c>
 8007f4c:	4627      	mov	r7, r4
 8007f4e:	463b      	mov	r3, r7
 8007f50:	461f      	mov	r7, r3
 8007f52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f56:	2a39      	cmp	r2, #57	; 0x39
 8007f58:	d107      	bne.n	8007f6a <_dtoa_r+0x6f2>
 8007f5a:	9a03      	ldr	r2, [sp, #12]
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d1f7      	bne.n	8007f50 <_dtoa_r+0x6d8>
 8007f60:	2230      	movs	r2, #48	; 0x30
 8007f62:	9903      	ldr	r1, [sp, #12]
 8007f64:	f108 0801 	add.w	r8, r8, #1
 8007f68:	700a      	strb	r2, [r1, #0]
 8007f6a:	781a      	ldrb	r2, [r3, #0]
 8007f6c:	3201      	adds	r2, #1
 8007f6e:	701a      	strb	r2, [r3, #0]
 8007f70:	e79e      	b.n	8007eb0 <_dtoa_r+0x638>
 8007f72:	46d8      	mov	r8, fp
 8007f74:	e7eb      	b.n	8007f4e <_dtoa_r+0x6d6>
 8007f76:	2200      	movs	r2, #0
 8007f78:	4b6d      	ldr	r3, [pc, #436]	; (8008130 <_dtoa_r+0x8b8>)
 8007f7a:	f7f8 faad 	bl	80004d8 <__aeabi_dmul>
 8007f7e:	2200      	movs	r2, #0
 8007f80:	2300      	movs	r3, #0
 8007f82:	4680      	mov	r8, r0
 8007f84:	4689      	mov	r9, r1
 8007f86:	f7f8 fd0f 	bl	80009a8 <__aeabi_dcmpeq>
 8007f8a:	2800      	cmp	r0, #0
 8007f8c:	d09b      	beq.n	8007ec6 <_dtoa_r+0x64e>
 8007f8e:	e7cd      	b.n	8007f2c <_dtoa_r+0x6b4>
 8007f90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f92:	2a00      	cmp	r2, #0
 8007f94:	f000 80c4 	beq.w	8008120 <_dtoa_r+0x8a8>
 8007f98:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007f9a:	2a01      	cmp	r2, #1
 8007f9c:	f300 80a8 	bgt.w	80080f0 <_dtoa_r+0x878>
 8007fa0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007fa2:	2a00      	cmp	r2, #0
 8007fa4:	f000 80a0 	beq.w	80080e8 <_dtoa_r+0x870>
 8007fa8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007fac:	464f      	mov	r7, r9
 8007fae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007fb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fb2:	2101      	movs	r1, #1
 8007fb4:	441a      	add	r2, r3
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	4499      	add	r9, r3
 8007fba:	9209      	str	r2, [sp, #36]	; 0x24
 8007fbc:	f000 fc32 	bl	8008824 <__i2b>
 8007fc0:	4606      	mov	r6, r0
 8007fc2:	b15f      	cbz	r7, 8007fdc <_dtoa_r+0x764>
 8007fc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	dd08      	ble.n	8007fdc <_dtoa_r+0x764>
 8007fca:	42bb      	cmp	r3, r7
 8007fcc:	bfa8      	it	ge
 8007fce:	463b      	movge	r3, r7
 8007fd0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fd2:	eba9 0903 	sub.w	r9, r9, r3
 8007fd6:	1aff      	subs	r7, r7, r3
 8007fd8:	1ad3      	subs	r3, r2, r3
 8007fda:	9309      	str	r3, [sp, #36]	; 0x24
 8007fdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fde:	b1f3      	cbz	r3, 800801e <_dtoa_r+0x7a6>
 8007fe0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	f000 80a0 	beq.w	8008128 <_dtoa_r+0x8b0>
 8007fe8:	2c00      	cmp	r4, #0
 8007fea:	dd10      	ble.n	800800e <_dtoa_r+0x796>
 8007fec:	4631      	mov	r1, r6
 8007fee:	4622      	mov	r2, r4
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	f000 fcd5 	bl	80089a0 <__pow5mult>
 8007ff6:	4652      	mov	r2, sl
 8007ff8:	4601      	mov	r1, r0
 8007ffa:	4606      	mov	r6, r0
 8007ffc:	4628      	mov	r0, r5
 8007ffe:	f000 fc27 	bl	8008850 <__multiply>
 8008002:	4680      	mov	r8, r0
 8008004:	4651      	mov	r1, sl
 8008006:	4628      	mov	r0, r5
 8008008:	f000 fb56 	bl	80086b8 <_Bfree>
 800800c:	46c2      	mov	sl, r8
 800800e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008010:	1b1a      	subs	r2, r3, r4
 8008012:	d004      	beq.n	800801e <_dtoa_r+0x7a6>
 8008014:	4651      	mov	r1, sl
 8008016:	4628      	mov	r0, r5
 8008018:	f000 fcc2 	bl	80089a0 <__pow5mult>
 800801c:	4682      	mov	sl, r0
 800801e:	2101      	movs	r1, #1
 8008020:	4628      	mov	r0, r5
 8008022:	f000 fbff 	bl	8008824 <__i2b>
 8008026:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008028:	4604      	mov	r4, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	f340 8082 	ble.w	8008134 <_dtoa_r+0x8bc>
 8008030:	461a      	mov	r2, r3
 8008032:	4601      	mov	r1, r0
 8008034:	4628      	mov	r0, r5
 8008036:	f000 fcb3 	bl	80089a0 <__pow5mult>
 800803a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800803c:	4604      	mov	r4, r0
 800803e:	2b01      	cmp	r3, #1
 8008040:	dd7b      	ble.n	800813a <_dtoa_r+0x8c2>
 8008042:	f04f 0800 	mov.w	r8, #0
 8008046:	6923      	ldr	r3, [r4, #16]
 8008048:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800804c:	6918      	ldr	r0, [r3, #16]
 800804e:	f000 fb9b 	bl	8008788 <__hi0bits>
 8008052:	f1c0 0020 	rsb	r0, r0, #32
 8008056:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008058:	4418      	add	r0, r3
 800805a:	f010 001f 	ands.w	r0, r0, #31
 800805e:	f000 8092 	beq.w	8008186 <_dtoa_r+0x90e>
 8008062:	f1c0 0320 	rsb	r3, r0, #32
 8008066:	2b04      	cmp	r3, #4
 8008068:	f340 8085 	ble.w	8008176 <_dtoa_r+0x8fe>
 800806c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800806e:	f1c0 001c 	rsb	r0, r0, #28
 8008072:	4403      	add	r3, r0
 8008074:	4481      	add	r9, r0
 8008076:	4407      	add	r7, r0
 8008078:	9309      	str	r3, [sp, #36]	; 0x24
 800807a:	f1b9 0f00 	cmp.w	r9, #0
 800807e:	dd05      	ble.n	800808c <_dtoa_r+0x814>
 8008080:	4651      	mov	r1, sl
 8008082:	464a      	mov	r2, r9
 8008084:	4628      	mov	r0, r5
 8008086:	f000 fce5 	bl	8008a54 <__lshift>
 800808a:	4682      	mov	sl, r0
 800808c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800808e:	2b00      	cmp	r3, #0
 8008090:	dd05      	ble.n	800809e <_dtoa_r+0x826>
 8008092:	4621      	mov	r1, r4
 8008094:	461a      	mov	r2, r3
 8008096:	4628      	mov	r0, r5
 8008098:	f000 fcdc 	bl	8008a54 <__lshift>
 800809c:	4604      	mov	r4, r0
 800809e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d072      	beq.n	800818a <_dtoa_r+0x912>
 80080a4:	4621      	mov	r1, r4
 80080a6:	4650      	mov	r0, sl
 80080a8:	f000 fd40 	bl	8008b2c <__mcmp>
 80080ac:	2800      	cmp	r0, #0
 80080ae:	da6c      	bge.n	800818a <_dtoa_r+0x912>
 80080b0:	2300      	movs	r3, #0
 80080b2:	4651      	mov	r1, sl
 80080b4:	220a      	movs	r2, #10
 80080b6:	4628      	mov	r0, r5
 80080b8:	f000 fb20 	bl	80086fc <__multadd>
 80080bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080be:	4682      	mov	sl, r0
 80080c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	f000 81ac 	beq.w	8008422 <_dtoa_r+0xbaa>
 80080ca:	2300      	movs	r3, #0
 80080cc:	4631      	mov	r1, r6
 80080ce:	220a      	movs	r2, #10
 80080d0:	4628      	mov	r0, r5
 80080d2:	f000 fb13 	bl	80086fc <__multadd>
 80080d6:	9b06      	ldr	r3, [sp, #24]
 80080d8:	4606      	mov	r6, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	f300 8093 	bgt.w	8008206 <_dtoa_r+0x98e>
 80080e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080e2:	2b02      	cmp	r3, #2
 80080e4:	dc59      	bgt.n	800819a <_dtoa_r+0x922>
 80080e6:	e08e      	b.n	8008206 <_dtoa_r+0x98e>
 80080e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80080ea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080ee:	e75d      	b.n	8007fac <_dtoa_r+0x734>
 80080f0:	9b08      	ldr	r3, [sp, #32]
 80080f2:	1e5c      	subs	r4, r3, #1
 80080f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080f6:	42a3      	cmp	r3, r4
 80080f8:	bfbf      	itttt	lt
 80080fa:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80080fc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80080fe:	1ae3      	sublt	r3, r4, r3
 8008100:	18d2      	addlt	r2, r2, r3
 8008102:	bfa8      	it	ge
 8008104:	1b1c      	subge	r4, r3, r4
 8008106:	9b08      	ldr	r3, [sp, #32]
 8008108:	bfbe      	ittt	lt
 800810a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800810c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800810e:	2400      	movlt	r4, #0
 8008110:	2b00      	cmp	r3, #0
 8008112:	bfb5      	itete	lt
 8008114:	eba9 0703 	sublt.w	r7, r9, r3
 8008118:	464f      	movge	r7, r9
 800811a:	2300      	movlt	r3, #0
 800811c:	9b08      	ldrge	r3, [sp, #32]
 800811e:	e747      	b.n	8007fb0 <_dtoa_r+0x738>
 8008120:	464f      	mov	r7, r9
 8008122:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008124:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008126:	e74c      	b.n	8007fc2 <_dtoa_r+0x74a>
 8008128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800812a:	e773      	b.n	8008014 <_dtoa_r+0x79c>
 800812c:	3fe00000 	.word	0x3fe00000
 8008130:	40240000 	.word	0x40240000
 8008134:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008136:	2b01      	cmp	r3, #1
 8008138:	dc18      	bgt.n	800816c <_dtoa_r+0x8f4>
 800813a:	9b04      	ldr	r3, [sp, #16]
 800813c:	b9b3      	cbnz	r3, 800816c <_dtoa_r+0x8f4>
 800813e:	9b05      	ldr	r3, [sp, #20]
 8008140:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008144:	b993      	cbnz	r3, 800816c <_dtoa_r+0x8f4>
 8008146:	9b05      	ldr	r3, [sp, #20]
 8008148:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800814c:	0d1b      	lsrs	r3, r3, #20
 800814e:	051b      	lsls	r3, r3, #20
 8008150:	b17b      	cbz	r3, 8008172 <_dtoa_r+0x8fa>
 8008152:	f04f 0801 	mov.w	r8, #1
 8008156:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008158:	f109 0901 	add.w	r9, r9, #1
 800815c:	3301      	adds	r3, #1
 800815e:	9309      	str	r3, [sp, #36]	; 0x24
 8008160:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008162:	2b00      	cmp	r3, #0
 8008164:	f47f af6f 	bne.w	8008046 <_dtoa_r+0x7ce>
 8008168:	2001      	movs	r0, #1
 800816a:	e774      	b.n	8008056 <_dtoa_r+0x7de>
 800816c:	f04f 0800 	mov.w	r8, #0
 8008170:	e7f6      	b.n	8008160 <_dtoa_r+0x8e8>
 8008172:	4698      	mov	r8, r3
 8008174:	e7f4      	b.n	8008160 <_dtoa_r+0x8e8>
 8008176:	d080      	beq.n	800807a <_dtoa_r+0x802>
 8008178:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800817a:	331c      	adds	r3, #28
 800817c:	441a      	add	r2, r3
 800817e:	4499      	add	r9, r3
 8008180:	441f      	add	r7, r3
 8008182:	9209      	str	r2, [sp, #36]	; 0x24
 8008184:	e779      	b.n	800807a <_dtoa_r+0x802>
 8008186:	4603      	mov	r3, r0
 8008188:	e7f6      	b.n	8008178 <_dtoa_r+0x900>
 800818a:	9b08      	ldr	r3, [sp, #32]
 800818c:	2b00      	cmp	r3, #0
 800818e:	dc34      	bgt.n	80081fa <_dtoa_r+0x982>
 8008190:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008192:	2b02      	cmp	r3, #2
 8008194:	dd31      	ble.n	80081fa <_dtoa_r+0x982>
 8008196:	9b08      	ldr	r3, [sp, #32]
 8008198:	9306      	str	r3, [sp, #24]
 800819a:	9b06      	ldr	r3, [sp, #24]
 800819c:	b963      	cbnz	r3, 80081b8 <_dtoa_r+0x940>
 800819e:	4621      	mov	r1, r4
 80081a0:	2205      	movs	r2, #5
 80081a2:	4628      	mov	r0, r5
 80081a4:	f000 faaa 	bl	80086fc <__multadd>
 80081a8:	4601      	mov	r1, r0
 80081aa:	4604      	mov	r4, r0
 80081ac:	4650      	mov	r0, sl
 80081ae:	f000 fcbd 	bl	8008b2c <__mcmp>
 80081b2:	2800      	cmp	r0, #0
 80081b4:	f73f adbf 	bgt.w	8007d36 <_dtoa_r+0x4be>
 80081b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80081ba:	9f03      	ldr	r7, [sp, #12]
 80081bc:	ea6f 0b03 	mvn.w	fp, r3
 80081c0:	f04f 0800 	mov.w	r8, #0
 80081c4:	4621      	mov	r1, r4
 80081c6:	4628      	mov	r0, r5
 80081c8:	f000 fa76 	bl	80086b8 <_Bfree>
 80081cc:	2e00      	cmp	r6, #0
 80081ce:	f43f aead 	beq.w	8007f2c <_dtoa_r+0x6b4>
 80081d2:	f1b8 0f00 	cmp.w	r8, #0
 80081d6:	d005      	beq.n	80081e4 <_dtoa_r+0x96c>
 80081d8:	45b0      	cmp	r8, r6
 80081da:	d003      	beq.n	80081e4 <_dtoa_r+0x96c>
 80081dc:	4641      	mov	r1, r8
 80081de:	4628      	mov	r0, r5
 80081e0:	f000 fa6a 	bl	80086b8 <_Bfree>
 80081e4:	4631      	mov	r1, r6
 80081e6:	4628      	mov	r0, r5
 80081e8:	f000 fa66 	bl	80086b8 <_Bfree>
 80081ec:	e69e      	b.n	8007f2c <_dtoa_r+0x6b4>
 80081ee:	2400      	movs	r4, #0
 80081f0:	4626      	mov	r6, r4
 80081f2:	e7e1      	b.n	80081b8 <_dtoa_r+0x940>
 80081f4:	46c3      	mov	fp, r8
 80081f6:	4626      	mov	r6, r4
 80081f8:	e59d      	b.n	8007d36 <_dtoa_r+0x4be>
 80081fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	f000 80c8 	beq.w	8008392 <_dtoa_r+0xb1a>
 8008202:	9b08      	ldr	r3, [sp, #32]
 8008204:	9306      	str	r3, [sp, #24]
 8008206:	2f00      	cmp	r7, #0
 8008208:	dd05      	ble.n	8008216 <_dtoa_r+0x99e>
 800820a:	4631      	mov	r1, r6
 800820c:	463a      	mov	r2, r7
 800820e:	4628      	mov	r0, r5
 8008210:	f000 fc20 	bl	8008a54 <__lshift>
 8008214:	4606      	mov	r6, r0
 8008216:	f1b8 0f00 	cmp.w	r8, #0
 800821a:	d05b      	beq.n	80082d4 <_dtoa_r+0xa5c>
 800821c:	4628      	mov	r0, r5
 800821e:	6871      	ldr	r1, [r6, #4]
 8008220:	f000 fa0a 	bl	8008638 <_Balloc>
 8008224:	4607      	mov	r7, r0
 8008226:	b928      	cbnz	r0, 8008234 <_dtoa_r+0x9bc>
 8008228:	4602      	mov	r2, r0
 800822a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800822e:	4b81      	ldr	r3, [pc, #516]	; (8008434 <_dtoa_r+0xbbc>)
 8008230:	f7ff bb36 	b.w	80078a0 <_dtoa_r+0x28>
 8008234:	6932      	ldr	r2, [r6, #16]
 8008236:	f106 010c 	add.w	r1, r6, #12
 800823a:	3202      	adds	r2, #2
 800823c:	0092      	lsls	r2, r2, #2
 800823e:	300c      	adds	r0, #12
 8008240:	f000 ff9e 	bl	8009180 <memcpy>
 8008244:	2201      	movs	r2, #1
 8008246:	4639      	mov	r1, r7
 8008248:	4628      	mov	r0, r5
 800824a:	f000 fc03 	bl	8008a54 <__lshift>
 800824e:	46b0      	mov	r8, r6
 8008250:	4606      	mov	r6, r0
 8008252:	9b03      	ldr	r3, [sp, #12]
 8008254:	9a03      	ldr	r2, [sp, #12]
 8008256:	3301      	adds	r3, #1
 8008258:	9308      	str	r3, [sp, #32]
 800825a:	9b06      	ldr	r3, [sp, #24]
 800825c:	4413      	add	r3, r2
 800825e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008260:	9b04      	ldr	r3, [sp, #16]
 8008262:	f003 0301 	and.w	r3, r3, #1
 8008266:	930a      	str	r3, [sp, #40]	; 0x28
 8008268:	9b08      	ldr	r3, [sp, #32]
 800826a:	4621      	mov	r1, r4
 800826c:	3b01      	subs	r3, #1
 800826e:	4650      	mov	r0, sl
 8008270:	9304      	str	r3, [sp, #16]
 8008272:	f7ff fa76 	bl	8007762 <quorem>
 8008276:	4641      	mov	r1, r8
 8008278:	9006      	str	r0, [sp, #24]
 800827a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800827e:	4650      	mov	r0, sl
 8008280:	f000 fc54 	bl	8008b2c <__mcmp>
 8008284:	4632      	mov	r2, r6
 8008286:	9009      	str	r0, [sp, #36]	; 0x24
 8008288:	4621      	mov	r1, r4
 800828a:	4628      	mov	r0, r5
 800828c:	f000 fc6a 	bl	8008b64 <__mdiff>
 8008290:	68c2      	ldr	r2, [r0, #12]
 8008292:	4607      	mov	r7, r0
 8008294:	bb02      	cbnz	r2, 80082d8 <_dtoa_r+0xa60>
 8008296:	4601      	mov	r1, r0
 8008298:	4650      	mov	r0, sl
 800829a:	f000 fc47 	bl	8008b2c <__mcmp>
 800829e:	4602      	mov	r2, r0
 80082a0:	4639      	mov	r1, r7
 80082a2:	4628      	mov	r0, r5
 80082a4:	920c      	str	r2, [sp, #48]	; 0x30
 80082a6:	f000 fa07 	bl	80086b8 <_Bfree>
 80082aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80082ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082ae:	9f08      	ldr	r7, [sp, #32]
 80082b0:	ea43 0102 	orr.w	r1, r3, r2
 80082b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082b6:	4319      	orrs	r1, r3
 80082b8:	d110      	bne.n	80082dc <_dtoa_r+0xa64>
 80082ba:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80082be:	d029      	beq.n	8008314 <_dtoa_r+0xa9c>
 80082c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	dd02      	ble.n	80082cc <_dtoa_r+0xa54>
 80082c6:	9b06      	ldr	r3, [sp, #24]
 80082c8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80082cc:	9b04      	ldr	r3, [sp, #16]
 80082ce:	f883 9000 	strb.w	r9, [r3]
 80082d2:	e777      	b.n	80081c4 <_dtoa_r+0x94c>
 80082d4:	4630      	mov	r0, r6
 80082d6:	e7ba      	b.n	800824e <_dtoa_r+0x9d6>
 80082d8:	2201      	movs	r2, #1
 80082da:	e7e1      	b.n	80082a0 <_dtoa_r+0xa28>
 80082dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082de:	2b00      	cmp	r3, #0
 80082e0:	db04      	blt.n	80082ec <_dtoa_r+0xa74>
 80082e2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80082e4:	430b      	orrs	r3, r1
 80082e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80082e8:	430b      	orrs	r3, r1
 80082ea:	d120      	bne.n	800832e <_dtoa_r+0xab6>
 80082ec:	2a00      	cmp	r2, #0
 80082ee:	dded      	ble.n	80082cc <_dtoa_r+0xa54>
 80082f0:	4651      	mov	r1, sl
 80082f2:	2201      	movs	r2, #1
 80082f4:	4628      	mov	r0, r5
 80082f6:	f000 fbad 	bl	8008a54 <__lshift>
 80082fa:	4621      	mov	r1, r4
 80082fc:	4682      	mov	sl, r0
 80082fe:	f000 fc15 	bl	8008b2c <__mcmp>
 8008302:	2800      	cmp	r0, #0
 8008304:	dc03      	bgt.n	800830e <_dtoa_r+0xa96>
 8008306:	d1e1      	bne.n	80082cc <_dtoa_r+0xa54>
 8008308:	f019 0f01 	tst.w	r9, #1
 800830c:	d0de      	beq.n	80082cc <_dtoa_r+0xa54>
 800830e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008312:	d1d8      	bne.n	80082c6 <_dtoa_r+0xa4e>
 8008314:	2339      	movs	r3, #57	; 0x39
 8008316:	9a04      	ldr	r2, [sp, #16]
 8008318:	7013      	strb	r3, [r2, #0]
 800831a:	463b      	mov	r3, r7
 800831c:	461f      	mov	r7, r3
 800831e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008322:	3b01      	subs	r3, #1
 8008324:	2a39      	cmp	r2, #57	; 0x39
 8008326:	d06b      	beq.n	8008400 <_dtoa_r+0xb88>
 8008328:	3201      	adds	r2, #1
 800832a:	701a      	strb	r2, [r3, #0]
 800832c:	e74a      	b.n	80081c4 <_dtoa_r+0x94c>
 800832e:	2a00      	cmp	r2, #0
 8008330:	dd07      	ble.n	8008342 <_dtoa_r+0xaca>
 8008332:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008336:	d0ed      	beq.n	8008314 <_dtoa_r+0xa9c>
 8008338:	9a04      	ldr	r2, [sp, #16]
 800833a:	f109 0301 	add.w	r3, r9, #1
 800833e:	7013      	strb	r3, [r2, #0]
 8008340:	e740      	b.n	80081c4 <_dtoa_r+0x94c>
 8008342:	9b08      	ldr	r3, [sp, #32]
 8008344:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008346:	f803 9c01 	strb.w	r9, [r3, #-1]
 800834a:	4293      	cmp	r3, r2
 800834c:	d042      	beq.n	80083d4 <_dtoa_r+0xb5c>
 800834e:	4651      	mov	r1, sl
 8008350:	2300      	movs	r3, #0
 8008352:	220a      	movs	r2, #10
 8008354:	4628      	mov	r0, r5
 8008356:	f000 f9d1 	bl	80086fc <__multadd>
 800835a:	45b0      	cmp	r8, r6
 800835c:	4682      	mov	sl, r0
 800835e:	f04f 0300 	mov.w	r3, #0
 8008362:	f04f 020a 	mov.w	r2, #10
 8008366:	4641      	mov	r1, r8
 8008368:	4628      	mov	r0, r5
 800836a:	d107      	bne.n	800837c <_dtoa_r+0xb04>
 800836c:	f000 f9c6 	bl	80086fc <__multadd>
 8008370:	4680      	mov	r8, r0
 8008372:	4606      	mov	r6, r0
 8008374:	9b08      	ldr	r3, [sp, #32]
 8008376:	3301      	adds	r3, #1
 8008378:	9308      	str	r3, [sp, #32]
 800837a:	e775      	b.n	8008268 <_dtoa_r+0x9f0>
 800837c:	f000 f9be 	bl	80086fc <__multadd>
 8008380:	4631      	mov	r1, r6
 8008382:	4680      	mov	r8, r0
 8008384:	2300      	movs	r3, #0
 8008386:	220a      	movs	r2, #10
 8008388:	4628      	mov	r0, r5
 800838a:	f000 f9b7 	bl	80086fc <__multadd>
 800838e:	4606      	mov	r6, r0
 8008390:	e7f0      	b.n	8008374 <_dtoa_r+0xafc>
 8008392:	9b08      	ldr	r3, [sp, #32]
 8008394:	9306      	str	r3, [sp, #24]
 8008396:	9f03      	ldr	r7, [sp, #12]
 8008398:	4621      	mov	r1, r4
 800839a:	4650      	mov	r0, sl
 800839c:	f7ff f9e1 	bl	8007762 <quorem>
 80083a0:	9b03      	ldr	r3, [sp, #12]
 80083a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80083a6:	f807 9b01 	strb.w	r9, [r7], #1
 80083aa:	1afa      	subs	r2, r7, r3
 80083ac:	9b06      	ldr	r3, [sp, #24]
 80083ae:	4293      	cmp	r3, r2
 80083b0:	dd07      	ble.n	80083c2 <_dtoa_r+0xb4a>
 80083b2:	4651      	mov	r1, sl
 80083b4:	2300      	movs	r3, #0
 80083b6:	220a      	movs	r2, #10
 80083b8:	4628      	mov	r0, r5
 80083ba:	f000 f99f 	bl	80086fc <__multadd>
 80083be:	4682      	mov	sl, r0
 80083c0:	e7ea      	b.n	8008398 <_dtoa_r+0xb20>
 80083c2:	9b06      	ldr	r3, [sp, #24]
 80083c4:	f04f 0800 	mov.w	r8, #0
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	bfcc      	ite	gt
 80083cc:	461f      	movgt	r7, r3
 80083ce:	2701      	movle	r7, #1
 80083d0:	9b03      	ldr	r3, [sp, #12]
 80083d2:	441f      	add	r7, r3
 80083d4:	4651      	mov	r1, sl
 80083d6:	2201      	movs	r2, #1
 80083d8:	4628      	mov	r0, r5
 80083da:	f000 fb3b 	bl	8008a54 <__lshift>
 80083de:	4621      	mov	r1, r4
 80083e0:	4682      	mov	sl, r0
 80083e2:	f000 fba3 	bl	8008b2c <__mcmp>
 80083e6:	2800      	cmp	r0, #0
 80083e8:	dc97      	bgt.n	800831a <_dtoa_r+0xaa2>
 80083ea:	d102      	bne.n	80083f2 <_dtoa_r+0xb7a>
 80083ec:	f019 0f01 	tst.w	r9, #1
 80083f0:	d193      	bne.n	800831a <_dtoa_r+0xaa2>
 80083f2:	463b      	mov	r3, r7
 80083f4:	461f      	mov	r7, r3
 80083f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083fa:	2a30      	cmp	r2, #48	; 0x30
 80083fc:	d0fa      	beq.n	80083f4 <_dtoa_r+0xb7c>
 80083fe:	e6e1      	b.n	80081c4 <_dtoa_r+0x94c>
 8008400:	9a03      	ldr	r2, [sp, #12]
 8008402:	429a      	cmp	r2, r3
 8008404:	d18a      	bne.n	800831c <_dtoa_r+0xaa4>
 8008406:	2331      	movs	r3, #49	; 0x31
 8008408:	f10b 0b01 	add.w	fp, fp, #1
 800840c:	e797      	b.n	800833e <_dtoa_r+0xac6>
 800840e:	4b0a      	ldr	r3, [pc, #40]	; (8008438 <_dtoa_r+0xbc0>)
 8008410:	f7ff ba9f 	b.w	8007952 <_dtoa_r+0xda>
 8008414:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008416:	2b00      	cmp	r3, #0
 8008418:	f47f aa77 	bne.w	800790a <_dtoa_r+0x92>
 800841c:	4b07      	ldr	r3, [pc, #28]	; (800843c <_dtoa_r+0xbc4>)
 800841e:	f7ff ba98 	b.w	8007952 <_dtoa_r+0xda>
 8008422:	9b06      	ldr	r3, [sp, #24]
 8008424:	2b00      	cmp	r3, #0
 8008426:	dcb6      	bgt.n	8008396 <_dtoa_r+0xb1e>
 8008428:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800842a:	2b02      	cmp	r3, #2
 800842c:	f73f aeb5 	bgt.w	800819a <_dtoa_r+0x922>
 8008430:	e7b1      	b.n	8008396 <_dtoa_r+0xb1e>
 8008432:	bf00      	nop
 8008434:	0800bdab 	.word	0x0800bdab
 8008438:	0800bd0b 	.word	0x0800bd0b
 800843c:	0800bd2f 	.word	0x0800bd2f

08008440 <_free_r>:
 8008440:	b538      	push	{r3, r4, r5, lr}
 8008442:	4605      	mov	r5, r0
 8008444:	2900      	cmp	r1, #0
 8008446:	d040      	beq.n	80084ca <_free_r+0x8a>
 8008448:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800844c:	1f0c      	subs	r4, r1, #4
 800844e:	2b00      	cmp	r3, #0
 8008450:	bfb8      	it	lt
 8008452:	18e4      	addlt	r4, r4, r3
 8008454:	f000 f8e4 	bl	8008620 <__malloc_lock>
 8008458:	4a1c      	ldr	r2, [pc, #112]	; (80084cc <_free_r+0x8c>)
 800845a:	6813      	ldr	r3, [r2, #0]
 800845c:	b933      	cbnz	r3, 800846c <_free_r+0x2c>
 800845e:	6063      	str	r3, [r4, #4]
 8008460:	6014      	str	r4, [r2, #0]
 8008462:	4628      	mov	r0, r5
 8008464:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008468:	f000 b8e0 	b.w	800862c <__malloc_unlock>
 800846c:	42a3      	cmp	r3, r4
 800846e:	d908      	bls.n	8008482 <_free_r+0x42>
 8008470:	6820      	ldr	r0, [r4, #0]
 8008472:	1821      	adds	r1, r4, r0
 8008474:	428b      	cmp	r3, r1
 8008476:	bf01      	itttt	eq
 8008478:	6819      	ldreq	r1, [r3, #0]
 800847a:	685b      	ldreq	r3, [r3, #4]
 800847c:	1809      	addeq	r1, r1, r0
 800847e:	6021      	streq	r1, [r4, #0]
 8008480:	e7ed      	b.n	800845e <_free_r+0x1e>
 8008482:	461a      	mov	r2, r3
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	b10b      	cbz	r3, 800848c <_free_r+0x4c>
 8008488:	42a3      	cmp	r3, r4
 800848a:	d9fa      	bls.n	8008482 <_free_r+0x42>
 800848c:	6811      	ldr	r1, [r2, #0]
 800848e:	1850      	adds	r0, r2, r1
 8008490:	42a0      	cmp	r0, r4
 8008492:	d10b      	bne.n	80084ac <_free_r+0x6c>
 8008494:	6820      	ldr	r0, [r4, #0]
 8008496:	4401      	add	r1, r0
 8008498:	1850      	adds	r0, r2, r1
 800849a:	4283      	cmp	r3, r0
 800849c:	6011      	str	r1, [r2, #0]
 800849e:	d1e0      	bne.n	8008462 <_free_r+0x22>
 80084a0:	6818      	ldr	r0, [r3, #0]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	4408      	add	r0, r1
 80084a6:	6010      	str	r0, [r2, #0]
 80084a8:	6053      	str	r3, [r2, #4]
 80084aa:	e7da      	b.n	8008462 <_free_r+0x22>
 80084ac:	d902      	bls.n	80084b4 <_free_r+0x74>
 80084ae:	230c      	movs	r3, #12
 80084b0:	602b      	str	r3, [r5, #0]
 80084b2:	e7d6      	b.n	8008462 <_free_r+0x22>
 80084b4:	6820      	ldr	r0, [r4, #0]
 80084b6:	1821      	adds	r1, r4, r0
 80084b8:	428b      	cmp	r3, r1
 80084ba:	bf01      	itttt	eq
 80084bc:	6819      	ldreq	r1, [r3, #0]
 80084be:	685b      	ldreq	r3, [r3, #4]
 80084c0:	1809      	addeq	r1, r1, r0
 80084c2:	6021      	streq	r1, [r4, #0]
 80084c4:	6063      	str	r3, [r4, #4]
 80084c6:	6054      	str	r4, [r2, #4]
 80084c8:	e7cb      	b.n	8008462 <_free_r+0x22>
 80084ca:	bd38      	pop	{r3, r4, r5, pc}
 80084cc:	20001120 	.word	0x20001120

080084d0 <malloc>:
 80084d0:	4b02      	ldr	r3, [pc, #8]	; (80084dc <malloc+0xc>)
 80084d2:	4601      	mov	r1, r0
 80084d4:	6818      	ldr	r0, [r3, #0]
 80084d6:	f000 b823 	b.w	8008520 <_malloc_r>
 80084da:	bf00      	nop
 80084dc:	2000007c 	.word	0x2000007c

080084e0 <sbrk_aligned>:
 80084e0:	b570      	push	{r4, r5, r6, lr}
 80084e2:	4e0e      	ldr	r6, [pc, #56]	; (800851c <sbrk_aligned+0x3c>)
 80084e4:	460c      	mov	r4, r1
 80084e6:	6831      	ldr	r1, [r6, #0]
 80084e8:	4605      	mov	r5, r0
 80084ea:	b911      	cbnz	r1, 80084f2 <sbrk_aligned+0x12>
 80084ec:	f000 fe38 	bl	8009160 <_sbrk_r>
 80084f0:	6030      	str	r0, [r6, #0]
 80084f2:	4621      	mov	r1, r4
 80084f4:	4628      	mov	r0, r5
 80084f6:	f000 fe33 	bl	8009160 <_sbrk_r>
 80084fa:	1c43      	adds	r3, r0, #1
 80084fc:	d00a      	beq.n	8008514 <sbrk_aligned+0x34>
 80084fe:	1cc4      	adds	r4, r0, #3
 8008500:	f024 0403 	bic.w	r4, r4, #3
 8008504:	42a0      	cmp	r0, r4
 8008506:	d007      	beq.n	8008518 <sbrk_aligned+0x38>
 8008508:	1a21      	subs	r1, r4, r0
 800850a:	4628      	mov	r0, r5
 800850c:	f000 fe28 	bl	8009160 <_sbrk_r>
 8008510:	3001      	adds	r0, #1
 8008512:	d101      	bne.n	8008518 <sbrk_aligned+0x38>
 8008514:	f04f 34ff 	mov.w	r4, #4294967295
 8008518:	4620      	mov	r0, r4
 800851a:	bd70      	pop	{r4, r5, r6, pc}
 800851c:	20001124 	.word	0x20001124

08008520 <_malloc_r>:
 8008520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008524:	1ccd      	adds	r5, r1, #3
 8008526:	f025 0503 	bic.w	r5, r5, #3
 800852a:	3508      	adds	r5, #8
 800852c:	2d0c      	cmp	r5, #12
 800852e:	bf38      	it	cc
 8008530:	250c      	movcc	r5, #12
 8008532:	2d00      	cmp	r5, #0
 8008534:	4607      	mov	r7, r0
 8008536:	db01      	blt.n	800853c <_malloc_r+0x1c>
 8008538:	42a9      	cmp	r1, r5
 800853a:	d905      	bls.n	8008548 <_malloc_r+0x28>
 800853c:	230c      	movs	r3, #12
 800853e:	2600      	movs	r6, #0
 8008540:	603b      	str	r3, [r7, #0]
 8008542:	4630      	mov	r0, r6
 8008544:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008548:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800861c <_malloc_r+0xfc>
 800854c:	f000 f868 	bl	8008620 <__malloc_lock>
 8008550:	f8d8 3000 	ldr.w	r3, [r8]
 8008554:	461c      	mov	r4, r3
 8008556:	bb5c      	cbnz	r4, 80085b0 <_malloc_r+0x90>
 8008558:	4629      	mov	r1, r5
 800855a:	4638      	mov	r0, r7
 800855c:	f7ff ffc0 	bl	80084e0 <sbrk_aligned>
 8008560:	1c43      	adds	r3, r0, #1
 8008562:	4604      	mov	r4, r0
 8008564:	d155      	bne.n	8008612 <_malloc_r+0xf2>
 8008566:	f8d8 4000 	ldr.w	r4, [r8]
 800856a:	4626      	mov	r6, r4
 800856c:	2e00      	cmp	r6, #0
 800856e:	d145      	bne.n	80085fc <_malloc_r+0xdc>
 8008570:	2c00      	cmp	r4, #0
 8008572:	d048      	beq.n	8008606 <_malloc_r+0xe6>
 8008574:	6823      	ldr	r3, [r4, #0]
 8008576:	4631      	mov	r1, r6
 8008578:	4638      	mov	r0, r7
 800857a:	eb04 0903 	add.w	r9, r4, r3
 800857e:	f000 fdef 	bl	8009160 <_sbrk_r>
 8008582:	4581      	cmp	r9, r0
 8008584:	d13f      	bne.n	8008606 <_malloc_r+0xe6>
 8008586:	6821      	ldr	r1, [r4, #0]
 8008588:	4638      	mov	r0, r7
 800858a:	1a6d      	subs	r5, r5, r1
 800858c:	4629      	mov	r1, r5
 800858e:	f7ff ffa7 	bl	80084e0 <sbrk_aligned>
 8008592:	3001      	adds	r0, #1
 8008594:	d037      	beq.n	8008606 <_malloc_r+0xe6>
 8008596:	6823      	ldr	r3, [r4, #0]
 8008598:	442b      	add	r3, r5
 800859a:	6023      	str	r3, [r4, #0]
 800859c:	f8d8 3000 	ldr.w	r3, [r8]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d038      	beq.n	8008616 <_malloc_r+0xf6>
 80085a4:	685a      	ldr	r2, [r3, #4]
 80085a6:	42a2      	cmp	r2, r4
 80085a8:	d12b      	bne.n	8008602 <_malloc_r+0xe2>
 80085aa:	2200      	movs	r2, #0
 80085ac:	605a      	str	r2, [r3, #4]
 80085ae:	e00f      	b.n	80085d0 <_malloc_r+0xb0>
 80085b0:	6822      	ldr	r2, [r4, #0]
 80085b2:	1b52      	subs	r2, r2, r5
 80085b4:	d41f      	bmi.n	80085f6 <_malloc_r+0xd6>
 80085b6:	2a0b      	cmp	r2, #11
 80085b8:	d917      	bls.n	80085ea <_malloc_r+0xca>
 80085ba:	1961      	adds	r1, r4, r5
 80085bc:	42a3      	cmp	r3, r4
 80085be:	6025      	str	r5, [r4, #0]
 80085c0:	bf18      	it	ne
 80085c2:	6059      	strne	r1, [r3, #4]
 80085c4:	6863      	ldr	r3, [r4, #4]
 80085c6:	bf08      	it	eq
 80085c8:	f8c8 1000 	streq.w	r1, [r8]
 80085cc:	5162      	str	r2, [r4, r5]
 80085ce:	604b      	str	r3, [r1, #4]
 80085d0:	4638      	mov	r0, r7
 80085d2:	f104 060b 	add.w	r6, r4, #11
 80085d6:	f000 f829 	bl	800862c <__malloc_unlock>
 80085da:	f026 0607 	bic.w	r6, r6, #7
 80085de:	1d23      	adds	r3, r4, #4
 80085e0:	1af2      	subs	r2, r6, r3
 80085e2:	d0ae      	beq.n	8008542 <_malloc_r+0x22>
 80085e4:	1b9b      	subs	r3, r3, r6
 80085e6:	50a3      	str	r3, [r4, r2]
 80085e8:	e7ab      	b.n	8008542 <_malloc_r+0x22>
 80085ea:	42a3      	cmp	r3, r4
 80085ec:	6862      	ldr	r2, [r4, #4]
 80085ee:	d1dd      	bne.n	80085ac <_malloc_r+0x8c>
 80085f0:	f8c8 2000 	str.w	r2, [r8]
 80085f4:	e7ec      	b.n	80085d0 <_malloc_r+0xb0>
 80085f6:	4623      	mov	r3, r4
 80085f8:	6864      	ldr	r4, [r4, #4]
 80085fa:	e7ac      	b.n	8008556 <_malloc_r+0x36>
 80085fc:	4634      	mov	r4, r6
 80085fe:	6876      	ldr	r6, [r6, #4]
 8008600:	e7b4      	b.n	800856c <_malloc_r+0x4c>
 8008602:	4613      	mov	r3, r2
 8008604:	e7cc      	b.n	80085a0 <_malloc_r+0x80>
 8008606:	230c      	movs	r3, #12
 8008608:	4638      	mov	r0, r7
 800860a:	603b      	str	r3, [r7, #0]
 800860c:	f000 f80e 	bl	800862c <__malloc_unlock>
 8008610:	e797      	b.n	8008542 <_malloc_r+0x22>
 8008612:	6025      	str	r5, [r4, #0]
 8008614:	e7dc      	b.n	80085d0 <_malloc_r+0xb0>
 8008616:	605b      	str	r3, [r3, #4]
 8008618:	deff      	udf	#255	; 0xff
 800861a:	bf00      	nop
 800861c:	20001120 	.word	0x20001120

08008620 <__malloc_lock>:
 8008620:	4801      	ldr	r0, [pc, #4]	; (8008628 <__malloc_lock+0x8>)
 8008622:	f7ff b88e 	b.w	8007742 <__retarget_lock_acquire_recursive>
 8008626:	bf00      	nop
 8008628:	2000111c 	.word	0x2000111c

0800862c <__malloc_unlock>:
 800862c:	4801      	ldr	r0, [pc, #4]	; (8008634 <__malloc_unlock+0x8>)
 800862e:	f7ff b889 	b.w	8007744 <__retarget_lock_release_recursive>
 8008632:	bf00      	nop
 8008634:	2000111c 	.word	0x2000111c

08008638 <_Balloc>:
 8008638:	b570      	push	{r4, r5, r6, lr}
 800863a:	69c6      	ldr	r6, [r0, #28]
 800863c:	4604      	mov	r4, r0
 800863e:	460d      	mov	r5, r1
 8008640:	b976      	cbnz	r6, 8008660 <_Balloc+0x28>
 8008642:	2010      	movs	r0, #16
 8008644:	f7ff ff44 	bl	80084d0 <malloc>
 8008648:	4602      	mov	r2, r0
 800864a:	61e0      	str	r0, [r4, #28]
 800864c:	b920      	cbnz	r0, 8008658 <_Balloc+0x20>
 800864e:	216b      	movs	r1, #107	; 0x6b
 8008650:	4b17      	ldr	r3, [pc, #92]	; (80086b0 <_Balloc+0x78>)
 8008652:	4818      	ldr	r0, [pc, #96]	; (80086b4 <_Balloc+0x7c>)
 8008654:	f000 fda2 	bl	800919c <__assert_func>
 8008658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800865c:	6006      	str	r6, [r0, #0]
 800865e:	60c6      	str	r6, [r0, #12]
 8008660:	69e6      	ldr	r6, [r4, #28]
 8008662:	68f3      	ldr	r3, [r6, #12]
 8008664:	b183      	cbz	r3, 8008688 <_Balloc+0x50>
 8008666:	69e3      	ldr	r3, [r4, #28]
 8008668:	68db      	ldr	r3, [r3, #12]
 800866a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800866e:	b9b8      	cbnz	r0, 80086a0 <_Balloc+0x68>
 8008670:	2101      	movs	r1, #1
 8008672:	fa01 f605 	lsl.w	r6, r1, r5
 8008676:	1d72      	adds	r2, r6, #5
 8008678:	4620      	mov	r0, r4
 800867a:	0092      	lsls	r2, r2, #2
 800867c:	f000 fdac 	bl	80091d8 <_calloc_r>
 8008680:	b160      	cbz	r0, 800869c <_Balloc+0x64>
 8008682:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008686:	e00e      	b.n	80086a6 <_Balloc+0x6e>
 8008688:	2221      	movs	r2, #33	; 0x21
 800868a:	2104      	movs	r1, #4
 800868c:	4620      	mov	r0, r4
 800868e:	f000 fda3 	bl	80091d8 <_calloc_r>
 8008692:	69e3      	ldr	r3, [r4, #28]
 8008694:	60f0      	str	r0, [r6, #12]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d1e4      	bne.n	8008666 <_Balloc+0x2e>
 800869c:	2000      	movs	r0, #0
 800869e:	bd70      	pop	{r4, r5, r6, pc}
 80086a0:	6802      	ldr	r2, [r0, #0]
 80086a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80086a6:	2300      	movs	r3, #0
 80086a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80086ac:	e7f7      	b.n	800869e <_Balloc+0x66>
 80086ae:	bf00      	nop
 80086b0:	0800bd3c 	.word	0x0800bd3c
 80086b4:	0800bdbc 	.word	0x0800bdbc

080086b8 <_Bfree>:
 80086b8:	b570      	push	{r4, r5, r6, lr}
 80086ba:	69c6      	ldr	r6, [r0, #28]
 80086bc:	4605      	mov	r5, r0
 80086be:	460c      	mov	r4, r1
 80086c0:	b976      	cbnz	r6, 80086e0 <_Bfree+0x28>
 80086c2:	2010      	movs	r0, #16
 80086c4:	f7ff ff04 	bl	80084d0 <malloc>
 80086c8:	4602      	mov	r2, r0
 80086ca:	61e8      	str	r0, [r5, #28]
 80086cc:	b920      	cbnz	r0, 80086d8 <_Bfree+0x20>
 80086ce:	218f      	movs	r1, #143	; 0x8f
 80086d0:	4b08      	ldr	r3, [pc, #32]	; (80086f4 <_Bfree+0x3c>)
 80086d2:	4809      	ldr	r0, [pc, #36]	; (80086f8 <_Bfree+0x40>)
 80086d4:	f000 fd62 	bl	800919c <__assert_func>
 80086d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086dc:	6006      	str	r6, [r0, #0]
 80086de:	60c6      	str	r6, [r0, #12]
 80086e0:	b13c      	cbz	r4, 80086f2 <_Bfree+0x3a>
 80086e2:	69eb      	ldr	r3, [r5, #28]
 80086e4:	6862      	ldr	r2, [r4, #4]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086ec:	6021      	str	r1, [r4, #0]
 80086ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086f2:	bd70      	pop	{r4, r5, r6, pc}
 80086f4:	0800bd3c 	.word	0x0800bd3c
 80086f8:	0800bdbc 	.word	0x0800bdbc

080086fc <__multadd>:
 80086fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008700:	4607      	mov	r7, r0
 8008702:	460c      	mov	r4, r1
 8008704:	461e      	mov	r6, r3
 8008706:	2000      	movs	r0, #0
 8008708:	690d      	ldr	r5, [r1, #16]
 800870a:	f101 0c14 	add.w	ip, r1, #20
 800870e:	f8dc 3000 	ldr.w	r3, [ip]
 8008712:	3001      	adds	r0, #1
 8008714:	b299      	uxth	r1, r3
 8008716:	fb02 6101 	mla	r1, r2, r1, r6
 800871a:	0c1e      	lsrs	r6, r3, #16
 800871c:	0c0b      	lsrs	r3, r1, #16
 800871e:	fb02 3306 	mla	r3, r2, r6, r3
 8008722:	b289      	uxth	r1, r1
 8008724:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008728:	4285      	cmp	r5, r0
 800872a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800872e:	f84c 1b04 	str.w	r1, [ip], #4
 8008732:	dcec      	bgt.n	800870e <__multadd+0x12>
 8008734:	b30e      	cbz	r6, 800877a <__multadd+0x7e>
 8008736:	68a3      	ldr	r3, [r4, #8]
 8008738:	42ab      	cmp	r3, r5
 800873a:	dc19      	bgt.n	8008770 <__multadd+0x74>
 800873c:	6861      	ldr	r1, [r4, #4]
 800873e:	4638      	mov	r0, r7
 8008740:	3101      	adds	r1, #1
 8008742:	f7ff ff79 	bl	8008638 <_Balloc>
 8008746:	4680      	mov	r8, r0
 8008748:	b928      	cbnz	r0, 8008756 <__multadd+0x5a>
 800874a:	4602      	mov	r2, r0
 800874c:	21ba      	movs	r1, #186	; 0xba
 800874e:	4b0c      	ldr	r3, [pc, #48]	; (8008780 <__multadd+0x84>)
 8008750:	480c      	ldr	r0, [pc, #48]	; (8008784 <__multadd+0x88>)
 8008752:	f000 fd23 	bl	800919c <__assert_func>
 8008756:	6922      	ldr	r2, [r4, #16]
 8008758:	f104 010c 	add.w	r1, r4, #12
 800875c:	3202      	adds	r2, #2
 800875e:	0092      	lsls	r2, r2, #2
 8008760:	300c      	adds	r0, #12
 8008762:	f000 fd0d 	bl	8009180 <memcpy>
 8008766:	4621      	mov	r1, r4
 8008768:	4638      	mov	r0, r7
 800876a:	f7ff ffa5 	bl	80086b8 <_Bfree>
 800876e:	4644      	mov	r4, r8
 8008770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008774:	3501      	adds	r5, #1
 8008776:	615e      	str	r6, [r3, #20]
 8008778:	6125      	str	r5, [r4, #16]
 800877a:	4620      	mov	r0, r4
 800877c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008780:	0800bdab 	.word	0x0800bdab
 8008784:	0800bdbc 	.word	0x0800bdbc

08008788 <__hi0bits>:
 8008788:	0c02      	lsrs	r2, r0, #16
 800878a:	0412      	lsls	r2, r2, #16
 800878c:	4603      	mov	r3, r0
 800878e:	b9ca      	cbnz	r2, 80087c4 <__hi0bits+0x3c>
 8008790:	0403      	lsls	r3, r0, #16
 8008792:	2010      	movs	r0, #16
 8008794:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008798:	bf04      	itt	eq
 800879a:	021b      	lsleq	r3, r3, #8
 800879c:	3008      	addeq	r0, #8
 800879e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80087a2:	bf04      	itt	eq
 80087a4:	011b      	lsleq	r3, r3, #4
 80087a6:	3004      	addeq	r0, #4
 80087a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80087ac:	bf04      	itt	eq
 80087ae:	009b      	lsleq	r3, r3, #2
 80087b0:	3002      	addeq	r0, #2
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	db05      	blt.n	80087c2 <__hi0bits+0x3a>
 80087b6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80087ba:	f100 0001 	add.w	r0, r0, #1
 80087be:	bf08      	it	eq
 80087c0:	2020      	moveq	r0, #32
 80087c2:	4770      	bx	lr
 80087c4:	2000      	movs	r0, #0
 80087c6:	e7e5      	b.n	8008794 <__hi0bits+0xc>

080087c8 <__lo0bits>:
 80087c8:	6803      	ldr	r3, [r0, #0]
 80087ca:	4602      	mov	r2, r0
 80087cc:	f013 0007 	ands.w	r0, r3, #7
 80087d0:	d00b      	beq.n	80087ea <__lo0bits+0x22>
 80087d2:	07d9      	lsls	r1, r3, #31
 80087d4:	d421      	bmi.n	800881a <__lo0bits+0x52>
 80087d6:	0798      	lsls	r0, r3, #30
 80087d8:	bf49      	itett	mi
 80087da:	085b      	lsrmi	r3, r3, #1
 80087dc:	089b      	lsrpl	r3, r3, #2
 80087de:	2001      	movmi	r0, #1
 80087e0:	6013      	strmi	r3, [r2, #0]
 80087e2:	bf5c      	itt	pl
 80087e4:	2002      	movpl	r0, #2
 80087e6:	6013      	strpl	r3, [r2, #0]
 80087e8:	4770      	bx	lr
 80087ea:	b299      	uxth	r1, r3
 80087ec:	b909      	cbnz	r1, 80087f2 <__lo0bits+0x2a>
 80087ee:	2010      	movs	r0, #16
 80087f0:	0c1b      	lsrs	r3, r3, #16
 80087f2:	b2d9      	uxtb	r1, r3
 80087f4:	b909      	cbnz	r1, 80087fa <__lo0bits+0x32>
 80087f6:	3008      	adds	r0, #8
 80087f8:	0a1b      	lsrs	r3, r3, #8
 80087fa:	0719      	lsls	r1, r3, #28
 80087fc:	bf04      	itt	eq
 80087fe:	091b      	lsreq	r3, r3, #4
 8008800:	3004      	addeq	r0, #4
 8008802:	0799      	lsls	r1, r3, #30
 8008804:	bf04      	itt	eq
 8008806:	089b      	lsreq	r3, r3, #2
 8008808:	3002      	addeq	r0, #2
 800880a:	07d9      	lsls	r1, r3, #31
 800880c:	d403      	bmi.n	8008816 <__lo0bits+0x4e>
 800880e:	085b      	lsrs	r3, r3, #1
 8008810:	f100 0001 	add.w	r0, r0, #1
 8008814:	d003      	beq.n	800881e <__lo0bits+0x56>
 8008816:	6013      	str	r3, [r2, #0]
 8008818:	4770      	bx	lr
 800881a:	2000      	movs	r0, #0
 800881c:	4770      	bx	lr
 800881e:	2020      	movs	r0, #32
 8008820:	4770      	bx	lr
	...

08008824 <__i2b>:
 8008824:	b510      	push	{r4, lr}
 8008826:	460c      	mov	r4, r1
 8008828:	2101      	movs	r1, #1
 800882a:	f7ff ff05 	bl	8008638 <_Balloc>
 800882e:	4602      	mov	r2, r0
 8008830:	b928      	cbnz	r0, 800883e <__i2b+0x1a>
 8008832:	f240 1145 	movw	r1, #325	; 0x145
 8008836:	4b04      	ldr	r3, [pc, #16]	; (8008848 <__i2b+0x24>)
 8008838:	4804      	ldr	r0, [pc, #16]	; (800884c <__i2b+0x28>)
 800883a:	f000 fcaf 	bl	800919c <__assert_func>
 800883e:	2301      	movs	r3, #1
 8008840:	6144      	str	r4, [r0, #20]
 8008842:	6103      	str	r3, [r0, #16]
 8008844:	bd10      	pop	{r4, pc}
 8008846:	bf00      	nop
 8008848:	0800bdab 	.word	0x0800bdab
 800884c:	0800bdbc 	.word	0x0800bdbc

08008850 <__multiply>:
 8008850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008854:	4691      	mov	r9, r2
 8008856:	690a      	ldr	r2, [r1, #16]
 8008858:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800885c:	460c      	mov	r4, r1
 800885e:	429a      	cmp	r2, r3
 8008860:	bfbe      	ittt	lt
 8008862:	460b      	movlt	r3, r1
 8008864:	464c      	movlt	r4, r9
 8008866:	4699      	movlt	r9, r3
 8008868:	6927      	ldr	r7, [r4, #16]
 800886a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800886e:	68a3      	ldr	r3, [r4, #8]
 8008870:	6861      	ldr	r1, [r4, #4]
 8008872:	eb07 060a 	add.w	r6, r7, sl
 8008876:	42b3      	cmp	r3, r6
 8008878:	b085      	sub	sp, #20
 800887a:	bfb8      	it	lt
 800887c:	3101      	addlt	r1, #1
 800887e:	f7ff fedb 	bl	8008638 <_Balloc>
 8008882:	b930      	cbnz	r0, 8008892 <__multiply+0x42>
 8008884:	4602      	mov	r2, r0
 8008886:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800888a:	4b43      	ldr	r3, [pc, #268]	; (8008998 <__multiply+0x148>)
 800888c:	4843      	ldr	r0, [pc, #268]	; (800899c <__multiply+0x14c>)
 800888e:	f000 fc85 	bl	800919c <__assert_func>
 8008892:	f100 0514 	add.w	r5, r0, #20
 8008896:	462b      	mov	r3, r5
 8008898:	2200      	movs	r2, #0
 800889a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800889e:	4543      	cmp	r3, r8
 80088a0:	d321      	bcc.n	80088e6 <__multiply+0x96>
 80088a2:	f104 0314 	add.w	r3, r4, #20
 80088a6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80088aa:	f109 0314 	add.w	r3, r9, #20
 80088ae:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80088b2:	9202      	str	r2, [sp, #8]
 80088b4:	1b3a      	subs	r2, r7, r4
 80088b6:	3a15      	subs	r2, #21
 80088b8:	f022 0203 	bic.w	r2, r2, #3
 80088bc:	3204      	adds	r2, #4
 80088be:	f104 0115 	add.w	r1, r4, #21
 80088c2:	428f      	cmp	r7, r1
 80088c4:	bf38      	it	cc
 80088c6:	2204      	movcc	r2, #4
 80088c8:	9201      	str	r2, [sp, #4]
 80088ca:	9a02      	ldr	r2, [sp, #8]
 80088cc:	9303      	str	r3, [sp, #12]
 80088ce:	429a      	cmp	r2, r3
 80088d0:	d80c      	bhi.n	80088ec <__multiply+0x9c>
 80088d2:	2e00      	cmp	r6, #0
 80088d4:	dd03      	ble.n	80088de <__multiply+0x8e>
 80088d6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d05a      	beq.n	8008994 <__multiply+0x144>
 80088de:	6106      	str	r6, [r0, #16]
 80088e0:	b005      	add	sp, #20
 80088e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e6:	f843 2b04 	str.w	r2, [r3], #4
 80088ea:	e7d8      	b.n	800889e <__multiply+0x4e>
 80088ec:	f8b3 a000 	ldrh.w	sl, [r3]
 80088f0:	f1ba 0f00 	cmp.w	sl, #0
 80088f4:	d023      	beq.n	800893e <__multiply+0xee>
 80088f6:	46a9      	mov	r9, r5
 80088f8:	f04f 0c00 	mov.w	ip, #0
 80088fc:	f104 0e14 	add.w	lr, r4, #20
 8008900:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008904:	f8d9 1000 	ldr.w	r1, [r9]
 8008908:	fa1f fb82 	uxth.w	fp, r2
 800890c:	b289      	uxth	r1, r1
 800890e:	fb0a 110b 	mla	r1, sl, fp, r1
 8008912:	4461      	add	r1, ip
 8008914:	f8d9 c000 	ldr.w	ip, [r9]
 8008918:	0c12      	lsrs	r2, r2, #16
 800891a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800891e:	fb0a c202 	mla	r2, sl, r2, ip
 8008922:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008926:	b289      	uxth	r1, r1
 8008928:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800892c:	4577      	cmp	r7, lr
 800892e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008932:	f849 1b04 	str.w	r1, [r9], #4
 8008936:	d8e3      	bhi.n	8008900 <__multiply+0xb0>
 8008938:	9a01      	ldr	r2, [sp, #4]
 800893a:	f845 c002 	str.w	ip, [r5, r2]
 800893e:	9a03      	ldr	r2, [sp, #12]
 8008940:	3304      	adds	r3, #4
 8008942:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008946:	f1b9 0f00 	cmp.w	r9, #0
 800894a:	d021      	beq.n	8008990 <__multiply+0x140>
 800894c:	46ae      	mov	lr, r5
 800894e:	f04f 0a00 	mov.w	sl, #0
 8008952:	6829      	ldr	r1, [r5, #0]
 8008954:	f104 0c14 	add.w	ip, r4, #20
 8008958:	f8bc b000 	ldrh.w	fp, [ip]
 800895c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008960:	b289      	uxth	r1, r1
 8008962:	fb09 220b 	mla	r2, r9, fp, r2
 8008966:	4452      	add	r2, sl
 8008968:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800896c:	f84e 1b04 	str.w	r1, [lr], #4
 8008970:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008974:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008978:	f8be 1000 	ldrh.w	r1, [lr]
 800897c:	4567      	cmp	r7, ip
 800897e:	fb09 110a 	mla	r1, r9, sl, r1
 8008982:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008986:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800898a:	d8e5      	bhi.n	8008958 <__multiply+0x108>
 800898c:	9a01      	ldr	r2, [sp, #4]
 800898e:	50a9      	str	r1, [r5, r2]
 8008990:	3504      	adds	r5, #4
 8008992:	e79a      	b.n	80088ca <__multiply+0x7a>
 8008994:	3e01      	subs	r6, #1
 8008996:	e79c      	b.n	80088d2 <__multiply+0x82>
 8008998:	0800bdab 	.word	0x0800bdab
 800899c:	0800bdbc 	.word	0x0800bdbc

080089a0 <__pow5mult>:
 80089a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089a4:	4615      	mov	r5, r2
 80089a6:	f012 0203 	ands.w	r2, r2, #3
 80089aa:	4606      	mov	r6, r0
 80089ac:	460f      	mov	r7, r1
 80089ae:	d007      	beq.n	80089c0 <__pow5mult+0x20>
 80089b0:	4c25      	ldr	r4, [pc, #148]	; (8008a48 <__pow5mult+0xa8>)
 80089b2:	3a01      	subs	r2, #1
 80089b4:	2300      	movs	r3, #0
 80089b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80089ba:	f7ff fe9f 	bl	80086fc <__multadd>
 80089be:	4607      	mov	r7, r0
 80089c0:	10ad      	asrs	r5, r5, #2
 80089c2:	d03d      	beq.n	8008a40 <__pow5mult+0xa0>
 80089c4:	69f4      	ldr	r4, [r6, #28]
 80089c6:	b97c      	cbnz	r4, 80089e8 <__pow5mult+0x48>
 80089c8:	2010      	movs	r0, #16
 80089ca:	f7ff fd81 	bl	80084d0 <malloc>
 80089ce:	4602      	mov	r2, r0
 80089d0:	61f0      	str	r0, [r6, #28]
 80089d2:	b928      	cbnz	r0, 80089e0 <__pow5mult+0x40>
 80089d4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80089d8:	4b1c      	ldr	r3, [pc, #112]	; (8008a4c <__pow5mult+0xac>)
 80089da:	481d      	ldr	r0, [pc, #116]	; (8008a50 <__pow5mult+0xb0>)
 80089dc:	f000 fbde 	bl	800919c <__assert_func>
 80089e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80089e4:	6004      	str	r4, [r0, #0]
 80089e6:	60c4      	str	r4, [r0, #12]
 80089e8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80089ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80089f0:	b94c      	cbnz	r4, 8008a06 <__pow5mult+0x66>
 80089f2:	f240 2171 	movw	r1, #625	; 0x271
 80089f6:	4630      	mov	r0, r6
 80089f8:	f7ff ff14 	bl	8008824 <__i2b>
 80089fc:	2300      	movs	r3, #0
 80089fe:	4604      	mov	r4, r0
 8008a00:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a04:	6003      	str	r3, [r0, #0]
 8008a06:	f04f 0900 	mov.w	r9, #0
 8008a0a:	07eb      	lsls	r3, r5, #31
 8008a0c:	d50a      	bpl.n	8008a24 <__pow5mult+0x84>
 8008a0e:	4639      	mov	r1, r7
 8008a10:	4622      	mov	r2, r4
 8008a12:	4630      	mov	r0, r6
 8008a14:	f7ff ff1c 	bl	8008850 <__multiply>
 8008a18:	4680      	mov	r8, r0
 8008a1a:	4639      	mov	r1, r7
 8008a1c:	4630      	mov	r0, r6
 8008a1e:	f7ff fe4b 	bl	80086b8 <_Bfree>
 8008a22:	4647      	mov	r7, r8
 8008a24:	106d      	asrs	r5, r5, #1
 8008a26:	d00b      	beq.n	8008a40 <__pow5mult+0xa0>
 8008a28:	6820      	ldr	r0, [r4, #0]
 8008a2a:	b938      	cbnz	r0, 8008a3c <__pow5mult+0x9c>
 8008a2c:	4622      	mov	r2, r4
 8008a2e:	4621      	mov	r1, r4
 8008a30:	4630      	mov	r0, r6
 8008a32:	f7ff ff0d 	bl	8008850 <__multiply>
 8008a36:	6020      	str	r0, [r4, #0]
 8008a38:	f8c0 9000 	str.w	r9, [r0]
 8008a3c:	4604      	mov	r4, r0
 8008a3e:	e7e4      	b.n	8008a0a <__pow5mult+0x6a>
 8008a40:	4638      	mov	r0, r7
 8008a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a46:	bf00      	nop
 8008a48:	0800bf08 	.word	0x0800bf08
 8008a4c:	0800bd3c 	.word	0x0800bd3c
 8008a50:	0800bdbc 	.word	0x0800bdbc

08008a54 <__lshift>:
 8008a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a58:	460c      	mov	r4, r1
 8008a5a:	4607      	mov	r7, r0
 8008a5c:	4691      	mov	r9, r2
 8008a5e:	6923      	ldr	r3, [r4, #16]
 8008a60:	6849      	ldr	r1, [r1, #4]
 8008a62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a66:	68a3      	ldr	r3, [r4, #8]
 8008a68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008a6c:	f108 0601 	add.w	r6, r8, #1
 8008a70:	42b3      	cmp	r3, r6
 8008a72:	db0b      	blt.n	8008a8c <__lshift+0x38>
 8008a74:	4638      	mov	r0, r7
 8008a76:	f7ff fddf 	bl	8008638 <_Balloc>
 8008a7a:	4605      	mov	r5, r0
 8008a7c:	b948      	cbnz	r0, 8008a92 <__lshift+0x3e>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008a84:	4b27      	ldr	r3, [pc, #156]	; (8008b24 <__lshift+0xd0>)
 8008a86:	4828      	ldr	r0, [pc, #160]	; (8008b28 <__lshift+0xd4>)
 8008a88:	f000 fb88 	bl	800919c <__assert_func>
 8008a8c:	3101      	adds	r1, #1
 8008a8e:	005b      	lsls	r3, r3, #1
 8008a90:	e7ee      	b.n	8008a70 <__lshift+0x1c>
 8008a92:	2300      	movs	r3, #0
 8008a94:	f100 0114 	add.w	r1, r0, #20
 8008a98:	f100 0210 	add.w	r2, r0, #16
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	4553      	cmp	r3, sl
 8008aa0:	db33      	blt.n	8008b0a <__lshift+0xb6>
 8008aa2:	6920      	ldr	r0, [r4, #16]
 8008aa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008aa8:	f104 0314 	add.w	r3, r4, #20
 8008aac:	f019 091f 	ands.w	r9, r9, #31
 8008ab0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008ab4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008ab8:	d02b      	beq.n	8008b12 <__lshift+0xbe>
 8008aba:	468a      	mov	sl, r1
 8008abc:	2200      	movs	r2, #0
 8008abe:	f1c9 0e20 	rsb	lr, r9, #32
 8008ac2:	6818      	ldr	r0, [r3, #0]
 8008ac4:	fa00 f009 	lsl.w	r0, r0, r9
 8008ac8:	4310      	orrs	r0, r2
 8008aca:	f84a 0b04 	str.w	r0, [sl], #4
 8008ace:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ad2:	459c      	cmp	ip, r3
 8008ad4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008ad8:	d8f3      	bhi.n	8008ac2 <__lshift+0x6e>
 8008ada:	ebac 0304 	sub.w	r3, ip, r4
 8008ade:	3b15      	subs	r3, #21
 8008ae0:	f023 0303 	bic.w	r3, r3, #3
 8008ae4:	3304      	adds	r3, #4
 8008ae6:	f104 0015 	add.w	r0, r4, #21
 8008aea:	4584      	cmp	ip, r0
 8008aec:	bf38      	it	cc
 8008aee:	2304      	movcc	r3, #4
 8008af0:	50ca      	str	r2, [r1, r3]
 8008af2:	b10a      	cbz	r2, 8008af8 <__lshift+0xa4>
 8008af4:	f108 0602 	add.w	r6, r8, #2
 8008af8:	3e01      	subs	r6, #1
 8008afa:	4638      	mov	r0, r7
 8008afc:	4621      	mov	r1, r4
 8008afe:	612e      	str	r6, [r5, #16]
 8008b00:	f7ff fdda 	bl	80086b8 <_Bfree>
 8008b04:	4628      	mov	r0, r5
 8008b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b0e:	3301      	adds	r3, #1
 8008b10:	e7c5      	b.n	8008a9e <__lshift+0x4a>
 8008b12:	3904      	subs	r1, #4
 8008b14:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b18:	459c      	cmp	ip, r3
 8008b1a:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b1e:	d8f9      	bhi.n	8008b14 <__lshift+0xc0>
 8008b20:	e7ea      	b.n	8008af8 <__lshift+0xa4>
 8008b22:	bf00      	nop
 8008b24:	0800bdab 	.word	0x0800bdab
 8008b28:	0800bdbc 	.word	0x0800bdbc

08008b2c <__mcmp>:
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	690a      	ldr	r2, [r1, #16]
 8008b30:	6900      	ldr	r0, [r0, #16]
 8008b32:	b530      	push	{r4, r5, lr}
 8008b34:	1a80      	subs	r0, r0, r2
 8008b36:	d10d      	bne.n	8008b54 <__mcmp+0x28>
 8008b38:	3314      	adds	r3, #20
 8008b3a:	3114      	adds	r1, #20
 8008b3c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008b40:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008b44:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008b48:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008b4c:	4295      	cmp	r5, r2
 8008b4e:	d002      	beq.n	8008b56 <__mcmp+0x2a>
 8008b50:	d304      	bcc.n	8008b5c <__mcmp+0x30>
 8008b52:	2001      	movs	r0, #1
 8008b54:	bd30      	pop	{r4, r5, pc}
 8008b56:	42a3      	cmp	r3, r4
 8008b58:	d3f4      	bcc.n	8008b44 <__mcmp+0x18>
 8008b5a:	e7fb      	b.n	8008b54 <__mcmp+0x28>
 8008b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b60:	e7f8      	b.n	8008b54 <__mcmp+0x28>
	...

08008b64 <__mdiff>:
 8008b64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b68:	460d      	mov	r5, r1
 8008b6a:	4607      	mov	r7, r0
 8008b6c:	4611      	mov	r1, r2
 8008b6e:	4628      	mov	r0, r5
 8008b70:	4614      	mov	r4, r2
 8008b72:	f7ff ffdb 	bl	8008b2c <__mcmp>
 8008b76:	1e06      	subs	r6, r0, #0
 8008b78:	d111      	bne.n	8008b9e <__mdiff+0x3a>
 8008b7a:	4631      	mov	r1, r6
 8008b7c:	4638      	mov	r0, r7
 8008b7e:	f7ff fd5b 	bl	8008638 <_Balloc>
 8008b82:	4602      	mov	r2, r0
 8008b84:	b928      	cbnz	r0, 8008b92 <__mdiff+0x2e>
 8008b86:	f240 2137 	movw	r1, #567	; 0x237
 8008b8a:	4b3a      	ldr	r3, [pc, #232]	; (8008c74 <__mdiff+0x110>)
 8008b8c:	483a      	ldr	r0, [pc, #232]	; (8008c78 <__mdiff+0x114>)
 8008b8e:	f000 fb05 	bl	800919c <__assert_func>
 8008b92:	2301      	movs	r3, #1
 8008b94:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008b98:	4610      	mov	r0, r2
 8008b9a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b9e:	bfa4      	itt	ge
 8008ba0:	4623      	movge	r3, r4
 8008ba2:	462c      	movge	r4, r5
 8008ba4:	4638      	mov	r0, r7
 8008ba6:	6861      	ldr	r1, [r4, #4]
 8008ba8:	bfa6      	itte	ge
 8008baa:	461d      	movge	r5, r3
 8008bac:	2600      	movge	r6, #0
 8008bae:	2601      	movlt	r6, #1
 8008bb0:	f7ff fd42 	bl	8008638 <_Balloc>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	b918      	cbnz	r0, 8008bc0 <__mdiff+0x5c>
 8008bb8:	f240 2145 	movw	r1, #581	; 0x245
 8008bbc:	4b2d      	ldr	r3, [pc, #180]	; (8008c74 <__mdiff+0x110>)
 8008bbe:	e7e5      	b.n	8008b8c <__mdiff+0x28>
 8008bc0:	f102 0814 	add.w	r8, r2, #20
 8008bc4:	46c2      	mov	sl, r8
 8008bc6:	f04f 0c00 	mov.w	ip, #0
 8008bca:	6927      	ldr	r7, [r4, #16]
 8008bcc:	60c6      	str	r6, [r0, #12]
 8008bce:	692e      	ldr	r6, [r5, #16]
 8008bd0:	f104 0014 	add.w	r0, r4, #20
 8008bd4:	f105 0914 	add.w	r9, r5, #20
 8008bd8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008bdc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008be0:	3410      	adds	r4, #16
 8008be2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008be6:	f859 3b04 	ldr.w	r3, [r9], #4
 8008bea:	fa1f f18b 	uxth.w	r1, fp
 8008bee:	4461      	add	r1, ip
 8008bf0:	fa1f fc83 	uxth.w	ip, r3
 8008bf4:	0c1b      	lsrs	r3, r3, #16
 8008bf6:	eba1 010c 	sub.w	r1, r1, ip
 8008bfa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008bfe:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008c02:	b289      	uxth	r1, r1
 8008c04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008c08:	454e      	cmp	r6, r9
 8008c0a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008c0e:	f84a 1b04 	str.w	r1, [sl], #4
 8008c12:	d8e6      	bhi.n	8008be2 <__mdiff+0x7e>
 8008c14:	1b73      	subs	r3, r6, r5
 8008c16:	3b15      	subs	r3, #21
 8008c18:	f023 0303 	bic.w	r3, r3, #3
 8008c1c:	3515      	adds	r5, #21
 8008c1e:	3304      	adds	r3, #4
 8008c20:	42ae      	cmp	r6, r5
 8008c22:	bf38      	it	cc
 8008c24:	2304      	movcc	r3, #4
 8008c26:	4418      	add	r0, r3
 8008c28:	4443      	add	r3, r8
 8008c2a:	461e      	mov	r6, r3
 8008c2c:	4605      	mov	r5, r0
 8008c2e:	4575      	cmp	r5, lr
 8008c30:	d30e      	bcc.n	8008c50 <__mdiff+0xec>
 8008c32:	f10e 0103 	add.w	r1, lr, #3
 8008c36:	1a09      	subs	r1, r1, r0
 8008c38:	f021 0103 	bic.w	r1, r1, #3
 8008c3c:	3803      	subs	r0, #3
 8008c3e:	4586      	cmp	lr, r0
 8008c40:	bf38      	it	cc
 8008c42:	2100      	movcc	r1, #0
 8008c44:	440b      	add	r3, r1
 8008c46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c4a:	b189      	cbz	r1, 8008c70 <__mdiff+0x10c>
 8008c4c:	6117      	str	r7, [r2, #16]
 8008c4e:	e7a3      	b.n	8008b98 <__mdiff+0x34>
 8008c50:	f855 8b04 	ldr.w	r8, [r5], #4
 8008c54:	fa1f f188 	uxth.w	r1, r8
 8008c58:	4461      	add	r1, ip
 8008c5a:	140c      	asrs	r4, r1, #16
 8008c5c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008c60:	b289      	uxth	r1, r1
 8008c62:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008c66:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008c6a:	f846 1b04 	str.w	r1, [r6], #4
 8008c6e:	e7de      	b.n	8008c2e <__mdiff+0xca>
 8008c70:	3f01      	subs	r7, #1
 8008c72:	e7e8      	b.n	8008c46 <__mdiff+0xe2>
 8008c74:	0800bdab 	.word	0x0800bdab
 8008c78:	0800bdbc 	.word	0x0800bdbc

08008c7c <__d2b>:
 8008c7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c7e:	2101      	movs	r1, #1
 8008c80:	4617      	mov	r7, r2
 8008c82:	461c      	mov	r4, r3
 8008c84:	9e08      	ldr	r6, [sp, #32]
 8008c86:	f7ff fcd7 	bl	8008638 <_Balloc>
 8008c8a:	4605      	mov	r5, r0
 8008c8c:	b930      	cbnz	r0, 8008c9c <__d2b+0x20>
 8008c8e:	4602      	mov	r2, r0
 8008c90:	f240 310f 	movw	r1, #783	; 0x30f
 8008c94:	4b22      	ldr	r3, [pc, #136]	; (8008d20 <__d2b+0xa4>)
 8008c96:	4823      	ldr	r0, [pc, #140]	; (8008d24 <__d2b+0xa8>)
 8008c98:	f000 fa80 	bl	800919c <__assert_func>
 8008c9c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008ca0:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008ca4:	bb24      	cbnz	r4, 8008cf0 <__d2b+0x74>
 8008ca6:	2f00      	cmp	r7, #0
 8008ca8:	9301      	str	r3, [sp, #4]
 8008caa:	d026      	beq.n	8008cfa <__d2b+0x7e>
 8008cac:	4668      	mov	r0, sp
 8008cae:	9700      	str	r7, [sp, #0]
 8008cb0:	f7ff fd8a 	bl	80087c8 <__lo0bits>
 8008cb4:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008cb8:	b1e8      	cbz	r0, 8008cf6 <__d2b+0x7a>
 8008cba:	f1c0 0320 	rsb	r3, r0, #32
 8008cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8008cc2:	430b      	orrs	r3, r1
 8008cc4:	40c2      	lsrs	r2, r0
 8008cc6:	616b      	str	r3, [r5, #20]
 8008cc8:	9201      	str	r2, [sp, #4]
 8008cca:	9b01      	ldr	r3, [sp, #4]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	bf14      	ite	ne
 8008cd0:	2102      	movne	r1, #2
 8008cd2:	2101      	moveq	r1, #1
 8008cd4:	61ab      	str	r3, [r5, #24]
 8008cd6:	6129      	str	r1, [r5, #16]
 8008cd8:	b1bc      	cbz	r4, 8008d0a <__d2b+0x8e>
 8008cda:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008cde:	4404      	add	r4, r0
 8008ce0:	6034      	str	r4, [r6, #0]
 8008ce2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008ce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ce8:	6018      	str	r0, [r3, #0]
 8008cea:	4628      	mov	r0, r5
 8008cec:	b003      	add	sp, #12
 8008cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cf0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008cf4:	e7d7      	b.n	8008ca6 <__d2b+0x2a>
 8008cf6:	6169      	str	r1, [r5, #20]
 8008cf8:	e7e7      	b.n	8008cca <__d2b+0x4e>
 8008cfa:	a801      	add	r0, sp, #4
 8008cfc:	f7ff fd64 	bl	80087c8 <__lo0bits>
 8008d00:	9b01      	ldr	r3, [sp, #4]
 8008d02:	2101      	movs	r1, #1
 8008d04:	616b      	str	r3, [r5, #20]
 8008d06:	3020      	adds	r0, #32
 8008d08:	e7e5      	b.n	8008cd6 <__d2b+0x5a>
 8008d0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008d0e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8008d12:	6030      	str	r0, [r6, #0]
 8008d14:	6918      	ldr	r0, [r3, #16]
 8008d16:	f7ff fd37 	bl	8008788 <__hi0bits>
 8008d1a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008d1e:	e7e2      	b.n	8008ce6 <__d2b+0x6a>
 8008d20:	0800bdab 	.word	0x0800bdab
 8008d24:	0800bdbc 	.word	0x0800bdbc

08008d28 <__ssputs_r>:
 8008d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d2c:	461f      	mov	r7, r3
 8008d2e:	688e      	ldr	r6, [r1, #8]
 8008d30:	4682      	mov	sl, r0
 8008d32:	42be      	cmp	r6, r7
 8008d34:	460c      	mov	r4, r1
 8008d36:	4690      	mov	r8, r2
 8008d38:	680b      	ldr	r3, [r1, #0]
 8008d3a:	d82c      	bhi.n	8008d96 <__ssputs_r+0x6e>
 8008d3c:	898a      	ldrh	r2, [r1, #12]
 8008d3e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008d42:	d026      	beq.n	8008d92 <__ssputs_r+0x6a>
 8008d44:	6965      	ldr	r5, [r4, #20]
 8008d46:	6909      	ldr	r1, [r1, #16]
 8008d48:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d4c:	eba3 0901 	sub.w	r9, r3, r1
 8008d50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d54:	1c7b      	adds	r3, r7, #1
 8008d56:	444b      	add	r3, r9
 8008d58:	106d      	asrs	r5, r5, #1
 8008d5a:	429d      	cmp	r5, r3
 8008d5c:	bf38      	it	cc
 8008d5e:	461d      	movcc	r5, r3
 8008d60:	0553      	lsls	r3, r2, #21
 8008d62:	d527      	bpl.n	8008db4 <__ssputs_r+0x8c>
 8008d64:	4629      	mov	r1, r5
 8008d66:	f7ff fbdb 	bl	8008520 <_malloc_r>
 8008d6a:	4606      	mov	r6, r0
 8008d6c:	b360      	cbz	r0, 8008dc8 <__ssputs_r+0xa0>
 8008d6e:	464a      	mov	r2, r9
 8008d70:	6921      	ldr	r1, [r4, #16]
 8008d72:	f000 fa05 	bl	8009180 <memcpy>
 8008d76:	89a3      	ldrh	r3, [r4, #12]
 8008d78:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d80:	81a3      	strh	r3, [r4, #12]
 8008d82:	6126      	str	r6, [r4, #16]
 8008d84:	444e      	add	r6, r9
 8008d86:	6026      	str	r6, [r4, #0]
 8008d88:	463e      	mov	r6, r7
 8008d8a:	6165      	str	r5, [r4, #20]
 8008d8c:	eba5 0509 	sub.w	r5, r5, r9
 8008d90:	60a5      	str	r5, [r4, #8]
 8008d92:	42be      	cmp	r6, r7
 8008d94:	d900      	bls.n	8008d98 <__ssputs_r+0x70>
 8008d96:	463e      	mov	r6, r7
 8008d98:	4632      	mov	r2, r6
 8008d9a:	4641      	mov	r1, r8
 8008d9c:	6820      	ldr	r0, [r4, #0]
 8008d9e:	f000 f9c5 	bl	800912c <memmove>
 8008da2:	2000      	movs	r0, #0
 8008da4:	68a3      	ldr	r3, [r4, #8]
 8008da6:	1b9b      	subs	r3, r3, r6
 8008da8:	60a3      	str	r3, [r4, #8]
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	4433      	add	r3, r6
 8008dae:	6023      	str	r3, [r4, #0]
 8008db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008db4:	462a      	mov	r2, r5
 8008db6:	f000 fa35 	bl	8009224 <_realloc_r>
 8008dba:	4606      	mov	r6, r0
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	d1e0      	bne.n	8008d82 <__ssputs_r+0x5a>
 8008dc0:	4650      	mov	r0, sl
 8008dc2:	6921      	ldr	r1, [r4, #16]
 8008dc4:	f7ff fb3c 	bl	8008440 <_free_r>
 8008dc8:	230c      	movs	r3, #12
 8008dca:	f8ca 3000 	str.w	r3, [sl]
 8008dce:	89a3      	ldrh	r3, [r4, #12]
 8008dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008dd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dd8:	81a3      	strh	r3, [r4, #12]
 8008dda:	e7e9      	b.n	8008db0 <__ssputs_r+0x88>

08008ddc <_svfiprintf_r>:
 8008ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de0:	4698      	mov	r8, r3
 8008de2:	898b      	ldrh	r3, [r1, #12]
 8008de4:	4607      	mov	r7, r0
 8008de6:	061b      	lsls	r3, r3, #24
 8008de8:	460d      	mov	r5, r1
 8008dea:	4614      	mov	r4, r2
 8008dec:	b09d      	sub	sp, #116	; 0x74
 8008dee:	d50e      	bpl.n	8008e0e <_svfiprintf_r+0x32>
 8008df0:	690b      	ldr	r3, [r1, #16]
 8008df2:	b963      	cbnz	r3, 8008e0e <_svfiprintf_r+0x32>
 8008df4:	2140      	movs	r1, #64	; 0x40
 8008df6:	f7ff fb93 	bl	8008520 <_malloc_r>
 8008dfa:	6028      	str	r0, [r5, #0]
 8008dfc:	6128      	str	r0, [r5, #16]
 8008dfe:	b920      	cbnz	r0, 8008e0a <_svfiprintf_r+0x2e>
 8008e00:	230c      	movs	r3, #12
 8008e02:	603b      	str	r3, [r7, #0]
 8008e04:	f04f 30ff 	mov.w	r0, #4294967295
 8008e08:	e0d0      	b.n	8008fac <_svfiprintf_r+0x1d0>
 8008e0a:	2340      	movs	r3, #64	; 0x40
 8008e0c:	616b      	str	r3, [r5, #20]
 8008e0e:	2300      	movs	r3, #0
 8008e10:	9309      	str	r3, [sp, #36]	; 0x24
 8008e12:	2320      	movs	r3, #32
 8008e14:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e18:	2330      	movs	r3, #48	; 0x30
 8008e1a:	f04f 0901 	mov.w	r9, #1
 8008e1e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e22:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8008fc4 <_svfiprintf_r+0x1e8>
 8008e26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e2a:	4623      	mov	r3, r4
 8008e2c:	469a      	mov	sl, r3
 8008e2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e32:	b10a      	cbz	r2, 8008e38 <_svfiprintf_r+0x5c>
 8008e34:	2a25      	cmp	r2, #37	; 0x25
 8008e36:	d1f9      	bne.n	8008e2c <_svfiprintf_r+0x50>
 8008e38:	ebba 0b04 	subs.w	fp, sl, r4
 8008e3c:	d00b      	beq.n	8008e56 <_svfiprintf_r+0x7a>
 8008e3e:	465b      	mov	r3, fp
 8008e40:	4622      	mov	r2, r4
 8008e42:	4629      	mov	r1, r5
 8008e44:	4638      	mov	r0, r7
 8008e46:	f7ff ff6f 	bl	8008d28 <__ssputs_r>
 8008e4a:	3001      	adds	r0, #1
 8008e4c:	f000 80a9 	beq.w	8008fa2 <_svfiprintf_r+0x1c6>
 8008e50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e52:	445a      	add	r2, fp
 8008e54:	9209      	str	r2, [sp, #36]	; 0x24
 8008e56:	f89a 3000 	ldrb.w	r3, [sl]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	f000 80a1 	beq.w	8008fa2 <_svfiprintf_r+0x1c6>
 8008e60:	2300      	movs	r3, #0
 8008e62:	f04f 32ff 	mov.w	r2, #4294967295
 8008e66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e6a:	f10a 0a01 	add.w	sl, sl, #1
 8008e6e:	9304      	str	r3, [sp, #16]
 8008e70:	9307      	str	r3, [sp, #28]
 8008e72:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e76:	931a      	str	r3, [sp, #104]	; 0x68
 8008e78:	4654      	mov	r4, sl
 8008e7a:	2205      	movs	r2, #5
 8008e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e80:	4850      	ldr	r0, [pc, #320]	; (8008fc4 <_svfiprintf_r+0x1e8>)
 8008e82:	f7fe fc60 	bl	8007746 <memchr>
 8008e86:	9a04      	ldr	r2, [sp, #16]
 8008e88:	b9d8      	cbnz	r0, 8008ec2 <_svfiprintf_r+0xe6>
 8008e8a:	06d0      	lsls	r0, r2, #27
 8008e8c:	bf44      	itt	mi
 8008e8e:	2320      	movmi	r3, #32
 8008e90:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e94:	0711      	lsls	r1, r2, #28
 8008e96:	bf44      	itt	mi
 8008e98:	232b      	movmi	r3, #43	; 0x2b
 8008e9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e9e:	f89a 3000 	ldrb.w	r3, [sl]
 8008ea2:	2b2a      	cmp	r3, #42	; 0x2a
 8008ea4:	d015      	beq.n	8008ed2 <_svfiprintf_r+0xf6>
 8008ea6:	4654      	mov	r4, sl
 8008ea8:	2000      	movs	r0, #0
 8008eaa:	f04f 0c0a 	mov.w	ip, #10
 8008eae:	9a07      	ldr	r2, [sp, #28]
 8008eb0:	4621      	mov	r1, r4
 8008eb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008eb6:	3b30      	subs	r3, #48	; 0x30
 8008eb8:	2b09      	cmp	r3, #9
 8008eba:	d94d      	bls.n	8008f58 <_svfiprintf_r+0x17c>
 8008ebc:	b1b0      	cbz	r0, 8008eec <_svfiprintf_r+0x110>
 8008ebe:	9207      	str	r2, [sp, #28]
 8008ec0:	e014      	b.n	8008eec <_svfiprintf_r+0x110>
 8008ec2:	eba0 0308 	sub.w	r3, r0, r8
 8008ec6:	fa09 f303 	lsl.w	r3, r9, r3
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	46a2      	mov	sl, r4
 8008ece:	9304      	str	r3, [sp, #16]
 8008ed0:	e7d2      	b.n	8008e78 <_svfiprintf_r+0x9c>
 8008ed2:	9b03      	ldr	r3, [sp, #12]
 8008ed4:	1d19      	adds	r1, r3, #4
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	9103      	str	r1, [sp, #12]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	bfbb      	ittet	lt
 8008ede:	425b      	neglt	r3, r3
 8008ee0:	f042 0202 	orrlt.w	r2, r2, #2
 8008ee4:	9307      	strge	r3, [sp, #28]
 8008ee6:	9307      	strlt	r3, [sp, #28]
 8008ee8:	bfb8      	it	lt
 8008eea:	9204      	strlt	r2, [sp, #16]
 8008eec:	7823      	ldrb	r3, [r4, #0]
 8008eee:	2b2e      	cmp	r3, #46	; 0x2e
 8008ef0:	d10c      	bne.n	8008f0c <_svfiprintf_r+0x130>
 8008ef2:	7863      	ldrb	r3, [r4, #1]
 8008ef4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ef6:	d134      	bne.n	8008f62 <_svfiprintf_r+0x186>
 8008ef8:	9b03      	ldr	r3, [sp, #12]
 8008efa:	3402      	adds	r4, #2
 8008efc:	1d1a      	adds	r2, r3, #4
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	9203      	str	r2, [sp, #12]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	bfb8      	it	lt
 8008f06:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f0a:	9305      	str	r3, [sp, #20]
 8008f0c:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8008fc8 <_svfiprintf_r+0x1ec>
 8008f10:	2203      	movs	r2, #3
 8008f12:	4650      	mov	r0, sl
 8008f14:	7821      	ldrb	r1, [r4, #0]
 8008f16:	f7fe fc16 	bl	8007746 <memchr>
 8008f1a:	b138      	cbz	r0, 8008f2c <_svfiprintf_r+0x150>
 8008f1c:	2240      	movs	r2, #64	; 0x40
 8008f1e:	9b04      	ldr	r3, [sp, #16]
 8008f20:	eba0 000a 	sub.w	r0, r0, sl
 8008f24:	4082      	lsls	r2, r0
 8008f26:	4313      	orrs	r3, r2
 8008f28:	3401      	adds	r4, #1
 8008f2a:	9304      	str	r3, [sp, #16]
 8008f2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f30:	2206      	movs	r2, #6
 8008f32:	4826      	ldr	r0, [pc, #152]	; (8008fcc <_svfiprintf_r+0x1f0>)
 8008f34:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008f38:	f7fe fc05 	bl	8007746 <memchr>
 8008f3c:	2800      	cmp	r0, #0
 8008f3e:	d038      	beq.n	8008fb2 <_svfiprintf_r+0x1d6>
 8008f40:	4b23      	ldr	r3, [pc, #140]	; (8008fd0 <_svfiprintf_r+0x1f4>)
 8008f42:	bb1b      	cbnz	r3, 8008f8c <_svfiprintf_r+0x1b0>
 8008f44:	9b03      	ldr	r3, [sp, #12]
 8008f46:	3307      	adds	r3, #7
 8008f48:	f023 0307 	bic.w	r3, r3, #7
 8008f4c:	3308      	adds	r3, #8
 8008f4e:	9303      	str	r3, [sp, #12]
 8008f50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f52:	4433      	add	r3, r6
 8008f54:	9309      	str	r3, [sp, #36]	; 0x24
 8008f56:	e768      	b.n	8008e2a <_svfiprintf_r+0x4e>
 8008f58:	460c      	mov	r4, r1
 8008f5a:	2001      	movs	r0, #1
 8008f5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f60:	e7a6      	b.n	8008eb0 <_svfiprintf_r+0xd4>
 8008f62:	2300      	movs	r3, #0
 8008f64:	f04f 0c0a 	mov.w	ip, #10
 8008f68:	4619      	mov	r1, r3
 8008f6a:	3401      	adds	r4, #1
 8008f6c:	9305      	str	r3, [sp, #20]
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f74:	3a30      	subs	r2, #48	; 0x30
 8008f76:	2a09      	cmp	r2, #9
 8008f78:	d903      	bls.n	8008f82 <_svfiprintf_r+0x1a6>
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d0c6      	beq.n	8008f0c <_svfiprintf_r+0x130>
 8008f7e:	9105      	str	r1, [sp, #20]
 8008f80:	e7c4      	b.n	8008f0c <_svfiprintf_r+0x130>
 8008f82:	4604      	mov	r4, r0
 8008f84:	2301      	movs	r3, #1
 8008f86:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f8a:	e7f0      	b.n	8008f6e <_svfiprintf_r+0x192>
 8008f8c:	ab03      	add	r3, sp, #12
 8008f8e:	9300      	str	r3, [sp, #0]
 8008f90:	462a      	mov	r2, r5
 8008f92:	4638      	mov	r0, r7
 8008f94:	4b0f      	ldr	r3, [pc, #60]	; (8008fd4 <_svfiprintf_r+0x1f8>)
 8008f96:	a904      	add	r1, sp, #16
 8008f98:	f7fd fe6e 	bl	8006c78 <_printf_float>
 8008f9c:	1c42      	adds	r2, r0, #1
 8008f9e:	4606      	mov	r6, r0
 8008fa0:	d1d6      	bne.n	8008f50 <_svfiprintf_r+0x174>
 8008fa2:	89ab      	ldrh	r3, [r5, #12]
 8008fa4:	065b      	lsls	r3, r3, #25
 8008fa6:	f53f af2d 	bmi.w	8008e04 <_svfiprintf_r+0x28>
 8008faa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008fac:	b01d      	add	sp, #116	; 0x74
 8008fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb2:	ab03      	add	r3, sp, #12
 8008fb4:	9300      	str	r3, [sp, #0]
 8008fb6:	462a      	mov	r2, r5
 8008fb8:	4638      	mov	r0, r7
 8008fba:	4b06      	ldr	r3, [pc, #24]	; (8008fd4 <_svfiprintf_r+0x1f8>)
 8008fbc:	a904      	add	r1, sp, #16
 8008fbe:	f7fe f8fb 	bl	80071b8 <_printf_i>
 8008fc2:	e7eb      	b.n	8008f9c <_svfiprintf_r+0x1c0>
 8008fc4:	0800bf14 	.word	0x0800bf14
 8008fc8:	0800bf1a 	.word	0x0800bf1a
 8008fcc:	0800bf1e 	.word	0x0800bf1e
 8008fd0:	08006c79 	.word	0x08006c79
 8008fd4:	08008d29 	.word	0x08008d29

08008fd8 <__sflush_r>:
 8008fd8:	898a      	ldrh	r2, [r1, #12]
 8008fda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fdc:	4605      	mov	r5, r0
 8008fde:	0710      	lsls	r0, r2, #28
 8008fe0:	460c      	mov	r4, r1
 8008fe2:	d457      	bmi.n	8009094 <__sflush_r+0xbc>
 8008fe4:	684b      	ldr	r3, [r1, #4]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	dc04      	bgt.n	8008ff4 <__sflush_r+0x1c>
 8008fea:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	dc01      	bgt.n	8008ff4 <__sflush_r+0x1c>
 8008ff0:	2000      	movs	r0, #0
 8008ff2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ff4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ff6:	2e00      	cmp	r6, #0
 8008ff8:	d0fa      	beq.n	8008ff0 <__sflush_r+0x18>
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009000:	682f      	ldr	r7, [r5, #0]
 8009002:	6a21      	ldr	r1, [r4, #32]
 8009004:	602b      	str	r3, [r5, #0]
 8009006:	d032      	beq.n	800906e <__sflush_r+0x96>
 8009008:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800900a:	89a3      	ldrh	r3, [r4, #12]
 800900c:	075a      	lsls	r2, r3, #29
 800900e:	d505      	bpl.n	800901c <__sflush_r+0x44>
 8009010:	6863      	ldr	r3, [r4, #4]
 8009012:	1ac0      	subs	r0, r0, r3
 8009014:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009016:	b10b      	cbz	r3, 800901c <__sflush_r+0x44>
 8009018:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800901a:	1ac0      	subs	r0, r0, r3
 800901c:	2300      	movs	r3, #0
 800901e:	4602      	mov	r2, r0
 8009020:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009022:	4628      	mov	r0, r5
 8009024:	6a21      	ldr	r1, [r4, #32]
 8009026:	47b0      	blx	r6
 8009028:	1c43      	adds	r3, r0, #1
 800902a:	89a3      	ldrh	r3, [r4, #12]
 800902c:	d106      	bne.n	800903c <__sflush_r+0x64>
 800902e:	6829      	ldr	r1, [r5, #0]
 8009030:	291d      	cmp	r1, #29
 8009032:	d82b      	bhi.n	800908c <__sflush_r+0xb4>
 8009034:	4a28      	ldr	r2, [pc, #160]	; (80090d8 <__sflush_r+0x100>)
 8009036:	410a      	asrs	r2, r1
 8009038:	07d6      	lsls	r6, r2, #31
 800903a:	d427      	bmi.n	800908c <__sflush_r+0xb4>
 800903c:	2200      	movs	r2, #0
 800903e:	6062      	str	r2, [r4, #4]
 8009040:	6922      	ldr	r2, [r4, #16]
 8009042:	04d9      	lsls	r1, r3, #19
 8009044:	6022      	str	r2, [r4, #0]
 8009046:	d504      	bpl.n	8009052 <__sflush_r+0x7a>
 8009048:	1c42      	adds	r2, r0, #1
 800904a:	d101      	bne.n	8009050 <__sflush_r+0x78>
 800904c:	682b      	ldr	r3, [r5, #0]
 800904e:	b903      	cbnz	r3, 8009052 <__sflush_r+0x7a>
 8009050:	6560      	str	r0, [r4, #84]	; 0x54
 8009052:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009054:	602f      	str	r7, [r5, #0]
 8009056:	2900      	cmp	r1, #0
 8009058:	d0ca      	beq.n	8008ff0 <__sflush_r+0x18>
 800905a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800905e:	4299      	cmp	r1, r3
 8009060:	d002      	beq.n	8009068 <__sflush_r+0x90>
 8009062:	4628      	mov	r0, r5
 8009064:	f7ff f9ec 	bl	8008440 <_free_r>
 8009068:	2000      	movs	r0, #0
 800906a:	6360      	str	r0, [r4, #52]	; 0x34
 800906c:	e7c1      	b.n	8008ff2 <__sflush_r+0x1a>
 800906e:	2301      	movs	r3, #1
 8009070:	4628      	mov	r0, r5
 8009072:	47b0      	blx	r6
 8009074:	1c41      	adds	r1, r0, #1
 8009076:	d1c8      	bne.n	800900a <__sflush_r+0x32>
 8009078:	682b      	ldr	r3, [r5, #0]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d0c5      	beq.n	800900a <__sflush_r+0x32>
 800907e:	2b1d      	cmp	r3, #29
 8009080:	d001      	beq.n	8009086 <__sflush_r+0xae>
 8009082:	2b16      	cmp	r3, #22
 8009084:	d101      	bne.n	800908a <__sflush_r+0xb2>
 8009086:	602f      	str	r7, [r5, #0]
 8009088:	e7b2      	b.n	8008ff0 <__sflush_r+0x18>
 800908a:	89a3      	ldrh	r3, [r4, #12]
 800908c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009090:	81a3      	strh	r3, [r4, #12]
 8009092:	e7ae      	b.n	8008ff2 <__sflush_r+0x1a>
 8009094:	690f      	ldr	r7, [r1, #16]
 8009096:	2f00      	cmp	r7, #0
 8009098:	d0aa      	beq.n	8008ff0 <__sflush_r+0x18>
 800909a:	0793      	lsls	r3, r2, #30
 800909c:	bf18      	it	ne
 800909e:	2300      	movne	r3, #0
 80090a0:	680e      	ldr	r6, [r1, #0]
 80090a2:	bf08      	it	eq
 80090a4:	694b      	ldreq	r3, [r1, #20]
 80090a6:	1bf6      	subs	r6, r6, r7
 80090a8:	600f      	str	r7, [r1, #0]
 80090aa:	608b      	str	r3, [r1, #8]
 80090ac:	2e00      	cmp	r6, #0
 80090ae:	dd9f      	ble.n	8008ff0 <__sflush_r+0x18>
 80090b0:	4633      	mov	r3, r6
 80090b2:	463a      	mov	r2, r7
 80090b4:	4628      	mov	r0, r5
 80090b6:	6a21      	ldr	r1, [r4, #32]
 80090b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80090bc:	47e0      	blx	ip
 80090be:	2800      	cmp	r0, #0
 80090c0:	dc06      	bgt.n	80090d0 <__sflush_r+0xf8>
 80090c2:	89a3      	ldrh	r3, [r4, #12]
 80090c4:	f04f 30ff 	mov.w	r0, #4294967295
 80090c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090cc:	81a3      	strh	r3, [r4, #12]
 80090ce:	e790      	b.n	8008ff2 <__sflush_r+0x1a>
 80090d0:	4407      	add	r7, r0
 80090d2:	1a36      	subs	r6, r6, r0
 80090d4:	e7ea      	b.n	80090ac <__sflush_r+0xd4>
 80090d6:	bf00      	nop
 80090d8:	dfbffffe 	.word	0xdfbffffe

080090dc <_fflush_r>:
 80090dc:	b538      	push	{r3, r4, r5, lr}
 80090de:	690b      	ldr	r3, [r1, #16]
 80090e0:	4605      	mov	r5, r0
 80090e2:	460c      	mov	r4, r1
 80090e4:	b913      	cbnz	r3, 80090ec <_fflush_r+0x10>
 80090e6:	2500      	movs	r5, #0
 80090e8:	4628      	mov	r0, r5
 80090ea:	bd38      	pop	{r3, r4, r5, pc}
 80090ec:	b118      	cbz	r0, 80090f6 <_fflush_r+0x1a>
 80090ee:	6a03      	ldr	r3, [r0, #32]
 80090f0:	b90b      	cbnz	r3, 80090f6 <_fflush_r+0x1a>
 80090f2:	f7fe fa0f 	bl	8007514 <__sinit>
 80090f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d0f3      	beq.n	80090e6 <_fflush_r+0xa>
 80090fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009100:	07d0      	lsls	r0, r2, #31
 8009102:	d404      	bmi.n	800910e <_fflush_r+0x32>
 8009104:	0599      	lsls	r1, r3, #22
 8009106:	d402      	bmi.n	800910e <_fflush_r+0x32>
 8009108:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800910a:	f7fe fb1a 	bl	8007742 <__retarget_lock_acquire_recursive>
 800910e:	4628      	mov	r0, r5
 8009110:	4621      	mov	r1, r4
 8009112:	f7ff ff61 	bl	8008fd8 <__sflush_r>
 8009116:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009118:	4605      	mov	r5, r0
 800911a:	07da      	lsls	r2, r3, #31
 800911c:	d4e4      	bmi.n	80090e8 <_fflush_r+0xc>
 800911e:	89a3      	ldrh	r3, [r4, #12]
 8009120:	059b      	lsls	r3, r3, #22
 8009122:	d4e1      	bmi.n	80090e8 <_fflush_r+0xc>
 8009124:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009126:	f7fe fb0d 	bl	8007744 <__retarget_lock_release_recursive>
 800912a:	e7dd      	b.n	80090e8 <_fflush_r+0xc>

0800912c <memmove>:
 800912c:	4288      	cmp	r0, r1
 800912e:	b510      	push	{r4, lr}
 8009130:	eb01 0402 	add.w	r4, r1, r2
 8009134:	d902      	bls.n	800913c <memmove+0x10>
 8009136:	4284      	cmp	r4, r0
 8009138:	4623      	mov	r3, r4
 800913a:	d807      	bhi.n	800914c <memmove+0x20>
 800913c:	1e43      	subs	r3, r0, #1
 800913e:	42a1      	cmp	r1, r4
 8009140:	d008      	beq.n	8009154 <memmove+0x28>
 8009142:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009146:	f803 2f01 	strb.w	r2, [r3, #1]!
 800914a:	e7f8      	b.n	800913e <memmove+0x12>
 800914c:	4601      	mov	r1, r0
 800914e:	4402      	add	r2, r0
 8009150:	428a      	cmp	r2, r1
 8009152:	d100      	bne.n	8009156 <memmove+0x2a>
 8009154:	bd10      	pop	{r4, pc}
 8009156:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800915a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800915e:	e7f7      	b.n	8009150 <memmove+0x24>

08009160 <_sbrk_r>:
 8009160:	b538      	push	{r3, r4, r5, lr}
 8009162:	2300      	movs	r3, #0
 8009164:	4d05      	ldr	r5, [pc, #20]	; (800917c <_sbrk_r+0x1c>)
 8009166:	4604      	mov	r4, r0
 8009168:	4608      	mov	r0, r1
 800916a:	602b      	str	r3, [r5, #0]
 800916c:	f7f9 fd84 	bl	8002c78 <_sbrk>
 8009170:	1c43      	adds	r3, r0, #1
 8009172:	d102      	bne.n	800917a <_sbrk_r+0x1a>
 8009174:	682b      	ldr	r3, [r5, #0]
 8009176:	b103      	cbz	r3, 800917a <_sbrk_r+0x1a>
 8009178:	6023      	str	r3, [r4, #0]
 800917a:	bd38      	pop	{r3, r4, r5, pc}
 800917c:	20001118 	.word	0x20001118

08009180 <memcpy>:
 8009180:	440a      	add	r2, r1
 8009182:	4291      	cmp	r1, r2
 8009184:	f100 33ff 	add.w	r3, r0, #4294967295
 8009188:	d100      	bne.n	800918c <memcpy+0xc>
 800918a:	4770      	bx	lr
 800918c:	b510      	push	{r4, lr}
 800918e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009192:	4291      	cmp	r1, r2
 8009194:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009198:	d1f9      	bne.n	800918e <memcpy+0xe>
 800919a:	bd10      	pop	{r4, pc}

0800919c <__assert_func>:
 800919c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800919e:	4614      	mov	r4, r2
 80091a0:	461a      	mov	r2, r3
 80091a2:	4b09      	ldr	r3, [pc, #36]	; (80091c8 <__assert_func+0x2c>)
 80091a4:	4605      	mov	r5, r0
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	68d8      	ldr	r0, [r3, #12]
 80091aa:	b14c      	cbz	r4, 80091c0 <__assert_func+0x24>
 80091ac:	4b07      	ldr	r3, [pc, #28]	; (80091cc <__assert_func+0x30>)
 80091ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091b2:	9100      	str	r1, [sp, #0]
 80091b4:	462b      	mov	r3, r5
 80091b6:	4906      	ldr	r1, [pc, #24]	; (80091d0 <__assert_func+0x34>)
 80091b8:	f000 f870 	bl	800929c <fiprintf>
 80091bc:	f000 f880 	bl	80092c0 <abort>
 80091c0:	4b04      	ldr	r3, [pc, #16]	; (80091d4 <__assert_func+0x38>)
 80091c2:	461c      	mov	r4, r3
 80091c4:	e7f3      	b.n	80091ae <__assert_func+0x12>
 80091c6:	bf00      	nop
 80091c8:	2000007c 	.word	0x2000007c
 80091cc:	0800bf2f 	.word	0x0800bf2f
 80091d0:	0800bf3c 	.word	0x0800bf3c
 80091d4:	0800bf6a 	.word	0x0800bf6a

080091d8 <_calloc_r>:
 80091d8:	b570      	push	{r4, r5, r6, lr}
 80091da:	fba1 5402 	umull	r5, r4, r1, r2
 80091de:	b934      	cbnz	r4, 80091ee <_calloc_r+0x16>
 80091e0:	4629      	mov	r1, r5
 80091e2:	f7ff f99d 	bl	8008520 <_malloc_r>
 80091e6:	4606      	mov	r6, r0
 80091e8:	b928      	cbnz	r0, 80091f6 <_calloc_r+0x1e>
 80091ea:	4630      	mov	r0, r6
 80091ec:	bd70      	pop	{r4, r5, r6, pc}
 80091ee:	220c      	movs	r2, #12
 80091f0:	2600      	movs	r6, #0
 80091f2:	6002      	str	r2, [r0, #0]
 80091f4:	e7f9      	b.n	80091ea <_calloc_r+0x12>
 80091f6:	462a      	mov	r2, r5
 80091f8:	4621      	mov	r1, r4
 80091fa:	f7fe fa24 	bl	8007646 <memset>
 80091fe:	e7f4      	b.n	80091ea <_calloc_r+0x12>

08009200 <__ascii_mbtowc>:
 8009200:	b082      	sub	sp, #8
 8009202:	b901      	cbnz	r1, 8009206 <__ascii_mbtowc+0x6>
 8009204:	a901      	add	r1, sp, #4
 8009206:	b142      	cbz	r2, 800921a <__ascii_mbtowc+0x1a>
 8009208:	b14b      	cbz	r3, 800921e <__ascii_mbtowc+0x1e>
 800920a:	7813      	ldrb	r3, [r2, #0]
 800920c:	600b      	str	r3, [r1, #0]
 800920e:	7812      	ldrb	r2, [r2, #0]
 8009210:	1e10      	subs	r0, r2, #0
 8009212:	bf18      	it	ne
 8009214:	2001      	movne	r0, #1
 8009216:	b002      	add	sp, #8
 8009218:	4770      	bx	lr
 800921a:	4610      	mov	r0, r2
 800921c:	e7fb      	b.n	8009216 <__ascii_mbtowc+0x16>
 800921e:	f06f 0001 	mvn.w	r0, #1
 8009222:	e7f8      	b.n	8009216 <__ascii_mbtowc+0x16>

08009224 <_realloc_r>:
 8009224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009228:	4680      	mov	r8, r0
 800922a:	4614      	mov	r4, r2
 800922c:	460e      	mov	r6, r1
 800922e:	b921      	cbnz	r1, 800923a <_realloc_r+0x16>
 8009230:	4611      	mov	r1, r2
 8009232:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009236:	f7ff b973 	b.w	8008520 <_malloc_r>
 800923a:	b92a      	cbnz	r2, 8009248 <_realloc_r+0x24>
 800923c:	f7ff f900 	bl	8008440 <_free_r>
 8009240:	4625      	mov	r5, r4
 8009242:	4628      	mov	r0, r5
 8009244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009248:	f000 f841 	bl	80092ce <_malloc_usable_size_r>
 800924c:	4284      	cmp	r4, r0
 800924e:	4607      	mov	r7, r0
 8009250:	d802      	bhi.n	8009258 <_realloc_r+0x34>
 8009252:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009256:	d812      	bhi.n	800927e <_realloc_r+0x5a>
 8009258:	4621      	mov	r1, r4
 800925a:	4640      	mov	r0, r8
 800925c:	f7ff f960 	bl	8008520 <_malloc_r>
 8009260:	4605      	mov	r5, r0
 8009262:	2800      	cmp	r0, #0
 8009264:	d0ed      	beq.n	8009242 <_realloc_r+0x1e>
 8009266:	42bc      	cmp	r4, r7
 8009268:	4622      	mov	r2, r4
 800926a:	4631      	mov	r1, r6
 800926c:	bf28      	it	cs
 800926e:	463a      	movcs	r2, r7
 8009270:	f7ff ff86 	bl	8009180 <memcpy>
 8009274:	4631      	mov	r1, r6
 8009276:	4640      	mov	r0, r8
 8009278:	f7ff f8e2 	bl	8008440 <_free_r>
 800927c:	e7e1      	b.n	8009242 <_realloc_r+0x1e>
 800927e:	4635      	mov	r5, r6
 8009280:	e7df      	b.n	8009242 <_realloc_r+0x1e>

08009282 <__ascii_wctomb>:
 8009282:	4603      	mov	r3, r0
 8009284:	4608      	mov	r0, r1
 8009286:	b141      	cbz	r1, 800929a <__ascii_wctomb+0x18>
 8009288:	2aff      	cmp	r2, #255	; 0xff
 800928a:	d904      	bls.n	8009296 <__ascii_wctomb+0x14>
 800928c:	228a      	movs	r2, #138	; 0x8a
 800928e:	f04f 30ff 	mov.w	r0, #4294967295
 8009292:	601a      	str	r2, [r3, #0]
 8009294:	4770      	bx	lr
 8009296:	2001      	movs	r0, #1
 8009298:	700a      	strb	r2, [r1, #0]
 800929a:	4770      	bx	lr

0800929c <fiprintf>:
 800929c:	b40e      	push	{r1, r2, r3}
 800929e:	b503      	push	{r0, r1, lr}
 80092a0:	4601      	mov	r1, r0
 80092a2:	ab03      	add	r3, sp, #12
 80092a4:	4805      	ldr	r0, [pc, #20]	; (80092bc <fiprintf+0x20>)
 80092a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80092aa:	6800      	ldr	r0, [r0, #0]
 80092ac:	9301      	str	r3, [sp, #4]
 80092ae:	f000 f83d 	bl	800932c <_vfiprintf_r>
 80092b2:	b002      	add	sp, #8
 80092b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80092b8:	b003      	add	sp, #12
 80092ba:	4770      	bx	lr
 80092bc:	2000007c 	.word	0x2000007c

080092c0 <abort>:
 80092c0:	2006      	movs	r0, #6
 80092c2:	b508      	push	{r3, lr}
 80092c4:	f000 fa0a 	bl	80096dc <raise>
 80092c8:	2001      	movs	r0, #1
 80092ca:	f7f9 fc62 	bl	8002b92 <_exit>

080092ce <_malloc_usable_size_r>:
 80092ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092d2:	1f18      	subs	r0, r3, #4
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	bfbc      	itt	lt
 80092d8:	580b      	ldrlt	r3, [r1, r0]
 80092da:	18c0      	addlt	r0, r0, r3
 80092dc:	4770      	bx	lr

080092de <__sfputc_r>:
 80092de:	6893      	ldr	r3, [r2, #8]
 80092e0:	b410      	push	{r4}
 80092e2:	3b01      	subs	r3, #1
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	6093      	str	r3, [r2, #8]
 80092e8:	da07      	bge.n	80092fa <__sfputc_r+0x1c>
 80092ea:	6994      	ldr	r4, [r2, #24]
 80092ec:	42a3      	cmp	r3, r4
 80092ee:	db01      	blt.n	80092f4 <__sfputc_r+0x16>
 80092f0:	290a      	cmp	r1, #10
 80092f2:	d102      	bne.n	80092fa <__sfputc_r+0x1c>
 80092f4:	bc10      	pop	{r4}
 80092f6:	f000 b933 	b.w	8009560 <__swbuf_r>
 80092fa:	6813      	ldr	r3, [r2, #0]
 80092fc:	1c58      	adds	r0, r3, #1
 80092fe:	6010      	str	r0, [r2, #0]
 8009300:	7019      	strb	r1, [r3, #0]
 8009302:	4608      	mov	r0, r1
 8009304:	bc10      	pop	{r4}
 8009306:	4770      	bx	lr

08009308 <__sfputs_r>:
 8009308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800930a:	4606      	mov	r6, r0
 800930c:	460f      	mov	r7, r1
 800930e:	4614      	mov	r4, r2
 8009310:	18d5      	adds	r5, r2, r3
 8009312:	42ac      	cmp	r4, r5
 8009314:	d101      	bne.n	800931a <__sfputs_r+0x12>
 8009316:	2000      	movs	r0, #0
 8009318:	e007      	b.n	800932a <__sfputs_r+0x22>
 800931a:	463a      	mov	r2, r7
 800931c:	4630      	mov	r0, r6
 800931e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009322:	f7ff ffdc 	bl	80092de <__sfputc_r>
 8009326:	1c43      	adds	r3, r0, #1
 8009328:	d1f3      	bne.n	8009312 <__sfputs_r+0xa>
 800932a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800932c <_vfiprintf_r>:
 800932c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009330:	460d      	mov	r5, r1
 8009332:	4614      	mov	r4, r2
 8009334:	4698      	mov	r8, r3
 8009336:	4606      	mov	r6, r0
 8009338:	b09d      	sub	sp, #116	; 0x74
 800933a:	b118      	cbz	r0, 8009344 <_vfiprintf_r+0x18>
 800933c:	6a03      	ldr	r3, [r0, #32]
 800933e:	b90b      	cbnz	r3, 8009344 <_vfiprintf_r+0x18>
 8009340:	f7fe f8e8 	bl	8007514 <__sinit>
 8009344:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009346:	07d9      	lsls	r1, r3, #31
 8009348:	d405      	bmi.n	8009356 <_vfiprintf_r+0x2a>
 800934a:	89ab      	ldrh	r3, [r5, #12]
 800934c:	059a      	lsls	r2, r3, #22
 800934e:	d402      	bmi.n	8009356 <_vfiprintf_r+0x2a>
 8009350:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009352:	f7fe f9f6 	bl	8007742 <__retarget_lock_acquire_recursive>
 8009356:	89ab      	ldrh	r3, [r5, #12]
 8009358:	071b      	lsls	r3, r3, #28
 800935a:	d501      	bpl.n	8009360 <_vfiprintf_r+0x34>
 800935c:	692b      	ldr	r3, [r5, #16]
 800935e:	b99b      	cbnz	r3, 8009388 <_vfiprintf_r+0x5c>
 8009360:	4629      	mov	r1, r5
 8009362:	4630      	mov	r0, r6
 8009364:	f000 f93a 	bl	80095dc <__swsetup_r>
 8009368:	b170      	cbz	r0, 8009388 <_vfiprintf_r+0x5c>
 800936a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800936c:	07dc      	lsls	r4, r3, #31
 800936e:	d504      	bpl.n	800937a <_vfiprintf_r+0x4e>
 8009370:	f04f 30ff 	mov.w	r0, #4294967295
 8009374:	b01d      	add	sp, #116	; 0x74
 8009376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800937a:	89ab      	ldrh	r3, [r5, #12]
 800937c:	0598      	lsls	r0, r3, #22
 800937e:	d4f7      	bmi.n	8009370 <_vfiprintf_r+0x44>
 8009380:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009382:	f7fe f9df 	bl	8007744 <__retarget_lock_release_recursive>
 8009386:	e7f3      	b.n	8009370 <_vfiprintf_r+0x44>
 8009388:	2300      	movs	r3, #0
 800938a:	9309      	str	r3, [sp, #36]	; 0x24
 800938c:	2320      	movs	r3, #32
 800938e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009392:	2330      	movs	r3, #48	; 0x30
 8009394:	f04f 0901 	mov.w	r9, #1
 8009398:	f8cd 800c 	str.w	r8, [sp, #12]
 800939c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800954c <_vfiprintf_r+0x220>
 80093a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093a4:	4623      	mov	r3, r4
 80093a6:	469a      	mov	sl, r3
 80093a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093ac:	b10a      	cbz	r2, 80093b2 <_vfiprintf_r+0x86>
 80093ae:	2a25      	cmp	r2, #37	; 0x25
 80093b0:	d1f9      	bne.n	80093a6 <_vfiprintf_r+0x7a>
 80093b2:	ebba 0b04 	subs.w	fp, sl, r4
 80093b6:	d00b      	beq.n	80093d0 <_vfiprintf_r+0xa4>
 80093b8:	465b      	mov	r3, fp
 80093ba:	4622      	mov	r2, r4
 80093bc:	4629      	mov	r1, r5
 80093be:	4630      	mov	r0, r6
 80093c0:	f7ff ffa2 	bl	8009308 <__sfputs_r>
 80093c4:	3001      	adds	r0, #1
 80093c6:	f000 80a9 	beq.w	800951c <_vfiprintf_r+0x1f0>
 80093ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093cc:	445a      	add	r2, fp
 80093ce:	9209      	str	r2, [sp, #36]	; 0x24
 80093d0:	f89a 3000 	ldrb.w	r3, [sl]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	f000 80a1 	beq.w	800951c <_vfiprintf_r+0x1f0>
 80093da:	2300      	movs	r3, #0
 80093dc:	f04f 32ff 	mov.w	r2, #4294967295
 80093e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093e4:	f10a 0a01 	add.w	sl, sl, #1
 80093e8:	9304      	str	r3, [sp, #16]
 80093ea:	9307      	str	r3, [sp, #28]
 80093ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093f0:	931a      	str	r3, [sp, #104]	; 0x68
 80093f2:	4654      	mov	r4, sl
 80093f4:	2205      	movs	r2, #5
 80093f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093fa:	4854      	ldr	r0, [pc, #336]	; (800954c <_vfiprintf_r+0x220>)
 80093fc:	f7fe f9a3 	bl	8007746 <memchr>
 8009400:	9a04      	ldr	r2, [sp, #16]
 8009402:	b9d8      	cbnz	r0, 800943c <_vfiprintf_r+0x110>
 8009404:	06d1      	lsls	r1, r2, #27
 8009406:	bf44      	itt	mi
 8009408:	2320      	movmi	r3, #32
 800940a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800940e:	0713      	lsls	r3, r2, #28
 8009410:	bf44      	itt	mi
 8009412:	232b      	movmi	r3, #43	; 0x2b
 8009414:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009418:	f89a 3000 	ldrb.w	r3, [sl]
 800941c:	2b2a      	cmp	r3, #42	; 0x2a
 800941e:	d015      	beq.n	800944c <_vfiprintf_r+0x120>
 8009420:	4654      	mov	r4, sl
 8009422:	2000      	movs	r0, #0
 8009424:	f04f 0c0a 	mov.w	ip, #10
 8009428:	9a07      	ldr	r2, [sp, #28]
 800942a:	4621      	mov	r1, r4
 800942c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009430:	3b30      	subs	r3, #48	; 0x30
 8009432:	2b09      	cmp	r3, #9
 8009434:	d94d      	bls.n	80094d2 <_vfiprintf_r+0x1a6>
 8009436:	b1b0      	cbz	r0, 8009466 <_vfiprintf_r+0x13a>
 8009438:	9207      	str	r2, [sp, #28]
 800943a:	e014      	b.n	8009466 <_vfiprintf_r+0x13a>
 800943c:	eba0 0308 	sub.w	r3, r0, r8
 8009440:	fa09 f303 	lsl.w	r3, r9, r3
 8009444:	4313      	orrs	r3, r2
 8009446:	46a2      	mov	sl, r4
 8009448:	9304      	str	r3, [sp, #16]
 800944a:	e7d2      	b.n	80093f2 <_vfiprintf_r+0xc6>
 800944c:	9b03      	ldr	r3, [sp, #12]
 800944e:	1d19      	adds	r1, r3, #4
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	9103      	str	r1, [sp, #12]
 8009454:	2b00      	cmp	r3, #0
 8009456:	bfbb      	ittet	lt
 8009458:	425b      	neglt	r3, r3
 800945a:	f042 0202 	orrlt.w	r2, r2, #2
 800945e:	9307      	strge	r3, [sp, #28]
 8009460:	9307      	strlt	r3, [sp, #28]
 8009462:	bfb8      	it	lt
 8009464:	9204      	strlt	r2, [sp, #16]
 8009466:	7823      	ldrb	r3, [r4, #0]
 8009468:	2b2e      	cmp	r3, #46	; 0x2e
 800946a:	d10c      	bne.n	8009486 <_vfiprintf_r+0x15a>
 800946c:	7863      	ldrb	r3, [r4, #1]
 800946e:	2b2a      	cmp	r3, #42	; 0x2a
 8009470:	d134      	bne.n	80094dc <_vfiprintf_r+0x1b0>
 8009472:	9b03      	ldr	r3, [sp, #12]
 8009474:	3402      	adds	r4, #2
 8009476:	1d1a      	adds	r2, r3, #4
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	9203      	str	r2, [sp, #12]
 800947c:	2b00      	cmp	r3, #0
 800947e:	bfb8      	it	lt
 8009480:	f04f 33ff 	movlt.w	r3, #4294967295
 8009484:	9305      	str	r3, [sp, #20]
 8009486:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009550 <_vfiprintf_r+0x224>
 800948a:	2203      	movs	r2, #3
 800948c:	4650      	mov	r0, sl
 800948e:	7821      	ldrb	r1, [r4, #0]
 8009490:	f7fe f959 	bl	8007746 <memchr>
 8009494:	b138      	cbz	r0, 80094a6 <_vfiprintf_r+0x17a>
 8009496:	2240      	movs	r2, #64	; 0x40
 8009498:	9b04      	ldr	r3, [sp, #16]
 800949a:	eba0 000a 	sub.w	r0, r0, sl
 800949e:	4082      	lsls	r2, r0
 80094a0:	4313      	orrs	r3, r2
 80094a2:	3401      	adds	r4, #1
 80094a4:	9304      	str	r3, [sp, #16]
 80094a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094aa:	2206      	movs	r2, #6
 80094ac:	4829      	ldr	r0, [pc, #164]	; (8009554 <_vfiprintf_r+0x228>)
 80094ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094b2:	f7fe f948 	bl	8007746 <memchr>
 80094b6:	2800      	cmp	r0, #0
 80094b8:	d03f      	beq.n	800953a <_vfiprintf_r+0x20e>
 80094ba:	4b27      	ldr	r3, [pc, #156]	; (8009558 <_vfiprintf_r+0x22c>)
 80094bc:	bb1b      	cbnz	r3, 8009506 <_vfiprintf_r+0x1da>
 80094be:	9b03      	ldr	r3, [sp, #12]
 80094c0:	3307      	adds	r3, #7
 80094c2:	f023 0307 	bic.w	r3, r3, #7
 80094c6:	3308      	adds	r3, #8
 80094c8:	9303      	str	r3, [sp, #12]
 80094ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094cc:	443b      	add	r3, r7
 80094ce:	9309      	str	r3, [sp, #36]	; 0x24
 80094d0:	e768      	b.n	80093a4 <_vfiprintf_r+0x78>
 80094d2:	460c      	mov	r4, r1
 80094d4:	2001      	movs	r0, #1
 80094d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80094da:	e7a6      	b.n	800942a <_vfiprintf_r+0xfe>
 80094dc:	2300      	movs	r3, #0
 80094de:	f04f 0c0a 	mov.w	ip, #10
 80094e2:	4619      	mov	r1, r3
 80094e4:	3401      	adds	r4, #1
 80094e6:	9305      	str	r3, [sp, #20]
 80094e8:	4620      	mov	r0, r4
 80094ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094ee:	3a30      	subs	r2, #48	; 0x30
 80094f0:	2a09      	cmp	r2, #9
 80094f2:	d903      	bls.n	80094fc <_vfiprintf_r+0x1d0>
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d0c6      	beq.n	8009486 <_vfiprintf_r+0x15a>
 80094f8:	9105      	str	r1, [sp, #20]
 80094fa:	e7c4      	b.n	8009486 <_vfiprintf_r+0x15a>
 80094fc:	4604      	mov	r4, r0
 80094fe:	2301      	movs	r3, #1
 8009500:	fb0c 2101 	mla	r1, ip, r1, r2
 8009504:	e7f0      	b.n	80094e8 <_vfiprintf_r+0x1bc>
 8009506:	ab03      	add	r3, sp, #12
 8009508:	9300      	str	r3, [sp, #0]
 800950a:	462a      	mov	r2, r5
 800950c:	4630      	mov	r0, r6
 800950e:	4b13      	ldr	r3, [pc, #76]	; (800955c <_vfiprintf_r+0x230>)
 8009510:	a904      	add	r1, sp, #16
 8009512:	f7fd fbb1 	bl	8006c78 <_printf_float>
 8009516:	4607      	mov	r7, r0
 8009518:	1c78      	adds	r0, r7, #1
 800951a:	d1d6      	bne.n	80094ca <_vfiprintf_r+0x19e>
 800951c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800951e:	07d9      	lsls	r1, r3, #31
 8009520:	d405      	bmi.n	800952e <_vfiprintf_r+0x202>
 8009522:	89ab      	ldrh	r3, [r5, #12]
 8009524:	059a      	lsls	r2, r3, #22
 8009526:	d402      	bmi.n	800952e <_vfiprintf_r+0x202>
 8009528:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800952a:	f7fe f90b 	bl	8007744 <__retarget_lock_release_recursive>
 800952e:	89ab      	ldrh	r3, [r5, #12]
 8009530:	065b      	lsls	r3, r3, #25
 8009532:	f53f af1d 	bmi.w	8009370 <_vfiprintf_r+0x44>
 8009536:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009538:	e71c      	b.n	8009374 <_vfiprintf_r+0x48>
 800953a:	ab03      	add	r3, sp, #12
 800953c:	9300      	str	r3, [sp, #0]
 800953e:	462a      	mov	r2, r5
 8009540:	4630      	mov	r0, r6
 8009542:	4b06      	ldr	r3, [pc, #24]	; (800955c <_vfiprintf_r+0x230>)
 8009544:	a904      	add	r1, sp, #16
 8009546:	f7fd fe37 	bl	80071b8 <_printf_i>
 800954a:	e7e4      	b.n	8009516 <_vfiprintf_r+0x1ea>
 800954c:	0800bf14 	.word	0x0800bf14
 8009550:	0800bf1a 	.word	0x0800bf1a
 8009554:	0800bf1e 	.word	0x0800bf1e
 8009558:	08006c79 	.word	0x08006c79
 800955c:	08009309 	.word	0x08009309

08009560 <__swbuf_r>:
 8009560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009562:	460e      	mov	r6, r1
 8009564:	4614      	mov	r4, r2
 8009566:	4605      	mov	r5, r0
 8009568:	b118      	cbz	r0, 8009572 <__swbuf_r+0x12>
 800956a:	6a03      	ldr	r3, [r0, #32]
 800956c:	b90b      	cbnz	r3, 8009572 <__swbuf_r+0x12>
 800956e:	f7fd ffd1 	bl	8007514 <__sinit>
 8009572:	69a3      	ldr	r3, [r4, #24]
 8009574:	60a3      	str	r3, [r4, #8]
 8009576:	89a3      	ldrh	r3, [r4, #12]
 8009578:	071a      	lsls	r2, r3, #28
 800957a:	d525      	bpl.n	80095c8 <__swbuf_r+0x68>
 800957c:	6923      	ldr	r3, [r4, #16]
 800957e:	b31b      	cbz	r3, 80095c8 <__swbuf_r+0x68>
 8009580:	6823      	ldr	r3, [r4, #0]
 8009582:	6922      	ldr	r2, [r4, #16]
 8009584:	b2f6      	uxtb	r6, r6
 8009586:	1a98      	subs	r0, r3, r2
 8009588:	6963      	ldr	r3, [r4, #20]
 800958a:	4637      	mov	r7, r6
 800958c:	4283      	cmp	r3, r0
 800958e:	dc04      	bgt.n	800959a <__swbuf_r+0x3a>
 8009590:	4621      	mov	r1, r4
 8009592:	4628      	mov	r0, r5
 8009594:	f7ff fda2 	bl	80090dc <_fflush_r>
 8009598:	b9e0      	cbnz	r0, 80095d4 <__swbuf_r+0x74>
 800959a:	68a3      	ldr	r3, [r4, #8]
 800959c:	3b01      	subs	r3, #1
 800959e:	60a3      	str	r3, [r4, #8]
 80095a0:	6823      	ldr	r3, [r4, #0]
 80095a2:	1c5a      	adds	r2, r3, #1
 80095a4:	6022      	str	r2, [r4, #0]
 80095a6:	701e      	strb	r6, [r3, #0]
 80095a8:	6962      	ldr	r2, [r4, #20]
 80095aa:	1c43      	adds	r3, r0, #1
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d004      	beq.n	80095ba <__swbuf_r+0x5a>
 80095b0:	89a3      	ldrh	r3, [r4, #12]
 80095b2:	07db      	lsls	r3, r3, #31
 80095b4:	d506      	bpl.n	80095c4 <__swbuf_r+0x64>
 80095b6:	2e0a      	cmp	r6, #10
 80095b8:	d104      	bne.n	80095c4 <__swbuf_r+0x64>
 80095ba:	4621      	mov	r1, r4
 80095bc:	4628      	mov	r0, r5
 80095be:	f7ff fd8d 	bl	80090dc <_fflush_r>
 80095c2:	b938      	cbnz	r0, 80095d4 <__swbuf_r+0x74>
 80095c4:	4638      	mov	r0, r7
 80095c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095c8:	4621      	mov	r1, r4
 80095ca:	4628      	mov	r0, r5
 80095cc:	f000 f806 	bl	80095dc <__swsetup_r>
 80095d0:	2800      	cmp	r0, #0
 80095d2:	d0d5      	beq.n	8009580 <__swbuf_r+0x20>
 80095d4:	f04f 37ff 	mov.w	r7, #4294967295
 80095d8:	e7f4      	b.n	80095c4 <__swbuf_r+0x64>
	...

080095dc <__swsetup_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	4b2a      	ldr	r3, [pc, #168]	; (8009688 <__swsetup_r+0xac>)
 80095e0:	4605      	mov	r5, r0
 80095e2:	6818      	ldr	r0, [r3, #0]
 80095e4:	460c      	mov	r4, r1
 80095e6:	b118      	cbz	r0, 80095f0 <__swsetup_r+0x14>
 80095e8:	6a03      	ldr	r3, [r0, #32]
 80095ea:	b90b      	cbnz	r3, 80095f0 <__swsetup_r+0x14>
 80095ec:	f7fd ff92 	bl	8007514 <__sinit>
 80095f0:	89a3      	ldrh	r3, [r4, #12]
 80095f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80095f6:	0718      	lsls	r0, r3, #28
 80095f8:	d422      	bmi.n	8009640 <__swsetup_r+0x64>
 80095fa:	06d9      	lsls	r1, r3, #27
 80095fc:	d407      	bmi.n	800960e <__swsetup_r+0x32>
 80095fe:	2309      	movs	r3, #9
 8009600:	602b      	str	r3, [r5, #0]
 8009602:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009606:	f04f 30ff 	mov.w	r0, #4294967295
 800960a:	81a3      	strh	r3, [r4, #12]
 800960c:	e034      	b.n	8009678 <__swsetup_r+0x9c>
 800960e:	0758      	lsls	r0, r3, #29
 8009610:	d512      	bpl.n	8009638 <__swsetup_r+0x5c>
 8009612:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009614:	b141      	cbz	r1, 8009628 <__swsetup_r+0x4c>
 8009616:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800961a:	4299      	cmp	r1, r3
 800961c:	d002      	beq.n	8009624 <__swsetup_r+0x48>
 800961e:	4628      	mov	r0, r5
 8009620:	f7fe ff0e 	bl	8008440 <_free_r>
 8009624:	2300      	movs	r3, #0
 8009626:	6363      	str	r3, [r4, #52]	; 0x34
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800962e:	81a3      	strh	r3, [r4, #12]
 8009630:	2300      	movs	r3, #0
 8009632:	6063      	str	r3, [r4, #4]
 8009634:	6923      	ldr	r3, [r4, #16]
 8009636:	6023      	str	r3, [r4, #0]
 8009638:	89a3      	ldrh	r3, [r4, #12]
 800963a:	f043 0308 	orr.w	r3, r3, #8
 800963e:	81a3      	strh	r3, [r4, #12]
 8009640:	6923      	ldr	r3, [r4, #16]
 8009642:	b94b      	cbnz	r3, 8009658 <__swsetup_r+0x7c>
 8009644:	89a3      	ldrh	r3, [r4, #12]
 8009646:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800964a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800964e:	d003      	beq.n	8009658 <__swsetup_r+0x7c>
 8009650:	4621      	mov	r1, r4
 8009652:	4628      	mov	r0, r5
 8009654:	f000 f883 	bl	800975e <__smakebuf_r>
 8009658:	89a0      	ldrh	r0, [r4, #12]
 800965a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800965e:	f010 0301 	ands.w	r3, r0, #1
 8009662:	d00a      	beq.n	800967a <__swsetup_r+0x9e>
 8009664:	2300      	movs	r3, #0
 8009666:	60a3      	str	r3, [r4, #8]
 8009668:	6963      	ldr	r3, [r4, #20]
 800966a:	425b      	negs	r3, r3
 800966c:	61a3      	str	r3, [r4, #24]
 800966e:	6923      	ldr	r3, [r4, #16]
 8009670:	b943      	cbnz	r3, 8009684 <__swsetup_r+0xa8>
 8009672:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009676:	d1c4      	bne.n	8009602 <__swsetup_r+0x26>
 8009678:	bd38      	pop	{r3, r4, r5, pc}
 800967a:	0781      	lsls	r1, r0, #30
 800967c:	bf58      	it	pl
 800967e:	6963      	ldrpl	r3, [r4, #20]
 8009680:	60a3      	str	r3, [r4, #8]
 8009682:	e7f4      	b.n	800966e <__swsetup_r+0x92>
 8009684:	2000      	movs	r0, #0
 8009686:	e7f7      	b.n	8009678 <__swsetup_r+0x9c>
 8009688:	2000007c 	.word	0x2000007c

0800968c <_raise_r>:
 800968c:	291f      	cmp	r1, #31
 800968e:	b538      	push	{r3, r4, r5, lr}
 8009690:	4604      	mov	r4, r0
 8009692:	460d      	mov	r5, r1
 8009694:	d904      	bls.n	80096a0 <_raise_r+0x14>
 8009696:	2316      	movs	r3, #22
 8009698:	6003      	str	r3, [r0, #0]
 800969a:	f04f 30ff 	mov.w	r0, #4294967295
 800969e:	bd38      	pop	{r3, r4, r5, pc}
 80096a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80096a2:	b112      	cbz	r2, 80096aa <_raise_r+0x1e>
 80096a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096a8:	b94b      	cbnz	r3, 80096be <_raise_r+0x32>
 80096aa:	4620      	mov	r0, r4
 80096ac:	f000 f830 	bl	8009710 <_getpid_r>
 80096b0:	462a      	mov	r2, r5
 80096b2:	4601      	mov	r1, r0
 80096b4:	4620      	mov	r0, r4
 80096b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096ba:	f000 b817 	b.w	80096ec <_kill_r>
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d00a      	beq.n	80096d8 <_raise_r+0x4c>
 80096c2:	1c59      	adds	r1, r3, #1
 80096c4:	d103      	bne.n	80096ce <_raise_r+0x42>
 80096c6:	2316      	movs	r3, #22
 80096c8:	6003      	str	r3, [r0, #0]
 80096ca:	2001      	movs	r0, #1
 80096cc:	e7e7      	b.n	800969e <_raise_r+0x12>
 80096ce:	2400      	movs	r4, #0
 80096d0:	4628      	mov	r0, r5
 80096d2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80096d6:	4798      	blx	r3
 80096d8:	2000      	movs	r0, #0
 80096da:	e7e0      	b.n	800969e <_raise_r+0x12>

080096dc <raise>:
 80096dc:	4b02      	ldr	r3, [pc, #8]	; (80096e8 <raise+0xc>)
 80096de:	4601      	mov	r1, r0
 80096e0:	6818      	ldr	r0, [r3, #0]
 80096e2:	f7ff bfd3 	b.w	800968c <_raise_r>
 80096e6:	bf00      	nop
 80096e8:	2000007c 	.word	0x2000007c

080096ec <_kill_r>:
 80096ec:	b538      	push	{r3, r4, r5, lr}
 80096ee:	2300      	movs	r3, #0
 80096f0:	4d06      	ldr	r5, [pc, #24]	; (800970c <_kill_r+0x20>)
 80096f2:	4604      	mov	r4, r0
 80096f4:	4608      	mov	r0, r1
 80096f6:	4611      	mov	r1, r2
 80096f8:	602b      	str	r3, [r5, #0]
 80096fa:	f7f9 fa3a 	bl	8002b72 <_kill>
 80096fe:	1c43      	adds	r3, r0, #1
 8009700:	d102      	bne.n	8009708 <_kill_r+0x1c>
 8009702:	682b      	ldr	r3, [r5, #0]
 8009704:	b103      	cbz	r3, 8009708 <_kill_r+0x1c>
 8009706:	6023      	str	r3, [r4, #0]
 8009708:	bd38      	pop	{r3, r4, r5, pc}
 800970a:	bf00      	nop
 800970c:	20001118 	.word	0x20001118

08009710 <_getpid_r>:
 8009710:	f7f9 ba28 	b.w	8002b64 <_getpid>

08009714 <__swhatbuf_r>:
 8009714:	b570      	push	{r4, r5, r6, lr}
 8009716:	460c      	mov	r4, r1
 8009718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800971c:	4615      	mov	r5, r2
 800971e:	2900      	cmp	r1, #0
 8009720:	461e      	mov	r6, r3
 8009722:	b096      	sub	sp, #88	; 0x58
 8009724:	da0c      	bge.n	8009740 <__swhatbuf_r+0x2c>
 8009726:	89a3      	ldrh	r3, [r4, #12]
 8009728:	2100      	movs	r1, #0
 800972a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800972e:	bf0c      	ite	eq
 8009730:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009734:	2340      	movne	r3, #64	; 0x40
 8009736:	2000      	movs	r0, #0
 8009738:	6031      	str	r1, [r6, #0]
 800973a:	602b      	str	r3, [r5, #0]
 800973c:	b016      	add	sp, #88	; 0x58
 800973e:	bd70      	pop	{r4, r5, r6, pc}
 8009740:	466a      	mov	r2, sp
 8009742:	f000 f849 	bl	80097d8 <_fstat_r>
 8009746:	2800      	cmp	r0, #0
 8009748:	dbed      	blt.n	8009726 <__swhatbuf_r+0x12>
 800974a:	9901      	ldr	r1, [sp, #4]
 800974c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009750:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009754:	4259      	negs	r1, r3
 8009756:	4159      	adcs	r1, r3
 8009758:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800975c:	e7eb      	b.n	8009736 <__swhatbuf_r+0x22>

0800975e <__smakebuf_r>:
 800975e:	898b      	ldrh	r3, [r1, #12]
 8009760:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009762:	079d      	lsls	r5, r3, #30
 8009764:	4606      	mov	r6, r0
 8009766:	460c      	mov	r4, r1
 8009768:	d507      	bpl.n	800977a <__smakebuf_r+0x1c>
 800976a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800976e:	6023      	str	r3, [r4, #0]
 8009770:	6123      	str	r3, [r4, #16]
 8009772:	2301      	movs	r3, #1
 8009774:	6163      	str	r3, [r4, #20]
 8009776:	b002      	add	sp, #8
 8009778:	bd70      	pop	{r4, r5, r6, pc}
 800977a:	466a      	mov	r2, sp
 800977c:	ab01      	add	r3, sp, #4
 800977e:	f7ff ffc9 	bl	8009714 <__swhatbuf_r>
 8009782:	9900      	ldr	r1, [sp, #0]
 8009784:	4605      	mov	r5, r0
 8009786:	4630      	mov	r0, r6
 8009788:	f7fe feca 	bl	8008520 <_malloc_r>
 800978c:	b948      	cbnz	r0, 80097a2 <__smakebuf_r+0x44>
 800978e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009792:	059a      	lsls	r2, r3, #22
 8009794:	d4ef      	bmi.n	8009776 <__smakebuf_r+0x18>
 8009796:	f023 0303 	bic.w	r3, r3, #3
 800979a:	f043 0302 	orr.w	r3, r3, #2
 800979e:	81a3      	strh	r3, [r4, #12]
 80097a0:	e7e3      	b.n	800976a <__smakebuf_r+0xc>
 80097a2:	89a3      	ldrh	r3, [r4, #12]
 80097a4:	6020      	str	r0, [r4, #0]
 80097a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097aa:	81a3      	strh	r3, [r4, #12]
 80097ac:	9b00      	ldr	r3, [sp, #0]
 80097ae:	6120      	str	r0, [r4, #16]
 80097b0:	6163      	str	r3, [r4, #20]
 80097b2:	9b01      	ldr	r3, [sp, #4]
 80097b4:	b15b      	cbz	r3, 80097ce <__smakebuf_r+0x70>
 80097b6:	4630      	mov	r0, r6
 80097b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097bc:	f000 f81e 	bl	80097fc <_isatty_r>
 80097c0:	b128      	cbz	r0, 80097ce <__smakebuf_r+0x70>
 80097c2:	89a3      	ldrh	r3, [r4, #12]
 80097c4:	f023 0303 	bic.w	r3, r3, #3
 80097c8:	f043 0301 	orr.w	r3, r3, #1
 80097cc:	81a3      	strh	r3, [r4, #12]
 80097ce:	89a3      	ldrh	r3, [r4, #12]
 80097d0:	431d      	orrs	r5, r3
 80097d2:	81a5      	strh	r5, [r4, #12]
 80097d4:	e7cf      	b.n	8009776 <__smakebuf_r+0x18>
	...

080097d8 <_fstat_r>:
 80097d8:	b538      	push	{r3, r4, r5, lr}
 80097da:	2300      	movs	r3, #0
 80097dc:	4d06      	ldr	r5, [pc, #24]	; (80097f8 <_fstat_r+0x20>)
 80097de:	4604      	mov	r4, r0
 80097e0:	4608      	mov	r0, r1
 80097e2:	4611      	mov	r1, r2
 80097e4:	602b      	str	r3, [r5, #0]
 80097e6:	f7f9 fa22 	bl	8002c2e <_fstat>
 80097ea:	1c43      	adds	r3, r0, #1
 80097ec:	d102      	bne.n	80097f4 <_fstat_r+0x1c>
 80097ee:	682b      	ldr	r3, [r5, #0]
 80097f0:	b103      	cbz	r3, 80097f4 <_fstat_r+0x1c>
 80097f2:	6023      	str	r3, [r4, #0]
 80097f4:	bd38      	pop	{r3, r4, r5, pc}
 80097f6:	bf00      	nop
 80097f8:	20001118 	.word	0x20001118

080097fc <_isatty_r>:
 80097fc:	b538      	push	{r3, r4, r5, lr}
 80097fe:	2300      	movs	r3, #0
 8009800:	4d05      	ldr	r5, [pc, #20]	; (8009818 <_isatty_r+0x1c>)
 8009802:	4604      	mov	r4, r0
 8009804:	4608      	mov	r0, r1
 8009806:	602b      	str	r3, [r5, #0]
 8009808:	f7f9 fa20 	bl	8002c4c <_isatty>
 800980c:	1c43      	adds	r3, r0, #1
 800980e:	d102      	bne.n	8009816 <_isatty_r+0x1a>
 8009810:	682b      	ldr	r3, [r5, #0]
 8009812:	b103      	cbz	r3, 8009816 <_isatty_r+0x1a>
 8009814:	6023      	str	r3, [r4, #0]
 8009816:	bd38      	pop	{r3, r4, r5, pc}
 8009818:	20001118 	.word	0x20001118

0800981c <pow>:
 800981c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009820:	4614      	mov	r4, r2
 8009822:	461d      	mov	r5, r3
 8009824:	4680      	mov	r8, r0
 8009826:	4689      	mov	r9, r1
 8009828:	f000 f866 	bl	80098f8 <__ieee754_pow>
 800982c:	4622      	mov	r2, r4
 800982e:	4606      	mov	r6, r0
 8009830:	460f      	mov	r7, r1
 8009832:	462b      	mov	r3, r5
 8009834:	4620      	mov	r0, r4
 8009836:	4629      	mov	r1, r5
 8009838:	f7f7 f8e8 	bl	8000a0c <__aeabi_dcmpun>
 800983c:	bbc8      	cbnz	r0, 80098b2 <pow+0x96>
 800983e:	2200      	movs	r2, #0
 8009840:	2300      	movs	r3, #0
 8009842:	4640      	mov	r0, r8
 8009844:	4649      	mov	r1, r9
 8009846:	f7f7 f8af 	bl	80009a8 <__aeabi_dcmpeq>
 800984a:	b1b8      	cbz	r0, 800987c <pow+0x60>
 800984c:	2200      	movs	r2, #0
 800984e:	2300      	movs	r3, #0
 8009850:	4620      	mov	r0, r4
 8009852:	4629      	mov	r1, r5
 8009854:	f7f7 f8a8 	bl	80009a8 <__aeabi_dcmpeq>
 8009858:	2800      	cmp	r0, #0
 800985a:	d141      	bne.n	80098e0 <pow+0xc4>
 800985c:	4620      	mov	r0, r4
 800985e:	4629      	mov	r1, r5
 8009860:	f000 f844 	bl	80098ec <finite>
 8009864:	b328      	cbz	r0, 80098b2 <pow+0x96>
 8009866:	2200      	movs	r2, #0
 8009868:	2300      	movs	r3, #0
 800986a:	4620      	mov	r0, r4
 800986c:	4629      	mov	r1, r5
 800986e:	f7f7 f8a5 	bl	80009bc <__aeabi_dcmplt>
 8009872:	b1f0      	cbz	r0, 80098b2 <pow+0x96>
 8009874:	f7fd ff3a 	bl	80076ec <__errno>
 8009878:	2322      	movs	r3, #34	; 0x22
 800987a:	e019      	b.n	80098b0 <pow+0x94>
 800987c:	4630      	mov	r0, r6
 800987e:	4639      	mov	r1, r7
 8009880:	f000 f834 	bl	80098ec <finite>
 8009884:	b9c8      	cbnz	r0, 80098ba <pow+0x9e>
 8009886:	4640      	mov	r0, r8
 8009888:	4649      	mov	r1, r9
 800988a:	f000 f82f 	bl	80098ec <finite>
 800988e:	b1a0      	cbz	r0, 80098ba <pow+0x9e>
 8009890:	4620      	mov	r0, r4
 8009892:	4629      	mov	r1, r5
 8009894:	f000 f82a 	bl	80098ec <finite>
 8009898:	b178      	cbz	r0, 80098ba <pow+0x9e>
 800989a:	4632      	mov	r2, r6
 800989c:	463b      	mov	r3, r7
 800989e:	4630      	mov	r0, r6
 80098a0:	4639      	mov	r1, r7
 80098a2:	f7f7 f8b3 	bl	8000a0c <__aeabi_dcmpun>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	d0e4      	beq.n	8009874 <pow+0x58>
 80098aa:	f7fd ff1f 	bl	80076ec <__errno>
 80098ae:	2321      	movs	r3, #33	; 0x21
 80098b0:	6003      	str	r3, [r0, #0]
 80098b2:	4630      	mov	r0, r6
 80098b4:	4639      	mov	r1, r7
 80098b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098ba:	2200      	movs	r2, #0
 80098bc:	2300      	movs	r3, #0
 80098be:	4630      	mov	r0, r6
 80098c0:	4639      	mov	r1, r7
 80098c2:	f7f7 f871 	bl	80009a8 <__aeabi_dcmpeq>
 80098c6:	2800      	cmp	r0, #0
 80098c8:	d0f3      	beq.n	80098b2 <pow+0x96>
 80098ca:	4640      	mov	r0, r8
 80098cc:	4649      	mov	r1, r9
 80098ce:	f000 f80d 	bl	80098ec <finite>
 80098d2:	2800      	cmp	r0, #0
 80098d4:	d0ed      	beq.n	80098b2 <pow+0x96>
 80098d6:	4620      	mov	r0, r4
 80098d8:	4629      	mov	r1, r5
 80098da:	f000 f807 	bl	80098ec <finite>
 80098de:	e7c8      	b.n	8009872 <pow+0x56>
 80098e0:	2600      	movs	r6, #0
 80098e2:	4f01      	ldr	r7, [pc, #4]	; (80098e8 <pow+0xcc>)
 80098e4:	e7e5      	b.n	80098b2 <pow+0x96>
 80098e6:	bf00      	nop
 80098e8:	3ff00000 	.word	0x3ff00000

080098ec <finite>:
 80098ec:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 80098f0:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80098f4:	0fc0      	lsrs	r0, r0, #31
 80098f6:	4770      	bx	lr

080098f8 <__ieee754_pow>:
 80098f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098fc:	b093      	sub	sp, #76	; 0x4c
 80098fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009902:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8009906:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800990a:	4689      	mov	r9, r1
 800990c:	ea56 0102 	orrs.w	r1, r6, r2
 8009910:	4680      	mov	r8, r0
 8009912:	d111      	bne.n	8009938 <__ieee754_pow+0x40>
 8009914:	1803      	adds	r3, r0, r0
 8009916:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 800991a:	4152      	adcs	r2, r2
 800991c:	4299      	cmp	r1, r3
 800991e:	4b82      	ldr	r3, [pc, #520]	; (8009b28 <__ieee754_pow+0x230>)
 8009920:	4193      	sbcs	r3, r2
 8009922:	f080 84ba 	bcs.w	800a29a <__ieee754_pow+0x9a2>
 8009926:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800992a:	4640      	mov	r0, r8
 800992c:	4649      	mov	r1, r9
 800992e:	f7f6 fc1d 	bl	800016c <__adddf3>
 8009932:	4683      	mov	fp, r0
 8009934:	468c      	mov	ip, r1
 8009936:	e06f      	b.n	8009a18 <__ieee754_pow+0x120>
 8009938:	4b7c      	ldr	r3, [pc, #496]	; (8009b2c <__ieee754_pow+0x234>)
 800993a:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 800993e:	429c      	cmp	r4, r3
 8009940:	464d      	mov	r5, r9
 8009942:	4682      	mov	sl, r0
 8009944:	dc06      	bgt.n	8009954 <__ieee754_pow+0x5c>
 8009946:	d101      	bne.n	800994c <__ieee754_pow+0x54>
 8009948:	2800      	cmp	r0, #0
 800994a:	d1ec      	bne.n	8009926 <__ieee754_pow+0x2e>
 800994c:	429e      	cmp	r6, r3
 800994e:	dc01      	bgt.n	8009954 <__ieee754_pow+0x5c>
 8009950:	d10f      	bne.n	8009972 <__ieee754_pow+0x7a>
 8009952:	b172      	cbz	r2, 8009972 <__ieee754_pow+0x7a>
 8009954:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8009958:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800995c:	ea55 050a 	orrs.w	r5, r5, sl
 8009960:	d1e1      	bne.n	8009926 <__ieee754_pow+0x2e>
 8009962:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009966:	18db      	adds	r3, r3, r3
 8009968:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800996c:	4152      	adcs	r2, r2
 800996e:	429d      	cmp	r5, r3
 8009970:	e7d5      	b.n	800991e <__ieee754_pow+0x26>
 8009972:	2d00      	cmp	r5, #0
 8009974:	da39      	bge.n	80099ea <__ieee754_pow+0xf2>
 8009976:	4b6e      	ldr	r3, [pc, #440]	; (8009b30 <__ieee754_pow+0x238>)
 8009978:	429e      	cmp	r6, r3
 800997a:	dc52      	bgt.n	8009a22 <__ieee754_pow+0x12a>
 800997c:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009980:	429e      	cmp	r6, r3
 8009982:	f340 849d 	ble.w	800a2c0 <__ieee754_pow+0x9c8>
 8009986:	1533      	asrs	r3, r6, #20
 8009988:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800998c:	2b14      	cmp	r3, #20
 800998e:	dd0f      	ble.n	80099b0 <__ieee754_pow+0xb8>
 8009990:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009994:	fa22 f103 	lsr.w	r1, r2, r3
 8009998:	fa01 f303 	lsl.w	r3, r1, r3
 800999c:	4293      	cmp	r3, r2
 800999e:	f040 848f 	bne.w	800a2c0 <__ieee754_pow+0x9c8>
 80099a2:	f001 0101 	and.w	r1, r1, #1
 80099a6:	f1c1 0302 	rsb	r3, r1, #2
 80099aa:	9300      	str	r3, [sp, #0]
 80099ac:	b182      	cbz	r2, 80099d0 <__ieee754_pow+0xd8>
 80099ae:	e05d      	b.n	8009a6c <__ieee754_pow+0x174>
 80099b0:	2a00      	cmp	r2, #0
 80099b2:	d159      	bne.n	8009a68 <__ieee754_pow+0x170>
 80099b4:	f1c3 0314 	rsb	r3, r3, #20
 80099b8:	fa46 f103 	asr.w	r1, r6, r3
 80099bc:	fa01 f303 	lsl.w	r3, r1, r3
 80099c0:	42b3      	cmp	r3, r6
 80099c2:	f040 847a 	bne.w	800a2ba <__ieee754_pow+0x9c2>
 80099c6:	f001 0101 	and.w	r1, r1, #1
 80099ca:	f1c1 0302 	rsb	r3, r1, #2
 80099ce:	9300      	str	r3, [sp, #0]
 80099d0:	4b58      	ldr	r3, [pc, #352]	; (8009b34 <__ieee754_pow+0x23c>)
 80099d2:	429e      	cmp	r6, r3
 80099d4:	d132      	bne.n	8009a3c <__ieee754_pow+0x144>
 80099d6:	2f00      	cmp	r7, #0
 80099d8:	f280 846b 	bge.w	800a2b2 <__ieee754_pow+0x9ba>
 80099dc:	4642      	mov	r2, r8
 80099de:	464b      	mov	r3, r9
 80099e0:	2000      	movs	r0, #0
 80099e2:	4954      	ldr	r1, [pc, #336]	; (8009b34 <__ieee754_pow+0x23c>)
 80099e4:	f7f6 fea2 	bl	800072c <__aeabi_ddiv>
 80099e8:	e7a3      	b.n	8009932 <__ieee754_pow+0x3a>
 80099ea:	2300      	movs	r3, #0
 80099ec:	9300      	str	r3, [sp, #0]
 80099ee:	2a00      	cmp	r2, #0
 80099f0:	d13c      	bne.n	8009a6c <__ieee754_pow+0x174>
 80099f2:	4b4e      	ldr	r3, [pc, #312]	; (8009b2c <__ieee754_pow+0x234>)
 80099f4:	429e      	cmp	r6, r3
 80099f6:	d1eb      	bne.n	80099d0 <__ieee754_pow+0xd8>
 80099f8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80099fc:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009a00:	ea53 030a 	orrs.w	r3, r3, sl
 8009a04:	f000 8449 	beq.w	800a29a <__ieee754_pow+0x9a2>
 8009a08:	4b4b      	ldr	r3, [pc, #300]	; (8009b38 <__ieee754_pow+0x240>)
 8009a0a:	429c      	cmp	r4, r3
 8009a0c:	dd0b      	ble.n	8009a26 <__ieee754_pow+0x12e>
 8009a0e:	2f00      	cmp	r7, #0
 8009a10:	f2c0 8449 	blt.w	800a2a6 <__ieee754_pow+0x9ae>
 8009a14:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8009a18:	4658      	mov	r0, fp
 8009a1a:	4661      	mov	r1, ip
 8009a1c:	b013      	add	sp, #76	; 0x4c
 8009a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a22:	2302      	movs	r3, #2
 8009a24:	e7e2      	b.n	80099ec <__ieee754_pow+0xf4>
 8009a26:	2f00      	cmp	r7, #0
 8009a28:	f04f 0b00 	mov.w	fp, #0
 8009a2c:	f04f 0c00 	mov.w	ip, #0
 8009a30:	daf2      	bge.n	8009a18 <__ieee754_pow+0x120>
 8009a32:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8009a36:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8009a3a:	e7ed      	b.n	8009a18 <__ieee754_pow+0x120>
 8009a3c:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8009a40:	d106      	bne.n	8009a50 <__ieee754_pow+0x158>
 8009a42:	4642      	mov	r2, r8
 8009a44:	464b      	mov	r3, r9
 8009a46:	4640      	mov	r0, r8
 8009a48:	4649      	mov	r1, r9
 8009a4a:	f7f6 fd45 	bl	80004d8 <__aeabi_dmul>
 8009a4e:	e770      	b.n	8009932 <__ieee754_pow+0x3a>
 8009a50:	4b3a      	ldr	r3, [pc, #232]	; (8009b3c <__ieee754_pow+0x244>)
 8009a52:	429f      	cmp	r7, r3
 8009a54:	d10a      	bne.n	8009a6c <__ieee754_pow+0x174>
 8009a56:	2d00      	cmp	r5, #0
 8009a58:	db08      	blt.n	8009a6c <__ieee754_pow+0x174>
 8009a5a:	4640      	mov	r0, r8
 8009a5c:	4649      	mov	r1, r9
 8009a5e:	b013      	add	sp, #76	; 0x4c
 8009a60:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a64:	f000 bd0a 	b.w	800a47c <__ieee754_sqrt>
 8009a68:	2300      	movs	r3, #0
 8009a6a:	9300      	str	r3, [sp, #0]
 8009a6c:	4640      	mov	r0, r8
 8009a6e:	4649      	mov	r1, r9
 8009a70:	f000 fc58 	bl	800a324 <fabs>
 8009a74:	4683      	mov	fp, r0
 8009a76:	468c      	mov	ip, r1
 8009a78:	f1ba 0f00 	cmp.w	sl, #0
 8009a7c:	d128      	bne.n	8009ad0 <__ieee754_pow+0x1d8>
 8009a7e:	b124      	cbz	r4, 8009a8a <__ieee754_pow+0x192>
 8009a80:	4b2c      	ldr	r3, [pc, #176]	; (8009b34 <__ieee754_pow+0x23c>)
 8009a82:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009a86:	429a      	cmp	r2, r3
 8009a88:	d122      	bne.n	8009ad0 <__ieee754_pow+0x1d8>
 8009a8a:	2f00      	cmp	r7, #0
 8009a8c:	da07      	bge.n	8009a9e <__ieee754_pow+0x1a6>
 8009a8e:	465a      	mov	r2, fp
 8009a90:	4663      	mov	r3, ip
 8009a92:	2000      	movs	r0, #0
 8009a94:	4927      	ldr	r1, [pc, #156]	; (8009b34 <__ieee754_pow+0x23c>)
 8009a96:	f7f6 fe49 	bl	800072c <__aeabi_ddiv>
 8009a9a:	4683      	mov	fp, r0
 8009a9c:	468c      	mov	ip, r1
 8009a9e:	2d00      	cmp	r5, #0
 8009aa0:	daba      	bge.n	8009a18 <__ieee754_pow+0x120>
 8009aa2:	9b00      	ldr	r3, [sp, #0]
 8009aa4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009aa8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009aac:	431c      	orrs	r4, r3
 8009aae:	d108      	bne.n	8009ac2 <__ieee754_pow+0x1ca>
 8009ab0:	465a      	mov	r2, fp
 8009ab2:	4663      	mov	r3, ip
 8009ab4:	4658      	mov	r0, fp
 8009ab6:	4661      	mov	r1, ip
 8009ab8:	f7f6 fb56 	bl	8000168 <__aeabi_dsub>
 8009abc:	4602      	mov	r2, r0
 8009abe:	460b      	mov	r3, r1
 8009ac0:	e790      	b.n	80099e4 <__ieee754_pow+0xec>
 8009ac2:	9b00      	ldr	r3, [sp, #0]
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	d1a7      	bne.n	8009a18 <__ieee754_pow+0x120>
 8009ac8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8009acc:	469c      	mov	ip, r3
 8009ace:	e7a3      	b.n	8009a18 <__ieee754_pow+0x120>
 8009ad0:	0feb      	lsrs	r3, r5, #31
 8009ad2:	3b01      	subs	r3, #1
 8009ad4:	930c      	str	r3, [sp, #48]	; 0x30
 8009ad6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ad8:	9b00      	ldr	r3, [sp, #0]
 8009ada:	4313      	orrs	r3, r2
 8009adc:	d104      	bne.n	8009ae8 <__ieee754_pow+0x1f0>
 8009ade:	4642      	mov	r2, r8
 8009ae0:	464b      	mov	r3, r9
 8009ae2:	4640      	mov	r0, r8
 8009ae4:	4649      	mov	r1, r9
 8009ae6:	e7e7      	b.n	8009ab8 <__ieee754_pow+0x1c0>
 8009ae8:	4b15      	ldr	r3, [pc, #84]	; (8009b40 <__ieee754_pow+0x248>)
 8009aea:	429e      	cmp	r6, r3
 8009aec:	f340 80f6 	ble.w	8009cdc <__ieee754_pow+0x3e4>
 8009af0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009af4:	429e      	cmp	r6, r3
 8009af6:	4b10      	ldr	r3, [pc, #64]	; (8009b38 <__ieee754_pow+0x240>)
 8009af8:	dd09      	ble.n	8009b0e <__ieee754_pow+0x216>
 8009afa:	429c      	cmp	r4, r3
 8009afc:	dc0c      	bgt.n	8009b18 <__ieee754_pow+0x220>
 8009afe:	2f00      	cmp	r7, #0
 8009b00:	da0c      	bge.n	8009b1c <__ieee754_pow+0x224>
 8009b02:	2000      	movs	r0, #0
 8009b04:	b013      	add	sp, #76	; 0x4c
 8009b06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b0a:	f000 bcb2 	b.w	800a472 <__math_oflow>
 8009b0e:	429c      	cmp	r4, r3
 8009b10:	dbf5      	blt.n	8009afe <__ieee754_pow+0x206>
 8009b12:	4b08      	ldr	r3, [pc, #32]	; (8009b34 <__ieee754_pow+0x23c>)
 8009b14:	429c      	cmp	r4, r3
 8009b16:	dd15      	ble.n	8009b44 <__ieee754_pow+0x24c>
 8009b18:	2f00      	cmp	r7, #0
 8009b1a:	dcf2      	bgt.n	8009b02 <__ieee754_pow+0x20a>
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	b013      	add	sp, #76	; 0x4c
 8009b20:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b24:	f000 bca0 	b.w	800a468 <__math_uflow>
 8009b28:	fff00000 	.word	0xfff00000
 8009b2c:	7ff00000 	.word	0x7ff00000
 8009b30:	433fffff 	.word	0x433fffff
 8009b34:	3ff00000 	.word	0x3ff00000
 8009b38:	3fefffff 	.word	0x3fefffff
 8009b3c:	3fe00000 	.word	0x3fe00000
 8009b40:	41e00000 	.word	0x41e00000
 8009b44:	4661      	mov	r1, ip
 8009b46:	2200      	movs	r2, #0
 8009b48:	4658      	mov	r0, fp
 8009b4a:	4b5f      	ldr	r3, [pc, #380]	; (8009cc8 <__ieee754_pow+0x3d0>)
 8009b4c:	f7f6 fb0c 	bl	8000168 <__aeabi_dsub>
 8009b50:	a355      	add	r3, pc, #340	; (adr r3, 8009ca8 <__ieee754_pow+0x3b0>)
 8009b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b56:	4604      	mov	r4, r0
 8009b58:	460d      	mov	r5, r1
 8009b5a:	f7f6 fcbd 	bl	80004d8 <__aeabi_dmul>
 8009b5e:	a354      	add	r3, pc, #336	; (adr r3, 8009cb0 <__ieee754_pow+0x3b8>)
 8009b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b64:	4606      	mov	r6, r0
 8009b66:	460f      	mov	r7, r1
 8009b68:	4620      	mov	r0, r4
 8009b6a:	4629      	mov	r1, r5
 8009b6c:	f7f6 fcb4 	bl	80004d8 <__aeabi_dmul>
 8009b70:	2200      	movs	r2, #0
 8009b72:	4682      	mov	sl, r0
 8009b74:	468b      	mov	fp, r1
 8009b76:	4620      	mov	r0, r4
 8009b78:	4629      	mov	r1, r5
 8009b7a:	4b54      	ldr	r3, [pc, #336]	; (8009ccc <__ieee754_pow+0x3d4>)
 8009b7c:	f7f6 fcac 	bl	80004d8 <__aeabi_dmul>
 8009b80:	4602      	mov	r2, r0
 8009b82:	460b      	mov	r3, r1
 8009b84:	a14c      	add	r1, pc, #304	; (adr r1, 8009cb8 <__ieee754_pow+0x3c0>)
 8009b86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b8a:	f7f6 faed 	bl	8000168 <__aeabi_dsub>
 8009b8e:	4622      	mov	r2, r4
 8009b90:	462b      	mov	r3, r5
 8009b92:	f7f6 fca1 	bl	80004d8 <__aeabi_dmul>
 8009b96:	4602      	mov	r2, r0
 8009b98:	460b      	mov	r3, r1
 8009b9a:	2000      	movs	r0, #0
 8009b9c:	494c      	ldr	r1, [pc, #304]	; (8009cd0 <__ieee754_pow+0x3d8>)
 8009b9e:	f7f6 fae3 	bl	8000168 <__aeabi_dsub>
 8009ba2:	4622      	mov	r2, r4
 8009ba4:	462b      	mov	r3, r5
 8009ba6:	4680      	mov	r8, r0
 8009ba8:	4689      	mov	r9, r1
 8009baa:	4620      	mov	r0, r4
 8009bac:	4629      	mov	r1, r5
 8009bae:	f7f6 fc93 	bl	80004d8 <__aeabi_dmul>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	4640      	mov	r0, r8
 8009bb8:	4649      	mov	r1, r9
 8009bba:	f7f6 fc8d 	bl	80004d8 <__aeabi_dmul>
 8009bbe:	a340      	add	r3, pc, #256	; (adr r3, 8009cc0 <__ieee754_pow+0x3c8>)
 8009bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc4:	f7f6 fc88 	bl	80004d8 <__aeabi_dmul>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	460b      	mov	r3, r1
 8009bcc:	4650      	mov	r0, sl
 8009bce:	4659      	mov	r1, fp
 8009bd0:	f7f6 faca 	bl	8000168 <__aeabi_dsub>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	4604      	mov	r4, r0
 8009bda:	460d      	mov	r5, r1
 8009bdc:	4630      	mov	r0, r6
 8009bde:	4639      	mov	r1, r7
 8009be0:	f7f6 fac4 	bl	800016c <__adddf3>
 8009be4:	2000      	movs	r0, #0
 8009be6:	4632      	mov	r2, r6
 8009be8:	463b      	mov	r3, r7
 8009bea:	4682      	mov	sl, r0
 8009bec:	468b      	mov	fp, r1
 8009bee:	f7f6 fabb 	bl	8000168 <__aeabi_dsub>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	4629      	mov	r1, r5
 8009bfa:	f7f6 fab5 	bl	8000168 <__aeabi_dsub>
 8009bfe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009c02:	9b00      	ldr	r3, [sp, #0]
 8009c04:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c06:	3b01      	subs	r3, #1
 8009c08:	4313      	orrs	r3, r2
 8009c0a:	f04f 0600 	mov.w	r6, #0
 8009c0e:	f04f 0200 	mov.w	r2, #0
 8009c12:	bf0c      	ite	eq
 8009c14:	4b2f      	ldreq	r3, [pc, #188]	; (8009cd4 <__ieee754_pow+0x3dc>)
 8009c16:	4b2c      	ldrne	r3, [pc, #176]	; (8009cc8 <__ieee754_pow+0x3d0>)
 8009c18:	4604      	mov	r4, r0
 8009c1a:	460d      	mov	r5, r1
 8009c1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c20:	e9cd 2300 	strd	r2, r3, [sp]
 8009c24:	4632      	mov	r2, r6
 8009c26:	463b      	mov	r3, r7
 8009c28:	f7f6 fa9e 	bl	8000168 <__aeabi_dsub>
 8009c2c:	4652      	mov	r2, sl
 8009c2e:	465b      	mov	r3, fp
 8009c30:	f7f6 fc52 	bl	80004d8 <__aeabi_dmul>
 8009c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c38:	4680      	mov	r8, r0
 8009c3a:	4689      	mov	r9, r1
 8009c3c:	4620      	mov	r0, r4
 8009c3e:	4629      	mov	r1, r5
 8009c40:	f7f6 fc4a 	bl	80004d8 <__aeabi_dmul>
 8009c44:	4602      	mov	r2, r0
 8009c46:	460b      	mov	r3, r1
 8009c48:	4640      	mov	r0, r8
 8009c4a:	4649      	mov	r1, r9
 8009c4c:	f7f6 fa8e 	bl	800016c <__adddf3>
 8009c50:	4632      	mov	r2, r6
 8009c52:	463b      	mov	r3, r7
 8009c54:	4680      	mov	r8, r0
 8009c56:	4689      	mov	r9, r1
 8009c58:	4650      	mov	r0, sl
 8009c5a:	4659      	mov	r1, fp
 8009c5c:	f7f6 fc3c 	bl	80004d8 <__aeabi_dmul>
 8009c60:	4604      	mov	r4, r0
 8009c62:	460d      	mov	r5, r1
 8009c64:	460b      	mov	r3, r1
 8009c66:	4602      	mov	r2, r0
 8009c68:	4649      	mov	r1, r9
 8009c6a:	4640      	mov	r0, r8
 8009c6c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009c70:	f7f6 fa7c 	bl	800016c <__adddf3>
 8009c74:	4b18      	ldr	r3, [pc, #96]	; (8009cd8 <__ieee754_pow+0x3e0>)
 8009c76:	4682      	mov	sl, r0
 8009c78:	4299      	cmp	r1, r3
 8009c7a:	460f      	mov	r7, r1
 8009c7c:	460e      	mov	r6, r1
 8009c7e:	f340 82e7 	ble.w	800a250 <__ieee754_pow+0x958>
 8009c82:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009c86:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009c8a:	4303      	orrs	r3, r0
 8009c8c:	f000 81e2 	beq.w	800a054 <__ieee754_pow+0x75c>
 8009c90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c94:	2200      	movs	r2, #0
 8009c96:	2300      	movs	r3, #0
 8009c98:	f7f6 fe90 	bl	80009bc <__aeabi_dcmplt>
 8009c9c:	3800      	subs	r0, #0
 8009c9e:	bf18      	it	ne
 8009ca0:	2001      	movne	r0, #1
 8009ca2:	e72f      	b.n	8009b04 <__ieee754_pow+0x20c>
 8009ca4:	f3af 8000 	nop.w
 8009ca8:	60000000 	.word	0x60000000
 8009cac:	3ff71547 	.word	0x3ff71547
 8009cb0:	f85ddf44 	.word	0xf85ddf44
 8009cb4:	3e54ae0b 	.word	0x3e54ae0b
 8009cb8:	55555555 	.word	0x55555555
 8009cbc:	3fd55555 	.word	0x3fd55555
 8009cc0:	652b82fe 	.word	0x652b82fe
 8009cc4:	3ff71547 	.word	0x3ff71547
 8009cc8:	3ff00000 	.word	0x3ff00000
 8009ccc:	3fd00000 	.word	0x3fd00000
 8009cd0:	3fe00000 	.word	0x3fe00000
 8009cd4:	bff00000 	.word	0xbff00000
 8009cd8:	408fffff 	.word	0x408fffff
 8009cdc:	4bd4      	ldr	r3, [pc, #848]	; (800a030 <__ieee754_pow+0x738>)
 8009cde:	2200      	movs	r2, #0
 8009ce0:	402b      	ands	r3, r5
 8009ce2:	b943      	cbnz	r3, 8009cf6 <__ieee754_pow+0x3fe>
 8009ce4:	4658      	mov	r0, fp
 8009ce6:	4661      	mov	r1, ip
 8009ce8:	4bd2      	ldr	r3, [pc, #840]	; (800a034 <__ieee754_pow+0x73c>)
 8009cea:	f7f6 fbf5 	bl	80004d8 <__aeabi_dmul>
 8009cee:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8009cf2:	4683      	mov	fp, r0
 8009cf4:	460c      	mov	r4, r1
 8009cf6:	1523      	asrs	r3, r4, #20
 8009cf8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009cfc:	4413      	add	r3, r2
 8009cfe:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d00:	4bcd      	ldr	r3, [pc, #820]	; (800a038 <__ieee754_pow+0x740>)
 8009d02:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009d06:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009d0a:	429c      	cmp	r4, r3
 8009d0c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009d10:	dd08      	ble.n	8009d24 <__ieee754_pow+0x42c>
 8009d12:	4bca      	ldr	r3, [pc, #808]	; (800a03c <__ieee754_pow+0x744>)
 8009d14:	429c      	cmp	r4, r3
 8009d16:	f340 8164 	ble.w	8009fe2 <__ieee754_pow+0x6ea>
 8009d1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d1c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8009d20:	3301      	adds	r3, #1
 8009d22:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d24:	2600      	movs	r6, #0
 8009d26:	00f3      	lsls	r3, r6, #3
 8009d28:	930d      	str	r3, [sp, #52]	; 0x34
 8009d2a:	4bc5      	ldr	r3, [pc, #788]	; (800a040 <__ieee754_pow+0x748>)
 8009d2c:	4658      	mov	r0, fp
 8009d2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009d32:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009d36:	4629      	mov	r1, r5
 8009d38:	461a      	mov	r2, r3
 8009d3a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8009d3e:	4623      	mov	r3, r4
 8009d40:	f7f6 fa12 	bl	8000168 <__aeabi_dsub>
 8009d44:	46da      	mov	sl, fp
 8009d46:	462b      	mov	r3, r5
 8009d48:	4652      	mov	r2, sl
 8009d4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009d4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d52:	f7f6 fa0b 	bl	800016c <__adddf3>
 8009d56:	4602      	mov	r2, r0
 8009d58:	460b      	mov	r3, r1
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	49b9      	ldr	r1, [pc, #740]	; (800a044 <__ieee754_pow+0x74c>)
 8009d5e:	f7f6 fce5 	bl	800072c <__aeabi_ddiv>
 8009d62:	4602      	mov	r2, r0
 8009d64:	460b      	mov	r3, r1
 8009d66:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009d6a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009d6e:	f7f6 fbb3 	bl	80004d8 <__aeabi_dmul>
 8009d72:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009d76:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8009d7a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009d7e:	2300      	movs	r3, #0
 8009d80:	2200      	movs	r2, #0
 8009d82:	46ab      	mov	fp, r5
 8009d84:	106d      	asrs	r5, r5, #1
 8009d86:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009d8a:	9304      	str	r3, [sp, #16]
 8009d8c:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009d90:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009d94:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 8009d98:	4640      	mov	r0, r8
 8009d9a:	4649      	mov	r1, r9
 8009d9c:	4614      	mov	r4, r2
 8009d9e:	461d      	mov	r5, r3
 8009da0:	f7f6 fb9a 	bl	80004d8 <__aeabi_dmul>
 8009da4:	4602      	mov	r2, r0
 8009da6:	460b      	mov	r3, r1
 8009da8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009dac:	f7f6 f9dc 	bl	8000168 <__aeabi_dsub>
 8009db0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009db4:	4606      	mov	r6, r0
 8009db6:	460f      	mov	r7, r1
 8009db8:	4620      	mov	r0, r4
 8009dba:	4629      	mov	r1, r5
 8009dbc:	f7f6 f9d4 	bl	8000168 <__aeabi_dsub>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	460b      	mov	r3, r1
 8009dc4:	4650      	mov	r0, sl
 8009dc6:	4659      	mov	r1, fp
 8009dc8:	f7f6 f9ce 	bl	8000168 <__aeabi_dsub>
 8009dcc:	4642      	mov	r2, r8
 8009dce:	464b      	mov	r3, r9
 8009dd0:	f7f6 fb82 	bl	80004d8 <__aeabi_dmul>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	4630      	mov	r0, r6
 8009dda:	4639      	mov	r1, r7
 8009ddc:	f7f6 f9c4 	bl	8000168 <__aeabi_dsub>
 8009de0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009de4:	f7f6 fb78 	bl	80004d8 <__aeabi_dmul>
 8009de8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009dec:	4682      	mov	sl, r0
 8009dee:	468b      	mov	fp, r1
 8009df0:	4610      	mov	r0, r2
 8009df2:	4619      	mov	r1, r3
 8009df4:	f7f6 fb70 	bl	80004d8 <__aeabi_dmul>
 8009df8:	a37b      	add	r3, pc, #492	; (adr r3, 8009fe8 <__ieee754_pow+0x6f0>)
 8009dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfe:	4604      	mov	r4, r0
 8009e00:	460d      	mov	r5, r1
 8009e02:	f7f6 fb69 	bl	80004d8 <__aeabi_dmul>
 8009e06:	a37a      	add	r3, pc, #488	; (adr r3, 8009ff0 <__ieee754_pow+0x6f8>)
 8009e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0c:	f7f6 f9ae 	bl	800016c <__adddf3>
 8009e10:	4622      	mov	r2, r4
 8009e12:	462b      	mov	r3, r5
 8009e14:	f7f6 fb60 	bl	80004d8 <__aeabi_dmul>
 8009e18:	a377      	add	r3, pc, #476	; (adr r3, 8009ff8 <__ieee754_pow+0x700>)
 8009e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e1e:	f7f6 f9a5 	bl	800016c <__adddf3>
 8009e22:	4622      	mov	r2, r4
 8009e24:	462b      	mov	r3, r5
 8009e26:	f7f6 fb57 	bl	80004d8 <__aeabi_dmul>
 8009e2a:	a375      	add	r3, pc, #468	; (adr r3, 800a000 <__ieee754_pow+0x708>)
 8009e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e30:	f7f6 f99c 	bl	800016c <__adddf3>
 8009e34:	4622      	mov	r2, r4
 8009e36:	462b      	mov	r3, r5
 8009e38:	f7f6 fb4e 	bl	80004d8 <__aeabi_dmul>
 8009e3c:	a372      	add	r3, pc, #456	; (adr r3, 800a008 <__ieee754_pow+0x710>)
 8009e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e42:	f7f6 f993 	bl	800016c <__adddf3>
 8009e46:	4622      	mov	r2, r4
 8009e48:	462b      	mov	r3, r5
 8009e4a:	f7f6 fb45 	bl	80004d8 <__aeabi_dmul>
 8009e4e:	a370      	add	r3, pc, #448	; (adr r3, 800a010 <__ieee754_pow+0x718>)
 8009e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e54:	f7f6 f98a 	bl	800016c <__adddf3>
 8009e58:	4622      	mov	r2, r4
 8009e5a:	4606      	mov	r6, r0
 8009e5c:	460f      	mov	r7, r1
 8009e5e:	462b      	mov	r3, r5
 8009e60:	4620      	mov	r0, r4
 8009e62:	4629      	mov	r1, r5
 8009e64:	f7f6 fb38 	bl	80004d8 <__aeabi_dmul>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	4630      	mov	r0, r6
 8009e6e:	4639      	mov	r1, r7
 8009e70:	f7f6 fb32 	bl	80004d8 <__aeabi_dmul>
 8009e74:	4604      	mov	r4, r0
 8009e76:	460d      	mov	r5, r1
 8009e78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e7c:	4642      	mov	r2, r8
 8009e7e:	464b      	mov	r3, r9
 8009e80:	f7f6 f974 	bl	800016c <__adddf3>
 8009e84:	4652      	mov	r2, sl
 8009e86:	465b      	mov	r3, fp
 8009e88:	f7f6 fb26 	bl	80004d8 <__aeabi_dmul>
 8009e8c:	4622      	mov	r2, r4
 8009e8e:	462b      	mov	r3, r5
 8009e90:	f7f6 f96c 	bl	800016c <__adddf3>
 8009e94:	4642      	mov	r2, r8
 8009e96:	4606      	mov	r6, r0
 8009e98:	460f      	mov	r7, r1
 8009e9a:	464b      	mov	r3, r9
 8009e9c:	4640      	mov	r0, r8
 8009e9e:	4649      	mov	r1, r9
 8009ea0:	f7f6 fb1a 	bl	80004d8 <__aeabi_dmul>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009eac:	2200      	movs	r2, #0
 8009eae:	4b66      	ldr	r3, [pc, #408]	; (800a048 <__ieee754_pow+0x750>)
 8009eb0:	f7f6 f95c 	bl	800016c <__adddf3>
 8009eb4:	4632      	mov	r2, r6
 8009eb6:	463b      	mov	r3, r7
 8009eb8:	f7f6 f958 	bl	800016c <__adddf3>
 8009ebc:	2400      	movs	r4, #0
 8009ebe:	460d      	mov	r5, r1
 8009ec0:	4622      	mov	r2, r4
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	4640      	mov	r0, r8
 8009ec6:	4649      	mov	r1, r9
 8009ec8:	f7f6 fb06 	bl	80004d8 <__aeabi_dmul>
 8009ecc:	2200      	movs	r2, #0
 8009ece:	4680      	mov	r8, r0
 8009ed0:	4689      	mov	r9, r1
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	4629      	mov	r1, r5
 8009ed6:	4b5c      	ldr	r3, [pc, #368]	; (800a048 <__ieee754_pow+0x750>)
 8009ed8:	f7f6 f946 	bl	8000168 <__aeabi_dsub>
 8009edc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009ee0:	f7f6 f942 	bl	8000168 <__aeabi_dsub>
 8009ee4:	4602      	mov	r2, r0
 8009ee6:	460b      	mov	r3, r1
 8009ee8:	4630      	mov	r0, r6
 8009eea:	4639      	mov	r1, r7
 8009eec:	f7f6 f93c 	bl	8000168 <__aeabi_dsub>
 8009ef0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009ef4:	f7f6 faf0 	bl	80004d8 <__aeabi_dmul>
 8009ef8:	4622      	mov	r2, r4
 8009efa:	4606      	mov	r6, r0
 8009efc:	460f      	mov	r7, r1
 8009efe:	462b      	mov	r3, r5
 8009f00:	4650      	mov	r0, sl
 8009f02:	4659      	mov	r1, fp
 8009f04:	f7f6 fae8 	bl	80004d8 <__aeabi_dmul>
 8009f08:	4602      	mov	r2, r0
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	4630      	mov	r0, r6
 8009f0e:	4639      	mov	r1, r7
 8009f10:	f7f6 f92c 	bl	800016c <__adddf3>
 8009f14:	2400      	movs	r4, #0
 8009f16:	4606      	mov	r6, r0
 8009f18:	460f      	mov	r7, r1
 8009f1a:	4602      	mov	r2, r0
 8009f1c:	460b      	mov	r3, r1
 8009f1e:	4640      	mov	r0, r8
 8009f20:	4649      	mov	r1, r9
 8009f22:	f7f6 f923 	bl	800016c <__adddf3>
 8009f26:	a33c      	add	r3, pc, #240	; (adr r3, 800a018 <__ieee754_pow+0x720>)
 8009f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	460d      	mov	r5, r1
 8009f30:	f7f6 fad2 	bl	80004d8 <__aeabi_dmul>
 8009f34:	4642      	mov	r2, r8
 8009f36:	464b      	mov	r3, r9
 8009f38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009f3c:	4620      	mov	r0, r4
 8009f3e:	4629      	mov	r1, r5
 8009f40:	f7f6 f912 	bl	8000168 <__aeabi_dsub>
 8009f44:	4602      	mov	r2, r0
 8009f46:	460b      	mov	r3, r1
 8009f48:	4630      	mov	r0, r6
 8009f4a:	4639      	mov	r1, r7
 8009f4c:	f7f6 f90c 	bl	8000168 <__aeabi_dsub>
 8009f50:	a333      	add	r3, pc, #204	; (adr r3, 800a020 <__ieee754_pow+0x728>)
 8009f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f56:	f7f6 fabf 	bl	80004d8 <__aeabi_dmul>
 8009f5a:	a333      	add	r3, pc, #204	; (adr r3, 800a028 <__ieee754_pow+0x730>)
 8009f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f60:	4606      	mov	r6, r0
 8009f62:	460f      	mov	r7, r1
 8009f64:	4620      	mov	r0, r4
 8009f66:	4629      	mov	r1, r5
 8009f68:	f7f6 fab6 	bl	80004d8 <__aeabi_dmul>
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	460b      	mov	r3, r1
 8009f70:	4630      	mov	r0, r6
 8009f72:	4639      	mov	r1, r7
 8009f74:	f7f6 f8fa 	bl	800016c <__adddf3>
 8009f78:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f7a:	4b34      	ldr	r3, [pc, #208]	; (800a04c <__ieee754_pow+0x754>)
 8009f7c:	4413      	add	r3, r2
 8009f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f82:	f7f6 f8f3 	bl	800016c <__adddf3>
 8009f86:	4680      	mov	r8, r0
 8009f88:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009f8a:	4689      	mov	r9, r1
 8009f8c:	f7f6 fa3a 	bl	8000404 <__aeabi_i2d>
 8009f90:	4604      	mov	r4, r0
 8009f92:	460d      	mov	r5, r1
 8009f94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009f9a:	4b2d      	ldr	r3, [pc, #180]	; (800a050 <__ieee754_pow+0x758>)
 8009f9c:	4413      	add	r3, r2
 8009f9e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009fa2:	4642      	mov	r2, r8
 8009fa4:	464b      	mov	r3, r9
 8009fa6:	f7f6 f8e1 	bl	800016c <__adddf3>
 8009faa:	4632      	mov	r2, r6
 8009fac:	463b      	mov	r3, r7
 8009fae:	f7f6 f8dd 	bl	800016c <__adddf3>
 8009fb2:	4622      	mov	r2, r4
 8009fb4:	462b      	mov	r3, r5
 8009fb6:	f7f6 f8d9 	bl	800016c <__adddf3>
 8009fba:	2000      	movs	r0, #0
 8009fbc:	4622      	mov	r2, r4
 8009fbe:	462b      	mov	r3, r5
 8009fc0:	4682      	mov	sl, r0
 8009fc2:	468b      	mov	fp, r1
 8009fc4:	f7f6 f8d0 	bl	8000168 <__aeabi_dsub>
 8009fc8:	4632      	mov	r2, r6
 8009fca:	463b      	mov	r3, r7
 8009fcc:	f7f6 f8cc 	bl	8000168 <__aeabi_dsub>
 8009fd0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009fd4:	f7f6 f8c8 	bl	8000168 <__aeabi_dsub>
 8009fd8:	4602      	mov	r2, r0
 8009fda:	460b      	mov	r3, r1
 8009fdc:	4640      	mov	r0, r8
 8009fde:	4649      	mov	r1, r9
 8009fe0:	e60b      	b.n	8009bfa <__ieee754_pow+0x302>
 8009fe2:	2601      	movs	r6, #1
 8009fe4:	e69f      	b.n	8009d26 <__ieee754_pow+0x42e>
 8009fe6:	bf00      	nop
 8009fe8:	4a454eef 	.word	0x4a454eef
 8009fec:	3fca7e28 	.word	0x3fca7e28
 8009ff0:	93c9db65 	.word	0x93c9db65
 8009ff4:	3fcd864a 	.word	0x3fcd864a
 8009ff8:	a91d4101 	.word	0xa91d4101
 8009ffc:	3fd17460 	.word	0x3fd17460
 800a000:	518f264d 	.word	0x518f264d
 800a004:	3fd55555 	.word	0x3fd55555
 800a008:	db6fabff 	.word	0xdb6fabff
 800a00c:	3fdb6db6 	.word	0x3fdb6db6
 800a010:	33333303 	.word	0x33333303
 800a014:	3fe33333 	.word	0x3fe33333
 800a018:	e0000000 	.word	0xe0000000
 800a01c:	3feec709 	.word	0x3feec709
 800a020:	dc3a03fd 	.word	0xdc3a03fd
 800a024:	3feec709 	.word	0x3feec709
 800a028:	145b01f5 	.word	0x145b01f5
 800a02c:	be3e2fe0 	.word	0xbe3e2fe0
 800a030:	7ff00000 	.word	0x7ff00000
 800a034:	43400000 	.word	0x43400000
 800a038:	0003988e 	.word	0x0003988e
 800a03c:	000bb679 	.word	0x000bb679
 800a040:	0800bf70 	.word	0x0800bf70
 800a044:	3ff00000 	.word	0x3ff00000
 800a048:	40080000 	.word	0x40080000
 800a04c:	0800bf90 	.word	0x0800bf90
 800a050:	0800bf80 	.word	0x0800bf80
 800a054:	a39c      	add	r3, pc, #624	; (adr r3, 800a2c8 <__ieee754_pow+0x9d0>)
 800a056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05a:	4640      	mov	r0, r8
 800a05c:	4649      	mov	r1, r9
 800a05e:	f7f6 f885 	bl	800016c <__adddf3>
 800a062:	4622      	mov	r2, r4
 800a064:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a068:	462b      	mov	r3, r5
 800a06a:	4650      	mov	r0, sl
 800a06c:	4639      	mov	r1, r7
 800a06e:	f7f6 f87b 	bl	8000168 <__aeabi_dsub>
 800a072:	4602      	mov	r2, r0
 800a074:	460b      	mov	r3, r1
 800a076:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a07a:	f7f6 fcbd 	bl	80009f8 <__aeabi_dcmpgt>
 800a07e:	2800      	cmp	r0, #0
 800a080:	f47f ae06 	bne.w	8009c90 <__ieee754_pow+0x398>
 800a084:	4aa2      	ldr	r2, [pc, #648]	; (800a310 <__ieee754_pow+0xa18>)
 800a086:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800a08a:	4293      	cmp	r3, r2
 800a08c:	f340 8100 	ble.w	800a290 <__ieee754_pow+0x998>
 800a090:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a094:	151b      	asrs	r3, r3, #20
 800a096:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a09a:	fa4a fa03 	asr.w	sl, sl, r3
 800a09e:	44b2      	add	sl, r6
 800a0a0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a0a4:	489b      	ldr	r0, [pc, #620]	; (800a314 <__ieee754_pow+0xa1c>)
 800a0a6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a0aa:	4108      	asrs	r0, r1
 800a0ac:	ea00 030a 	and.w	r3, r0, sl
 800a0b0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a0b4:	f1c1 0114 	rsb	r1, r1, #20
 800a0b8:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a0bc:	fa4a fa01 	asr.w	sl, sl, r1
 800a0c0:	2e00      	cmp	r6, #0
 800a0c2:	f04f 0200 	mov.w	r2, #0
 800a0c6:	4620      	mov	r0, r4
 800a0c8:	4629      	mov	r1, r5
 800a0ca:	bfb8      	it	lt
 800a0cc:	f1ca 0a00 	rsblt	sl, sl, #0
 800a0d0:	f7f6 f84a 	bl	8000168 <__aeabi_dsub>
 800a0d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0dc:	2400      	movs	r4, #0
 800a0de:	4642      	mov	r2, r8
 800a0e0:	464b      	mov	r3, r9
 800a0e2:	f7f6 f843 	bl	800016c <__adddf3>
 800a0e6:	a37a      	add	r3, pc, #488	; (adr r3, 800a2d0 <__ieee754_pow+0x9d8>)
 800a0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ec:	4620      	mov	r0, r4
 800a0ee:	460d      	mov	r5, r1
 800a0f0:	f7f6 f9f2 	bl	80004d8 <__aeabi_dmul>
 800a0f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0f8:	4606      	mov	r6, r0
 800a0fa:	460f      	mov	r7, r1
 800a0fc:	4620      	mov	r0, r4
 800a0fe:	4629      	mov	r1, r5
 800a100:	f7f6 f832 	bl	8000168 <__aeabi_dsub>
 800a104:	4602      	mov	r2, r0
 800a106:	460b      	mov	r3, r1
 800a108:	4640      	mov	r0, r8
 800a10a:	4649      	mov	r1, r9
 800a10c:	f7f6 f82c 	bl	8000168 <__aeabi_dsub>
 800a110:	a371      	add	r3, pc, #452	; (adr r3, 800a2d8 <__ieee754_pow+0x9e0>)
 800a112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a116:	f7f6 f9df 	bl	80004d8 <__aeabi_dmul>
 800a11a:	a371      	add	r3, pc, #452	; (adr r3, 800a2e0 <__ieee754_pow+0x9e8>)
 800a11c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a120:	4680      	mov	r8, r0
 800a122:	4689      	mov	r9, r1
 800a124:	4620      	mov	r0, r4
 800a126:	4629      	mov	r1, r5
 800a128:	f7f6 f9d6 	bl	80004d8 <__aeabi_dmul>
 800a12c:	4602      	mov	r2, r0
 800a12e:	460b      	mov	r3, r1
 800a130:	4640      	mov	r0, r8
 800a132:	4649      	mov	r1, r9
 800a134:	f7f6 f81a 	bl	800016c <__adddf3>
 800a138:	4604      	mov	r4, r0
 800a13a:	460d      	mov	r5, r1
 800a13c:	4602      	mov	r2, r0
 800a13e:	460b      	mov	r3, r1
 800a140:	4630      	mov	r0, r6
 800a142:	4639      	mov	r1, r7
 800a144:	f7f6 f812 	bl	800016c <__adddf3>
 800a148:	4632      	mov	r2, r6
 800a14a:	463b      	mov	r3, r7
 800a14c:	4680      	mov	r8, r0
 800a14e:	4689      	mov	r9, r1
 800a150:	f7f6 f80a 	bl	8000168 <__aeabi_dsub>
 800a154:	4602      	mov	r2, r0
 800a156:	460b      	mov	r3, r1
 800a158:	4620      	mov	r0, r4
 800a15a:	4629      	mov	r1, r5
 800a15c:	f7f6 f804 	bl	8000168 <__aeabi_dsub>
 800a160:	4642      	mov	r2, r8
 800a162:	4606      	mov	r6, r0
 800a164:	460f      	mov	r7, r1
 800a166:	464b      	mov	r3, r9
 800a168:	4640      	mov	r0, r8
 800a16a:	4649      	mov	r1, r9
 800a16c:	f7f6 f9b4 	bl	80004d8 <__aeabi_dmul>
 800a170:	a35d      	add	r3, pc, #372	; (adr r3, 800a2e8 <__ieee754_pow+0x9f0>)
 800a172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a176:	4604      	mov	r4, r0
 800a178:	460d      	mov	r5, r1
 800a17a:	f7f6 f9ad 	bl	80004d8 <__aeabi_dmul>
 800a17e:	a35c      	add	r3, pc, #368	; (adr r3, 800a2f0 <__ieee754_pow+0x9f8>)
 800a180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a184:	f7f5 fff0 	bl	8000168 <__aeabi_dsub>
 800a188:	4622      	mov	r2, r4
 800a18a:	462b      	mov	r3, r5
 800a18c:	f7f6 f9a4 	bl	80004d8 <__aeabi_dmul>
 800a190:	a359      	add	r3, pc, #356	; (adr r3, 800a2f8 <__ieee754_pow+0xa00>)
 800a192:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a196:	f7f5 ffe9 	bl	800016c <__adddf3>
 800a19a:	4622      	mov	r2, r4
 800a19c:	462b      	mov	r3, r5
 800a19e:	f7f6 f99b 	bl	80004d8 <__aeabi_dmul>
 800a1a2:	a357      	add	r3, pc, #348	; (adr r3, 800a300 <__ieee754_pow+0xa08>)
 800a1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a8:	f7f5 ffde 	bl	8000168 <__aeabi_dsub>
 800a1ac:	4622      	mov	r2, r4
 800a1ae:	462b      	mov	r3, r5
 800a1b0:	f7f6 f992 	bl	80004d8 <__aeabi_dmul>
 800a1b4:	a354      	add	r3, pc, #336	; (adr r3, 800a308 <__ieee754_pow+0xa10>)
 800a1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ba:	f7f5 ffd7 	bl	800016c <__adddf3>
 800a1be:	4622      	mov	r2, r4
 800a1c0:	462b      	mov	r3, r5
 800a1c2:	f7f6 f989 	bl	80004d8 <__aeabi_dmul>
 800a1c6:	4602      	mov	r2, r0
 800a1c8:	460b      	mov	r3, r1
 800a1ca:	4640      	mov	r0, r8
 800a1cc:	4649      	mov	r1, r9
 800a1ce:	f7f5 ffcb 	bl	8000168 <__aeabi_dsub>
 800a1d2:	4604      	mov	r4, r0
 800a1d4:	460d      	mov	r5, r1
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	460b      	mov	r3, r1
 800a1da:	4640      	mov	r0, r8
 800a1dc:	4649      	mov	r1, r9
 800a1de:	f7f6 f97b 	bl	80004d8 <__aeabi_dmul>
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a1ec:	4620      	mov	r0, r4
 800a1ee:	4629      	mov	r1, r5
 800a1f0:	f7f5 ffba 	bl	8000168 <__aeabi_dsub>
 800a1f4:	4602      	mov	r2, r0
 800a1f6:	460b      	mov	r3, r1
 800a1f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1fc:	f7f6 fa96 	bl	800072c <__aeabi_ddiv>
 800a200:	4632      	mov	r2, r6
 800a202:	4604      	mov	r4, r0
 800a204:	460d      	mov	r5, r1
 800a206:	463b      	mov	r3, r7
 800a208:	4640      	mov	r0, r8
 800a20a:	4649      	mov	r1, r9
 800a20c:	f7f6 f964 	bl	80004d8 <__aeabi_dmul>
 800a210:	4632      	mov	r2, r6
 800a212:	463b      	mov	r3, r7
 800a214:	f7f5 ffaa 	bl	800016c <__adddf3>
 800a218:	4602      	mov	r2, r0
 800a21a:	460b      	mov	r3, r1
 800a21c:	4620      	mov	r0, r4
 800a21e:	4629      	mov	r1, r5
 800a220:	f7f5 ffa2 	bl	8000168 <__aeabi_dsub>
 800a224:	4642      	mov	r2, r8
 800a226:	464b      	mov	r3, r9
 800a228:	f7f5 ff9e 	bl	8000168 <__aeabi_dsub>
 800a22c:	4602      	mov	r2, r0
 800a22e:	460b      	mov	r3, r1
 800a230:	2000      	movs	r0, #0
 800a232:	4939      	ldr	r1, [pc, #228]	; (800a318 <__ieee754_pow+0xa20>)
 800a234:	f7f5 ff98 	bl	8000168 <__aeabi_dsub>
 800a238:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a23c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a240:	da29      	bge.n	800a296 <__ieee754_pow+0x99e>
 800a242:	4652      	mov	r2, sl
 800a244:	f000 f874 	bl	800a330 <scalbn>
 800a248:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a24c:	f7ff bbfd 	b.w	8009a4a <__ieee754_pow+0x152>
 800a250:	4b32      	ldr	r3, [pc, #200]	; (800a31c <__ieee754_pow+0xa24>)
 800a252:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800a256:	429f      	cmp	r7, r3
 800a258:	f77f af14 	ble.w	800a084 <__ieee754_pow+0x78c>
 800a25c:	4b30      	ldr	r3, [pc, #192]	; (800a320 <__ieee754_pow+0xa28>)
 800a25e:	440b      	add	r3, r1
 800a260:	4303      	orrs	r3, r0
 800a262:	d009      	beq.n	800a278 <__ieee754_pow+0x980>
 800a264:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a268:	2200      	movs	r2, #0
 800a26a:	2300      	movs	r3, #0
 800a26c:	f7f6 fba6 	bl	80009bc <__aeabi_dcmplt>
 800a270:	3800      	subs	r0, #0
 800a272:	bf18      	it	ne
 800a274:	2001      	movne	r0, #1
 800a276:	e452      	b.n	8009b1e <__ieee754_pow+0x226>
 800a278:	4622      	mov	r2, r4
 800a27a:	462b      	mov	r3, r5
 800a27c:	f7f5 ff74 	bl	8000168 <__aeabi_dsub>
 800a280:	4642      	mov	r2, r8
 800a282:	464b      	mov	r3, r9
 800a284:	f7f6 fbae 	bl	80009e4 <__aeabi_dcmpge>
 800a288:	2800      	cmp	r0, #0
 800a28a:	f43f aefb 	beq.w	800a084 <__ieee754_pow+0x78c>
 800a28e:	e7e9      	b.n	800a264 <__ieee754_pow+0x96c>
 800a290:	f04f 0a00 	mov.w	sl, #0
 800a294:	e720      	b.n	800a0d8 <__ieee754_pow+0x7e0>
 800a296:	4621      	mov	r1, r4
 800a298:	e7d6      	b.n	800a248 <__ieee754_pow+0x950>
 800a29a:	f04f 0b00 	mov.w	fp, #0
 800a29e:	f8df c078 	ldr.w	ip, [pc, #120]	; 800a318 <__ieee754_pow+0xa20>
 800a2a2:	f7ff bbb9 	b.w	8009a18 <__ieee754_pow+0x120>
 800a2a6:	f04f 0b00 	mov.w	fp, #0
 800a2aa:	f04f 0c00 	mov.w	ip, #0
 800a2ae:	f7ff bbb3 	b.w	8009a18 <__ieee754_pow+0x120>
 800a2b2:	4640      	mov	r0, r8
 800a2b4:	4649      	mov	r1, r9
 800a2b6:	f7ff bb3c 	b.w	8009932 <__ieee754_pow+0x3a>
 800a2ba:	9200      	str	r2, [sp, #0]
 800a2bc:	f7ff bb88 	b.w	80099d0 <__ieee754_pow+0xd8>
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	f7ff bb72 	b.w	80099aa <__ieee754_pow+0xb2>
 800a2c6:	bf00      	nop
 800a2c8:	652b82fe 	.word	0x652b82fe
 800a2cc:	3c971547 	.word	0x3c971547
 800a2d0:	00000000 	.word	0x00000000
 800a2d4:	3fe62e43 	.word	0x3fe62e43
 800a2d8:	fefa39ef 	.word	0xfefa39ef
 800a2dc:	3fe62e42 	.word	0x3fe62e42
 800a2e0:	0ca86c39 	.word	0x0ca86c39
 800a2e4:	be205c61 	.word	0xbe205c61
 800a2e8:	72bea4d0 	.word	0x72bea4d0
 800a2ec:	3e663769 	.word	0x3e663769
 800a2f0:	c5d26bf1 	.word	0xc5d26bf1
 800a2f4:	3ebbbd41 	.word	0x3ebbbd41
 800a2f8:	af25de2c 	.word	0xaf25de2c
 800a2fc:	3f11566a 	.word	0x3f11566a
 800a300:	16bebd93 	.word	0x16bebd93
 800a304:	3f66c16c 	.word	0x3f66c16c
 800a308:	5555553e 	.word	0x5555553e
 800a30c:	3fc55555 	.word	0x3fc55555
 800a310:	3fe00000 	.word	0x3fe00000
 800a314:	fff00000 	.word	0xfff00000
 800a318:	3ff00000 	.word	0x3ff00000
 800a31c:	4090cbff 	.word	0x4090cbff
 800a320:	3f6f3400 	.word	0x3f6f3400

0800a324 <fabs>:
 800a324:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a328:	4619      	mov	r1, r3
 800a32a:	4770      	bx	lr
 800a32c:	0000      	movs	r0, r0
	...

0800a330 <scalbn>:
 800a330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a332:	4616      	mov	r6, r2
 800a334:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a338:	4604      	mov	r4, r0
 800a33a:	460d      	mov	r5, r1
 800a33c:	460b      	mov	r3, r1
 800a33e:	b992      	cbnz	r2, 800a366 <scalbn+0x36>
 800a340:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a344:	4303      	orrs	r3, r0
 800a346:	d03c      	beq.n	800a3c2 <scalbn+0x92>
 800a348:	4b31      	ldr	r3, [pc, #196]	; (800a410 <scalbn+0xe0>)
 800a34a:	2200      	movs	r2, #0
 800a34c:	f7f6 f8c4 	bl	80004d8 <__aeabi_dmul>
 800a350:	4b30      	ldr	r3, [pc, #192]	; (800a414 <scalbn+0xe4>)
 800a352:	4604      	mov	r4, r0
 800a354:	429e      	cmp	r6, r3
 800a356:	460d      	mov	r5, r1
 800a358:	da0f      	bge.n	800a37a <scalbn+0x4a>
 800a35a:	a329      	add	r3, pc, #164	; (adr r3, 800a400 <scalbn+0xd0>)
 800a35c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a360:	f7f6 f8ba 	bl	80004d8 <__aeabi_dmul>
 800a364:	e006      	b.n	800a374 <scalbn+0x44>
 800a366:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800a36a:	42ba      	cmp	r2, r7
 800a36c:	d109      	bne.n	800a382 <scalbn+0x52>
 800a36e:	4602      	mov	r2, r0
 800a370:	f7f5 fefc 	bl	800016c <__adddf3>
 800a374:	4604      	mov	r4, r0
 800a376:	460d      	mov	r5, r1
 800a378:	e023      	b.n	800a3c2 <scalbn+0x92>
 800a37a:	460b      	mov	r3, r1
 800a37c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a380:	3a36      	subs	r2, #54	; 0x36
 800a382:	f24c 3150 	movw	r1, #50000	; 0xc350
 800a386:	428e      	cmp	r6, r1
 800a388:	dd0e      	ble.n	800a3a8 <scalbn+0x78>
 800a38a:	a31f      	add	r3, pc, #124	; (adr r3, 800a408 <scalbn+0xd8>)
 800a38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a390:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800a394:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800a398:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800a39c:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800a3a0:	481d      	ldr	r0, [pc, #116]	; (800a418 <scalbn+0xe8>)
 800a3a2:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800a3a6:	e7db      	b.n	800a360 <scalbn+0x30>
 800a3a8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a3ac:	4432      	add	r2, r6
 800a3ae:	428a      	cmp	r2, r1
 800a3b0:	dceb      	bgt.n	800a38a <scalbn+0x5a>
 800a3b2:	2a00      	cmp	r2, #0
 800a3b4:	dd08      	ble.n	800a3c8 <scalbn+0x98>
 800a3b6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a3ba:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a3be:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a3c2:	4620      	mov	r0, r4
 800a3c4:	4629      	mov	r1, r5
 800a3c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3c8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a3cc:	da0c      	bge.n	800a3e8 <scalbn+0xb8>
 800a3ce:	a30c      	add	r3, pc, #48	; (adr r3, 800a400 <scalbn+0xd0>)
 800a3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3d4:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800a3d8:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800a3dc:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800a3e0:	480e      	ldr	r0, [pc, #56]	; (800a41c <scalbn+0xec>)
 800a3e2:	f041 011f 	orr.w	r1, r1, #31
 800a3e6:	e7bb      	b.n	800a360 <scalbn+0x30>
 800a3e8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a3ec:	3236      	adds	r2, #54	; 0x36
 800a3ee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a3f2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a3f6:	4620      	mov	r0, r4
 800a3f8:	4629      	mov	r1, r5
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	4b08      	ldr	r3, [pc, #32]	; (800a420 <scalbn+0xf0>)
 800a3fe:	e7af      	b.n	800a360 <scalbn+0x30>
 800a400:	c2f8f359 	.word	0xc2f8f359
 800a404:	01a56e1f 	.word	0x01a56e1f
 800a408:	8800759c 	.word	0x8800759c
 800a40c:	7e37e43c 	.word	0x7e37e43c
 800a410:	43500000 	.word	0x43500000
 800a414:	ffff3cb0 	.word	0xffff3cb0
 800a418:	8800759c 	.word	0x8800759c
 800a41c:	c2f8f359 	.word	0xc2f8f359
 800a420:	3c900000 	.word	0x3c900000

0800a424 <with_errno>:
 800a424:	b570      	push	{r4, r5, r6, lr}
 800a426:	4604      	mov	r4, r0
 800a428:	460d      	mov	r5, r1
 800a42a:	4616      	mov	r6, r2
 800a42c:	f7fd f95e 	bl	80076ec <__errno>
 800a430:	4629      	mov	r1, r5
 800a432:	6006      	str	r6, [r0, #0]
 800a434:	4620      	mov	r0, r4
 800a436:	bd70      	pop	{r4, r5, r6, pc}

0800a438 <xflow>:
 800a438:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a43a:	4615      	mov	r5, r2
 800a43c:	461c      	mov	r4, r3
 800a43e:	b180      	cbz	r0, 800a462 <xflow+0x2a>
 800a440:	4610      	mov	r0, r2
 800a442:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a446:	e9cd 0100 	strd	r0, r1, [sp]
 800a44a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a44e:	4628      	mov	r0, r5
 800a450:	4621      	mov	r1, r4
 800a452:	f7f6 f841 	bl	80004d8 <__aeabi_dmul>
 800a456:	2222      	movs	r2, #34	; 0x22
 800a458:	b003      	add	sp, #12
 800a45a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a45e:	f7ff bfe1 	b.w	800a424 <with_errno>
 800a462:	4610      	mov	r0, r2
 800a464:	4619      	mov	r1, r3
 800a466:	e7ee      	b.n	800a446 <xflow+0xe>

0800a468 <__math_uflow>:
 800a468:	2200      	movs	r2, #0
 800a46a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a46e:	f7ff bfe3 	b.w	800a438 <xflow>

0800a472 <__math_oflow>:
 800a472:	2200      	movs	r2, #0
 800a474:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800a478:	f7ff bfde 	b.w	800a438 <xflow>

0800a47c <__ieee754_sqrt>:
 800a47c:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 800a620 <__ieee754_sqrt+0x1a4>
 800a480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a484:	ea3c 0c01 	bics.w	ip, ip, r1
 800a488:	460b      	mov	r3, r1
 800a48a:	4606      	mov	r6, r0
 800a48c:	460d      	mov	r5, r1
 800a48e:	460a      	mov	r2, r1
 800a490:	4604      	mov	r4, r0
 800a492:	d10e      	bne.n	800a4b2 <__ieee754_sqrt+0x36>
 800a494:	4602      	mov	r2, r0
 800a496:	f7f6 f81f 	bl	80004d8 <__aeabi_dmul>
 800a49a:	4602      	mov	r2, r0
 800a49c:	460b      	mov	r3, r1
 800a49e:	4630      	mov	r0, r6
 800a4a0:	4629      	mov	r1, r5
 800a4a2:	f7f5 fe63 	bl	800016c <__adddf3>
 800a4a6:	4606      	mov	r6, r0
 800a4a8:	460d      	mov	r5, r1
 800a4aa:	4630      	mov	r0, r6
 800a4ac:	4629      	mov	r1, r5
 800a4ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4b2:	2900      	cmp	r1, #0
 800a4b4:	dc0d      	bgt.n	800a4d2 <__ieee754_sqrt+0x56>
 800a4b6:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800a4ba:	ea5c 0c00 	orrs.w	ip, ip, r0
 800a4be:	d0f4      	beq.n	800a4aa <__ieee754_sqrt+0x2e>
 800a4c0:	b139      	cbz	r1, 800a4d2 <__ieee754_sqrt+0x56>
 800a4c2:	4602      	mov	r2, r0
 800a4c4:	f7f5 fe50 	bl	8000168 <__aeabi_dsub>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	460b      	mov	r3, r1
 800a4cc:	f7f6 f92e 	bl	800072c <__aeabi_ddiv>
 800a4d0:	e7e9      	b.n	800a4a6 <__ieee754_sqrt+0x2a>
 800a4d2:	1512      	asrs	r2, r2, #20
 800a4d4:	f000 8089 	beq.w	800a5ea <__ieee754_sqrt+0x16e>
 800a4d8:	2500      	movs	r5, #0
 800a4da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4de:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800a4e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a4e6:	07d2      	lsls	r2, r2, #31
 800a4e8:	bf5c      	itt	pl
 800a4ea:	005b      	lslpl	r3, r3, #1
 800a4ec:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800a4f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a4f4:	bf58      	it	pl
 800a4f6:	0064      	lslpl	r4, r4, #1
 800a4f8:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800a4fc:	0062      	lsls	r2, r4, #1
 800a4fe:	2016      	movs	r0, #22
 800a500:	4629      	mov	r1, r5
 800a502:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 800a506:	1076      	asrs	r6, r6, #1
 800a508:	190f      	adds	r7, r1, r4
 800a50a:	429f      	cmp	r7, r3
 800a50c:	bfde      	ittt	le
 800a50e:	1bdb      	suble	r3, r3, r7
 800a510:	1939      	addle	r1, r7, r4
 800a512:	192d      	addle	r5, r5, r4
 800a514:	005b      	lsls	r3, r3, #1
 800a516:	3801      	subs	r0, #1
 800a518:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800a51c:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800a520:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800a524:	d1f0      	bne.n	800a508 <__ieee754_sqrt+0x8c>
 800a526:	4604      	mov	r4, r0
 800a528:	2720      	movs	r7, #32
 800a52a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800a52e:	428b      	cmp	r3, r1
 800a530:	eb0c 0e00 	add.w	lr, ip, r0
 800a534:	dc02      	bgt.n	800a53c <__ieee754_sqrt+0xc0>
 800a536:	d113      	bne.n	800a560 <__ieee754_sqrt+0xe4>
 800a538:	4596      	cmp	lr, r2
 800a53a:	d811      	bhi.n	800a560 <__ieee754_sqrt+0xe4>
 800a53c:	f1be 0f00 	cmp.w	lr, #0
 800a540:	eb0e 000c 	add.w	r0, lr, ip
 800a544:	da56      	bge.n	800a5f4 <__ieee754_sqrt+0x178>
 800a546:	2800      	cmp	r0, #0
 800a548:	db54      	blt.n	800a5f4 <__ieee754_sqrt+0x178>
 800a54a:	f101 0801 	add.w	r8, r1, #1
 800a54e:	1a5b      	subs	r3, r3, r1
 800a550:	4641      	mov	r1, r8
 800a552:	4596      	cmp	lr, r2
 800a554:	bf88      	it	hi
 800a556:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a55a:	eba2 020e 	sub.w	r2, r2, lr
 800a55e:	4464      	add	r4, ip
 800a560:	005b      	lsls	r3, r3, #1
 800a562:	3f01      	subs	r7, #1
 800a564:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800a568:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800a56c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800a570:	d1dd      	bne.n	800a52e <__ieee754_sqrt+0xb2>
 800a572:	4313      	orrs	r3, r2
 800a574:	d01b      	beq.n	800a5ae <__ieee754_sqrt+0x132>
 800a576:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800a624 <__ieee754_sqrt+0x1a8>
 800a57a:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800a628 <__ieee754_sqrt+0x1ac>
 800a57e:	e9da 0100 	ldrd	r0, r1, [sl]
 800a582:	e9db 2300 	ldrd	r2, r3, [fp]
 800a586:	f7f5 fdef 	bl	8000168 <__aeabi_dsub>
 800a58a:	e9da 8900 	ldrd	r8, r9, [sl]
 800a58e:	4602      	mov	r2, r0
 800a590:	460b      	mov	r3, r1
 800a592:	4640      	mov	r0, r8
 800a594:	4649      	mov	r1, r9
 800a596:	f7f6 fa1b 	bl	80009d0 <__aeabi_dcmple>
 800a59a:	b140      	cbz	r0, 800a5ae <__ieee754_sqrt+0x132>
 800a59c:	e9da 0100 	ldrd	r0, r1, [sl]
 800a5a0:	e9db 2300 	ldrd	r2, r3, [fp]
 800a5a4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a5a8:	d126      	bne.n	800a5f8 <__ieee754_sqrt+0x17c>
 800a5aa:	463c      	mov	r4, r7
 800a5ac:	3501      	adds	r5, #1
 800a5ae:	106b      	asrs	r3, r5, #1
 800a5b0:	0864      	lsrs	r4, r4, #1
 800a5b2:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a5b6:	07ea      	lsls	r2, r5, #31
 800a5b8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a5bc:	bf48      	it	mi
 800a5be:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800a5c8:	e76d      	b.n	800a4a6 <__ieee754_sqrt+0x2a>
 800a5ca:	0ae3      	lsrs	r3, r4, #11
 800a5cc:	3915      	subs	r1, #21
 800a5ce:	0564      	lsls	r4, r4, #21
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d0fa      	beq.n	800a5ca <__ieee754_sqrt+0x14e>
 800a5d4:	02d8      	lsls	r0, r3, #11
 800a5d6:	d50a      	bpl.n	800a5ee <__ieee754_sqrt+0x172>
 800a5d8:	f1c2 0020 	rsb	r0, r2, #32
 800a5dc:	fa24 f000 	lsr.w	r0, r4, r0
 800a5e0:	1e55      	subs	r5, r2, #1
 800a5e2:	4094      	lsls	r4, r2
 800a5e4:	4303      	orrs	r3, r0
 800a5e6:	1b4a      	subs	r2, r1, r5
 800a5e8:	e776      	b.n	800a4d8 <__ieee754_sqrt+0x5c>
 800a5ea:	4611      	mov	r1, r2
 800a5ec:	e7f0      	b.n	800a5d0 <__ieee754_sqrt+0x154>
 800a5ee:	005b      	lsls	r3, r3, #1
 800a5f0:	3201      	adds	r2, #1
 800a5f2:	e7ef      	b.n	800a5d4 <__ieee754_sqrt+0x158>
 800a5f4:	4688      	mov	r8, r1
 800a5f6:	e7aa      	b.n	800a54e <__ieee754_sqrt+0xd2>
 800a5f8:	f7f5 fdb8 	bl	800016c <__adddf3>
 800a5fc:	e9da 8900 	ldrd	r8, r9, [sl]
 800a600:	4602      	mov	r2, r0
 800a602:	460b      	mov	r3, r1
 800a604:	4640      	mov	r0, r8
 800a606:	4649      	mov	r1, r9
 800a608:	f7f6 f9d8 	bl	80009bc <__aeabi_dcmplt>
 800a60c:	b120      	cbz	r0, 800a618 <__ieee754_sqrt+0x19c>
 800a60e:	1ca1      	adds	r1, r4, #2
 800a610:	bf08      	it	eq
 800a612:	3501      	addeq	r5, #1
 800a614:	3402      	adds	r4, #2
 800a616:	e7ca      	b.n	800a5ae <__ieee754_sqrt+0x132>
 800a618:	3401      	adds	r4, #1
 800a61a:	f024 0401 	bic.w	r4, r4, #1
 800a61e:	e7c6      	b.n	800a5ae <__ieee754_sqrt+0x132>
 800a620:	7ff00000 	.word	0x7ff00000
 800a624:	200001f0 	.word	0x200001f0
 800a628:	200001f8 	.word	0x200001f8

0800a62c <_init>:
 800a62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a62e:	bf00      	nop
 800a630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a632:	bc08      	pop	{r3}
 800a634:	469e      	mov	lr, r3
 800a636:	4770      	bx	lr

0800a638 <_fini>:
 800a638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a63a:	bf00      	nop
 800a63c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a63e:	bc08      	pop	{r3}
 800a640:	469e      	mov	lr, r3
 800a642:	4770      	bx	lr
