Loading plugins phase: Elapsed time ==> 0s.428ms
Initializing data phase: Elapsed time ==> 3s.833ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\GreyGoose.cyprj -d CY8C3866AXI-040 -s C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.743ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.509ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  GreyGoose.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\GreyGoose.cyprj -dcpsoc3 GreyGoose.v -verilog
======================================================================

======================================================================
Compiling:  GreyGoose.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\GreyGoose.cyprj -dcpsoc3 GreyGoose.v -verilog
======================================================================

======================================================================
Compiling:  GreyGoose.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\GreyGoose.cyprj -dcpsoc3 -verilog GreyGoose.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Aug 31 12:42:56 2013


======================================================================
Compiling:  GreyGoose.v
Program  :   vpp
Options  :    -yv2 -q10 GreyGoose.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Aug 31 12:42:56 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_70\AMux_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'GreyGoose.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  GreyGoose.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\GreyGoose.cyprj -dcpsoc3 -verilog GreyGoose.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Aug 31 12:42:57 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\codegentemp\GreyGoose.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\codegentemp\GreyGoose.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_70\AMux_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  GreyGoose.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\GreyGoose.cyprj -dcpsoc3 -verilog GreyGoose.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Aug 31 12:43:01 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\codegentemp\GreyGoose.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\codegentemp\GreyGoose.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_60\AMux_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_70\AMux_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_278
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_274
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\UART_RBTQ1:BUART:reset_sr\
	Net_252
	Net_253
	\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_248
	\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_RBTQ1:BUART:sRX:MODULE_10:lt\
	\UART_RBTQ1:BUART:sRX:MODULE_10:eq\
	\UART_RBTQ1:BUART:sRX:MODULE_10:gt\
	\UART_RBTQ1:BUART:sRX:MODULE_10:gte\
	\UART_RBTQ1:BUART:sRX:MODULE_10:lte\
	\UART_RBTQ2:BUART:reset_sr\
	Net_263
	Net_264
	\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_259
	\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:xeq\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:xlt\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:xlte\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:xgt\
	\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:xgte\
	\UART_RBTQ2:BUART:sRX:MODULE_15:lt\
	\UART_RBTQ2:BUART:sRX:MODULE_15:eq\
	\UART_RBTQ2:BUART:sRX:MODULE_15:gt\
	\UART_RBTQ2:BUART:sRX:MODULE_15:gte\
	\UART_RBTQ2:BUART:sRX:MODULE_15:lte\
	\Timer_1:Net_260\
	Net_87
	Net_92
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_91
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\ADC_DelSig_1:Net_481\
	\ADC_DelSig_1:Net_482\
	\UART_SABERTOOTH:BUART:HalfDuplexSend\
	\UART_SABERTOOTH:BUART:FinalAddrMode_2\
	\UART_SABERTOOTH:BUART:FinalAddrMode_1\
	\UART_SABERTOOTH:BUART:FinalAddrMode_0\
	\UART_SABERTOOTH:BUART:reset_sr\
	Net_394
	Net_395
	Net_471
	\Comp_1:Net_9\
	Net_539
	Net_540
	Net_541
	Net_542
	Net_543
	Net_544
	Net_545


Deleted 111 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__RC_ReceiverBus_net_5 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__RC_ReceiverBus_net_4 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__RC_ReceiverBus_net_3 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__RC_ReceiverBus_net_2 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__RC_ReceiverBus_net_1 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__RC_ReceiverBus_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing one to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RC_ReceiverBus_net_6
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__RC_ReceiverBus_net_6
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__Rx_1_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__Tx_1_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__Tx_RBTQ2_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_RBTQ1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RBTQ1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RBTQ1:BUART:FinalParityType_1\ to zero
Aliasing \UART_RBTQ1:BUART:FinalParityType_0\ to zero
Aliasing \UART_RBTQ1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RBTQ1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RBTQ1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RBTQ1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RBTQ1:BUART:tx_status_6\ to zero
Aliasing \UART_RBTQ1:BUART:tx_status_5\ to zero
Aliasing \UART_RBTQ1:BUART:tx_status_4\ to zero
Aliasing \UART_RBTQ1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RC_ReceiverBus_net_6
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__RC_ReceiverBus_net_6
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_RBTQ1:BUART:rx_status_1\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_RBTQ2:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RBTQ2:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RBTQ2:BUART:FinalParityType_1\ to zero
Aliasing \UART_RBTQ2:BUART:FinalParityType_0\ to zero
Aliasing \UART_RBTQ2:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RBTQ2:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RBTQ2:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RBTQ2:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RBTQ2:BUART:tx_status_6\ to zero
Aliasing \UART_RBTQ2:BUART:tx_status_5\ to zero
Aliasing \UART_RBTQ2:BUART:tx_status_4\ to zero
Aliasing \UART_RBTQ2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RC_ReceiverBus_net_6
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to tmpOE__RC_ReceiverBus_net_6
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \UART_RBTQ2:BUART:rx_status_1\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_2\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_1\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__Rx_RBTQ1_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__Tx_RBTQ1_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__Rx_RBTQ2_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing Net_15 to zero
Aliasing tmpOE__strobe_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__status_1_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing \ADC_DelSig_1:soc\ to tmpOE__RC_ReceiverBus_net_6
Aliasing \ADC_DelSig_1:Net_7\ to zero
Aliasing \ADC_DelSig_1:Net_8\ to zero
Aliasing tmpOE__VIN_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__Actuator_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_SABERTOOTH:BUART:tx_hd_send_break\ to zero
Aliasing \UART_SABERTOOTH:BUART:FinalParityType_1\ to zero
Aliasing \UART_SABERTOOTH:BUART:FinalParityType_0\ to zero
Aliasing \UART_SABERTOOTH:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_SABERTOOTH:BUART:tx_status_6\ to zero
Aliasing \UART_SABERTOOTH:BUART:tx_status_5\ to zero
Aliasing \UART_SABERTOOTH:BUART:tx_status_4\ to zero
Aliasing tmpOE__Tx_Sabertooth_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__BATT_MOTOR_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__BATT_LOGIC_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing \Comp_1:clock\ to zero
Aliasing tmpOE__Reset_Ref_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__Reset_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__status_2_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__pump_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__buzzer_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__external_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing \buzzerControl:clk\ to zero
Aliasing \buzzerControl:rst\ to zero
Aliasing tmpOE__nerf_fire_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__nerf_reed_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__LaunchSol_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__ArmExtended_switch_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing tmpOE__ArmRetracted_switch_net_0 to tmpOE__RC_ReceiverBus_net_6
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing Net_275D to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \UART_RBTQ1:BUART:reset_reg\\D\ to zero
Aliasing \UART_RBTQ1:BUART:rx_break_status\\D\ to zero
Aliasing \UART_RBTQ2:BUART:reset_reg\\D\ to zero
Aliasing \UART_RBTQ2:BUART:rx_break_status\\D\ to zero
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \UART_SABERTOOTH:BUART:reset_reg\\D\ to zero
Aliasing Net_390D to zero
Removing Lhs of wire tmpOE__RC_ReceiverBus_net_5[2] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__RC_ReceiverBus_net_4[3] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__RC_ReceiverBus_net_3[4] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__RC_ReceiverBus_net_2[5] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__RC_ReceiverBus_net_1[6] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__RC_ReceiverBus_net_0[7] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire one[24] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:Net_61\[28] = \UART_1:Net_9\[27]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[32] = zero[8]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[33] = zero[8]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[34] = zero[8]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[35] = zero[8]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[36] = zero[8]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[37] = zero[8]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[38] = zero[8]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[39] = zero[8]
Removing Lhs of wire \UART_1:BUART:reset_reg_dp\[40] = \UART_1:BUART:reset_reg\[31]
Removing Rhs of wire Net_269[47] = \UART_1:BUART:rx_interrupt_out\[48]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[101] = zero[8]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[102] = zero[8]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[103] = zero[8]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[105] = \UART_1:BUART:tx_fifo_empty\[66]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[107] = \UART_1:BUART:tx_fifo_notfull\[65]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[166] = zero[8]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[174] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[185]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[176] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[186]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[177] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[202]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[178] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[216]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[179] = MODIN1_1[180]
Removing Rhs of wire MODIN1_1[180] = \UART_1:BUART:pollcount_1\[172]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[181] = MODIN1_0[182]
Removing Rhs of wire MODIN1_0[182] = \UART_1:BUART:pollcount_0\[175]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[188] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[189] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[190] = MODIN1_1[180]
Removing Lhs of wire MODIN2_1[191] = MODIN1_1[180]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[192] = MODIN1_0[182]
Removing Lhs of wire MODIN2_0[193] = MODIN1_0[182]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[194] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[195] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[196] = MODIN1_1[180]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[197] = MODIN1_0[182]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[198] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[199] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[204] = MODIN1_1[180]
Removing Lhs of wire MODIN3_1[205] = MODIN1_1[180]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[206] = MODIN1_0[182]
Removing Lhs of wire MODIN3_0[207] = MODIN1_0[182]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[208] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[209] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[210] = MODIN1_1[180]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[211] = MODIN1_0[182]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[212] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[213] = zero[8]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[220] = zero[8]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[221] = \UART_1:BUART:rx_parity_error_status\[222]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[223] = \UART_1:BUART:rx_stop_bit_error\[224]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[234] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[283]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[238] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[305]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[239] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[240] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[241] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[242] = MODIN4_6[243]
Removing Rhs of wire MODIN4_6[243] = \UART_1:BUART:rx_count_6\[161]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[244] = MODIN4_5[245]
Removing Rhs of wire MODIN4_5[245] = \UART_1:BUART:rx_count_5\[162]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[246] = MODIN4_4[247]
Removing Rhs of wire MODIN4_4[247] = \UART_1:BUART:rx_count_4\[163]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[248] = MODIN4_3[249]
Removing Rhs of wire MODIN4_3[249] = \UART_1:BUART:rx_count_3\[164]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[250] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[251] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[252] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[253] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[254] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[255] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[256] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[257] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[258] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[259] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[260] = MODIN4_6[243]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[261] = MODIN4_5[245]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[262] = MODIN4_4[247]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[263] = MODIN4_3[249]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[264] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[265] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[266] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[267] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[268] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[269] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[270] = zero[8]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[285] = \UART_1:BUART:rx_postpoll\[120]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[286] = \UART_1:BUART:rx_parity_bit\[237]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[287] = \UART_1:BUART:rx_postpoll\[120]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[288] = \UART_1:BUART:rx_parity_bit\[237]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[289] = \UART_1:BUART:rx_postpoll\[120]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[290] = \UART_1:BUART:rx_parity_bit\[237]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[292] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[293] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[291]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[294] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[291]
Removing Lhs of wire tmpOE__Rx_1_net_0[316] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[321] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__Tx_RBTQ2_net_0[328] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:Net_61\[336] = \UART_RBTQ1:Net_9\[335]
Removing Lhs of wire \UART_RBTQ1:BUART:tx_hd_send_break\[340] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:HalfDuplexSend\[341] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:FinalParityType_1\[342] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:FinalParityType_0\[343] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:FinalAddrMode_2\[344] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:FinalAddrMode_1\[345] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:FinalAddrMode_0\[346] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:tx_ctrl_mark\[347] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:reset_reg_dp\[348] = \UART_RBTQ1:BUART:reset_reg\[339]
Removing Lhs of wire \UART_RBTQ1:BUART:tx_status_6\[409] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:tx_status_5\[410] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:tx_status_4\[411] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:tx_status_1\[413] = \UART_RBTQ1:BUART:tx_fifo_empty\[374]
Removing Lhs of wire \UART_RBTQ1:BUART:tx_status_3\[415] = \UART_RBTQ1:BUART:tx_fifo_notfull\[373]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_count7_bit8_wire\[474] = zero[8]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[482] = \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[493]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[484] = \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[494]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[485] = \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[510]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[486] = \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[524]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[487] = MODIN5_1[488]
Removing Rhs of wire MODIN5_1[488] = \UART_RBTQ1:BUART:pollcount_1\[480]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[489] = MODIN5_0[490]
Removing Rhs of wire MODIN5_0[490] = \UART_RBTQ1:BUART:pollcount_0\[483]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[496] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[497] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[498] = MODIN5_1[488]
Removing Lhs of wire MODIN6_1[499] = MODIN5_1[488]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[500] = MODIN5_0[490]
Removing Lhs of wire MODIN6_0[501] = MODIN5_0[490]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[502] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[503] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[504] = MODIN5_1[488]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[505] = MODIN5_0[490]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[506] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[507] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[512] = MODIN5_1[488]
Removing Lhs of wire MODIN7_1[513] = MODIN5_1[488]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[514] = MODIN5_0[490]
Removing Lhs of wire MODIN7_0[515] = MODIN5_0[490]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[516] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[517] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[518] = MODIN5_1[488]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[519] = MODIN5_0[490]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[520] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[521] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_status_1\[528] = zero[8]
Removing Rhs of wire \UART_RBTQ1:BUART:rx_status_2\[529] = \UART_RBTQ1:BUART:rx_parity_error_status\[530]
Removing Rhs of wire \UART_RBTQ1:BUART:rx_status_3\[531] = \UART_RBTQ1:BUART:rx_stop_bit_error\[532]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[542] = \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_0\[591]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[546] = \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:xneq\[613]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_6\[547] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_5\[548] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_4\[549] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_3\[550] = MODIN8_6[551]
Removing Rhs of wire MODIN8_6[551] = \UART_RBTQ1:BUART:rx_count_6\[469]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_2\[552] = MODIN8_5[553]
Removing Rhs of wire MODIN8_5[553] = \UART_RBTQ1:BUART:rx_count_5\[470]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_1\[554] = MODIN8_4[555]
Removing Rhs of wire MODIN8_4[555] = \UART_RBTQ1:BUART:rx_count_4\[471]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newa_0\[556] = MODIN8_3[557]
Removing Rhs of wire MODIN8_3[557] = \UART_RBTQ1:BUART:rx_count_3\[472]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_6\[558] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_5\[559] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_4\[560] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_3\[561] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_2\[562] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_1\[563] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:newb_0\[564] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:dataa_6\[565] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:dataa_5\[566] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:dataa_4\[567] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:dataa_3\[568] = MODIN8_6[551]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:dataa_2\[569] = MODIN8_5[553]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:dataa_1\[570] = MODIN8_4[555]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:dataa_0\[571] = MODIN8_3[557]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:datab_6\[572] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:datab_5\[573] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:datab_4\[574] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:datab_3\[575] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:datab_2\[576] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:datab_1\[577] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:datab_0\[578] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:newa_0\[593] = \UART_RBTQ1:BUART:rx_postpoll\[428]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:newb_0\[594] = \UART_RBTQ1:BUART:rx_parity_bit\[545]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:dataa_0\[595] = \UART_RBTQ1:BUART:rx_postpoll\[428]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:datab_0\[596] = \UART_RBTQ1:BUART:rx_parity_bit\[545]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[597] = \UART_RBTQ1:BUART:rx_postpoll\[428]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[598] = \UART_RBTQ1:BUART:rx_parity_bit\[545]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[600] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[601] = \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[599]
Removing Lhs of wire \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[602] = \UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[599]
Removing Lhs of wire \UART_RBTQ2:Net_61\[625] = \UART_RBTQ2:Net_9\[624]
Removing Lhs of wire \UART_RBTQ2:BUART:tx_hd_send_break\[629] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:HalfDuplexSend\[630] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:FinalParityType_1\[631] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:FinalParityType_0\[632] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:FinalAddrMode_2\[633] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:FinalAddrMode_1\[634] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:FinalAddrMode_0\[635] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:tx_ctrl_mark\[636] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:reset_reg_dp\[637] = \UART_RBTQ2:BUART:reset_reg\[628]
Removing Lhs of wire \UART_RBTQ2:BUART:tx_status_6\[697] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:tx_status_5\[698] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:tx_status_4\[699] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:tx_status_1\[701] = \UART_RBTQ2:BUART:tx_fifo_empty\[662]
Removing Lhs of wire \UART_RBTQ2:BUART:tx_status_3\[703] = \UART_RBTQ2:BUART:tx_fifo_notfull\[661]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_count7_bit8_wire\[762] = zero[8]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[770] = \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[781]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[772] = \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[782]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[773] = \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[798]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[774] = \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[812]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[775] = MODIN9_1[776]
Removing Rhs of wire MODIN9_1[776] = \UART_RBTQ2:BUART:pollcount_1\[768]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[777] = MODIN9_0[778]
Removing Rhs of wire MODIN9_0[778] = \UART_RBTQ2:BUART:pollcount_0\[771]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[784] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[785] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[786] = MODIN9_1[776]
Removing Lhs of wire MODIN10_1[787] = MODIN9_1[776]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[788] = MODIN9_0[778]
Removing Lhs of wire MODIN10_0[789] = MODIN9_0[778]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[790] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[791] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[792] = MODIN9_1[776]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[793] = MODIN9_0[778]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[794] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[795] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[800] = MODIN9_1[776]
Removing Lhs of wire MODIN11_1[801] = MODIN9_1[776]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[802] = MODIN9_0[778]
Removing Lhs of wire MODIN11_0[803] = MODIN9_0[778]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[804] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[805] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[806] = MODIN9_1[776]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[807] = MODIN9_0[778]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[808] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[809] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_status_1\[816] = zero[8]
Removing Rhs of wire \UART_RBTQ2:BUART:rx_status_2\[817] = \UART_RBTQ2:BUART:rx_parity_error_status\[818]
Removing Rhs of wire \UART_RBTQ2:BUART:rx_status_3\[819] = \UART_RBTQ2:BUART:rx_stop_bit_error\[820]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[830] = \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_0\[879]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[834] = \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:xneq\[901]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_6\[835] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_5\[836] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_4\[837] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_3\[838] = MODIN12_6[839]
Removing Rhs of wire MODIN12_6[839] = \UART_RBTQ2:BUART:rx_count_6\[757]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_2\[840] = MODIN12_5[841]
Removing Rhs of wire MODIN12_5[841] = \UART_RBTQ2:BUART:rx_count_5\[758]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_1\[842] = MODIN12_4[843]
Removing Rhs of wire MODIN12_4[843] = \UART_RBTQ2:BUART:rx_count_4\[759]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newa_0\[844] = MODIN12_3[845]
Removing Rhs of wire MODIN12_3[845] = \UART_RBTQ2:BUART:rx_count_3\[760]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_6\[846] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_5\[847] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_4\[848] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_3\[849] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_2\[850] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_1\[851] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:newb_0\[852] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:dataa_6\[853] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:dataa_5\[854] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:dataa_4\[855] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:dataa_3\[856] = MODIN12_6[839]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:dataa_2\[857] = MODIN12_5[841]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:dataa_1\[858] = MODIN12_4[843]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:dataa_0\[859] = MODIN12_3[845]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:datab_6\[860] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:datab_5\[861] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:datab_4\[862] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:datab_3\[863] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:datab_2\[864] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:datab_1\[865] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:datab_0\[866] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:newa_0\[881] = \UART_RBTQ2:BUART:rx_postpoll\[716]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:newb_0\[882] = \UART_RBTQ2:BUART:rx_parity_bit\[833]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:dataa_0\[883] = \UART_RBTQ2:BUART:rx_postpoll\[716]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:datab_0\[884] = \UART_RBTQ2:BUART:rx_parity_bit\[833]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[885] = \UART_RBTQ2:BUART:rx_postpoll\[716]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[886] = \UART_RBTQ2:BUART:rx_parity_bit\[833]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[888] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[889] = \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[887]
Removing Lhs of wire \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[890] = \UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[887]
Removing Lhs of wire tmpOE__Rx_RBTQ1_net_0[912] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__Tx_RBTQ1_net_0[917] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__Rx_RBTQ2_net_0[923] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[946] = \Timer_1:TimerUDB:control_7\[938]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[948] = zero[8]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[957] = \Timer_1:TimerUDB:runmode_enable\[969]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[958] = \Timer_1:TimerUDB:hwEnable\[959]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[958] = \Timer_1:TimerUDB:control_7\[938]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[961] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[963] = \Timer_1:TimerUDB:status_tc\[960]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[968] = \Timer_1:TimerUDB:capt_fifo_load\[956]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[971] = zero[8]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[972] = zero[8]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[973] = zero[8]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[974] = \Timer_1:TimerUDB:status_tc\[960]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[975] = \Timer_1:TimerUDB:capt_fifo_load\[956]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[976] = \Timer_1:TimerUDB:fifo_full\[977]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[978] = \Timer_1:TimerUDB:fifo_nempty\[979]
Removing Lhs of wire Net_15[981] = zero[8]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[982] = zero[8]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[983] = \Timer_1:TimerUDB:trig_reg\[970]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[984] = \Timer_1:TimerUDB:per_zero\[962]
Removing Lhs of wire tmpOE__strobe_net_0[1184] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__status_1_net_0[1190] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Rhs of wire \ADC_DelSig_1:aclock\[1196] = \ADC_DelSig_1:Net_478\[1232]
Removing Rhs of wire \ADC_DelSig_1:mod_dat_3\[1197] = \ADC_DelSig_1:Net_471_3\[1233]
Removing Rhs of wire \ADC_DelSig_1:mod_dat_2\[1198] = \ADC_DelSig_1:Net_471_2\[1234]
Removing Rhs of wire \ADC_DelSig_1:mod_dat_1\[1199] = \ADC_DelSig_1:Net_471_1\[1235]
Removing Rhs of wire \ADC_DelSig_1:mod_dat_0\[1200] = \ADC_DelSig_1:Net_471_0\[1236]
Removing Lhs of wire \ADC_DelSig_1:soc\[1201] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \ADC_DelSig_1:Net_488\[1208] = \ADC_DelSig_1:Net_40\[1207]
Removing Lhs of wire \ADC_DelSig_1:Net_7\[1229] = zero[8]
Removing Lhs of wire \ADC_DelSig_1:Net_8\[1230] = zero[8]
Removing Lhs of wire tmpOE__VIN_net_0[1256] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__Actuator_net_0[1267] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_SABERTOOTH:Net_61\[1274] = \UART_SABERTOOTH:Net_9\[1273]
Removing Lhs of wire \UART_SABERTOOTH:BUART:tx_hd_send_break\[1278] = zero[8]
Removing Lhs of wire \UART_SABERTOOTH:BUART:FinalParityType_1\[1280] = zero[8]
Removing Lhs of wire \UART_SABERTOOTH:BUART:FinalParityType_0\[1281] = zero[8]
Removing Lhs of wire \UART_SABERTOOTH:BUART:tx_ctrl_mark\[1285] = zero[8]
Removing Lhs of wire \UART_SABERTOOTH:BUART:reset_reg_dp\[1286] = \UART_SABERTOOTH:BUART:reset_reg\[1277]
Removing Lhs of wire \UART_SABERTOOTH:BUART:tx_status_6\[1346] = zero[8]
Removing Lhs of wire \UART_SABERTOOTH:BUART:tx_status_5\[1347] = zero[8]
Removing Lhs of wire \UART_SABERTOOTH:BUART:tx_status_4\[1348] = zero[8]
Removing Lhs of wire \UART_SABERTOOTH:BUART:tx_status_1\[1350] = \UART_SABERTOOTH:BUART:tx_fifo_empty\[1311]
Removing Lhs of wire \UART_SABERTOOTH:BUART:tx_status_3\[1352] = \UART_SABERTOOTH:BUART:tx_fifo_notfull\[1310]
Removing Lhs of wire tmpOE__Tx_Sabertooth_net_0[1359] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__BATT_MOTOR_net_0[1365] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__BATT_LOGIC_net_0[1371] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \Comp_1:clock\[1379] = zero[8]
Removing Lhs of wire tmpOE__Reset_Ref_net_0[1384] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__Reset_net_0[1390] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__status_2_net_0[1396] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__pump_net_0[1402] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__buzzer_net_0[1408] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__external_net_0[1415] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \buzzerControl:clk\[1422] = zero[8]
Removing Lhs of wire \buzzerControl:rst\[1423] = zero[8]
Removing Rhs of wire Net_550[1424] = \buzzerControl:control_out_0\[1425]
Removing Rhs of wire Net_550[1424] = \buzzerControl:control_0\[1448]
Removing Lhs of wire tmpOE__nerf_fire_net_0[1450] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__nerf_reed_net_0[1456] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__LaunchSol_net_0[1463] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__ArmExtended_switch_net_0[1469] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire tmpOE__ArmRetracted_switch_net_0[1475] = tmpOE__RC_ReceiverBus_net_6[1]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1482] = zero[8]
Removing Lhs of wire \UART_1:BUART:tx_bitclk\\D\[1487] = \UART_1:BUART:tx_bitclk_enable_pre\[52]
Removing Lhs of wire Net_275D[1488] = zero[8]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1497] = \UART_1:BUART:rx_bitclk_pre\[155]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1506] = \UART_1:BUART:rx_parity_error_pre\[232]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1507] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:reset_reg\\D\[1511] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:tx_bitclk\\D\[1516] = \UART_RBTQ1:BUART:tx_bitclk_enable_pre\[360]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_bitclk\\D\[1526] = \UART_RBTQ1:BUART:rx_bitclk_pre\[463]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_parity_error_pre\\D\[1535] = \UART_RBTQ1:BUART:rx_parity_error_pre\[540]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_break_status\\D\[1536] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:reset_reg\\D\[1540] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:tx_bitclk\\D\[1545] = \UART_RBTQ2:BUART:tx_bitclk_enable_pre\[648]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_bitclk\\D\[1555] = \UART_RBTQ2:BUART:rx_bitclk_pre\[751]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_parity_error_pre\\D\[1564] = \UART_RBTQ2:BUART:rx_parity_error_pre\[828]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_break_status\\D\[1565] = zero[8]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[1569] = zero[8]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[1570] = \Timer_1:TimerUDB:status_tc\[960]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[1571] = \Timer_1:TimerUDB:control_7\[938]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[1572] = \Timer_1:TimerUDB:capt_fifo_load\[956]
Removing Lhs of wire \UART_SABERTOOTH:BUART:reset_reg\\D\[1573] = zero[8]
Removing Lhs of wire \UART_SABERTOOTH:BUART:tx_bitclk\\D\[1578] = \UART_SABERTOOTH:BUART:tx_bitclk_enable_pre\[1297]
Removing Lhs of wire Net_390D[1579] = zero[8]

------------------------------------------------------
Aliased 0 equations, 375 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RC_ReceiverBus_net_6' (cost = 0):
tmpOE__RC_ReceiverBus_net_6 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:counter_load\' (cost = 3):
\UART_1:BUART:counter_load\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_1:BUART:tx_counter_tc\' (cost = 0):
\UART_1:BUART:tx_counter_tc\ <= (not \UART_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:counter_load\' (cost = 3):
\UART_RBTQ1:BUART:counter_load\ <= ((not \UART_RBTQ1:BUART:tx_state_1\ and not \UART_RBTQ1:BUART:tx_state_0\ and \UART_RBTQ1:BUART:tx_bitclk\)
	OR (not \UART_RBTQ1:BUART:tx_state_1\ and not \UART_RBTQ1:BUART:tx_state_0\ and not \UART_RBTQ1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:tx_counter_tc\' (cost = 0):
\UART_RBTQ1:BUART:tx_counter_tc\ <= (not \UART_RBTQ1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:rx_addressmatch\' (cost = 0):
\UART_RBTQ1:BUART:rx_addressmatch\ <= (\UART_RBTQ1:BUART:rx_addressmatch2\
	OR \UART_RBTQ1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_RBTQ1:BUART:rx_bitclk_pre\ <= ((not \UART_RBTQ1:BUART:rx_count_2\ and not \UART_RBTQ1:BUART:rx_count_1\ and not \UART_RBTQ1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_RBTQ1:BUART:rx_bitclk_pre16x\ <= ((not \UART_RBTQ1:BUART:rx_count_2\ and \UART_RBTQ1:BUART:rx_count_1\ and \UART_RBTQ1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:rx_poll_bit1\' (cost = 1):
\UART_RBTQ1:BUART:rx_poll_bit1\ <= ((not \UART_RBTQ1:BUART:rx_count_2\ and not \UART_RBTQ1:BUART:rx_count_1\ and \UART_RBTQ1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:rx_poll_bit2\' (cost = 1):
\UART_RBTQ1:BUART:rx_poll_bit2\ <= ((not \UART_RBTQ1:BUART:rx_count_2\ and not \UART_RBTQ1:BUART:rx_count_1\ and not \UART_RBTQ1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:pollingrange\' (cost = 4):
\UART_RBTQ1:BUART:pollingrange\ <= ((not \UART_RBTQ1:BUART:rx_count_2\ and not \UART_RBTQ1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_RBTQ1:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:counter_load\' (cost = 3):
\UART_RBTQ2:BUART:counter_load\ <= ((not \UART_RBTQ2:BUART:tx_state_1\ and not \UART_RBTQ2:BUART:tx_state_0\ and \UART_RBTQ2:BUART:tx_bitclk\)
	OR (not \UART_RBTQ2:BUART:tx_state_1\ and not \UART_RBTQ2:BUART:tx_state_0\ and not \UART_RBTQ2:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:tx_counter_tc\' (cost = 0):
\UART_RBTQ2:BUART:tx_counter_tc\ <= (not \UART_RBTQ2:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:rx_addressmatch\' (cost = 0):
\UART_RBTQ2:BUART:rx_addressmatch\ <= (\UART_RBTQ2:BUART:rx_addressmatch2\
	OR \UART_RBTQ2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_RBTQ2:BUART:rx_bitclk_pre\ <= ((not \UART_RBTQ2:BUART:rx_count_2\ and not \UART_RBTQ2:BUART:rx_count_1\ and not \UART_RBTQ2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_RBTQ2:BUART:rx_bitclk_pre16x\ <= ((not \UART_RBTQ2:BUART:rx_count_2\ and \UART_RBTQ2:BUART:rx_count_1\ and \UART_RBTQ2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:rx_poll_bit1\' (cost = 1):
\UART_RBTQ2:BUART:rx_poll_bit1\ <= ((not \UART_RBTQ2:BUART:rx_count_2\ and not \UART_RBTQ2:BUART:rx_count_1\ and \UART_RBTQ2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:rx_poll_bit2\' (cost = 1):
\UART_RBTQ2:BUART:rx_poll_bit2\ <= ((not \UART_RBTQ2:BUART:rx_count_2\ and not \UART_RBTQ2:BUART:rx_count_1\ and not \UART_RBTQ2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:pollingrange\' (cost = 4):
\UART_RBTQ2:BUART:pollingrange\ <= ((not \UART_RBTQ2:BUART:rx_count_2\ and not \UART_RBTQ2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\UART_RBTQ2:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART_SABERTOOTH:BUART:counter_load\' (cost = 3):
\UART_SABERTOOTH:BUART:counter_load\ <= ((not \UART_SABERTOOTH:BUART:tx_state_1\ and not \UART_SABERTOOTH:BUART:tx_state_0\ and \UART_SABERTOOTH:BUART:tx_bitclk\)
	OR (not \UART_SABERTOOTH:BUART:tx_state_1\ and not \UART_SABERTOOTH:BUART:tx_state_0\ and not \UART_SABERTOOTH:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_SABERTOOTH:BUART:tx_counter_tc\' (cost = 0):
\UART_SABERTOOTH:BUART:tx_counter_tc\ <= (not \UART_SABERTOOTH:BUART:tx_counter_dp\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_RBTQ1:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\UART_RBTQ2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_7 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_7 and not MODIN1_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_7 and not MODIN1_1 and not \UART_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and MODIN1_0 and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:rx_postpoll\' (cost = 72):
\UART_RBTQ1:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_223 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_223 and not MODIN5_1 and not \UART_RBTQ1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_RBTQ1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_RBTQ1:BUART:rx_parity_bit\)
	OR (Net_223 and MODIN5_0 and \UART_RBTQ1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_223 and not MODIN5_1 and not \UART_RBTQ1:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_RBTQ1:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_RBTQ1:BUART:rx_parity_bit\)
	OR (Net_223 and MODIN5_0 and \UART_RBTQ1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:rx_postpoll\' (cost = 72):
\UART_RBTQ2:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_236 and MODIN9_0));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_236 and not MODIN9_1 and not \UART_RBTQ2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_RBTQ2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_RBTQ2:BUART:rx_parity_bit\)
	OR (Net_236 and MODIN9_0 and \UART_RBTQ2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_236 and not MODIN9_1 and not \UART_RBTQ2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_RBTQ2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_RBTQ2:BUART:rx_parity_bit\)
	OR (Net_236 and MODIN9_0 and \UART_RBTQ2:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 105 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_RBTQ1:BUART:rx_status_0\ to zero
Aliasing \UART_RBTQ1:BUART:rx_status_6\ to zero
Aliasing \UART_RBTQ2:BUART:rx_status_0\ to zero
Aliasing \UART_RBTQ2:BUART:rx_status_6\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_RBTQ1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RBTQ1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RBTQ1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_RBTQ2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RBTQ2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RBTQ2:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[119] = \UART_1:BUART:rx_bitclk\[167]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[218] = zero[8]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[227] = zero[8]
Removing Rhs of wire \UART_RBTQ1:BUART:rx_bitclk_enable\[427] = \UART_RBTQ1:BUART:rx_bitclk\[475]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_status_0\[526] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_status_6\[535] = zero[8]
Removing Rhs of wire \UART_RBTQ2:BUART:rx_bitclk_enable\[715] = \UART_RBTQ2:BUART:rx_bitclk\[763]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_status_0\[814] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_status_6\[823] = zero[8]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[956] = zero[8]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[970] = \Timer_1:TimerUDB:control_7\[938]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1489] = \UART_1:BUART:tx_ctrl_mark_last\[110]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1501] = zero[8]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1502] = zero[8]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1504] = zero[8]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1505] = \UART_1:BUART:rx_markspace_pre\[231]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1510] = \UART_1:BUART:rx_parity_bit\[237]
Removing Lhs of wire \UART_RBTQ1:BUART:tx_ctrl_mark_last\\D\[1518] = \UART_RBTQ1:BUART:tx_ctrl_mark_last\[418]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_markspace_status\\D\[1530] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_parity_error_status\\D\[1531] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_addr_match_status\\D\[1533] = zero[8]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_markspace_pre\\D\[1534] = \UART_RBTQ1:BUART:rx_markspace_pre\[539]
Removing Lhs of wire \UART_RBTQ1:BUART:rx_parity_bit\\D\[1539] = \UART_RBTQ1:BUART:rx_parity_bit\[545]
Removing Lhs of wire \UART_RBTQ2:BUART:tx_ctrl_mark_last\\D\[1547] = \UART_RBTQ2:BUART:tx_ctrl_mark_last\[706]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_markspace_status\\D\[1559] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_parity_error_status\\D\[1560] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_addr_match_status\\D\[1562] = zero[8]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_markspace_pre\\D\[1563] = \UART_RBTQ2:BUART:rx_markspace_pre\[827]
Removing Lhs of wire \UART_RBTQ2:BUART:rx_parity_bit\\D\[1568] = \UART_RBTQ2:BUART:rx_parity_bit\[833]
Removing Lhs of wire \UART_SABERTOOTH:BUART:tx_ctrl_mark_last\\D\[1580] = \UART_SABERTOOTH:BUART:tx_ctrl_mark_last\[1355]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_7 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_7 and not MODIN1_1 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_RBTQ1:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_RBTQ1:BUART:rx_parity_bit\ and Net_223 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_RBTQ1:BUART:rx_parity_bit\)
	OR (not Net_223 and not MODIN5_1 and \UART_RBTQ1:BUART:rx_parity_bit\)
	OR (not \UART_RBTQ1:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART_RBTQ2:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \UART_RBTQ2:BUART:rx_parity_bit\ and Net_236 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \UART_RBTQ2:BUART:rx_parity_bit\)
	OR (not Net_236 and not MODIN9_1 and \UART_RBTQ2:BUART:rx_parity_bit\)
	OR (not \UART_RBTQ2:BUART:rx_parity_bit\ and MODIN9_1));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\GreyGoose.cyprj -dcpsoc3 GreyGoose.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.782ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Saturday, 31 August 2013 12:43:03
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\Experimenter\Documents\Roboboats2012\GreyGoose.cydsn\GreyGoose.cyprj -d CY8C3866AXI-040 GreyGoose.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.080ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: Net_275 from registered to combinatorial
    Converted constant MacroCell: Net_390 from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RBTQ2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_SABERTOOTH:BUART:reset_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_487\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_40\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_22
    Digital Clock 2: Automatic-assigning  clock 'UART_RBTQ1_IntClock'. Fanout=1, Signal=\UART_RBTQ1:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_RBTQ2_IntClock'. Fanout=1, Signal=\UART_RBTQ2:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'UART_SABERTOOTH_IntClock'. Fanout=1, Signal=\UART_SABERTOOTH:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_549
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_249:macrocell'
    Removed unused cell/equation 'Net_260:macrocell'
    Removed unused cell/equation 'Net_275:macrocell'
    Removed unused cell/equation 'Net_390:macrocell'
    Removed unused cell/equation '\Timer_1:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\Timer_1:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Timer_1:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\Timer_1:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_249D:macrocell'
    Removed unused cell/equation 'Net_260D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_RBTQ1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_RBTQ1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_RBTQ1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_RBTQ2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_RBTQ2_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_RBTQ2_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_SABERTOOTH:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_SABERTOOTH_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_SABERTOOTH_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: ArmExtended_switch(0), ArmRetracted_switch(0), external(0), pump(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\UART_1:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ1:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_RBTQ2:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_SABERTOOTH:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_SABERTOOTH:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_SABERTOOTH:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_SABERTOOTH:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_SABERTOOTH:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_SABERTOOTH:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_SABERTOOTH:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_SABERTOOTH:BUART:tx_parity_bit\, Duplicate of \UART_SABERTOOTH:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_SABERTOOTH:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SABERTOOTH:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_SABERTOOTH:BUART:tx_mark\, Duplicate of \UART_SABERTOOTH:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_SABERTOOTH:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SABERTOOTH:BUART:tx_mark\ (fanout=0)

    Removing \UART_RBTQ2:BUART:tx_parity_bit\, Duplicate of \UART_RBTQ2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RBTQ2:BUART:tx_mark\, Duplicate of \UART_RBTQ2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ2:BUART:tx_mark\ (fanout=0)

    Removing \UART_RBTQ2:BUART:tx_ctrl_mark_last\, Duplicate of \UART_RBTQ2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ2:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_RBTQ2:BUART:rx_state_1\, Duplicate of \UART_RBTQ2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_RBTQ2:BUART:rx_parity_error_pre\, Duplicate of \UART_RBTQ2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RBTQ2:BUART:rx_parity_bit\, Duplicate of \UART_RBTQ2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RBTQ2:BUART:rx_markspace_pre\, Duplicate of \UART_RBTQ2:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RBTQ1:BUART:tx_parity_bit\, Duplicate of \UART_RBTQ1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RBTQ1:BUART:tx_mark\, Duplicate of \UART_RBTQ1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ1:BUART:tx_mark\ (fanout=0)

    Removing \UART_RBTQ1:BUART:tx_ctrl_mark_last\, Duplicate of \UART_RBTQ1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ1:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_RBTQ1:BUART:rx_state_1\, Duplicate of \UART_RBTQ1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_RBTQ1:BUART:rx_parity_error_pre\, Duplicate of \UART_RBTQ1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RBTQ1:BUART:rx_parity_bit\, Duplicate of \UART_RBTQ1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RBTQ1:BUART:rx_markspace_pre\, Duplicate of \UART_RBTQ1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_RBTQ1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:tx_ctrl_mark_last\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\UART_SABERTOOTH:BUART:tx_ctrl_mark_last\:macrocell'
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Actuator(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Actuator(0)__PA ,
            analog_term => Net_332 ,
            pad => Actuator(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ArmExtended_switch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ArmExtended_switch(0)__PA ,
            fb => Net_561 ,
            pad => ArmExtended_switch(0)_PAD );

    Pin : Name = ArmRetracted_switch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ArmRetracted_switch(0)__PA ,
            fb => Net_562 ,
            pad => ArmRetracted_switch(0)_PAD );

    Pin : Name = BATT_LOGIC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BATT_LOGIC(0)__PA ,
            analog_term => Net_403 ,
            pad => BATT_LOGIC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BATT_MOTOR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BATT_MOTOR(0)__PA ,
            analog_term => Net_401 ,
            pad => BATT_MOTOR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LaunchSol(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LaunchSol(0)__PA ,
            pad => LaunchSol(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_ReceiverBus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_ReceiverBus(0)__PA ,
            fb => Channel1 ,
            pad => RC_ReceiverBus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_ReceiverBus(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_ReceiverBus(1)__PA ,
            fb => Channel2 ,
            pad => RC_ReceiverBus(1)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_ReceiverBus(2)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_ReceiverBus(2)__PA ,
            fb => Channel3 ,
            pad => RC_ReceiverBus(2)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_ReceiverBus(3)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_ReceiverBus(3)__PA ,
            fb => Channel4 ,
            pad => RC_ReceiverBus(3)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_ReceiverBus(4)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_ReceiverBus(4)__PA ,
            fb => Channel5 ,
            pad => RC_ReceiverBus(4)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_ReceiverBus(5)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_ReceiverBus(5)__PA ,
            fb => Channel6 ,
            pad => RC_ReceiverBus(5)_PAD );
        Properties:
        {
        }

    Pin : Name = RC_ReceiverBus(6)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RC_ReceiverBus(6)__PA ,
            fb => Channel7 ,
            pad => RC_ReceiverBus(6)_PAD );
        Properties:
        {
        }

    Pin : Name = Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Reset(0)__PA ,
            analog_term => Net_470 ,
            pad => Reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Reset_Ref(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Reset_Ref(0)__PA ,
            analog_term => Net_469 ,
            pad => Reset_Ref(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_RBTQ1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RBTQ1(0)__PA ,
            fb => Net_223 ,
            pad => Rx_RBTQ1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_RBTQ2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RBTQ2(0)__PA ,
            fb => Net_236 ,
            pad => Rx_RBTQ2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_2 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_RBTQ1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RBTQ1(0)__PA ,
            input => Net_218 ,
            pad => Tx_RBTQ1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_RBTQ2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RBTQ2(0)__PA ,
            input => Net_231 ,
            pad => Tx_RBTQ2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_Sabertooth(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_Sabertooth(0)__PA ,
            input => Net_334 ,
            pad => Tx_Sabertooth(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VIN(0)__PA ,
            analog_term => Net_319 ,
            pad => VIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = buzzer(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => buzzer(0)__PA ,
            input => Net_485 ,
            pad => buzzer(0)_PAD );
        Properties:
        {
        }

    Pin : Name = external(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => external(0)__PA ,
            pad => external(0)_PAD );

    Pin : Name = nerf_fire(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => nerf_fire(0)__PA ,
            pad => nerf_fire(0)_PAD );
        Properties:
        {
        }

    Pin : Name = nerf_reed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => nerf_reed(0)__PA ,
            fb => Net_554 ,
            pad => nerf_reed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pump(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pump(0)__PA ,
            pad => pump(0)_PAD );

    Pin : Name = status_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => status_1(0)__PA ,
            pad => status_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = status_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => status_2(0)__PA ,
            pad => status_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = strobe(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => strobe(0)__PA ,
            pad => strobe(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * MODIN1_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_1 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              !Net_223 * MODIN5_0
            + !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              Net_223 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              !Net_223 * MODIN5_1
            + !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              Net_223 * !MODIN5_1 * MODIN5_0
            + !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              !Net_236 * MODIN9_0
            + !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              Net_236 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              !Net_236 * MODIN9_1
            + !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              Net_236 * !MODIN9_1 * MODIN9_0
            + !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=Net_151, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel1
        );
        Output = Net_151 (fanout=1)

    MacroCell: Name=Net_153, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel2
        );
        Output = Net_153 (fanout=1)

    MacroCell: Name=Net_155, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel3
        );
        Output = Net_155 (fanout=1)

    MacroCell: Name=Net_157, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel4
        );
        Output = Net_157 (fanout=1)

    MacroCell: Name=Net_159, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel5
        );
        Output = Net_159 (fanout=1)

    MacroCell: Name=Net_161, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel6
        );
        Output = Net_161 (fanout=1)

    MacroCell: Name=Net_163, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel7
        );
        Output = Net_163 (fanout=1)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=Net_218, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:txn\
        );
        Output = Net_218 (fanout=1)

    MacroCell: Name=Net_231, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:txn\
        );
        Output = Net_231 (fanout=1)

    MacroCell: Name=Net_334, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:txn\
        );
        Output = Net_334 (fanout=1)

    MacroCell: Name=Net_485, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_550 * Net_549_local
        );
        Output = Net_485 (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * !Net_7 * 
              !MODIN1_1 * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_7 * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * !Net_7 * 
              !MODIN1_1 * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RBTQ1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_state_2\
            + !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ1:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              !\UART_RBTQ1:BUART:rx_count_0\
        );
        Output = \UART_RBTQ1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_223
        );
        Output = \UART_RBTQ1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RBTQ1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_223 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_RBTQ1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              !\UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !Net_223 * !MODIN5_1 * !\UART_RBTQ1:BUART:rx_address_detected\
            + !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              !\UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\UART_RBTQ1:BUART:rx_address_detected\
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RBTQ1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
            + !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
            + !\UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * !Net_223 * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * 
              \UART_RBTQ1:BUART:rx_last\
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RBTQ1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RBTQ1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RBTQ1:BUART:rx_state_0\ * \UART_RBTQ1:BUART:rx_state_3\ * 
              \UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !Net_223 * !MODIN5_1 * !\UART_RBTQ1:BUART:rx_address_detected\
            + !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\UART_RBTQ1:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RBTQ1:BUART:rx_load_fifo\ * 
              \UART_RBTQ1:BUART:rx_fifofull\
        );
        Output = \UART_RBTQ1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RBTQ1:BUART:rx_fifonotempty\ * 
              \UART_RBTQ1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RBTQ1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:tx_bitclk_dp\
        );
        Output = \UART_RBTQ1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_RBTQ1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:tx_bitclk_dp\
        );
        Output = \UART_RBTQ1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_fifo_empty\ * 
              !\UART_RBTQ1:BUART:tx_state_2\
            + !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_fifo_empty\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_fifo_empty\ * \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_0\ * !\UART_RBTQ1:BUART:tx_state_2\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_RBTQ1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_2\ * 
              \UART_RBTQ1:BUART:tx_bitclk\ * 
              !\UART_RBTQ1:BUART:tx_counter_dp\
            + \UART_RBTQ1:BUART:tx_state_0\ * !\UART_RBTQ1:BUART:tx_state_2\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_RBTQ1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_state_2\ * \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_2\ * 
              \UART_RBTQ1:BUART:tx_bitclk\ * 
              !\UART_RBTQ1:BUART:tx_counter_dp\
        );
        Output = \UART_RBTQ1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_RBTQ1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_fifo_empty\ * 
              \UART_RBTQ1:BUART:tx_state_2\ * \UART_RBTQ1:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:tx_fifo_notfull\
        );
        Output = \UART_RBTQ1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RBTQ1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RBTQ1:BUART:txn\ * \UART_RBTQ1:BUART:tx_state_1\ * 
              !\UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:txn\ * \UART_RBTQ1:BUART:tx_state_2\
            + !\UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_shift_out\ * 
              !\UART_RBTQ1:BUART:tx_state_2\
            + !\UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_state_2\ * !\UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_shift_out\ * 
              !\UART_RBTQ1:BUART:tx_state_2\ * \UART_RBTQ1:BUART:tx_bitclk\ * 
              \UART_RBTQ1:BUART:tx_counter_dp\
        );
        Output = \UART_RBTQ1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RBTQ2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_state_2\
            + !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ2:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              !\UART_RBTQ2:BUART:rx_count_0\
        );
        Output = \UART_RBTQ2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_236
        );
        Output = \UART_RBTQ2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \UART_RBTQ2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_236 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_RBTQ2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              !\UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !Net_236 * !MODIN9_1 * !\UART_RBTQ2:BUART:rx_address_detected\
            + !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              !\UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\UART_RBTQ2:BUART:rx_address_detected\
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \UART_RBTQ2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
            + !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
            + !\UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * !Net_236 * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * 
              \UART_RBTQ2:BUART:rx_last\
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \UART_RBTQ2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \UART_RBTQ2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RBTQ2:BUART:rx_state_0\ * \UART_RBTQ2:BUART:rx_state_3\ * 
              \UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !Net_236 * !MODIN9_1 * !\UART_RBTQ2:BUART:rx_address_detected\
            + !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\UART_RBTQ2:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RBTQ2:BUART:rx_load_fifo\ * 
              \UART_RBTQ2:BUART:rx_fifofull\
        );
        Output = \UART_RBTQ2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RBTQ2:BUART:rx_fifonotempty\ * 
              \UART_RBTQ2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RBTQ2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:tx_bitclk_dp\
        );
        Output = \UART_RBTQ2:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_RBTQ2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:tx_bitclk_dp\
        );
        Output = \UART_RBTQ2:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_fifo_empty\ * 
              !\UART_RBTQ2:BUART:tx_state_2\
            + !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_fifo_empty\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_fifo_empty\ * \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_0\ * !\UART_RBTQ2:BUART:tx_state_2\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ2:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_RBTQ2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_2\ * 
              \UART_RBTQ2:BUART:tx_bitclk\ * 
              !\UART_RBTQ2:BUART:tx_counter_dp\
            + \UART_RBTQ2:BUART:tx_state_0\ * !\UART_RBTQ2:BUART:tx_state_2\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ2:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_RBTQ2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_state_2\ * \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_2\ * 
              \UART_RBTQ2:BUART:tx_bitclk\ * 
              !\UART_RBTQ2:BUART:tx_counter_dp\
        );
        Output = \UART_RBTQ2:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_RBTQ2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_fifo_empty\ * 
              \UART_RBTQ2:BUART:tx_state_2\ * \UART_RBTQ2:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:tx_fifo_notfull\
        );
        Output = \UART_RBTQ2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RBTQ2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RBTQ2:BUART:txn\ * \UART_RBTQ2:BUART:tx_state_1\ * 
              !\UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:txn\ * \UART_RBTQ2:BUART:tx_state_2\
            + !\UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_shift_out\ * 
              !\UART_RBTQ2:BUART:tx_state_2\
            + !\UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_state_2\ * !\UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_shift_out\ * 
              !\UART_RBTQ2:BUART:tx_state_2\ * \UART_RBTQ2:BUART:tx_bitclk\ * 
              \UART_RBTQ2:BUART:tx_counter_dp\
        );
        Output = \UART_RBTQ2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_SABERTOOTH:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\
            + !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
        );
        Output = \UART_SABERTOOTH:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_SABERTOOTH:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:tx_bitclk_dp\
        );
        Output = \UART_SABERTOOTH:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_SABERTOOTH:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:tx_bitclk_dp\
        );
        Output = \UART_SABERTOOTH:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_SABERTOOTH:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_fifo_empty\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\
            + !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_fifo_empty\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_fifo_empty\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
        );
        Output = \UART_SABERTOOTH:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_SABERTOOTH:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\ * 
              !\UART_SABERTOOTH:BUART:tx_counter_dp\
            + \UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
        );
        Output = \UART_SABERTOOTH:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_SABERTOOTH:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\ * 
              !\UART_SABERTOOTH:BUART:tx_counter_dp\
        );
        Output = \UART_SABERTOOTH:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_SABERTOOTH:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_fifo_empty\ * 
              \UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
        );
        Output = \UART_SABERTOOTH:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_SABERTOOTH:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:tx_fifo_notfull\
        );
        Output = \UART_SABERTOOTH:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_SABERTOOTH:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_SABERTOOTH:BUART:txn\ * 
              \UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:txn\ * 
              \UART_SABERTOOTH:BUART:tx_state_2\
            + !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_shift_out\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\
            + !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              !\UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_shift_out\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\ * 
              \UART_SABERTOOTH:BUART:tx_counter_dp\
        );
        Output = \UART_SABERTOOTH:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_22 ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RBTQ1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_RBTQ1:Net_9\ ,
            cs_addr_2 => \UART_RBTQ1:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_RBTQ1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RBTQ1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_RBTQ1:BUART:rx_postpoll\ ,
            f0_load => \UART_RBTQ1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RBTQ1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RBTQ1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RBTQ1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_RBTQ1:Net_9\ ,
            cs_addr_2 => \UART_RBTQ1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RBTQ1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RBTQ1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RBTQ1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RBTQ1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RBTQ1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RBTQ1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_RBTQ1:Net_9\ ,
            cs_addr_0 => \UART_RBTQ1:BUART:counter_load_not\ ,
            cl0_comb => \UART_RBTQ1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_RBTQ1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RBTQ2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_RBTQ2:Net_9\ ,
            cs_addr_2 => \UART_RBTQ2:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_RBTQ2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RBTQ2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_RBTQ2:BUART:rx_postpoll\ ,
            f0_load => \UART_RBTQ2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RBTQ2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RBTQ2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RBTQ2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_RBTQ2:Net_9\ ,
            cs_addr_2 => \UART_RBTQ2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RBTQ2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RBTQ2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RBTQ2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RBTQ2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RBTQ2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RBTQ2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_RBTQ2:Net_9\ ,
            cs_addr_0 => \UART_RBTQ2:BUART:counter_load_not\ ,
            cl0_comb => \UART_RBTQ2:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_RBTQ2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SABERTOOTH:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_SABERTOOTH:Net_9\ ,
            cs_addr_2 => \UART_SABERTOOTH:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_SABERTOOTH:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_SABERTOOTH:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_SABERTOOTH:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_SABERTOOTH:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_SABERTOOTH:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SABERTOOTH:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_SABERTOOTH:Net_9\ ,
            cs_addr_0 => \UART_SABERTOOTH:BUART:counter_load_not\ ,
            cl0_comb => \UART_SABERTOOTH:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_SABERTOOTH:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_22 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_269 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RBTQ1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_RBTQ1:Net_9\ ,
            status_5 => \UART_RBTQ1:BUART:rx_status_5\ ,
            status_4 => \UART_RBTQ1:BUART:rx_status_4\ ,
            status_3 => \UART_RBTQ1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RBTQ1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_RBTQ1:Net_9\ ,
            status_3 => \UART_RBTQ1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RBTQ1:BUART:tx_status_2\ ,
            status_1 => \UART_RBTQ1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RBTQ1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RBTQ2:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_RBTQ2:Net_9\ ,
            status_5 => \UART_RBTQ2:BUART:rx_status_5\ ,
            status_4 => \UART_RBTQ2:BUART:rx_status_4\ ,
            status_3 => \UART_RBTQ2:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RBTQ2:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_RBTQ2:Net_9\ ,
            status_3 => \UART_RBTQ2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RBTQ2:BUART:tx_status_2\ ,
            status_1 => \UART_RBTQ2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RBTQ2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_SABERTOOTH:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_SABERTOOTH:Net_9\ ,
            status_3 => \UART_SABERTOOTH:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_SABERTOOTH:BUART:tx_status_2\ ,
            status_1 => \UART_SABERTOOTH:BUART:tx_fifo_empty\ ,
            status_0 => \UART_SABERTOOTH:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_22 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\buzzerControl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \buzzerControl:control_7\ ,
            control_6 => \buzzerControl:control_6\ ,
            control_5 => \buzzerControl:control_5\ ,
            control_4 => \buzzerControl:control_4\ ,
            control_3 => \buzzerControl:control_3\ ,
            control_2 => \buzzerControl:control_2\ ,
            control_1 => \buzzerControl:control_1\ ,
            control_0 => Net_550 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_RBTQ1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_RBTQ1:Net_9\ ,
            load => \UART_RBTQ1:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_RBTQ1:BUART:rx_count_2\ ,
            count_1 => \UART_RBTQ1:BUART:rx_count_1\ ,
            count_0 => \UART_RBTQ1:BUART:rx_count_0\ ,
            tc => \UART_RBTQ1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_RBTQ2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_RBTQ2:Net_9\ ,
            load => \UART_RBTQ2:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \UART_RBTQ2:BUART:rx_count_2\ ,
            count_1 => \UART_RBTQ2:BUART:rx_count_1\ ,
            count_0 => \UART_RBTQ2:BUART:rx_count_0\ ,
            tc => \UART_RBTQ2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ArmExtendedInt
        PORT MAP (
            interrupt => Net_561 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =ArmRetractedInt
        PORT MAP (
            interrupt => Net_562 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_385 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RC1N
        PORT MAP (
            interrupt => Net_151 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_RC1P
        PORT MAP (
            interrupt => Channel1 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_RC2N
        PORT MAP (
            interrupt => Net_153 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_RC2P
        PORT MAP (
            interrupt => Channel2 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RC3N
        PORT MAP (
            interrupt => Net_155 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_RC3P
        PORT MAP (
            interrupt => Channel3 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RC4N
        PORT MAP (
            interrupt => Net_157 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_RC4P
        PORT MAP (
            interrupt => Channel4 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RC5N
        PORT MAP (
            interrupt => Net_159 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_RC5P
        PORT MAP (
            interrupt => Channel5 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RC6N
        PORT MAP (
            interrupt => Net_161 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_RC6P
        PORT MAP (
            interrupt => Channel6 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_RC7N
        PORT MAP (
            interrupt => Net_163 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_RC7P
        PORT MAP (
            interrupt => Channel7 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Rx
        PORT MAP (
            interrupt => Net_269 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =nerf_int
        PORT MAP (
            interrupt => Net_554 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    7 :    1 :    8 :  87.50%
Analog domain clock dividers  :    1 :    3 :    4 :  25.00%
Pins                          :   34 :   38 :   72 :  47.22%
UDB Macrocells                :   95 :   97 :  192 :  49.48%
UDB Unique Pterms             :  153 :  231 :  384 :  39.84%
UDB Total Pterms              :  187 :      :      : 
UDB Datapath Cells            :   15 :    9 :   24 :  62.50%
UDB Status Cells              :    8 :   16 :   24 :  33.33%
            StatusI Registers :    8 
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    2 
                 Count7 Cells :    3 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   19 :   13 :   32 :  59.38%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    1 :    3 :    4 :  25.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.538ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.611ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : Actuator(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : BATT_LOGIC(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : BATT_MOTOR(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : LaunchSol(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RC_ReceiverBus(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RC_ReceiverBus(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RC_ReceiverBus(2) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : RC_ReceiverBus(3) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : RC_ReceiverBus(4) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : RC_ReceiverBus(5) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : RC_ReceiverBus(6) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Reset(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Reset_Ref(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Rx_1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Rx_RBTQ1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Rx_RBTQ2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Tx_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Tx_RBTQ1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Tx_RBTQ2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Tx_Sabertooth(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : VIN(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : buzzer(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : nerf_fire(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : nerf_reed(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : status_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : status_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : strobe(0) (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM4\
Comparator[3]@[FFB(Comparator,3)] : \Comp_1:ctComp\
Log: apr.M0058: The analog placement iterative improvement is 65% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : Actuator(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : BATT_LOGIC(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : BATT_MOTOR(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : LaunchSol(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RC_ReceiverBus(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RC_ReceiverBus(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RC_ReceiverBus(2) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : RC_ReceiverBus(3) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : RC_ReceiverBus(4) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : RC_ReceiverBus(5) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : RC_ReceiverBus(6) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : Reset(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : Reset_Ref(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Rx_1(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : Rx_RBTQ1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Rx_RBTQ2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Tx_1(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : Tx_RBTQ1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Tx_RBTQ2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Tx_Sabertooth(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : VIN(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : buzzer(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : nerf_fire(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : nerf_reed(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : status_1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : status_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : strobe(0) (fixed)
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:ADC_Vssa_1:vRef_1\
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM4\
Comparator[1]@[FFB(Comparator,1)] : \Comp_1:ctComp\

Analog Placement phase: Elapsed time ==> 2s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Log: apr.M0017: ============ VeraRouter Improve 1 OverUse=1 ============ (App=cydsfit)
Net "Net_470" overuses wire "AGR[3]"
Net "AmuxEye::AMux_1" overuses wire "AGR[3]"
Log: apr.M0017: ============ VeraRouter Improve 2 OverUse=1 ============ (App=cydsfit)
Net "AmuxEye::AMux_1" overuses wire "SIO Ref[0] Sw__1b"
Net "AmuxEye::AMux_1" overuses wire "SIO Ref[0] Sw__0b"
Log: apr.M0017: ============ VeraRouter Improve 3 OverUse=1 ============ (App=cydsfit)
Analog Routing phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_330 {
    dsm_0_vplus
  }
  Net: Net_319 {
    p1_7
  }
  Net: Net_332 {
    p3_4
  }
  Net: Net_401 {
    p3_1
  }
  Net: Net_403 {
    p3_0
  }
  Net: \ADC_DelSig_1:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_690\ {
    common_vssa
  }
  Net: Net_470 {
    comp_1_vplus
    amuxbusr_x_comp_1_vplus
    amuxbusr
    amuxbusr_x_p5_7
    p5_7
  }
  Net: Net_469 {
    comp_1_vminus
    agr2_x_comp_1_vminus
    agr2
    agr2_x_p5_6
    p5_6
  }
  Net: \ADC_DelSig_1:Net_580\ {
  }
  Net: \ADC_DelSig_1:Net_573\ {
  }
  Net: \ADC_DelSig_1:Net_570\ {
  }
  Net: \ADC_DelSig_1:Net_677\ {
  }
  Net: AmuxNet::AMux_1 {
    dsm_0_vplus
    agl3_x_dsm_0_vplus
    agl3
    agl3_x_agr3
    agr3
    agr3_x_p1_7
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_agr5
    agr5
    agr5_x_p3_1
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_agr4
    agr4
    agr4_x_p3_0
    agr4_x_p3_4
    p1_7
    p3_1
    p3_0
    p3_4
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vref_vssa
    dsm_0_vref_vssa
    common_vssa
  }
}
Map of item to net {
  comp_1_vplus                                     -> Net_470
  amuxbusr_x_comp_1_vplus                          -> Net_470
  amuxbusr                                         -> Net_470
  amuxbusr_x_p5_7                                  -> Net_470
  p5_7                                             -> Net_470
  comp_1_vminus                                    -> Net_469
  agr2_x_comp_1_vminus                             -> Net_469
  agr2                                             -> Net_469
  agr2_x_p5_6                                      -> Net_469
  p5_6                                             -> Net_469
  dsm_0_vplus                                      -> Net_330
  p1_7                                             -> Net_319
  p3_4                                             -> Net_332
  p3_1                                             -> Net_401
  p3_0                                             -> Net_403
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_520\
  common_vssa                                      -> \ADC_DelSig_1:Net_690\
  agl3_x_dsm_0_vplus                               -> AmuxNet::AMux_1
  agl3                                             -> AmuxNet::AMux_1
  agl3_x_agr3                                      -> AmuxNet::AMux_1
  agr3                                             -> AmuxNet::AMux_1
  agr3_x_p1_7                                      -> AmuxNet::AMux_1
  agl5_x_dsm_0_vplus                               -> AmuxNet::AMux_1
  agl5                                             -> AmuxNet::AMux_1
  agl5_x_agr5                                      -> AmuxNet::AMux_1
  agr5                                             -> AmuxNet::AMux_1
  agr5_x_p3_1                                      -> AmuxNet::AMux_1
  agl4_x_dsm_0_vplus                               -> AmuxNet::AMux_1
  agl4                                             -> AmuxNet::AMux_1
  agl4_x_agr4                                      -> AmuxNet::AMux_1
  agr4                                             -> AmuxNet::AMux_1
  agr4_x_p3_0                                      -> AmuxNet::AMux_1
  agr4_x_p3_4                                      -> AmuxNet::AMux_1
  dsm_0_vminus_x_dsm_0_vref_vssa                   -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vref_vssa                                  -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_330
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_319
      Outer: agr3_x_p1_7
      Inner: agl3_x_dsm_0_vplus
      Path {
        p1_7
        agr3_x_p1_7
        agr3
        agl3_x_agr3
        agl3
        agl3_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_332
      Outer: agr4_x_p3_4
      Inner: __open__
      Path {
        p3_4
        agr4_x_p3_4
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_401
      Outer: agr5_x_p3_1
      Inner: agl5_x_dsm_0_vplus
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agl5_x_agr5
        agl5
        agl5_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 3 {
      Net:   Net_403
      Outer: agr4_x_p3_0
      Inner: __open__
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agl4_x_agr4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_520\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_690\
      Outer: dsm_0_vminus_x_dsm_0_vref_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vref_vssa
        dsm_0_vminus_x_dsm_0_vref_vssa
        dsm_0_vminus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   41 :    7 :   48 :  85.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.59
                   Pterms :            4.27
               Macrocells :            2.32
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.502ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.209ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1045, final cost is 1045 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         21 :       9.29 :       4.52
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_485, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_550 * Net_549_local
        );
        Output = Net_485 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SABERTOOTH:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\ * 
              !\UART_SABERTOOTH:BUART:tx_counter_dp\
        );
        Output = \UART_SABERTOOTH:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_155, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel3
        );
        Output = Net_155 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_SABERTOOTH:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\ * 
              !\UART_SABERTOOTH:BUART:tx_counter_dp\
            + \UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
        );
        Output = \UART_SABERTOOTH:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\buzzerControl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \buzzerControl:control_7\ ,
        control_6 => \buzzerControl:control_6\ ,
        control_5 => \buzzerControl:control_5\ ,
        control_4 => \buzzerControl:control_4\ ,
        control_3 => \buzzerControl:control_3\ ,
        control_2 => \buzzerControl:control_2\ ,
        control_1 => \buzzerControl:control_1\ ,
        control_0 => Net_550 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_SABERTOOTH:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_fifo_empty\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\
            + !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_fifo_empty\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_fifo_empty\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
        );
        Output = \UART_SABERTOOTH:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_153, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel2
        );
        Output = Net_153 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_SABERTOOTH:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:tx_bitclk_dp\
        );
        Output = \UART_SABERTOOTH:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ2:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:tx_bitclk_dp\
        );
        Output = \UART_RBTQ2:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u3\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_22 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_state_2\
            + !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_151, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel1
        );
        Output = Net_151 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_fifo_empty\ * 
              !\UART_RBTQ2:BUART:tx_state_2\
            + !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_fifo_empty\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_fifo_empty\ * \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_0\ * !\UART_RBTQ2:BUART:tx_state_2\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ2:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RBTQ2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:tx_bitclk_dp\
        );
        Output = \UART_RBTQ2:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RBTQ2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_RBTQ2:Net_9\ ,
        cs_addr_0 => \UART_RBTQ2:BUART:counter_load_not\ ,
        cl0_comb => \UART_RBTQ2:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_RBTQ2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:tx_fifo_notfull\
        );
        Output = \UART_RBTQ2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_2\ * 
              \UART_RBTQ2:BUART:tx_bitclk\ * 
              !\UART_RBTQ2:BUART:tx_counter_dp\
            + \UART_RBTQ2:BUART:tx_state_0\ * !\UART_RBTQ2:BUART:tx_state_2\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ2:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_159, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel5
        );
        Output = Net_159 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_163, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel7
        );
        Output = Net_163 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_157, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel4
        );
        Output = Net_157 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_fifo_empty\ * 
              \UART_RBTQ2:BUART:tx_state_2\ * \UART_RBTQ2:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_161, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Channel6
        );
        Output = Net_161 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RBTQ2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_RBTQ2:Net_9\ ,
        cs_addr_2 => \UART_RBTQ2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RBTQ2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RBTQ2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RBTQ2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RBTQ2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RBTQ2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RBTQ2:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_RBTQ2:Net_9\ ,
        status_3 => \UART_RBTQ2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RBTQ2:BUART:tx_status_2\ ,
        status_1 => \UART_RBTQ2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RBTQ2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_334, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:txn\
        );
        Output = Net_334 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_SABERTOOTH:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SABERTOOTH:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_SABERTOOTH:BUART:txn\ * 
              \UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:txn\ * 
              \UART_SABERTOOTH:BUART:tx_state_2\
            + !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_shift_out\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\
            + !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              \UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              !\UART_SABERTOOTH:BUART:tx_bitclk\
            + \UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_shift_out\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\ * 
              \UART_SABERTOOTH:BUART:tx_counter_dp\
        );
        Output = \UART_SABERTOOTH:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_231, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:txn\
        );
        Output = Net_231 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SABERTOOTH:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              !\UART_SABERTOOTH:BUART:tx_state_2\
            + !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
        );
        Output = \UART_SABERTOOTH:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_SABERTOOTH:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:tx_state_1\ * 
              !\UART_SABERTOOTH:BUART:tx_state_0\ * 
              \UART_SABERTOOTH:BUART:tx_fifo_empty\ * 
              \UART_SABERTOOTH:BUART:tx_state_2\ * 
              \UART_SABERTOOTH:BUART:tx_bitclk\
        );
        Output = \UART_SABERTOOTH:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RBTQ1:BUART:txn\ * \UART_RBTQ1:BUART:tx_state_1\ * 
              !\UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:txn\ * \UART_RBTQ1:BUART:tx_state_2\
            + !\UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_shift_out\ * 
              !\UART_RBTQ1:BUART:tx_state_2\
            + !\UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_state_2\ * !\UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_shift_out\ * 
              !\UART_RBTQ1:BUART:tx_state_2\ * \UART_RBTQ1:BUART:tx_bitclk\ * 
              \UART_RBTQ1:BUART:tx_counter_dp\
        );
        Output = \UART_RBTQ1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_2\ * 
              \UART_RBTQ1:BUART:tx_bitclk\ * 
              !\UART_RBTQ1:BUART:tx_counter_dp\
            + \UART_RBTQ1:BUART:tx_state_0\ * !\UART_RBTQ1:BUART:tx_state_2\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_SABERTOOTH:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:tx_fifo_notfull\
        );
        Output = \UART_SABERTOOTH:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_218, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:txn\
        );
        Output = Net_218 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_22 ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\UART_SABERTOOTH:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_SABERTOOTH:Net_9\ ,
        status_3 => \UART_SABERTOOTH:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_SABERTOOTH:BUART:tx_status_2\ ,
        status_1 => \UART_SABERTOOTH:BUART:tx_fifo_empty\ ,
        status_0 => \UART_SABERTOOTH:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ2:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RBTQ2:BUART:txn\ * \UART_RBTQ2:BUART:tx_state_1\ * 
              !\UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:txn\ * \UART_RBTQ2:BUART:tx_state_2\
            + !\UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_shift_out\ * 
              !\UART_RBTQ2:BUART:tx_state_2\
            + !\UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_state_2\ * !\UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              !\UART_RBTQ2:BUART:tx_shift_out\ * 
              !\UART_RBTQ2:BUART:tx_state_2\ * \UART_RBTQ2:BUART:tx_bitclk\ * 
              \UART_RBTQ2:BUART:tx_counter_dp\
        );
        Output = \UART_RBTQ2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_state_2\
            + !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_SABERTOOTH:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SABERTOOTH:BUART:tx_bitclk_dp\
        );
        Output = \UART_SABERTOOTH:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_fifo_empty\ * 
              !\UART_RBTQ1:BUART:tx_state_2\
            + !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              !\UART_RBTQ1:BUART:tx_fifo_empty\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_fifo_empty\ * \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_0\ * !\UART_RBTQ1:BUART:tx_state_2\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_SABERTOOTH:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_SABERTOOTH:Net_9\ ,
        cs_addr_2 => \UART_SABERTOOTH:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_SABERTOOTH:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_SABERTOOTH:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_SABERTOOTH:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_SABERTOOTH:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_SABERTOOTH:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_22 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RBTQ2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_state_2\ * \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * \UART_RBTQ2:BUART:tx_state_0\ * 
              \UART_RBTQ2:BUART:tx_bitclk\
            + \UART_RBTQ2:BUART:tx_state_1\ * !\UART_RBTQ2:BUART:tx_state_2\ * 
              \UART_RBTQ2:BUART:tx_bitclk\ * 
              !\UART_RBTQ2:BUART:tx_counter_dp\
        );
        Output = \UART_RBTQ2:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_state_2\ * \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * \UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_bitclk\
            + \UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_2\ * 
              \UART_RBTQ1:BUART:tx_bitclk\ * 
              !\UART_RBTQ1:BUART:tx_counter_dp\
        );
        Output = \UART_RBTQ1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RBTQ1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:tx_bitclk_dp\
        );
        Output = \UART_RBTQ1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:tx_bitclk_dp\
        );
        Output = \UART_RBTQ1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RBTQ1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_RBTQ1:Net_9\ ,
        cs_addr_0 => \UART_RBTQ1:BUART:counter_load_not\ ,
        cl0_comb => \UART_RBTQ1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_RBTQ1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              !\UART_RBTQ2:BUART:rx_count_0\
        );
        Output = \UART_RBTQ2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ2:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_RBTQ2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_RBTQ2:Net_9\ ,
        load => \UART_RBTQ2:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \UART_RBTQ2:BUART:rx_count_2\ ,
        count_1 => \UART_RBTQ2:BUART:rx_count_1\ ,
        count_0 => \UART_RBTQ2:BUART:rx_count_0\ ,
        tc => \UART_RBTQ2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              !Net_223 * MODIN5_0
            + !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              Net_223 * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              !\UART_RBTQ1:BUART:rx_count_0\
        );
        Output = \UART_RBTQ1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RBTQ1:BUART:rx_load_fifo\ * 
              \UART_RBTQ1:BUART:rx_fifofull\
        );
        Output = \UART_RBTQ1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RBTQ1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_RBTQ1:Net_9\ ,
        status_5 => \UART_RBTQ1:BUART:rx_status_5\ ,
        status_4 => \UART_RBTQ1:BUART:rx_status_4\ ,
        status_3 => \UART_RBTQ1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              !\UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !Net_223 * !MODIN5_1 * !\UART_RBTQ1:BUART:rx_address_detected\
            + !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              !\UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\UART_RBTQ1:BUART:rx_address_detected\
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RBTQ1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RBTQ1:BUART:rx_state_0\ * \UART_RBTQ1:BUART:rx_state_3\ * 
              \UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RBTQ1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
            + !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
            + !\UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * !Net_223 * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * 
              \UART_RBTQ1:BUART:rx_last\
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RBTQ1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_5
            + \UART_RBTQ1:BUART:rx_state_0\ * !\UART_RBTQ1:BUART:rx_state_3\ * 
              !\UART_RBTQ1:BUART:rx_state_2\ * 
              !\UART_RBTQ1:BUART:rx_address_detected\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_RBTQ1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RBTQ1:BUART:rx_fifonotempty\ * 
              \UART_RBTQ1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RBTQ1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_SABERTOOTH:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_SABERTOOTH:Net_9\ ,
        cs_addr_0 => \UART_SABERTOOTH:BUART:counter_load_not\ ,
        cl0_comb => \UART_SABERTOOTH:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_SABERTOOTH:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_RBTQ1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_RBTQ1:Net_9\ ,
        load => \UART_RBTQ1:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_RBTQ1:BUART:rx_count_2\ ,
        count_1 => \UART_RBTQ1:BUART:rx_count_1\ ,
        count_0 => \UART_RBTQ1:BUART:rx_count_0\ ,
        tc => \UART_RBTQ1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !Net_223 * !MODIN5_1 * !\UART_RBTQ1:BUART:rx_address_detected\
            + !\UART_RBTQ1:BUART:rx_state_0\ * 
              \UART_RBTQ1:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ1:BUART:rx_state_3\ * \UART_RBTQ1:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0 * !\UART_RBTQ1:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_223 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_RBTQ1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RBTQ1:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              !Net_223 * MODIN5_1
            + !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              Net_223 * !MODIN5_1 * MODIN5_0
            + !\UART_RBTQ1:BUART:rx_count_2\ * !\UART_RBTQ1:BUART:rx_count_1\ * 
              MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:tx_state_1\ * !\UART_RBTQ1:BUART:tx_state_0\ * 
              \UART_RBTQ1:BUART:tx_fifo_empty\ * 
              \UART_RBTQ1:BUART:tx_state_2\ * \UART_RBTQ1:BUART:tx_bitclk\
        );
        Output = \UART_RBTQ1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RBTQ1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_RBTQ1:Net_9\ ,
        cs_addr_2 => \UART_RBTQ1:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_RBTQ1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RBTQ1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_RBTQ1:BUART:rx_postpoll\ ,
        f0_load => \UART_RBTQ1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RBTQ1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RBTQ1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_223
        );
        Output = \UART_RBTQ1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ1:BUART:tx_fifo_notfull\
        );
        Output = \UART_RBTQ1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RBTQ1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_RBTQ1:Net_9\ ,
        cs_addr_2 => \UART_RBTQ1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RBTQ1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RBTQ1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RBTQ1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RBTQ1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RBTQ1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RBTQ1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_RBTQ1:Net_9\ ,
        status_3 => \UART_RBTQ1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RBTQ1:BUART:tx_status_2\ ,
        status_1 => \UART_RBTQ1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RBTQ1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !Net_236 * !MODIN9_1 * !\UART_RBTQ2:BUART:rx_address_detected\
            + !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\UART_RBTQ2:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              !\UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !Net_236 * !MODIN9_1 * !\UART_RBTQ2:BUART:rx_address_detected\
            + !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              !\UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0 * !\UART_RBTQ2:BUART:rx_address_detected\
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \UART_RBTQ2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \UART_RBTQ2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              !Net_236 * MODIN9_1
            + !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              Net_236 * !MODIN9_1 * MODIN9_0
            + !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              !Net_236 * MODIN9_0
            + !\UART_RBTQ2:BUART:rx_count_2\ * !\UART_RBTQ2:BUART:rx_count_1\ * 
              Net_236 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_236 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_RBTQ2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RBTQ2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_RBTQ2:Net_9\ ,
        cs_addr_2 => \UART_RBTQ2:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_RBTQ2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RBTQ2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_RBTQ2:BUART:rx_postpoll\ ,
        f0_load => \UART_RBTQ2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RBTQ2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RBTQ2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RBTQ2:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_RBTQ2:Net_9\ ,
        status_5 => \UART_RBTQ2:BUART:rx_status_5\ ,
        status_4 => \UART_RBTQ2:BUART:rx_status_4\ ,
        status_3 => \UART_RBTQ2:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RBTQ2:BUART:rx_state_0\ * \UART_RBTQ2:BUART:rx_state_3\ * 
              \UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
        );
        Output = \UART_RBTQ2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
            + !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
            + !\UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * !Net_236 * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * 
              \UART_RBTQ2:BUART:rx_last\
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \UART_RBTQ2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_236
        );
        Output = \UART_RBTQ2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RBTQ2:BUART:rx_load_fifo\ * 
              \UART_RBTQ2:BUART:rx_fifofull\
        );
        Output = \UART_RBTQ2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RBTQ2:BUART:rx_fifonotempty\ * 
              \UART_RBTQ2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RBTQ2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RBTQ2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RBTQ2:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RBTQ2:BUART:rx_state_0\ * 
              \UART_RBTQ2:BUART:rx_bitclk_enable\ * 
              \UART_RBTQ2:BUART:rx_state_3\ * \UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_5
            + \UART_RBTQ2:BUART:rx_state_0\ * !\UART_RBTQ2:BUART:rx_state_3\ * 
              !\UART_RBTQ2:BUART:rx_state_2\ * 
              !\UART_RBTQ2:BUART:rx_address_detected\ * !MODIN12_6 * 
              !MODIN12_4
        );
        Output = \UART_RBTQ2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_269 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * MODIN1_1
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_1 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * MODIN1_0
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_7 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * !Net_7 * 
              !MODIN1_1 * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !Net_7 * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * !Net_7 * 
              !MODIN1_1 * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =ArmExtendedInt
        PORT MAP (
            interrupt => Net_561 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =ArmRetractedInt
        PORT MAP (
            interrupt => Net_562 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_RC1N
        PORT MAP (
            interrupt => Net_151 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_RC1P
        PORT MAP (
            interrupt => Channel1 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =isr_RC2N
        PORT MAP (
            interrupt => Net_153 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =isr_RC2P
        PORT MAP (
            interrupt => Channel2 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =isr_RC3N
        PORT MAP (
            interrupt => Net_155 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(7)] 
    interrupt: Name =isr_RC3P
        PORT MAP (
            interrupt => Channel3 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(8)] 
    interrupt: Name =isr_RC4N
        PORT MAP (
            interrupt => Net_157 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =isr_RC4P
        PORT MAP (
            interrupt => Channel4 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =isr_RC5N
        PORT MAP (
            interrupt => Net_159 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(11)] 
    interrupt: Name =isr_RC5P
        PORT MAP (
            interrupt => Channel5 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =isr_RC6N
        PORT MAP (
            interrupt => Net_161 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(13)] 
    interrupt: Name =isr_RC6P
        PORT MAP (
            interrupt => Channel6 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =isr_RC7N
        PORT MAP (
            interrupt => Net_163 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(15)] 
    interrupt: Name =isr_RC7P
        PORT MAP (
            interrupt => Channel7 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =isr_Rx
        PORT MAP (
            interrupt => Net_269 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =nerf_int
        PORT MAP (
            interrupt => Net_554 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_385 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = ArmRetracted_switch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ArmRetracted_switch(0)__PA ,
        fb => Net_562 ,
        pad => ArmRetracted_switch(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ArmExtended_switch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ArmExtended_switch(0)__PA ,
        fb => Net_561 ,
        pad => ArmExtended_switch(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = external(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => external(0)__PA ,
        pad => external(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pump(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pump(0)__PA ,
        pad => pump(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = strobe(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => strobe(0)__PA ,
        pad => strobe(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = nerf_fire(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => nerf_fire(0)__PA ,
        pad => nerf_fire(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = status_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => status_2(0)__PA ,
        pad => status_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = status_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => status_1(0)__PA ,
        pad => status_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VIN(0)__PA ,
        analog_term => Net_319 ,
        pad => VIN(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=5]: 
Pin : Name = RC_ReceiverBus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_ReceiverBus(0)__PA ,
        fb => Channel1 ,
        pad => RC_ReceiverBus(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RC_ReceiverBus(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_ReceiverBus(1)__PA ,
        fb => Channel2 ,
        pad => RC_ReceiverBus(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RC_ReceiverBus(2)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_ReceiverBus(2)__PA ,
        fb => Channel3 ,
        pad => RC_ReceiverBus(2)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = BATT_LOGIC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BATT_LOGIC(0)__PA ,
        analog_term => Net_403 ,
        pad => BATT_LOGIC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = BATT_MOTOR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BATT_MOTOR(0)__PA ,
        analog_term => Net_401 ,
        pad => BATT_MOTOR(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Actuator(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Actuator(0)__PA ,
        analog_term => Net_332 ,
        pad => Actuator(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Tx_Sabertooth(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_Sabertooth(0)__PA ,
        input => Net_334 ,
        pad => Tx_Sabertooth(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Tx_RBTQ2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RBTQ2(0)__PA ,
        input => Net_231 ,
        pad => Tx_RBTQ2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_RBTQ2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RBTQ2(0)__PA ,
        fb => Net_236 ,
        pad => Rx_RBTQ2(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_RBTQ1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RBTQ1(0)__PA ,
        input => Net_218 ,
        pad => Tx_RBTQ1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_RBTQ1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RBTQ1(0)__PA ,
        fb => Net_223 ,
        pad => Rx_RBTQ1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LaunchSol(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LaunchSol(0)__PA ,
        pad => LaunchSol(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=4]: 
Pin : Name = buzzer(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => buzzer(0)__PA ,
        input => Net_485 ,
        pad => buzzer(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = nerf_reed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => nerf_reed(0)__PA ,
        fb => Net_554 ,
        pad => nerf_reed(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Reset_Ref(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Reset_Ref(0)__PA ,
        analog_term => Net_469 ,
        pad => Reset_Ref(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Reset(0)__PA ,
        analog_term => Net_470 ,
        pad => Reset(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=4]: 
Pin : Name = RC_ReceiverBus(3)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_ReceiverBus(3)__PA ,
        fb => Channel4 ,
        pad => RC_ReceiverBus(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RC_ReceiverBus(4)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_ReceiverBus(4)__PA ,
        fb => Channel5 ,
        pad => RC_ReceiverBus(4)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RC_ReceiverBus(5)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_ReceiverBus(5)__PA ,
        fb => Channel6 ,
        pad => RC_ReceiverBus(5)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RC_ReceiverBus(6)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RC_ReceiverBus(6)__PA ,
        fb => Channel7 ,
        pad => RC_ReceiverBus(6)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC_DelSig_1:Net_487\ ,
            dclk_0 => \ADC_DelSig_1:Net_487_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_40\ ,
            aclk_0 => \ADC_DelSig_1:Net_40_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_40_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_40_adig_local\ ,
            dclk_glb_1 => Net_22 ,
            dclk_1 => Net_22_local ,
            dclk_glb_2 => \UART_RBTQ1:Net_9\ ,
            dclk_2 => \UART_RBTQ1:Net_9_local\ ,
            dclk_glb_3 => \UART_RBTQ2:Net_9\ ,
            dclk_3 => \UART_RBTQ2:Net_9_local\ ,
            dclk_glb_4 => \UART_1:Net_9\ ,
            dclk_4 => \UART_1:Net_9_local\ ,
            dclk_glb_5 => \UART_SABERTOOTH:Net_9\ ,
            dclk_5 => \UART_SABERTOOTH:Net_9_local\ ,
            dclk_glb_6 => Net_549 ,
            dclk_6 => Net_549_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: 
    Comparator Block @ [FFB(Comparator,1)]: 
    comparatorcell: Name =\Comp_1:ctComp\
        PORT MAP (
            vplus => Net_470 ,
            vminus => Net_469 ,
            out => \Comp_1:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_DelSig_1:DSM4\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_40\ ,
            vplus => Net_330 ,
            vminus => \ADC_DelSig_1:Net_520\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_487_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_580\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_573\ ,
            ext_vssa => \ADC_DelSig_1:Net_570\ ,
            qtz_ref => \ADC_DelSig_1:Net_677\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_9_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_9_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_9_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_9_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_9_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_9_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_9_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_9_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_385 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_DelSig_1:ADC_Vssa_1:vRef_1\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_690\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_3 => Net_403 ,
            muxin_2 => Net_401 ,
            muxin_1 => Net_332 ,
            muxin_0 => Net_319 ,
            vout => Net_330 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_690\ ,
            muxin_0 => \ADC_DelSig_1:Net_690\ ,
            vout => \ADC_DelSig_1:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+----------------
   0 |   0 |       |      NONE |    RES_PULL_DOWN | ArmRetracted_switch(0) | FB(Net_562)
     |   1 |       |      NONE |    RES_PULL_DOWN |  ArmExtended_switch(0) | FB(Net_561)
     |   2 |       |      NONE |         CMOS_OUT |            external(0) | 
     |   3 |       |      NONE |         CMOS_OUT |                pump(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |                Rx_1(0) | FB(Net_7)
     |   5 |     * |      NONE |         CMOS_OUT |                Tx_1(0) | In(Net_2)
     |   6 |     * |      NONE |         CMOS_OUT |              strobe(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |           nerf_fire(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------
   1 |   4 |     * |      NONE |         CMOS_OUT |            status_2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |            status_1(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |                 VIN(0) | Analog(Net_319)
-----+-----+-------+-----------+------------------+------------------------+----------------
   2 |   5 |     * |      NONE |     HI_Z_DIGITAL |      RC_ReceiverBus(0) | FB(Channel1)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      RC_ReceiverBus(1) | FB(Channel2)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      RC_ReceiverBus(2) | FB(Channel3)
-----+-----+-------+-----------+------------------+------------------------+----------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |          BATT_LOGIC(0) | Analog(Net_403)
     |   1 |     * |      NONE |      HI_Z_ANALOG |          BATT_MOTOR(0) | Analog(Net_401)
     |   4 |     * |      NONE |      HI_Z_ANALOG |            Actuator(0) | Analog(Net_332)
     |   5 |     * |      NONE |         CMOS_OUT |       Tx_Sabertooth(0) | In(Net_334)
     |   6 |     * |      NONE |         CMOS_OUT |            Tx_RBTQ2(0) | In(Net_231)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |            Rx_RBTQ2(0) | FB(Net_236)
-----+-----+-------+-----------+------------------+------------------------+----------------
   4 |   0 |     * |      NONE |         CMOS_OUT |            Tx_RBTQ1(0) | In(Net_218)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |            Rx_RBTQ1(0) | FB(Net_223)
     |   3 |     * |      NONE |         CMOS_OUT |           LaunchSol(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------
   5 |   4 |     * |      NONE |         CMOS_OUT |              buzzer(0) | In(Net_485)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           nerf_reed(0) | FB(Net_554)
     |   6 |     * |      NONE |      HI_Z_ANALOG |           Reset_Ref(0) | Analog(Net_469)
     |   7 |     * |      NONE |      HI_Z_ANALOG |               Reset(0) | Analog(Net_470)
-----+-----+-------+-----------+------------------+------------------------+----------------
   6 |   4 |     * |      NONE |     HI_Z_DIGITAL |      RC_ReceiverBus(3) | FB(Channel4)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      RC_ReceiverBus(4) | FB(Channel5)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      RC_ReceiverBus(5) | FB(Channel6)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      RC_ReceiverBus(6) | FB(Channel7)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
Info: plm.M0038: The pin named pump(0) at location P0[3] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.017ms
Digital Placement phase: Elapsed time ==> 10s.905ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 7s.179ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 1s.158ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.365ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in GreyGoose_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.603ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 27s.560ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 27s.729ms
API generation phase: Elapsed time ==> 10s.974ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.001ms
