==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.176 ; gain = 794.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.176 ; gain = 794.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 888.176 ; gain = 794.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 888.176 ; gain = 794.652
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 888.176 ; gain = 794.652
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:47:20) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:49:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 888.176 ; gain = 794.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.133 seconds; current allocated memory: 88.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 89.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 89.418 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 888.176 ; gain = 794.652
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 14.237 seconds; peak allocated memory: 89.418 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 888.184 ; gain = 794.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 888.184 ; gain = 794.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.184 ; gain = 794.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.184 ; gain = 794.691
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.184 ; gain = 794.691
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:40:20) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:42:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.184 ; gain = 794.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.973 seconds; current allocated memory: 88.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 89.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 89.461 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 888.184 ; gain = 794.691
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 13.26 seconds; peak allocated memory: 89.461 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.246 ; gain = 794.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 888.246 ; gain = 794.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 888.246 ; gain = 794.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 888.246 ; gain = 794.418
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 888.246 ; gain = 794.418
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:44:20) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 888.246 ; gain = 794.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.83 seconds; current allocated memory: 88.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 89.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 89.463 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 888.246 ; gain = 794.418
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 14.245 seconds; peak allocated memory: 89.463 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.664 ; gain = 797.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.664 ; gain = 797.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.664 ; gain = 797.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.664 ; gain = 797.977
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.664 ; gain = 797.977
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:44:20) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.664 ; gain = 797.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.416 seconds; current allocated memory: 89.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 89.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 90.012 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 891.664 ; gain = 797.977
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.556 seconds; peak allocated memory: 90.012 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.777 ; gain = 801.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.777 ; gain = 801.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.777 ; gain = 801.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.777 ; gain = 801.074
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.777 ; gain = 801.074
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:44:20) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.777 ; gain = 801.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.063 seconds; current allocated memory: 89.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 89.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 89.999 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 891.777 ; gain = 801.074
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 13.29 seconds; peak allocated memory: 89.999 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.164 ; gain = 797.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.164 ; gain = 797.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.164 ; gain = 797.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.164 ; gain = 797.574
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.164 ; gain = 797.574
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:44:20) in function 'mlp' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.164 ; gain = 797.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.33 seconds; current allocated memory: 89.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 89.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_sitofp_32ns_32_4_1' to 'mlp_sitofp_32ns_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_sitofp_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 89.691 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.81 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 891.164 ; gain = 797.574
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.475 seconds; peak allocated memory: 89.691 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.867 ; gain = 798.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.867 ; gain = 798.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.867 ; gain = 798.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.867 ; gain = 798.402
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.867 ; gain = 798.402
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:44:20) in function 'mlp' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.867 ; gain = 798.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.287 seconds; current allocated memory: 89.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 89.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_sitofp_32ns_32_4_1' to 'mlp_sitofp_32ns_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_sitofp_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 89.645 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.81 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 891.867 ; gain = 798.402
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.703 seconds; peak allocated memory: 89.645 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.195 ; gain = 797.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.195 ; gain = 797.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.195 ; gain = 797.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.195 ; gain = 797.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.195 ; gain = 797.730
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:44:20) in function 'mlp' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.195 ; gain = 797.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.43 seconds; current allocated memory: 89.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 89.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 89.585 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1070.38 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 891.195 ; gain = 797.730
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.472 seconds; peak allocated memory: 89.585 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.094 ; gain = 797.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.094 ; gain = 797.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.094 ; gain = 797.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.094 ; gain = 797.254
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.094 ; gain = 797.254
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:44:20) in function 'mlp' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.094 ; gain = 797.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.498 seconds; current allocated memory: 89.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 89.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 89.585 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 1070.38 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 891.094 ; gain = 797.254
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.5 seconds; peak allocated memory: 89.585 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.590 ; gain = 797.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.590 ; gain = 797.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.590 ; gain = 797.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.590 ; gain = 797.879
WARNING: [XFORM 203-104] Completely partitioning array 'weights_0' (main.cpp:41) accessed through non-constant indices on dimension 1 (main.cpp:51:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'weights_0' (main.cpp:41) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 891.590 ; gain = 797.879
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:46:30) in function 'mlp' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 891.590 ; gain = 797.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.234 seconds; current allocated memory: 144.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.127 seconds; current allocated memory: 160.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mux_56110_32_1_1' to 'mlp_mux_56110_32_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mux_56110_32_cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 2.692 seconds; current allocated memory: 176.374 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 891.590 ; gain = 797.879
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 38.365 seconds; peak allocated memory: 176.374 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.121 ; gain = 820.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.121 ; gain = 820.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.121 ; gain = 820.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.121 ; gain = 820.234
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.121 ; gain = 820.234
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:24:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.121 ; gain = 820.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.534 seconds; current allocated memory: 89.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 89.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 89.963 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
ERROR: [HLS 200-446] Unexpected problem deleting file from disk: "F:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung_Vivado/MLP_samsung_vivado/solution1/impl\ip\xilinx_com_hls_mlp_1_0.zip": permission denied
INFO: [HLS 200-112] Total elapsed time: 13.557 seconds; peak allocated memory: 89.963 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.375 ; gain = 797.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.375 ; gain = 797.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.375 ; gain = 797.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.375 ; gain = 797.578
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.375 ; gain = 797.578
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:24:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.375 ; gain = 797.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.346 seconds; current allocated memory: 89.420 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 89.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 89.963 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 891.375 ; gain = 797.578
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.671 seconds; peak allocated memory: 89.963 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 890.297 ; gain = 796.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 890.297 ; gain = 796.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.297 ; gain = 796.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.297 ; gain = 796.746
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.297 ; gain = 796.746
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:24:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.297 ; gain = 796.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.297 seconds; current allocated memory: 89.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.058 seconds; current allocated memory: 89.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 89.962 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 890.297 ; gain = 796.746
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.691 seconds; peak allocated memory: 89.962 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.234 ; gain = 797.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.234 ; gain = 797.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.234 ; gain = 797.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.234 ; gain = 797.477
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.234 ; gain = 797.477
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:24:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.234 ; gain = 797.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.035 seconds; current allocated memory: 89.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 89.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 89.962 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 891.234 ; gain = 797.477
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 13.501 seconds; peak allocated memory: 89.962 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.148 ; gain = 796.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 890.148 ; gain = 796.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.148 ; gain = 796.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.148 ; gain = 796.832
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.148 ; gain = 796.832
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:22:27) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:24:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 890.148 ; gain = 796.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.011 seconds; current allocated memory: 89.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 89.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 89.970 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.58 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 890.148 ; gain = 796.832
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 13.402 seconds; peak allocated memory: 89.970 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.852 ; gain = 796.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.852 ; gain = 796.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.852 ; gain = 796.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.852 ; gain = 796.422
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.852 ; gain = 796.422
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:22:27) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:24:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.852 ; gain = 796.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.52 seconds; current allocated memory: 89.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 89.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 89.870 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 889.852 ; gain = 796.422
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.613 seconds; peak allocated memory: 89.870 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.199 ; gain = 797.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 891.199 ; gain = 797.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.199 ; gain = 797.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.199 ; gain = 797.383
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.199 ; gain = 797.383
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:22:27) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:24:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 891.199 ; gain = 797.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.354 seconds; current allocated memory: 89.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 89.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 89.870 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 891.199 ; gain = 797.383
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.446 seconds; peak allocated memory: 89.870 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.934 ; gain = 798.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.934 ; gain = 798.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.934 ; gain = 798.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.934 ; gain = 798.309
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 891.934 ; gain = 798.309
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:22:27) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:24:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 891.934 ; gain = 798.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.617 seconds; current allocated memory: 89.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 89.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 90.034 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 891.934 ; gain = 798.309
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 13.849 seconds; peak allocated memory: 90.034 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-329] Aborting co-simulation: C simulation failed, no 'main' function.
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:7:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.715 ; gain = 796.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.715 ; gain = 796.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.715 ; gain = 796.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.715 ; gain = 796.094
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.715 ; gain = 796.094
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:22:27) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:24:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 889.715 ; gain = 796.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.281 seconds; current allocated memory: 89.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 89.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 90.116 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 739.64 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 889.715 ; gain = 796.094
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 13.678 seconds; peak allocated memory: 90.116 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.316 ; gain = 814.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.316 ; gain = 814.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 910.316 ; gain = 814.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:106) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 910.316 ; gain = 814.258
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-9.1' (main.cpp:100) in function 'mlp' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-9.1' (main.cpp:100) in function 'mlp' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 561>::calculate' completely with a factor of 561.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.a_int' (main.cpp:38) accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.b_int' (main.cpp:38) accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:106) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 910.316 ; gain = 814.258
WARNING: [XFORM 203-561] 'Loop-9' (main.cpp:104:25) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate.1' to 'calculate.1' (./math_functions.h:13:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 561>::calculate' to 'calculate.1.1' (./math_functions.h:13:31)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:52:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:58:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:64:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:81:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:106:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:110:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:114:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:118:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.a_int' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.b_int' (./math_functions.h:19:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 910.316 ; gain = 814.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.354 seconds; current allocated memory: 198.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.14 seconds; current allocated memory: 243.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.806 seconds; current allocated memory: 248.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.233 seconds; current allocated memory: 264.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.774 seconds; current allocated memory: 269.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.093 seconds; current allocated memory: 285.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 287.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.741 seconds; current allocated memory: 292.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_7ns_11ns_16_1_1' to 'mlp_mul_mul_7ns_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_7ns_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 9.765 seconds; current allocated memory: 372.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_1' is 8257 from HDL expression: (1'b1 == ap_CS_fsm_state265)
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 22.166 seconds; current allocated memory: 454.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate' is 8257 from HDL expression: (1'b1 == ap_CS_fsm_state265)
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 5.918 seconds; current allocated memory: 508.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 6.484 seconds; current allocated memory: 565.603 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
WARNING: [RTMG 210-274] Memory 'mlp_input' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'mlp_input_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dot_0_a_int_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:16 ; elapsed = 00:01:54 . Memory (MB): peak = 910.316 ; gain = 814.258
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 114.79 seconds; peak allocated memory: 565.603 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.434 ; gain = 814.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.434 ; gain = 814.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.434 ; gain = 814.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.434 ; gain = 814.332
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.434 ; gain = 814.332
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:43:31) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.434 ; gain = 814.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.762 seconds; current allocated memory: 89.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 90.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 91.134 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 422.30 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 910.434 ; gain = 814.332
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 13.688 seconds; peak allocated memory: 91.134 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:9:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 910.453 ; gain = 814.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 910.453 ; gain = 814.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.453 ; gain = 814.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.453 ; gain = 814.406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.453 ; gain = 814.406
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:43:31) in function 'mlp' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.453 ; gain = 814.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.425 seconds; current allocated memory: 90.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 90.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 91.284 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 422.30 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 910.453 ; gain = 814.406
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 12.278 seconds; peak allocated memory: 91.284 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:9:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.461 ; gain = 814.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.461 ; gain = 814.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.461 ; gain = 814.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:103) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.461 ; gain = 814.363
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.9' (main.cpp:97) in function 'mlp' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.9' (main.cpp:97) in function 'mlp' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 561>::calculate' completely with a factor of 561.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:103) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 910.461 ; gain = 814.363
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:43:31) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 561>::calculate' to 'calculate' (./math_functions.h:8)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:103:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.a_int' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.b_int' (./math_functions.h:19:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 910.461 ; gain = 814.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.466 seconds; current allocated memory: 133.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.754 seconds; current allocated memory: 177.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.551 seconds; current allocated memory: 179.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 179.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_7ns_11ns_16_1_1' to 'mlp_mul_mul_7ns_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_7ns_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 8.177 seconds; current allocated memory: 259.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 18.937 seconds; current allocated memory: 300.537 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.59 MHz
WARNING: [RTMG 210-274] Memory 'mlp_input' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'mlp_input_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dot_0_a_int_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 910.461 ; gain = 814.363
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 71.731 seconds; peak allocated memory: 300.537 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:9:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.289 ; gain = 814.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.289 ; gain = 814.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.289 ; gain = 814.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:103) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.289 ; gain = 814.227
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.9' (main.cpp:97) in function 'mlp' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.9' (main.cpp:97) in function 'mlp' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 561>::calculate' completely with a factor of 561.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:103) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 910.289 ; gain = 814.227
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:43:31) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 561>::calculate' to 'calculate' (./math_functions.h:8)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:103:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.a_int' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.b_int' (./math_functions.h:19:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 910.289 ; gain = 814.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.444 seconds; current allocated memory: 133.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.709 seconds; current allocated memory: 177.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.54 seconds; current allocated memory: 179.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 180.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_7ns_11ns_16_1_1' to 'mlp_mul_mul_7ns_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_7ns_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 8.212 seconds; current allocated memory: 259.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 19.231 seconds; current allocated memory: 300.613 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.59 MHz
WARNING: [RTMG 210-274] Memory 'mlp_input' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'mlp_input_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dot_0_a_int_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:01:13 . Memory (MB): peak = 910.289 ; gain = 814.227
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 72.989 seconds; peak allocated memory: 300.613 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:9:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.309 ; gain = 839.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.309 ; gain = 839.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.309 ; gain = 839.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:94) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.309 ; gain = 839.543
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.3' (main.cpp:85) in function 'mlp' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (main.cpp:85) in function 'mlp' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 561>::calculate' completely with a factor of 561.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:94) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 910.309 ; gain = 839.543
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:42:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 561>::calculate' to 'calculate' (./math_functions.h:8)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:94:19)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.a_int' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.b_int' (./math_functions.h:19:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 910.309 ; gain = 839.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.2 seconds; current allocated memory: 133.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.248 seconds; current allocated memory: 177.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.013 seconds; current allocated memory: 179.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 180.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_7ns_11ns_16_1_1' to 'mlp_mul_mul_7ns_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_7ns_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 8.344 seconds; current allocated memory: 260.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 18.744 seconds; current allocated memory: 300.841 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.59 MHz
WARNING: [RTMG 210-274] Memory 'mlp_input' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'mlp_input_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_dot_0_a_int_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:12 . Memory (MB): peak = 910.309 ; gain = 839.543
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 72.521 seconds; peak allocated memory: 300.841 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:9:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.605 ; gain = 793.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.605 ; gain = 793.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.605 ; gain = 793.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:94) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.605 ; gain = 793.559
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 561>::calculate' completely with a factor of 561.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.a_int' : indivisible factor 64 on dimension 1, which has 561 elements.
WARNING: [XFORM 203-105] Cannot partition array 'dot_0.b_int' : indivisible factor 64 on dimension 1, which has 561 elements.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.a_int' (main.cpp:38) accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.b_int' (main.cpp:38) accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:94) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 889.605 ; gain = 793.559
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:42:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate.1' to 'calculate.1' (./math_functions.h:13:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 561>::calculate' to 'calculate.1.1' (./math_functions.h:13:31)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:46:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:52:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:58:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:64:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:81:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:87:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:94:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:102:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:106:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.a_int' (./math_functions.h:15:2)
INFO: [HLS 200-472] Inferring partial write operation for 'dot<float, 561>.b_int' (./math_functions.h:19:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 889.605 ; gain = 793.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.575 seconds; current allocated memory: 187.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.039 seconds; current allocated memory: 231.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.657 seconds; current allocated memory: 236.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.092 seconds; current allocated memory: 253.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.732 seconds; current allocated memory: 257.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 274.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.816 seconds; current allocated memory: 276.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.265 seconds; current allocated memory: 281.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_7ns_11ns_16_1_1' to 'mlp_mul_mul_7ns_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_7ns_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 9.615 seconds; current allocated memory: 361.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_1' is 8257 from HDL expression: (1'b1 == ap_CS_fsm_state265)
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 22.123 seconds; current allocated memory: 443.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate' is 8257 from HDL expression: (1'b1 == ap_CS_fsm_state265)
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 6.142 seconds; current allocated memory: 497.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 6.721 seconds; current allocated memory: 555.849 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:52 . Memory (MB): peak = 889.605 ; gain = 793.559
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 112.059 seconds; peak allocated memory: 555.849 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:5:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 910.570 ; gain = 814.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 910.570 ; gain = 814.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 910.570 ; gain = 814.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:87) automatically.
WARNING: [SYNCHK 200-23] main.cpp:102: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 910.570 ; gain = 814.570
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int.V' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int.V' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.a_int.V' (main.cpp:31) accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.b_int.V' (main.cpp:31) accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.a_int.V'  accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.b_int.V'  accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:55 ; elapsed = 00:02:08 . Memory (MB): peak = 910.570 ; gain = 814.570
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:35:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' to 'calculate.1' (./math_functions.h:13:2)
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' to 'calculate.1.1' (./math_functions.h:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0.V' (main.cpp:39:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1.V' (main.cpp:45:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2.V' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3.V' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0.V' (main.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1.V' (main.cpp:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2.V' (main.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3.V' (main.cpp:74:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input.V' (main.cpp:80:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0.V' (main.cpp:87:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1.V' (main.cpp:91:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2.V' (main.cpp:95:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3.V' (main.cpp:99:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:03 ; elapsed = 00:04:16 . Memory (MB): peak = 951.523 ; gain = 855.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 278.919 seconds; current allocated memory: 787.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 55.5 seconds; current allocated memory: 844.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.435 seconds; current allocated memory: 848.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.871 seconds; current allocated memory: 864.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 867.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.986 seconds; current allocated memory: 884.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.885 seconds; current allocated memory: 895.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.904 seconds; current allocated memory: 914.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_7ns_11ns_16_1_1' to 'mlp_mul_mul_7ns_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_16s_16s_28_1_1' to 'mlp_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_16s_16s_28ns_28_1_1' to 'mlp_mac_muladd_16dEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_1_1' is 18161 from HDL expression: (1'b1 == ap_CS_fsm_state193)
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 560 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_7ns_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 157.323 seconds; current allocated memory: 3.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 65.124 seconds; current allocated memory: 3.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 12.038 seconds; current allocated memory: 3.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fpext_32ns_64_2_1' to 'mlp_fpext_32ns_64eOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mlp' is 18047 from HDL expression: ((grp_calculate_1_1_fu_10059_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))
INFO: [RTGEN 206-100] Generating core module 'mlp_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 95.041 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.80 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_0_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:22 ; elapsed = 00:12:45 . Memory (MB): peak = 7280.910 ; gain = 7184.910
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 780.508 seconds; peak allocated memory: 3.807 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:1:
./math_functions.h:26:23: error: cannot pass object of non-POD type 'ap_fixed<16, 4, 5, 3, 0>' through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(product, "?FMul_nodsp_product_Region_./math_functions.h:25:2", "", "FMul_nodsp", "", -1, "", "", "", "", "");
                      ^
main.cpp:83:11: note: in instantiation of member function 'dot<ap_fixed<16, 4, 5, 3, 0>, 561>::calculate' requested here
    dot_0.calculate(input, weights_0[i], val);
          ^
In file included from main.cpp:1:
In file included from main.cpp:1:
./math_functions.h:26:23: error: cannot pass object of non-POD type 'ap_fixed<16, 4, 5, 3, 0>' through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(product, "?FMul_nodsp_product_Region_./math_functions.h:25:2", "", "FMul_nodsp", "", -1, "", "", "", "", "");
                      ^
main.cpp:87:11: note: in instantiation of member function 'dot<ap_fixed<16, 4, 5, 3, 0>, 64>::calculate' requested here
    dot_1.calculate(buffer_0, weights_1[i], val);
          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:1:
./math_functions.h:26:23: error: cannot pass object of non-POD type 'ap_fixed<16, 4, 5, 3, 0>' through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(product, "?DMul_nodsp_product_Region_./math_functions.h:25:2", "", "DMul_nodsp", "", -1, "", "", "", "", "");
                      ^
main.cpp:83:11: note: in instantiation of member function 'dot<ap_fixed<16, 4, 5, 3, 0>, 561>::calculate' requested here
    dot_0.calculate(input, weights_0[i], val);
          ^
In file included from main.cpp:1:
In file included from main.cpp:1:
./math_functions.h:26:23: error: cannot pass object of non-POD type 'ap_fixed<16, 4, 5, 3, 0>' through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(product, "?DMul_nodsp_product_Region_./math_functions.h:25:2", "", "DMul_nodsp", "", -1, "", "", "", "", "");
                      ^
main.cpp:87:11: note: in instantiation of member function 'dot<ap_fixed<16, 4, 5, 3, 0>, 64>::calculate' requested here
    dot_1.calculate(buffer_0, weights_1[i], val);
          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:1:
./math_functions.h:27:23: error: cannot pass object of non-POD type 'ap_fixed<16, 4, 5, 3, 0>' through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(product0, "?DMul_nodsp_product0_Region_./math_functions.h:26:2", "", "DMul_nodsp", "", -1, "", "", "", "", "");
                      ^
main.cpp:83:11: note: in instantiation of member function 'dot<ap_fixed<16, 4, 5, 3, 0>, 561>::calculate' requested here
    dot_0.calculate(input, weights_0[i], val);
          ^
In file included from main.cpp:1:
In file included from main.cpp:1:
./math_functions.h:27:23: error: cannot pass object of non-POD type 'ap_fixed<16, 4, 5, 3, 0>' through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(product0, "?DMul_nodsp_product0_Region_./math_functions.h:26:2", "", "DMul_nodsp", "", -1, "", "", "", "", "");
                      ^
main.cpp:87:11: note: in instantiation of member function 'dot<ap_fixed<16, 4, 5, 3, 0>, 64>::calculate' requested here
    dot_1.calculate(buffer_0, weights_1[i], val);
          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:1:
./math_functions.h:27:23: error: cannot pass object of non-POD type 'ap_fixed<16, 4, 5, 3, 0>' through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(product0, "?FMul_nodsp_product0_Region_./math_functions.h:26:2", "", "FMul_nodsp", "", -1, "", "", "", "", "");
                      ^
main.cpp:83:11: note: in instantiation of member function 'dot<ap_fixed<16, 4, 5, 3, 0>, 561>::calculate' requested here
    dot_0.calculate(input, weights_0[i], val);
          ^
In file included from main.cpp:1:
In file included from main.cpp:1:
./math_functions.h:27:23: error: cannot pass object of non-POD type 'ap_fixed<16, 4, 5, 3, 0>' through variadic function; call will abort at runtime [-Wnon-pod-varargs]
_ssdm_op_SpecResource(product0, "?FMul_nodsp_product0_Region_./math_functions.h:26:2", "", "FMul_nodsp", "", -1, "", "", "", "", "");
                      ^
main.cpp:87:11: note: in instantiation of member function 'dot<ap_fixed<16, 4, 5, 3, 0>, 64>::calculate' requested here
    dot_1.calculate(buffer_0, weights_1[i], val);
          ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.781 ; gain = 814.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.781 ; gain = 814.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 910.781 ; gain = 814.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:84) automatically.
WARNING: [SYNCHK 200-23] main.cpp:99: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 910.781 ; gain = 814.734
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.a_int.V' (main.cpp:28) accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.b_int.V' (main.cpp:28) accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.a_int.V'  accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.b_int.V'  accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:53 ; elapsed = 00:02:03 . Memory (MB): peak = 910.781 ; gain = 814.734
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' to 'calculate.1' (./math_functions.h:13:2)
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' to 'calculate.1.1' (./math_functions.h:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0.V' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1.V' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2.V' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3.V' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0.V' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1.V' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2.V' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3.V' (main.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input.V' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0.V' (main.cpp:84:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1.V' (main.cpp:88:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2.V' (main.cpp:92:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3.V' (main.cpp:96:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:00 ; elapsed = 00:04:11 . Memory (MB): peak = 951.000 ; gain = 854.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 283.054 seconds; current allocated memory: 786.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 81.11 seconds; current allocated memory: 844.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.76 seconds; current allocated memory: 847.763 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.679 seconds; current allocated memory: 864.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.312 seconds; current allocated memory: 867.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.542 seconds; current allocated memory: 883.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.958 seconds; current allocated memory: 895.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.036 seconds; current allocated memory: 914.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_7ns_11ns_16_1_1' to 'mlp_mul_mul_7ns_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_16s_16s_28_1_1' to 'mlp_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_16s_16s_28ns_28_1_1' to 'mlp_mac_muladd_16dEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_1_1' is 18161 from HDL expression: (1'b1 == ap_CS_fsm_state193)
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 560 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_7ns_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 156.407 seconds; current allocated memory: 3.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 65.91 seconds; current allocated memory: 3.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 11.432 seconds; current allocated memory: 3.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fpext_32ns_64_2_1' to 'mlp_fpext_32ns_64eOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mlp' is 18047 from HDL expression: ((grp_calculate_1_1_fu_10059_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))
INFO: [RTGEN 206-100] Generating core module 'mlp_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 93.601 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.80 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_0_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:52 ; elapsed = 00:13:13 . Memory (MB): peak = 7269.621 ; gain = 7173.574
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 807.294 seconds; peak allocated memory: 3.807 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 910.273 ; gain = 839.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 910.273 ; gain = 839.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 910.273 ; gain = 839.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:85) automatically.
WARNING: [SYNCHK 200-23] main.cpp:100: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 910.273 ; gain = 839.898
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'mlp' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.a_int.V' (main.cpp:28) accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.b_int.V' (main.cpp:28) accessed through no==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.305 ; gain = 814.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.305 ; gain = 814.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 910.305 ; gain = 814.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:85) automatically.
WARNING: [SYNCHK 200-23] main.cpp:100: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 910.305 ; gain = 814.293
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'mlp' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.a_int.V' (main.cpp:28) accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.b_int.V' (main.cpp:28) accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 937.348 ; gain = 841.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 937.348 ; gain = 841.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 937.348 ; gain = 841.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:85) automatically.
WARNING: [SYNCHK 200-23] main.cpp:100: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 937.348 ; gain = 841.344
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:32) in function 'mlp' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.a_int.V' (main.cpp:28) accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.b_int.V' (main.cpp:28) accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.168 ; gain = 814.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.168 ; gain = 814.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 910.168 ; gain = 814.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:85) automatically.
WARNING: [SYNCHK 200-23] main.cpp:100: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 910.168 ; gain = 814.176
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.a_int.V' (main.cpp:28) accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_1.b_int.V' (main.cpp:28) accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.a_int.V'  accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.b_int.V'  accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:54 ; elapsed = 00:02:05 . Memory (MB): peak = 910.168 ; gain = 814.176
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' to 'calculate.1' (./math_functions.h:13:2)
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' to 'calculate.1.1' (./math_functions.h:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0.V' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1.V' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2.V' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3.V' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0.V' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1.V' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2.V' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3.V' (main.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input.V' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0.V' (main.cpp:85:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1.V' (main.cpp:89:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2.V' (main.cpp:93:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3.V' (main.cpp:97:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:02 ; elapsed = 00:04:13 . Memory (MB): peak = 950.676 ; gain = 854.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 280.134 seconds; current allocated memory: 786.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 44.974 seconds; current allocated memory: 844.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.28 seconds; current allocated memory: 847.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.508 seconds; current allocated memory: 864.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.523 seconds; current allocated memory: 867.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.411 seconds; current allocated memory: 884.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.47 seconds; current allocated memory: 895.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.794 seconds; current allocated memory: 914.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_7ns_11ns_16_1_1' to 'mlp_mul_mul_7ns_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_16s_16s_28_1_1' to 'mlp_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_16s_16s_28ns_28_1_1' to 'mlp_mac_muladd_16dEe' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'calculate_1_1' is 18161 from HDL expression: (1'b1 == ap_CS_fsm_state193)
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 560 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_7ns_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 159.743 seconds; current allocated memory: 3.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 70.783 seconds; current allocated memory: 3.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 12.278 seconds; current allocated memory: 3.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fpext_32ns_64_2_1' to 'mlp_fpext_32ns_64eOg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mlp' is 18047 from HDL expression: ((grp_calculate_1_1_fu_10059_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))
INFO: [RTGEN 206-100] Generating core module 'mlp_fpext_32ns_64eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 96.425 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.80 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_0_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:11 ; elapsed = 00:12:59 . Memory (MB): peak = 7277.457 ; gain = 7181.465
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 795.164 seconds; peak allocated memory: 3.807 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 890.617 ; gain = 794.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 890.617 ; gain = 794.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 890.617 ; gain = 794.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:85) automatically.
WARNING: [SYNCHK 200-23] main.cpp:103: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 890.617 ; gain = 794.621
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' completely with a factor of 561.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' completely with a factor of 561.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int.V' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'mlp' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 890.617 ; gain = 794.621
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:32:3) in function 'mlp' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate.1' to 'calculate.1' (./math_functions.h:15:13)
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 561>::calculate' to 'calculate.1.1' (./math_functions.h:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0.V' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1.V' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2.V' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3.V' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0.V' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1.V' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2.V' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3.V' (main.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input.V' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0.V' (main.cpp:85:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1.V' (main.cpp:90:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2.V' (main.cpp:95:36)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3.V' (main.cpp:100:19)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 890.617 ; gain = 794.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_V_load_2', ./math_functions.h:15) on array 'a_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_V'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.563 seconds; current allocated memory: 211.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.964 seconds; current allocated memory: 231.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_V_load_2', ./math_functions.h:15) on array 'a_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.323 seconds; current allocated memory: 234.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.063 seconds; current allocated memory: 236.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_V_load_65', ./math_functions.h:15) on array 'a_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.573 seconds; current allocated memory: 238.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 240.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'calculate.1.1' is not pipelined.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 35.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 35.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 34.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.365 seconds; current allocated memory: 242.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.673 seconds; current allocated memory: 245.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_11ns_7ns_17_1_1' to 'mlp_mul_mul_11ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_16s_16s_28_1_1' to 'mlp_mul_mul_16s_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_16s_16s_28ns_28_1_1' to 'mlp_mac_muladd_16dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16dEe': 560 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_11ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 3.19 seconds; current allocated memory: 283.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_16s_15ns_28_1_1' to 'mlp_mul_mul_16s_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mac_muladd_16s_15ns_28ns_28_1_1' to 'mlp_mac_muladd_16fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16fYi': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 28.818 seconds; current allocated memory: 357.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_mac_muladd_16fYi': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_16s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 4.264 seconds; current allocated memory: 369.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fpext_32ns_64_2_1' to 'mlp_fpext_32ns_64g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fpext_32ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 4.109 seconds; current allocated memory: 382.990 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.66 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_0_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:12 ; elapsed = 00:02:58 . Memory (MB): peak = 890.617 ; gain = 794.621
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 178.664 seconds; peak allocated memory: 382.990 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 910.246 ; gain = 814.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 910.246 ; gain = 814.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.246 ; gain = 814.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.246 ; gain = 814.207
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 561>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:85) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 910.246 ; gain = 814.207
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:32:3) in function 'mlp' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 561>::calculate' to 'calculate.1.1' (./math_functions.h:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:85:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:90:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:95:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:100:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 910.246 ; gain = 814.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.735 seconds; current allocated memory: 164.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.584 seconds; current allocated memory: 213.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.013 seconds; current allocated memory: 217.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.109 seconds; current allocated memory: 219.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_65', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.762 seconds; current allocated memory: 222.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 224.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'calculate.1.1' is not pipelined.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 271.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 271.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 269.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 227.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.283 seconds; current allocated memory: 235.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_11ns_7ns_17_1_1' to 'mlp_mul_mul_11ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_11ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 7.253 seconds; current allocated memory: 314.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 24.151 seconds; current allocated memory: 371.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 3.074 seconds; current allocated memory: 381.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 3.803 seconds; current allocated memory: 393.789 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.59 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:45 ; elapsed = 00:02:22 . Memory (MB): peak = 910.246 ; gain = 814.207
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 141.733 seconds; peak allocated memory: 393.789 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 910.102 ; gain = 814.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 910.102 ; gain = 814.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.102 ; gain = 814.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:86) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.102 ; gain = 814.086
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'layer0' (main.cpp:82) in function 'mlp' completely with a factor of 64.
WARNING: [XFORM 203-505] Pipeline directive for loop 'layer0' (main.cpp:82) in function 'mlp' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.a_int'  accessed through non-constant indices on dimension 1 (./math_functions.h:15:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'dot_0.b_int'  accessed through non-constant indices on dimension 1 (./math_functions.h:19:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 910.102 ; gain = 814.086
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:32:3) in function 'mlp' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 561>::calculate' to 'calculate.1.1' (./math_functions.h:13:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:86:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:91:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:96:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:101:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:06 ; elapsed = 00:02:18 . Memory (MB): peak = 13064.570 ; gain = 12968.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu_func<float>' to 'relu_func_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 239.865 seconds; current allocated memory: 2.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 202.817 seconds; current allocated memory: 2.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_func_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_func<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 140.852 seconds; current allocated memory: 2.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 31.538 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.501 seconds; current allocated memory: 2.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 39.491 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_65', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.69 seconds; current allocated memory: 2.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 38.905 seconds; current allocated memory: 2.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 271.
INFO: [SCHED 20==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.801 ; gain = 793.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 889.801 ; gain = 793.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.801 ; gain = 793.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:86) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 889.801 ; gain = 793.832
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 561>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'layer0' (main.cpp:82) in function 'mlp' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:86) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 889.801 ; gain = 793.832
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:32:3) in function 'mlp' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 561>::calculate' to 'calculate.1.1' (./math_functions.h:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:86:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:91:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:96:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:101:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 889.801 ; gain = 793.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.231 seconds; current allocated memory: 165.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.67 seconds; current allocated memory: 214.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.425 seconds; current allocated memory: 218.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.902 seconds; current allocated memory: 220.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_65', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.762 seconds; current allocated memory: 223.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 225.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'calculate.1.1' is not pipelined.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 271.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 271.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 269.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.453 seconds; current allocated memory: 228.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.806 seconds; current allocated memory: 237.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_7ns_11ns_17_1_1' to 'mlp_mul_mul_7ns_1dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_7ns_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 8.086 seconds; current allocated memory: 315.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 24.58 seconds; current allocated memory: 372.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 3.094 seconds; current allocated memory: 382.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32neOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 3.844 seconds; current allocated memory: 395.386 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.59 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:51 ; elapsed = 00:02:29 . Memory (MB): peak = 889.801 ; gain = 793.832
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 149.536 seconds; peak allocated memory: 395.386 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.441 ; gain = 837.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.441 ; gain = 837.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.441 ; gain = 837.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:90) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 910.441 ; gain = 837.504
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate.2' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 561>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate.2' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate.2' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate.2' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 561>::calculate' completely with a factor of 561.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:90) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 910.441 ; gain = 837.504
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:32:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:32:3) in function 'mlp' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate.2' to 'calculate.2' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 561>::calculate' to 'calculate.1.1' (./math_functions.h:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:36:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:42:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:54:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:59:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:63:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:67:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:71:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:77:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:85:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:90:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:95:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:100:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:105:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 910.441 ; gain = 837.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_65', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.032 seconds; current allocated memory: 177.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.611 seconds; current allocated memory: 226.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_128', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.172 seconds; current allocated memory: 230.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.089 seconds; current allocated memory: 232.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.957 seconds; current allocated memory: 234.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.082 seconds; current allocated memory: 237.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_65', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.914 seconds; current allocated memory: 239.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.313 seconds; current allocated memory: 242.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'calculate.1.1' is not pipelined.
INFO: [SCHED 204-61] Pipelining loop 'layer05'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 275.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 271.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 271.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 269.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.654 seconds; current allocated memory: 246.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.397 seconds; current allocated memory: 257.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_11ns_7ns_17_1_1' to 'mlp_mul_mul_11ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_11ns_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 7.766 seconds; current allocated memory: 336.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_mul_mul_10ns_11ns_17_1_1' to 'mlp_mul_mul_10ns_eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_mul_mul_10ns_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 25.55 seconds; current allocated memory: 393.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_2'.
INFO: [HLS 200-111]  Elapsed time: 3.346 seconds; current allocated memory: 403.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 3.268 seconds; current allocated memory: 413.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32nfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 4.179 seconds; current allocated memory: 426.988 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 104.59 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:58 ; elapsed = 00:02:39 . Memory (MB): peak = 910.441 ; gain = 837.504
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 159.041 seconds; peak allocated memory: 426.988 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 910.703 ; gain = 814.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 910.703 ; gain = 814.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.703 ; gain = 814.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:92) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.703 ; gain = 814.637
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate.2' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 512>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate.2' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate.2' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate.2' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 512>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 512>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 512>::calculate' completely with a factor of 512.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:92) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 910.703 ; gain = 814.637
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:34:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:34:3) in function 'mlp' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate.2' to 'calculate.2' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 512>::calculate' to 'calculate.1.1' (./math_functions.h:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:38:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:44:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:50:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:61:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:65:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:69:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:73:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:79:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:87:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:92:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:97:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:102:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:107:5)
INFO: [HLS 200-111] Finis==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
In file included from main.cpp:2:
./definition.h:21:12: warning: in-class initialization of non-static data member is a C++11 extension [-Wc++11-extensions]
 bool last = false;
           ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.434 ; gain = 814.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.434 ; gain = 814.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.434 ; gain = 814.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:93) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 910.434 ; gain = 814.449
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64, 0>::calculate.1' (./math_functions.h:9:31).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 64, 512>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot<float, 512, 0>::calculate' (./math_functions.h:8).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (./math_functions.h:13) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (./math_functions.h:17) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64, 0>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64, 0>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64, 0>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64, 0>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64, 0>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64, 0>::calculate.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 64, 512>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 64, 512>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 64, 512>::calculate' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./math_functions.h:13) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (./math_functions.h:17) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (./math_functions.h:22) in function 'dot<float, 512, 0>::calculate' completely with a factor of 512.
INFO: [XFORM 203-101] Partitioning array 'dot_1.a_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_1.b_int' (main.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_05.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_05.b_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.a_int'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dot_0.b_int'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'relu_func<float>' into 'mlp' (main.cpp:93) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 910.434 ; gain = 814.449
WARNING: [XFORM 203-561] 'Loop-1' (main.cpp:35:3) in function 'mlp' is an infinite loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (main.cpp:35:3) in function 'mlp' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64, 512>::calculate' to 'calculate' (./math_functions.h:8)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64, 0>::calculate.1' to 'calculate.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 64, 0>::calculate' to 'calculate.1.1' (./math_functions.h:15:2)
WARNING: [XFORM 203-631] Renaming function 'dot<float, 512, 0>::calculate' to 'calculate.2' (./math_functions.h:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_0' (main.cpp:39:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_1' (main.cpp:45:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_2' (main.cpp:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'weights_3' (main.cpp:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_0' (main.cpp:62:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_1' (main.cpp:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_2' (main.cpp:70:5)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_3' (main.cpp:74:5)
INFO: [HLS 200-472] Inferring partial write operation for 'input' (main.cpp:80:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:88:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_0' (main.cpp:93:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_1' (main.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_2' (main.cpp:103:19)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer_3' (main.cpp:108:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 910.434 ; gain = 814.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp' ...
WARNING: [SYN 201-103] Legalizing function name 'calculate.2' to 'calculate_2'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1' to 'calculate_1'.
WARNING: [SYN 201-103] Legalizing function name 'calculate.1.1' to 'calculate_1_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2056.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.38 seconds; current allocated memory: 173.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.215 seconds; current allocated memory: 217.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_2', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.018 seconds; current allocated memory: 221.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.054 seconds; current allocated memory: 224.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_65', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.952 seconds; current allocated memory: 226.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.287 seconds; current allocated memory: 229.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate.1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_load_128', ./math_functions.h:15) on array 'a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 264.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 231.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.022 seconds; current allocated memory: 234.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 2058.
INFO: [SCHED 204-61] Pipelining loop 'layer05'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 275.
INFO: [SCHED 204-61] Pipelining loop 'layer1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 271.
INFO: [SCHED 204-61] Pipelining loop 'layer2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 271.
INFO: [SCHED 204-61] Pipelining loop 'layer3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 269.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.566 seconds; current allocated memory: 242.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.255 seconds; current allocated memory: 302.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_fadd_32ns_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_fmul_32ns_32ncud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_2'.
INFO: [HLS 200-111]  Elapsed time: 7.147 seconds; current allocated memory: 333.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate'.
INFO: [HLS 200-111]  Elapsed time: 23.297 seconds; current allocated memory: 388.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1'.
INFO: [HLS 200-111]  Elapsed time: 3.349 seconds; current allocated memory: 398.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fmul_32ns_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_1_1'.
INFO: [HLS 200-111]  Elapsed time: 3.8 seconds; current allocated memory: 408.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_fcmp_32ns_32ns_1_2_1' to 'mlp_fcmp_32ns_32ndEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_fadd_32ns_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_fcmp_32ns_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp'.
INFO: [HLS 200-111]  Elapsed time: 6.09 seconds; current allocated memory: 434.591 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.09 MHz
INFO: [RTMG 210-278] Implementing memory 'mlp_input_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_1_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_weights_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_bias_3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_buffer_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:04 ; elapsed = 00:02:45 . Memory (MB): peak = 910.434 ; gain = 814.449
INFO: [VHDL 208-304] Generating VHDL RTL for mlp.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp.
INFO: [HLS 200-112] Total elapsed time: 165.168 seconds; peak allocated memory: 434.591 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
