// Seed: 3914517979
module module_0 ();
  wire id_1;
  ;
  parameter id_2 = (1);
  id_3 :
  assert property (@(posedge 1'b0 == id_1) id_3 > !1)
  else $clog2(5);
  ;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1
);
  logic id_3, id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd18,
    parameter id_2 = 32'd53
) (
    _id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  output wire _id_1;
  module_0 modCall_1 ();
  logic [~  id_2 : id_1] id_4;
  ;
  logic [1 : -1] id_5[1 : id_2];
endmodule
