0.7
2020.2
Oct 13 2023
20:47:58
D:/ViVado/CA_Lab/lab5/lab5.gen/sources_1/ip/divider/sim/divider.vhd,1732773062,vhdl,,,,divider,,,,,,,,
D:/ViVado/CA_Lab/lab5/lab5.gen/sources_1/ip/multiplier/sim/multiplier.vhd,1732773064,vhdl,,,,multiplier,,,,,,,,
D:/ViVado/CA_Lab/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sim_1/imports/sim/sim_top.v,1732726032,verilog,,,,sim_top,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/UART_TX_CTRL.vhd,1732726032,vhdl,,,,uart_tx_ctrl,,,,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/btn_scan.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/cmp_32.v,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/function.vh,btn_scan,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/debug_clk.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/debug_ctrl.v,,debug_clk,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/debug_ctrl.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/display.v,,debug_ctrl,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/display.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/my_clk_gen.v,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/function.vh,display,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/function.vh,1732726032,verilog,,,,,,,,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/my_clk_gen.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/parallel2serial.v,,my_clk_gen,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/parallel2serial.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/top.v,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/function.vh,parallel2serial,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/top.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/uart_buffer.v,,top,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/uart_buffer.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sim_1/imports/sim/sim_top.v,,uart_buffer,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/MUX2T1_32.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/MUX8T1_32.v,,MUX2T1_32,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/MUX8T1_32.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/RAM_B.v,,MUX8T1_32,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/REG32.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/REG_IF_IS.v,,REG32,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/add_32.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/btn_scan.v,,add_32,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/cmp_32.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/auxillary/debug_clk.v,,cmp_32,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/CtrlDefine.vh,1732726032,verilog,,,,,,,,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/CtrlUnit.v,1732777927,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_ALU.v,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/CtrlDefine.vh,CtrlUnit,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_ALU.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_div.v,,FU_ALU,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_div.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_jump.v,,FU_div,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_jump.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_mem.v,,FU_jump,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_mem.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_mul.v,,FU_mem,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/FU_mul.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/ImmGen.v,,FU_mul,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/ImmGen.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/MUX2T1_32.v,,ImmGen,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/RAM_B.v,1732762436,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/REG32.v,,RAM_B,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/REG_IF_IS.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/ROM_D.v,,REG_IF_IS,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/ROM_D.v,1732762448,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/RV32core.v,,ROM_D,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/RV32core.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/Regs.v,,RV32core,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/core/Regs.v,1732726032,verilog,,D:/ViVado/CA_Lab/lab5/lab5.srcs/sources_1/imports/lab5/common/add_32.v,,Regs,,,../../../../lab5.srcs/sources_1/imports/lab5/auxillary;../../../../lab5.srcs/sources_1/imports/lab5/core,,,,,
