.SUBCKT NAND2V4 A1 A2 ZN VDD VSS
MM1 ZN A1 net18 VSS nch_mac W=0.4u L=30.00n
MMN1 net18 A2 VSS VSS nch_mac W=0.4u L=30.00n
MM0 ZN A2 VDD VDD pch_mac W=0.4u L=30.00n
MMP1 ZN A1 VDD VDD pch_mac W=0.4u L=30.00n
.ENDS NAND2V4