/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [21:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_14z = celloutsig_1_11z[5] | ~(celloutsig_1_2z);
  assign celloutsig_0_10z = celloutsig_0_4z ^ celloutsig_0_7z[17];
  assign celloutsig_1_7z = celloutsig_1_6z ^ in_data[159];
  assign celloutsig_1_12z = ~(celloutsig_1_7z ^ in_data[169]);
  assign celloutsig_0_3z = { in_data[27:26], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } > { in_data[94:88], celloutsig_0_1z };
  assign celloutsig_1_16z = { in_data[119:117], celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_15z } > in_data[107:101];
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_18z = { in_data[141:131], celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_12z } <= { in_data[183:175], celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_1z = ! { in_data[116:105], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = ! { in_data[174:170], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = ! celloutsig_1_4z[6:1];
  assign celloutsig_1_8z = ! { celloutsig_1_4z[7:5], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_15z = ! { in_data[139:134], celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[75:73] || in_data[93:91];
  assign celloutsig_1_10z = celloutsig_1_5z & celloutsig_1_0z;
  assign celloutsig_0_14z = | { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_15z = ~^ celloutsig_0_8z[7:2];
  assign celloutsig_0_2z = ~^ { in_data[11:5], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_11z[2:1], 1'h0 } >>> { celloutsig_1_8z, celloutsig_1_0z, 1'h0 };
  assign celloutsig_0_5z = { in_data[71:62], celloutsig_0_2z } - { in_data[50:44], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_4z = in_data[172:165] - { in_data[182:180], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_7z[15:7] ^ { celloutsig_0_5z[9:3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = ~((in_data[110] & in_data[109]) | in_data[145]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 22'h000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = { in_data[34:29], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_6z = ~((celloutsig_0_5z[8] & celloutsig_0_4z) | (celloutsig_0_4z & celloutsig_0_2z));
  assign { celloutsig_1_11z[0], celloutsig_1_11z[1], celloutsig_1_11z[6:5], celloutsig_1_11z[2], celloutsig_1_11z[7] } = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z } ^ { celloutsig_1_7z, celloutsig_1_5z, in_data[117:116], celloutsig_1_6z, in_data[118] };
  assign { celloutsig_1_11z[8], celloutsig_1_11z[4:3] } = { in_data[119], 2'h0 };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
