<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="17.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <PropertyGroup>
    <PreferredToolArchitecture>x64</PreferredToolArchitecture>
  </PropertyGroup>
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|x64">
      <Configuration>Debug</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|x64">
      <Configuration>Release</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|x64">
      <Configuration>MinSizeRel</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|x64">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>x64</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{72B4310F-167C-30ED-A059-EE7A0AAD1FB7}</ProjectGuid>
    <Keyword>Win32Proj</Keyword>
    <WindowsTargetPlatformVersion>10.0.20348.0</WindowsTargetPlatformVersion>
    <Platform>x64</Platform>
    <ProjectName>RISCVCommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v143</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
    <Import Project="$(VCTargetsPath)\BuildCustomizations\masm.props" />
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">
    <Midl>
      <AdditionalIncludeDirectories>D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV;D:\a\llvm-project-fork\llvm-project-fork\build\include;D:\a\llvm-project-fork\llvm-project-fork\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenCompressInstEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenCompressInstEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-compress-inst-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenCompressInstEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenCompressInstEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-compress-inst-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenCompressInstEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenCompressInstEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-compress-inst-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenCompressInstEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenCompressInstEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-compress-inst-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenCompressInstEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target -omit-comments --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenGlobalISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenMCPseudoLowering.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-pseudo-lowering -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenSearchableTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenSearchableTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenSearchableTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSearchableTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenSearchableTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenSearchableTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSearchableTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenSearchableTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenSearchableTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSearchableTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenSearchableTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-searchable-tables -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenSearchableTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSearchableTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\2937654f879ed7d0c061b5e907bc42c6\RISCVGenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building RISCVGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Debug\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building RISCVGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\Release\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building RISCVGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\MinSizeRel\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building RISCVGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV -ID:/a/llvm-project-fork/llvm-project-fork/build/include -ID:/a/llvm-project-fork/llvm-project-fork/llvm/include -I D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target --long-string-literals=0 D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/RISCV.td -o D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\RelWithDebInfo\bin\llvm-tblgen.exe;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormats.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrFormatsV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoA.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoD.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVPseudos.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVSDPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoVVLPatterns.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZb.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZfh.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZicbo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVInstrInfoZk.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterBanks.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVRegisterInfo.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedRocket.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedSiFive7.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleB.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVScheduleV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\RISCVSystemOperands.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\SDNodeProperties.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\CodeGen\ValueTypes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\Directive\DirectiveBase.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenACC\ACC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Frontend\OpenMP\OMP.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Attributes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\Intrinsics.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAArch64.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsARM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsBPF.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsDirectX.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagon.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsHexagonDep.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsMips.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsNVVM.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsPowerPC.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsRISCV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSPIRV.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsSystemZ.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVE.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsVEVL.gen.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsX86.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\IR\IntrinsicsXCore.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Option\OptParser.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\Automaton.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\TableGen\SearchableTable.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GenericOpcodes.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Combine.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\GlobalISel\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\Target.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetCallingConv.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetInstrPredicate.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetItinerary.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetPfmCounters.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSchedule.td;D:\a\llvm-project-fork\llvm-project-fork\llvm\include\llvm\Target\TargetSelectionDAG.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\build\CMakeFiles\39c3e0dacb2aec9d1a235bc8838b6e33\RISCVCommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenCompressInstEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSearchableTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\CMakeFiles\RISCVCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenCompressInstEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSearchableTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\CMakeFiles\RISCVCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenCompressInstEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSearchableTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\CMakeFiles\RISCVCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</VerifyInputsAndOutputsExist>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmMatcher.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenAsmWriter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenCompressInstEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDAGISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenDisassemblerTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenGlobalISel.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenInstrInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCCodeEmitter.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenMCPseudoLowering.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterBank.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenRegisterInfo.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSearchableTables.inc;D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\RISCVGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\CMakeFiles\RISCVCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
      <VerifyInputsAndOutputsExist Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</VerifyInputsAndOutputsExist>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="D:\a\llvm-project-fork\llvm-project-fork\llvm\lib\Target\RISCV\CMakeLists.txt">
      <UseUtf8Encoding>Always</UseUtf8Encoding>
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|x64'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">Building Custom Rule D:/a/llvm-project-fork/llvm-project-fork/llvm/lib/Target/RISCV/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SD:/a/llvm-project-fork/llvm-project-fork/llvm -BD:/a/llvm-project-fork/llvm-project-fork/build --check-stamp-file D:/a/llvm-project-fork/llvm-project-fork/build/lib/Target/RISCV/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|x64'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="D:\a\llvm-project-fork\llvm-project-fork\build\lib\Target\RISCV\CMakeFiles\RISCVCommonTableGen">
    </None>
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\ZERO_CHECK.vcxproj">
      <Project>{E892C37D-02CF-31E9-ADFA-230AE8523DFD}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{0DE3E28B-B7F5-3E6E-A178-94F7464E3D41}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="D:\a\llvm-project-fork\llvm-project-fork\build\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{08972487-1C3D-3BA9-8214-740CD1C7990A}</Project>
      <Name>llvm-tblgen</Name>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
    <Import Project="$(VCTargetsPath)\BuildCustomizations\masm.targets" />
  </ImportGroup>
</Project>