<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: ARMBaseRegisterInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ARMBaseRegisterInfo_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ARMBaseRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ARMBaseRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- ARMBaseRegisterInfo.cpp - ARM Register Information ----------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the base ARM implementation of TargetRegisterInfo class.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARM_8h.html">ARM.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMFrameLowering_8h.html">ARMFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMSubtarget_8h.html">ARMSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ARMAddressingModes_8h.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineConstantPool_8h.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterScavenging_8h.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DerivedTypes_8h.html">llvm/IR/DerivedTypes.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LLVMContext_8h.html">llvm/IR/LLVMContext.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/Target/TargetFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="ARMBaseRegisterInfo_8cpp.html#a13b7359d3501128c4c130fd13756facc">   41</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_TARGET_DESC</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;ARMGenRegisterInfo.inc&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#afd2e274c084454422329fc590b6049aa">   46</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#afd2e274c084454422329fc590b6049aa">ARMBaseRegisterInfo::ARMBaseRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;sti)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  : <a class="code" href="classARMGenRegisterInfo.html">ARMGenRegisterInfo</a>(<a class="code" href="namespacellvm_1_1ExceptionHandling.html#a84c427e973084a9d1c7b7b9dc2bcc95daa8dc35917369fdfde68971225019ec64">ARM</a>::LR, 0, 0, <a class="code" href="namespacellvm_1_1ExceptionHandling.html#a84c427e973084a9d1c7b7b9dc2bcc95daa8dc35917369fdfde68971225019ec64">ARM</a>::PC), STI(sti),</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    FramePtr((STI.isTargetDarwin() || STI.isThumb()) ? <a class="code" href="namespacellvm_1_1ExceptionHandling.html#a84c427e973084a9d1c7b7b9dc2bcc95daa8dc35917369fdfde68971225019ec64">ARM</a>::R7 : <a class="code" href="namespacellvm_1_1ExceptionHandling.html#a84c427e973084a9d1c7b7b9dc2bcc95daa8dc35917369fdfde68971225019ec64">ARM</a>::R11),</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    BasePtr(<a class="code" href="namespacellvm_1_1ExceptionHandling.html#a84c427e973084a9d1c7b7b9dc2bcc95daa8dc35917369fdfde68971225019ec64">ARM</a>::<a class="code" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a>) {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;}</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">const</span> uint16_t*</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a141fe016bee792f7ad8aca26c4032815">   53</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a141fe016bee792f7ad8aca26c4032815">ARMBaseRegisterInfo::getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keyword">const</span> uint16_t *RegList = (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#a80f7cdbc91b73599f8319c4a88c7ca18">isTargetIOS</a>() &amp;&amp; !<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#ae4fab21514f34e5a3b094691d09430e5">isAAPCS_ABI</a>())</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                ? CSR_iOS_SaveList</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                : CSR_AAPCS_SaveList;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">if</span> (!MF) <span class="keywordflow">return</span> RegList;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">if</span> (F-&gt;<a class="code" href="classllvm_1_1Function.html#af4d5ada526cdf057f5f29047e058187d">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>) {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="comment">// GHC set of callee saved regs is empty as all those regs are</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="comment">// used for passing STG regs around</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_SaveList;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (F-&gt;<a class="code" href="classllvm_1_1Function.html#a603f8f8d2c9d8de6762092830cf82b13">hasFnAttribute</a>(<span class="stringliteral">&quot;interrupt&quot;</span>)) {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#a39255a43627cf5ac0b15bdc80af9b37e">isMClass</a>()) {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <span class="comment">// M-class CPUs have hardware which saves the registers needed to allow a</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      <span class="comment">// function conforming to the AAPCS to function as a handler.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <span class="keywordflow">return</span> CSR_AAPCS_SaveList;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (F-&gt;<a class="code" href="classllvm_1_1Function.html#a5baafd9f0a653cf594282dede6766979">getFnAttribute</a>(<span class="stringliteral">&quot;interrupt&quot;</span>).<a class="code" href="classllvm_1_1Attribute.html#ade69a27a314332bc6e8f36d72a05d0aa">getValueAsString</a>() == <span class="stringliteral">&quot;FIQ&quot;</span>) {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      <span class="comment">// Fast interrupt mode gives the handler a private copy of R8-R14, so less</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <span class="comment">// need to be saved to restore user-mode state.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <span class="keywordflow">return</span> CSR_FIQ_SaveList;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="comment">// Generally only R13-R14 (i.e. SP, LR) are automatically preserved by</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="comment">// exception handling.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      <span class="keywordflow">return</span> CSR_GenericInt_SaveList;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">return</span> RegList;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">const</span> uint32_t*</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a1365f1ee2de0871f0976a538ef068c00">   85</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a1365f1ee2de0871f0976a538ef068c00">ARMBaseRegisterInfo::getCallPreservedMask</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="comment">// This is academic becase all GHC calls are (supposed to be) tail calls</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#a80f7cdbc91b73599f8319c4a88c7ca18">isTargetIOS</a>() &amp;&amp; !<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#ae4fab21514f34e5a3b094691d09430e5">isAAPCS_ABI</a>())</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    ? CSR_iOS_RegMask : CSR_AAPCS_RegMask;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">const</span> uint32_t*</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#acc0ef4cd6dc6195c64463fdf946629b6">   94</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#acc0ef4cd6dc6195c64463fdf946629b6">ARMBaseRegisterInfo::getNoPreservedMask</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">return</span> CSR_NoRegs_RegMask;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="keyword">const</span> uint32_t*</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a399ece3418c66e52dcb85f24c5bde732">   99</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a399ece3418c66e52dcb85f24c5bde732">ARMBaseRegisterInfo::getThisReturnPreservedMask</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">CallingConv::ID</a> <a class="code" href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// This should return a register mask that is the same as that returned by</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// getCallPreservedMask but that additionally preserves the register used for</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// the first i32 argument (which must also be the register used to return a</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// single i32 return value)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// In case that the calling convention does not use the same register for</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="comment">// both or otherwise does not want to enable this optimization, the function</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// should return NULL</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">if</span> (CC == <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a8e8dc64aad833bd23d07d3384522575e">CallingConv::GHC</a>)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// This is academic becase all GHC calls are (supposed to be) tail calls</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#a80f7cdbc91b73599f8319c4a88c7ca18">isTargetIOS</a>() &amp;&amp; !<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#ae4fab21514f34e5a3b094691d09430e5">isAAPCS_ABI</a>())</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    ? CSR_iOS_ThisReturn_RegMask : CSR_AAPCS_ThisReturn_RegMask;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#afa9f8ffb1fceb8311747f92ad27af00d">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#afa9f8ffb1fceb8311747f92ad27af00d">  116</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#afa9f8ffb1fceb8311747f92ad27af00d">getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// FIXME: avoid re-calculating this every time.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(ARM::SP);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(ARM::PC);</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(ARM::FPSCR);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(ARM::APSR_NZCV);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF))</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ab8c4c7fe0d09a9081ea3ac4d7bf002ed">FramePtr</a>);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e3e26dbde5eb40a63a5ed4220cf6211">hasBasePointer</a>(MF))</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">BasePtr</a>);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="comment">// Some targets reserve R9.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#aab369e8798809ed1714f2d18d7d9dc07">isR9Reserved</a>())</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(ARM::R9);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">// Reserve D16-D31 if the subtarget doesn&#39;t support them.</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#ab8bea77b85a8b008476f4e21edc26603">hasVFP3</a>() || <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#a2984fcbda84c569398c54a5c1337d68f">hasD16</a>()) {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    assert(ARM::D31 == ARM::D16 + 15);</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != 16; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(ARM::D16 + <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC  = &amp;ARM::GPRPairRegClass;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">for</span>(<a class="code" href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">TargetRegisterClass::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">begin</a>(), E = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>!=E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SI(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">this</span>); SI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SI)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <span class="keywordflow">if</span> (Reserved.<a class="code" href="classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(*SI)) Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">return</span> Reserved;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a4728f2d7d559f995f8ed7e2a23d4631f">  147</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a4728f2d7d559f995f8ed7e2a23d4631f">ARMBaseRegisterInfo::getLargestLegalSuperClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">                                                                         const </span>{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *Super = RC;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">TargetRegisterClass::sc_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">getSuperClasses</a>();</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">switch</span> (Super-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>()) {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">case</span> ARM::GPRRegClassID:</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">case</span> ARM::SPRRegClassID:</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <span class="keywordflow">case</span> ARM::DPRRegClassID:</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">case</span> ARM::QPRRegClassID:</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keywordflow">case</span> ARM::QQPRRegClassID:</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">case</span> ARM::QQQQPRRegClassID:</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">case</span> ARM::GPRPairRegClassID:</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="keywordflow">return</span> Super;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    }</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    Super = *I++;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  } <span class="keywordflow">while</span> (Super);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;}</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a8c611fbe440676b9d569e16e44097cbe">  168</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a8c611fbe440676b9d569e16e44097cbe">ARMBaseRegisterInfo::getPointerRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">                                                                         const </span>{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">return</span> &amp;ARM::GPRRegClass;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;}</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#acdd6a0dff748e7563fb3857a88f3af05">  174</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#acdd6a0dff748e7563fb3857a88f3af05">ARMBaseRegisterInfo::getCrossCopyRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">if</span> (RC == &amp;ARM::CCRRegClass)</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">return</span> 0;  <span class="comment">// Can&#39;t copy CCR registers.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a0cfdd707eb69bb9c851cda0f830f17a6">  181</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0cfdd707eb69bb9c851cda0f830f17a6">ARMBaseRegisterInfo::getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                         <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>()) {</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">case</span> ARM::tGPRRegClassID:</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">return</span> TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) ? 4 : 5;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordflow">case</span> ARM::GPRRegClassID: {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordtype">unsigned</span> FP = TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) ? 1 : 0;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> 10 - FP - (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#aab369e8798809ed1714f2d18d7d9dc07">isR9Reserved</a>() ? 1 : 0);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">case</span> ARM::SPRRegClassID:  <span class="comment">// Currently not used as &#39;rep&#39; register class.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordflow">case</span> ARM::DPRRegClassID:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> 32 - 10;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// Get the other register in a GPRPair.</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">  201</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">getPairedGPR</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keywordtype">bool</span> Odd, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *RI) {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> Supers(Reg, RI); Supers.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++Supers)</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">if</span> (ARM::GPRPairRegClass.contains(*Supers))</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      <span class="keywordflow">return</span> RI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a>(*Supers, Odd ? ARM::gsub_1 : ARM::gsub_0);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// Resolve the RegPairEven / RegPairOdd register allocator hints.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a936d8ec4516ff3f2272f538a9bc99ead">  210</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a936d8ec4516ff3f2272f538a9bc99ead">ARMBaseRegisterInfo::getRegAllocationHints</a>(<span class="keywordtype">unsigned</span> VirtReg,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                           <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM)<span class="keyword"> const </span>{</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  std::pair&lt;unsigned, unsigned&gt; Hint = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a>(VirtReg);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordtype">unsigned</span> Odd;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">switch</span> (Hint.first) {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2ea2ae32bcb4cedddc631c44e40903546ec">ARMRI::RegPairEven</a>:</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    Odd = 0;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2eaf83bd18d3419478667dd162f113dabb5">ARMRI::RegPairOdd</a>:</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    Odd = 1;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7c12cc1be1d65659cf546c544f1a5e1e">TargetRegisterInfo::getRegAllocationHints</a>(VirtReg, Order, Hints, MF, VRM);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// This register should preferably be even (Odd == 0) or odd (Odd == 1).</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <span class="comment">// Check if the other part of the pair has already been assigned, and provide</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">// the paired register as the first hint.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordtype">unsigned</span> PairedPhys = 0;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">if</span> (VRM &amp;&amp; VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">hasPhys</a>(Hint.second)) {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    PairedPhys = <a class="code" href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">getPairedGPR</a>(VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">getPhys</a>(Hint.second), Odd, <span class="keyword">this</span>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">if</span> (PairedPhys &amp;&amp; MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a>(PairedPhys))</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      PairedPhys = 0;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// First prefer the paired physreg.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">if</span> (PairedPhys &amp;&amp;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      std::find(Order.<a class="code" href="classllvm_1_1ArrayRef.html#a836367b39ed630bf14db99923c22740e">begin</a>(), Order.<a class="code" href="classllvm_1_1ArrayRef.html#a38ed8cc3c342ad6910e8c869d3e2b9cf">end</a>(), PairedPhys) != Order.<a class="code" href="classllvm_1_1ArrayRef.html#a38ed8cc3c342ad6910e8c869d3e2b9cf">end</a>())</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    Hints.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(PairedPhys);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">// Then prefer even or odd registers.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, E = Order.<a class="code" href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">size</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = Order[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>];</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">if</span> (Reg == PairedPhys || (getEncodingValue(Reg) &amp; 1) != Odd)</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="comment">// Don&#39;t provide hints that are paired to a reserved register.</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordtype">unsigned</span> Paired = <a class="code" href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">getPairedGPR</a>(Reg, !Odd, <span class="keyword">this</span>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">if</span> (!Paired || MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a>(Paired))</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    Hints.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(Reg);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;}</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a686f51601728b515077fe01bf6368648">  260</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a686f51601728b515077fe01bf6368648">ARMBaseRegisterInfo::UpdateRegAllocHint</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keywordtype">unsigned</span> NewReg,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                        <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  std::pair&lt;unsigned, unsigned&gt; Hint = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a>(Reg);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">if</span> ((Hint.first == (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2eaf83bd18d3419478667dd162f113dabb5">ARMRI::RegPairOdd</a> ||</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;       Hint.first == (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2ea2ae32bcb4cedddc631c44e40903546ec">ARMRI::RegPairEven</a>) &amp;&amp;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Hint.second)) {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">// If &#39;Reg&#39; is one of the even / odd register pair and it&#39;s now changed</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// (e.g. coalesced) into a different register. The other register of the</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="comment">// pair allocation hint must be updated to reflect the relationship</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">// change.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordtype">unsigned</span> OtherReg = Hint.second;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    Hint = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">getRegAllocationHint</a>(OtherReg);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordflow">if</span> (Hint.second == Reg)</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="comment">// Make sure the pair has not already divorced.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">setRegAllocationHint</a>(OtherReg, Hint.first, NewReg);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ae3b5198c1e7b704aadba3bd47500cd6e">  280</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ae3b5198c1e7b704aadba3bd47500cd6e">ARMBaseRegisterInfo::avoidWriteAfterWrite</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// CortexA9 has a Write-after-write hazard for NEON registers.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">STI</a>.<a class="code" href="classllvm_1_1ARMSubtarget.html#ab2510f9dc252cd95daa6ca819e23167e">isLikeA9</a>())</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">switch</span> (RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">getID</a>()) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">case</span> ARM::DPRRegClassID:</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">case</span> ARM::DPR_8RegClassID:</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">case</span> ARM::DPR_VFP2RegClassID:</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">case</span> ARM::QPRRegClassID:</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">case</span> ARM::QPR_8RegClassID:</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">case</span> ARM::QPR_VFP2RegClassID:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">case</span> ARM::SPRRegClassID:</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">case</span> ARM::SPR_8RegClassID:</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">// Avoid reusing S, D, and Q registers.</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">// Don&#39;t increase register pressure for QQ and QQQQ.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  }</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e3e26dbde5eb40a63a5ed4220cf6211">  302</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0e3e26dbde5eb40a63a5ed4220cf6211">ARMBaseRegisterInfo::hasBasePointer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="comment">// When outgoing call frames are so large that we adjust the stack pointer</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="comment">// around the call, we can no longer use the stack pointer to reach the</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">// emergency spill slot.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a01ecb9dfd78defd2dee58c89c443463a">needsStackRealignment</a>(MF) &amp;&amp; !TFI-&gt;hasReservedCallFrame(MF))</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="comment">// Thumb has trouble with negative offsets from the FP. Thumb2 has a limited</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">// negative range for ldr/str (255), and thumb1 is positive offsets only.</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">// It&#39;s going to be better to use the SP or Base Pointer instead. When there</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="comment">// are variable sized objects, we can&#39;t reference off of the SP, so we</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="comment">// reserve a Base Pointer.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">if</span> (AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#ae898a405bf69c3021cd998257390494e">isThumbFunction</a>() &amp;&amp; MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>()) {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// Conservatively estimate whether the negative offset from the frame</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="comment">// pointer will be sufficient to reach. If a function has a smallish</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// frame, it&#39;s less likely to have lots of spills and callee saved</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="comment">// space, so it&#39;s all more likely to be within range of the frame pointer.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="comment">// If it&#39;s wrong, the scavenger will still enable access to work, it just</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">// won&#39;t be optimal.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordflow">if</span> (AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a07c23410c7430f86085eadea31db3ee2">isThumb2Function</a>() &amp;&amp; MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a10e9ecc89983e197d0a06a473fd8831c">getLocalFrameSize</a>() &lt; 128)</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  }</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;}</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#acb882a567e74f592cbac2ca930b7bf73">  333</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#acb882a567e74f592cbac2ca930b7bf73">ARMBaseRegisterInfo::canRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// We can&#39;t realign the stack if:</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">// 1. Dynamic stack realignment is explicitly disabled,</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="comment">// 2. This is a Thumb1 function (it&#39;s not useful, so we don&#39;t bother), or</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="comment">// 3. There are VLAs in the function and the base pointer is disabled.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="classllvm_1_1Function.html#a603f8f8d2c9d8de6762092830cf82b13">hasFnAttribute</a>(<span class="stringliteral">&quot;no-realign-stack&quot;</span>))</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">if</span> (AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a9fc3ff683e379f509b4d04ae1d5ace8a">isThumb1OnlyFunction</a>())</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">// Stack realignment requires a frame pointer.  If we already started</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">// register allocation with frame pointer elimination, it is too late now.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">canReserveReg</a>(<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ab8c4c7fe0d09a9081ea3ac4d7bf002ed">FramePtr</a>))</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">// We may also need a base pointer if there are dynamic allocas or stack</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">// pointer adjustments around calls.</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>()-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a8404705eb7a27e437ac51ca3730bfd7c">hasReservedCallFrame</a>(MF))</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="comment">// A base pointer is required and allowed.  Check that it isn&#39;t too late to</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="comment">// reserve it.</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">return</span> MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">canReserveReg</a>(<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">BasePtr</a>);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;}</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a01ecb9dfd78defd2dee58c89c443463a">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a01ecb9dfd78defd2dee58c89c443463a">  358</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a01ecb9dfd78defd2dee58c89c443463a">needsStackRealignment</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>();</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordtype">unsigned</span> StackAlign = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>()-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a360555ed6db3b28a33fa5449a0335f19">getStackAlignment</a>();</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordtype">bool</span> requiresRealignment =</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    ((MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0af0a11b8eda54e79422c199cb687f5c">getMaxAlignment</a>() &gt; StackAlign) ||</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;     F-&gt;<a class="code" href="classllvm_1_1Function.html#a72873ed64b7be01507a2248b8e756ec8">getAttributes</a>().<a class="code" href="classllvm_1_1AttributeSet.html#a54abbe67d4a53c92652f1666dc19281f">hasAttribute</a>(AttributeSet::FunctionIndex,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                     <a class="code" href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60eae4294b4feb8a782cf78df5da0f992f33">Attribute::StackAlignment</a>));</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordflow">return</span> requiresRealignment &amp;&amp; <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#acb882a567e74f592cbac2ca930b7bf73">canRealignStack</a>(MF);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;}</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a77cbba4423b35e9f705d45d70085cec2">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a77cbba4423b35e9f705d45d70085cec2">  371</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a77cbba4423b35e9f705d45d70085cec2">cannotEliminateFrame</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a55b913089f1134db4cc1ea6e677c62bd">DisableFramePointerElim</a>(MF) &amp;&amp; MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a54aab1c41d2657472b4ea7c9935570c7">adjustsStack</a>())</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">return</span> MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>() || MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a48b4b361d757d1ab48f783b8875712c1">isFrameAddressTaken</a>()</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    || <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a01ecb9dfd78defd2dee58c89c443463a">needsStackRealignment</a>(MF);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a47e108ecd9a21cb626ea629490f45e25">  380</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a47e108ecd9a21cb626ea629490f45e25">ARMBaseRegisterInfo::getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF))</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ab8c4c7fe0d09a9081ea3ac4d7bf002ed">FramePtr</a>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">return</span> ARM::SP;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/// emitLoadConstPool - Emits a load from constpool to materialize the</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/// specified immediate.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a96ba52e8248f7605731d5cc348e05070">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a96ba52e8248f7605731d5cc348e05070">  391</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a96ba52e8248f7605731d5cc348e05070">emitLoadConstPool</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> dl,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                  <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SubIdx, <span class="keywordtype">int</span> Val,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                  <span class="keywordtype">unsigned</span> PredReg, <span class="keywordtype">unsigned</span> MIFlags)<span class="keyword"> const </span>{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>();</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="classllvm_1_1MachineConstantPool.html">MachineConstantPool</a> *<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1">ConstantPool</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">getConstantPool</a>();</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a> =</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <a class="code" href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">ConstantInt::get</a>(<a class="code" href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">Type::getInt32Ty</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">getFunction</a>()-&gt;<a class="code" href="classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">getContext</a>()), Val);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordtype">unsigned</span> Idx = ConstantPool-&gt;<a class="code" href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">getConstantPoolIndex</a>(C, 4);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, MBBI, dl, TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(ARM::LDRcp))</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    .addReg(DestReg, <a class="code" href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">getDefRegState</a>(<span class="keyword">true</span>), SubIdx)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    .addConstantPoolIndex(Idx)</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(Pred).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(PredReg)</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aabc17a35420fd0015b8cc5e6e51112fc">setMIFlags</a>(MIFlags);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa6d8f91c37b6c544185c62b10d817967">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#aa6d8f91c37b6c544185c62b10d817967">  412</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#aa6d8f91c37b6c544185c62b10d817967">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;}</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a41a3bd1b4a3bd3860407413aa97186a1">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a41a3bd1b4a3bd3860407413aa97186a1">  417</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a41a3bd1b4a3bd3860407413aa97186a1">trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;}</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad185fc4fba4dad6eb268b1f27f3e1456">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ad185fc4fba4dad6eb268b1f27f3e1456">  422</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad185fc4fba4dad6eb268b1f27f3e1456">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;}</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad5f6031fdad38105b6bcee83ba2b8b2f">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#ad5f6031fdad38105b6bcee83ba2b8b2f">  427</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#ad5f6031fdad38105b6bcee83ba2b8b2f">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;}</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;int64_t <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a6898d3ca7f1188c73c657b51258427e9">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a6898d3ca7f1188c73c657b51258427e9">  432</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a6898d3ca7f1188c73c657b51258427e9">getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">int</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>();</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">AddrMode</a> = (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#ac72254fc483383a9ba6e47578d93d618aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  int64_t InstrOffs = 0;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordtype">int</span> Scale = 1;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordtype">unsigned</span> ImmIdx = 0;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">switch</span> (AddrMode) {</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a976ddbecac99af6819d058790e33e137">ARMII::AddrModeT2_i8</a>:</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a4f27c00983ba7efdb7177e52c27584b9">ARMII::AddrModeT2_i12</a>:</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a44874e651b75b372574cc861fee08896">ARMII::AddrMode_i12</a>:</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    InstrOffs = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx+1).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    Scale = 1;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a0209ae669364c237e24dbc0c4df6036e">ARMII::AddrMode5</a>: {</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="comment">// VFP address mode.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx+1);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    InstrOffs = <a class="code" href="namespacellvm_1_1ARM__AM.html#a4a7164e76d0d8d5ec38ed60bddd77589">ARM_AM::getAM5Offset</a>(OffOp.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__AM.html#afdacdb74974f380adc2ba5381cce6026">ARM_AM::getAM5Op</a>(OffOp.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>)</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      InstrOffs = -InstrOffs;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    Scale = 4;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a7d9742a01ea175053d76a714474d88a6">ARMII::AddrMode2</a>: {</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    ImmIdx = Idx+2;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    InstrOffs = <a class="code" href="namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">ARM_AM::getAM2Offset</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">ARM_AM::getAM2Op</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>)</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      InstrOffs = -InstrOffs;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  }</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a3e943d975799a4c55333c54eac1a7991">ARMII::AddrMode3</a>: {</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    ImmIdx = Idx+2;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    InstrOffs = <a class="code" href="namespacellvm_1_1ARM__AM.html#ae82f861eface5f0da4e6a418b09e03bd">ARM_AM::getAM3Offset</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">ARM_AM::getAM3Op</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) == <a class="code" href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">ARM_AM::sub</a>)</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;      InstrOffs = -InstrOffs;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  }</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a147ee44cd2b5425325839f5f0fa897ad">ARMII::AddrModeT1_s</a>: {</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    ImmIdx = Idx+1;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    InstrOffs = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(ImmIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    Scale = 4;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  }</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported addressing mode!&quot;</span>);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  }</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">return</span> InstrOffs * Scale;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;}</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/// needsFrameBaseReg - Returns true if the instruction&#39;s frame index</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">/// reference would be better served by a base register other than FP</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/// or SP. Used by LocalStackFrameAllocation to determine which frame index</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/// references it should create new base registers for.</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0999c0ebd5b29c7627a54a10d63fe3d0">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a0999c0ebd5b29c7627a54a10d63fe3d0">  486</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a0999c0ebd5b29c7627a54a10d63fe3d0">needsFrameBaseReg</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>(); ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    assert(i &lt; MI-&gt;getNumOperands() &amp;&amp;<span class="stringliteral">&quot;Instr doesn&#39;t have FrameIndex operand!&quot;</span>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="comment">// It&#39;s the load/store FI references that cause issues, as it can be difficult</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="comment">// to materialize the offset if it won&#39;t fit in the literal field. Estimate</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="comment">// based on the size of the local frame and some conservative assumptions</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="comment">// about the rest of the stack frame (note, this is pre-regalloc, so</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="comment">// we don&#39;t know everything for certain yet) whether this offset is likely</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="comment">// to be out of range of the immediate. Return true if so.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="comment">// We only generate virtual base registers for loads and stores, so</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="comment">// return false for everything else.</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordtype">unsigned</span> Opc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">case</span> ARM::LDRi12: <span class="keywordflow">case</span> ARM::LDRH: <span class="keywordflow">case</span> ARM::LDRBi12:</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">case</span> ARM::STRi12: <span class="keywordflow">case</span> ARM::STRH: <span class="keywordflow">case</span> ARM::STRBi12:</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">case</span> ARM::t2LDRi12: <span class="keywordflow">case</span> ARM::t2LDRi8:</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">case</span> ARM::t2STRi12: <span class="keywordflow">case</span> ARM::t2STRi8:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordflow">case</span> ARM::VLDRS: <span class="keywordflow">case</span> ARM::VLDRD:</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">case</span> ARM::VSTRS: <span class="keywordflow">case</span> ARM::VSTRD:</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">case</span> ARM::tSTRspi: <span class="keywordflow">case</span> ARM::tLDRspi:</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  }</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="comment">// Without a virtual base register, if the function has variable sized</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="comment">// objects, all fixed-size local references will be via the frame pointer,</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="comment">// Approximate the offset and see if it&#39;s legal for the instruction.</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="comment">// Note that the incoming offset is based on the SP value at function entry,</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="comment">// so it&#39;ll be negative.</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>();</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="comment">// Estimate an offset from the frame pointer.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="comment">// Conservatively assume all callee-saved registers get pushed. R4-R6</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="comment">// will be earlier than the FP, so we ignore those.</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">// R7, LR</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  int64_t FPOffset = Offset - 8;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="comment">// ARM and Thumb2 functions also need to consider R8-R11 and D8-D15</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#ae898a405bf69c3021cd998257390494e">isThumbFunction</a>() || !AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a9fc3ff683e379f509b4d04ae1d5ace8a">isThumb1OnlyFunction</a>())</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    FPOffset -= 80;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="comment">// Estimate an offset from the stack pointer.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="comment">// The incoming offset is relating to the SP at the start of the function,</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="comment">// but when we access the local it&#39;ll be relative to the SP after local</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="comment">// allocation, so adjust our SP-relative offset by that allocation size.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  Offset = -Offset;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  Offset += MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a10e9ecc89983e197d0a06a473fd8831c">getLocalFrameSize</a>();</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="comment">// Assume that we&#39;ll have at least some spill slots allocated.</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="comment">// FIXME: This is a total SWAG number. We should run some statistics</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">//        and pick a real one.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  Offset += 128; <span class="comment">// 128 bytes of spill slots</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="comment">// If there is a frame pointer, try using it.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">// The FP is only available if there is no dynamic realignment. We</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">// don&#39;t know for sure yet whether we&#39;ll need that, so we guess based</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">// on whether there are any local variables that would trigger it.</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="keywordtype">unsigned</span> StackAlign = TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a360555ed6db3b28a33fa5449a0335f19">getStackAlignment</a>();</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">if</span> (TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">hasFP</a>(MF) &amp;&amp;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      !((MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9febcb75531ee4f6704a93ea449f9682">getLocalFrameMaxAlign</a>() &gt; StackAlign) &amp;&amp; <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#acb882a567e74f592cbac2ca930b7bf73">canRealignStack</a>(MF))) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a727236c440b7276bbdb47dca268593c7">isFrameOffsetLegal</a>(MI, FPOffset))</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <span class="comment">// If we can reference via the stack pointer, try that.</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="comment">// FIXME: This (and the code that resolves the references) can be improved</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <span class="comment">//        to only disallow SP relative references in the live range of</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="comment">//        the VLA(s). In practice, it&#39;s unclear how much difference that</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">//        would make, but it may be worth doing.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">if</span> (!MFI-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>() &amp;&amp; <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a727236c440b7276bbdb47dca268593c7">isFrameOffsetLegal</a>(MI, Offset))</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="comment">// The offset likely isn&#39;t legal, we want to allocate a virtual base register.</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;}</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/// materializeFrameBaseRegister - Insert defining instruction(s) for BaseReg to</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/// be a pointer to FrameIdx at the beginning of the basic block.</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a35db94ca9140de7344e22a40cf3988ae">ARMBaseRegisterInfo::</a></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a35db94ca9140de7344e22a40cf3988ae">  568</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a35db94ca9140de7344e22a40cf3988ae">materializeFrameBaseRegister</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                             <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> FrameIdx,</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                             int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="keywordtype">unsigned</span> ADDriOpc = !AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#ae898a405bf69c3021cd998257390494e">isThumbFunction</a>() ? ARM::ADDri :</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    (AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a9fc3ff683e379f509b4d04ae1d5ace8a">isThumb1OnlyFunction</a>() ? ARM::tADDrSPi : ARM::t2ADDri);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL;                  <span class="comment">// Defaults to &quot;unknown&quot;</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">if</span> (Ins != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    DL = Ins-&gt;getDebugLoc();</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>();</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = TII.<a class="code" href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">get</a>(ADDriOpc);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a>(BaseReg, TII.<a class="code" href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">getRegClass</a>(MCID, 0, <span class="keyword">this</span>, MF));</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">AddDefaultPred</a>(<a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(*MBB, Ins, DL, MCID, BaseReg)</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    .addFrameIndex(FrameIdx).addImm(Offset));</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a9fc3ff683e379f509b4d04ae1d5ace8a">isThumb1OnlyFunction</a>())</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <a class="code" href="namespacellvm.html#a8b9edb9ece6ca4b10c73ae93a487c600">AddDefaultCC</a>(MIB);</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;}</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a34ebf503a92650b1bed07a616ddf083a">  594</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a34ebf503a92650b1bed07a616ddf083a">ARMBaseRegisterInfo::resolveFrameIndex</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                                       <span class="keywordtype">unsigned</span> BaseReg, int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    *<span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a>*<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>());</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordtype">int</span> Off = Offset; <span class="comment">// ARM doesn&#39;t need the general 64-bit offsets</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  assert(!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a9fc3ff683e379f509b4d04ae1d5ace8a">isThumb1OnlyFunction</a>() &amp;&amp;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;         <span class="stringliteral">&quot;This resolveFrameIndex does not support Thumb1!&quot;</span>);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordflow">while</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>()) {</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    assert(i &lt; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>() &amp;&amp; <span class="stringliteral">&quot;Instr doesn&#39;t have FrameIndex operand!&quot;</span>);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  }</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordtype">bool</span> Done = <span class="keyword">false</span>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#ae898a405bf69c3021cd998257390494e">isThumbFunction</a>())</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    Done = <a class="code" href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">rewriteARMFrameIndex</a>(MI, i, BaseReg, Off, TII);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    assert(AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a07c23410c7430f86085eadea31db3ee2">isThumb2Function</a>());</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    Done = <a class="code" href="namespacellvm.html#aa7e3ca219769642a9d531a7102a5725a">rewriteT2FrameIndex</a>(MI, i, BaseReg, Off, TII);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  }</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  assert (Done &amp;&amp; <span class="stringliteral">&quot;Unable to resolve frame index!&quot;</span>);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  (void)Done;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;}</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a727236c440b7276bbdb47dca268593c7">  623</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a727236c440b7276bbdb47dca268593c7">ARMBaseRegisterInfo::isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                             int64_t Offset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>();</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">AddrMode</a> = (Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#ac72254fc483383a9ba6e47578d93d618aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="keywordflow">while</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">isFI</a>()) {</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    assert(i &lt; MI-&gt;getNumOperands() &amp;&amp;<span class="stringliteral">&quot;Instr doesn&#39;t have FrameIndex operand!&quot;</span>);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  }</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="comment">// AddrMode4 and AddrMode6 cannot handle any offset.</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keywordflow">if</span> (AddrMode == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a9dbb177d004cae6c3474b6aadc8ae07e">ARMII::AddrMode4</a> || AddrMode == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a8388bb748b26edbdb8bb5d5ab6f16853">ARMII::AddrMode6</a>)</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">return</span> Offset == 0;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordtype">unsigned</span> NumBits = 0;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordtype">unsigned</span> Scale = 1;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordtype">bool</span> isSigned = <span class="keyword">true</span>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">switch</span> (AddrMode) {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a976ddbecac99af6819d058790e33e137">ARMII::AddrModeT2_i8</a>:</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a4f27c00983ba7efdb7177e52c27584b9">ARMII::AddrModeT2_i12</a>:</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="comment">// i8 supports only negative, and i12 supports only positive, so</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="comment">// based on Offset sign, consider the appropriate instruction</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    Scale = 1;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">if</span> (Offset &lt; 0) {</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      NumBits = 8;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      Offset = -Offset;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      NumBits = 12;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    }</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a0209ae669364c237e24dbc0c4df6036e">ARMII::AddrMode5</a>:</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="comment">// VFP address mode.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    NumBits = 8;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    Scale = 4;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a44874e651b75b372574cc861fee08896">ARMII::AddrMode_i12</a>:</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a7d9742a01ea175053d76a714474d88a6">ARMII::AddrMode2</a>:</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    NumBits = 12;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a3e943d975799a4c55333c54eac1a7991">ARMII::AddrMode3</a>:</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    NumBits = 8;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a147ee44cd2b5425325839f5f0fa897ad">ARMII::AddrModeT1_s</a>:</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    NumBits = 5;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    Scale = 4;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    isSigned = <span class="keyword">false</span>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported addressing mode!&quot;</span>);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  }</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  Offset += <a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a6898d3ca7f1188c73c657b51258427e9">getFrameIndexInstrOffset</a>(MI, i);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="comment">// Make sure the offset is encodable for instructions that scale the</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="comment">// immediate.</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="keywordflow">if</span> ((Offset &amp; (Scale-1)) != 0)</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="keywordflow">if</span> (isSigned &amp;&amp; Offset &lt; 0)</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    Offset = -Offset;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordtype">unsigned</span> Mask = (1 &lt;&lt; NumBits) - 1;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)Offset &lt;= Mask * Scale)</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;}</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="classllvm_1_1ARMBaseRegisterInfo.html#a42b572766095911a06c9d2cf2ec4e9ea">  692</a></span>&#160;<a class="code" href="classllvm_1_1ARMBaseRegisterInfo.html#a42b572766095911a06c9d2cf2ec4e9ea">ARMBaseRegisterInfo::eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> II,</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                                         <span class="keywordtype">int</span> SPAdj, <span class="keywordtype">unsigned</span> FIOperandNum,</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                                         <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = *II;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB = *MI.<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>();</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> =</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    *<span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a>*<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>());</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a> *TFI =</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ARMFrameLowering.html">ARMFrameLowering</a>*<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>());</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a> *AFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html">ARMFunctionInfo</a>&gt;();</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  assert(!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a9fc3ff683e379f509b4d04ae1d5ace8a">isThumb1OnlyFunction</a>() &amp;&amp;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;         <span class="stringliteral">&quot;This eliminateFrameIndex does not support Thumb1!&quot;</span>);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#ac9485ae7d6fedd71ad4460f72c799c98">getIndex</a>();</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordtype">unsigned</span> FrameReg;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <span class="keywordtype">int</span> Offset = TFI-&gt;<a class="code" href="classllvm_1_1ARMFrameLowering.html#a9f4bd45d0a817adf290a5055a6e3e956">ResolveFrameIndexReference</a>(MF, FrameIndex, FrameReg, SPAdj);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="comment">// PEI::scavengeFrameVirtualRegs() cannot accurately track SPAdj because the</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="comment">// call frame setup/destroy instructions have already been eliminated.  That</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="comment">// means the stack pointer cannot be used to access the emergency spill slot</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="comment">// when !hasReservedCallFrame().</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">if</span> (RS &amp;&amp; FrameReg == ARM::SP &amp;&amp; RS-&gt;<a class="code" href="classllvm_1_1RegScavenger.html#a7c588215b6999395a74070d5e7fce162">isScavengingFrameIndex</a>(FrameIndex)){</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    assert(TFI-&gt;<a class="code" href="classllvm_1_1ARMFrameLowering.html#a8f1ddf69e36ed0354ae69fedd3fed9a5">hasReservedCallFrame</a>(MF) &amp;&amp;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;           <span class="stringliteral">&quot;Cannot use SP to access the emergency spill slot in &quot;</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;           <span class="stringliteral">&quot;functions without a reserved call frame&quot;</span>);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    assert(!MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>()-&gt;<a class="code" href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>() &amp;&amp;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;           <span class="stringliteral">&quot;Cannot use SP to access the emergency spill slot in &quot;</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;           <span class="stringliteral">&quot;functions with variable sized frame objects&quot;</span>);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  }</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#endif // NDEBUG</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  assert(!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">isDebugValue</a>() &amp;&amp; <span class="stringliteral">&quot;DBG_VALUEs should be handled in target-independent code&quot;</span>);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">// Modify MI as necessary to handle as much of &#39;Offset&#39; as possible</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordtype">bool</span> Done = <span class="keyword">false</span>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#ae898a405bf69c3021cd998257390494e">isThumbFunction</a>())</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    Done = <a class="code" href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">rewriteARMFrameIndex</a>(MI, FIOperandNum, FrameReg, Offset, TII);</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    assert(AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a07c23410c7430f86085eadea31db3ee2">isThumb2Function</a>());</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    Done = <a class="code" href="namespacellvm.html#aa7e3ca219769642a9d531a7102a5725a">rewriteT2FrameIndex</a>(MI, FIOperandNum, FrameReg, Offset, TII);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">if</span> (Done)</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="comment">// If we get here, the immediate doesn&#39;t fit into the instruction.  We folded</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="comment">// as much as possible above, handle the rest, providing a register that is</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="comment">// SP+LargeImm.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  assert((Offset ||</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;          (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#ac72254fc483383a9ba6e47578d93d618aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>) == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a9dbb177d004cae6c3474b6aadc8ae07e">ARMII::AddrMode4</a> ||</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;          (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1ARMII.html#ac72254fc483383a9ba6e47578d93d618aeda154c828d692cd52ca6cce8765f9ae">ARMII::AddrModeMask</a>) == <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a8388bb748b26edbdb8bb5d5ab6f16853">ARMII::AddrMode6</a>) &amp;&amp;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;         <span class="stringliteral">&quot;This code isn&#39;t needed if offset already handled!&quot;</span>);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="keywordtype">unsigned</span> ScratchReg = 0;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordtype">int</span> PIdx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">findFirstPredOperandIdx</a>();</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> Pred = (PIdx == -1)</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    ? <a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">ARMCC::AL</a> : (<a class="code" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>)MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(PIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="keywordtype">unsigned</span> PredReg = (PIdx == -1) ? 0 : MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(PIdx+1).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordflow">if</span> (Offset == 0)</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="comment">// Must be addrmode4/6.</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(FrameReg, <span class="keyword">false</span>, <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    ScratchReg = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a>(&amp;ARM::GPRRegClass);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    <span class="keywordflow">if</span> (!AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#ae898a405bf69c3021cd998257390494e">isThumbFunction</a>())</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      <a class="code" href="namespacellvm.html#a402aa8ec2571af98e3b5871721c6f642">emitARMRegPlusImmediate</a>(MBB, II, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), ScratchReg, FrameReg,</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                              Offset, Pred, PredReg, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      assert(AFI-&gt;<a class="code" href="classllvm_1_1ARMFunctionInfo.html#a07c23410c7430f86085eadea31db3ee2">isThumb2Function</a>());</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;      <a class="code" href="namespacellvm.html#ae59f84da43ddc1b247716625b3b31dfb">emitT2RegPlusImmediate</a>(MBB, II, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">getDebugLoc</a>(), ScratchReg, FrameReg,</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                             Offset, Pred, PredReg, <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>);</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    }</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="comment">// Update the original instruction to use the scratch register.</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FIOperandNum).<a class="code" href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">ChangeToRegister</a>(ScratchReg, <span class="keyword">false</span>, <span class="keyword">false</span>,<span class="keyword">true</span>);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  }</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;}</div><div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a47e108ecd9a21cb626ea629490f45e25"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a47e108ecd9a21cb626ea629490f45e25">llvm::ARMBaseRegisterInfo::getFrameRegister</a></div><div class="ttdeci">unsigned getFrameRegister(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00380">ARMBaseRegisterInfo.cpp:380</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110aa8cad208c3cb96b33b5d8544590325b1">llvm::ISD::ConstantPool</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_ae3269a8f1c228b0304202e494c2827fe"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#ae3269a8f1c228b0304202e494c2827fe">llvm::VirtRegMap::hasPhys</a></div><div class="ttdeci">bool hasPhys(unsigned virtReg) const </div><div class="ttdoc">returns true if the specified virtual register is mapped to a physical register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00092">VirtRegMap.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a360555ed6db3b28a33fa5449a0335f19"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a360555ed6db3b28a33fa5449a0335f19">llvm::TargetFrameLowering::getStackAlignment</a></div><div class="ttdeci">unsigned getStackAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00070">TargetFrameLowering.h:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974a8e8dc64aad833bd23d07d3384522575e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974a8e8dc64aad833bd23d07d3384522575e">llvm::CallingConv::GHC</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00048">CallingConv.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00236">SmallVector.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMRI_html_af3eeaae36d766813183978fe2f551d2ea2ae32bcb4cedddc631c44e40903546ec"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2ea2ae32bcb4cedddc631c44e40903546ec">llvm::ARMRI::RegPairEven</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00032">ARMBaseRegisterInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00236">BitVector.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html">llvm::MachineConstantPool</a></div><div class="ttdoc">The machine constant pool. </div><div class="ttdef"><b>Definition:</b> <a href="MachineConstantPool_8h_source.html#l00134">MachineConstantPool.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a34ebf503a92650b1bed07a616ddf083a"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a34ebf503a92650b1bed07a616ddf083a">llvm::ARMBaseRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineBasicBlock::iterator I, unsigned BaseReg, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00594">ARMBaseRegisterInfo.cpp:594</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFrameLowering_html_a8f1ddf69e36ed0354ae69fedd3fed9a5"><div class="ttname"><a href="classllvm_1_1ARMFrameLowering.html#a8f1ddf69e36ed0354ae69fedd3fed9a5">llvm::ARMFrameLowering::hasReservedCallFrame</a></div><div class="ttdeci">bool hasReservedCallFrame(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMFrameLowering_8cpp_source.html#l00063">ARMFrameLowering.cpp:63</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a2da53ac53516a3f16191f4c8a8eaa3e5"><div class="ttname"><a href="classllvm_1_1Function.html#a2da53ac53516a3f16191f4c8a8eaa3e5">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const </div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00167">Function.cpp:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_ae82f861eface5f0da4e6a418b09e03bd"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#ae82f861eface5f0da4e6a418b09e03bd">llvm::ARM_AM::getAM3Offset</a></div><div class="ttdeci">static unsigned char getAM3Offset(unsigned AM3Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00447">ARMAddressingModes.h:447</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_aab7ee4b8fd1d3e7e4cea87868855e60eae4294b4feb8a782cf78df5da0f992f33"><div class="ttname"><a href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60eae4294b4feb8a782cf78df5da0f992f33">llvm::Attribute::StackAlignment</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00098">Attributes.h:98</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_afd2e274c084454422329fc590b6049aa"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#afd2e274c084454422329fc590b6049aa">llvm::ARMBaseRegisterInfo::ARMBaseRegisterInfo</a></div><div class="ttdeci">ARMBaseRegisterInfo(const ARMSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00046">ARMBaseRegisterInfo.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a44874e651b75b372574cc861fee08896"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a44874e651b75b372574cc861fee08896">llvm::ARMII::AddrMode_i12</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00251">ARMBaseInfo.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7db02b21d284294b8d9369803fe1c13b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7db02b21d284294b8d9369803fe1c13b">llvm::MachineOperand::ChangeToRegister</a></div><div class="ttdeci">void ChangeToRegister(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isDebug=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00129">MachineInstr.cpp:129</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a0999c0ebd5b29c7627a54a10d63fe3d0"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0999c0ebd5b29c7627a54a10d63fe3d0">llvm::ARMBaseRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00486">ARMBaseRegisterInfo.cpp:486</a></div></div>
<div class="ttc" id="DerivedTypes_8h_html"><div class="ttname"><a href="DerivedTypes_8h.html">DerivedTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a42b572766095911a06c9d2cf2ec4e9ea"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a42b572766095911a06c9d2cf2ec4e9ea">llvm::ARMBaseRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">virtual void eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, unsigned FIOperandNum, RegScavenger *RS=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00692">ARMBaseRegisterInfo.cpp:692</a></div></div>
<div class="ttc" id="ARMMachineFunctionInfo_8h_html"><div class="ttname"><a href="ARMMachineFunctionInfo_8h.html">ARMMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a76c3c7e3d4f11b4cfad37fc0449c9635"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">unsigned createVirtualRegister(const TargetRegisterClass *RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00104">MachineRegisterInfo.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a3e943d975799a4c55333c54eac1a7991"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a3e943d975799a4c55333c54eac1a7991">llvm::ARMII::AddrMode3</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00238">ARMBaseInfo.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00137">MCInstrDesc.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a38ed8cc3c342ad6910e8c869d3e2b9cf"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a38ed8cc3c342ad6910e8c869d3e2b9cf">llvm::ArrayRef::end</a></div><div class="ttdeci">iterator end() const </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00098">ArrayRef.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="namespacellvm_html_ae59f84da43ddc1b247716625b3b31dfb"><div class="ttname"><a href="namespacellvm.html#ae59f84da43ddc1b247716625b3b31dfb">llvm::emitT2RegPlusImmediate</a></div><div class="ttdeci">void emitT2RegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, DebugLoc dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00213">Thumb2InstrInfo.cpp:213</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00105">MipsISelLowering.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a976ddbecac99af6819d058790e33e137"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a976ddbecac99af6819d058790e33e137">llvm::ARMII::AddrModeT2_i8</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00247">ARMBaseInfo.h:247</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a54aab1c41d2657472b4ea7c9935570c7"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a54aab1c41d2657472b4ea7c9935570c7">llvm::MachineFrameInfo::adjustsStack</a></div><div class="ttdeci">bool adjustsStack() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00447">MachineFrameInfo.h:447</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFrameLowering_html_a9f4bd45d0a817adf290a5055a6e3e956"><div class="ttname"><a href="classllvm_1_1ARMFrameLowering.html#a9f4bd45d0a817adf290a5055a6e3e956">llvm::ARMFrameLowering::ResolveFrameIndexReference</a></div><div class="ttdeci">int ResolveFrameIndexReference(const MachineFunction &amp;MF, int FI, unsigned &amp;FrameReg, int SPAdj) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMFrameLowering_8cpp_source.html#l00500">ARMFrameLowering.cpp:500</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a25f9ba8e78af92ca34f9c1bba7881601"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a25f9ba8e78af92ca34f9c1bba7881601">llvm::TargetRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00053">TargetRegisterInfo.h:53</a></div></div>
<div class="ttc" id="ARMBaseInstrInfo_8h_html"><div class="ttname"><a href="ARMBaseInstrInfo_8h.html">ARMBaseInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00257">MachineInstr.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html_ae898a405bf69c3021cd998257390494e"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html#ae898a405bf69c3021cd998257390494e">llvm::ARMFunctionInfo::isThumbFunction</a></div><div class="ttdeci">bool isThumbFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00140">ARMMachineFunctionInfo.h:140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5baafd9f0a653cf594282dede6766979"><div class="ttname"><a href="classllvm_1_1Function.html#a5baafd9f0a653cf594282dede6766979">llvm::Function::getFnAttribute</a></div><div class="ttdeci">Attribute getFnAttribute(Attribute::AttrKind Kind) const </div><div class="ttdoc">Return the attribute for the given attribute kind. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00208">Function.h:208</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad784a6594990530bffb2018aeeed56f3"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad784a6594990530bffb2018aeeed56f3">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function * getFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00151">MachineFunction.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00070">Function.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00238">MachineBasicBlock.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00145">MCInstrDesc.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeSet_html_a54abbe67d4a53c92652f1666dc19281f"><div class="ttname"><a href="classllvm_1_1AttributeSet.html#a54abbe67d4a53c92652f1666dc19281f">llvm::AttributeSet::hasAttribute</a></div><div class="ttdeci">bool hasAttribute(unsigned Index, Attribute::AttrKind Kind) const </div><div class="ttdoc">Return true if the attribute exists at the given index. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00818">Attributes.cpp:818</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a5919eff14f47c663b6dcf33f32777b21"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">llvm::TargetRegisterClass::iterator</a></div><div class="ttdeci">const MCPhysReg * iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00038">TargetRegisterInfo.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a5d0557608eaebed12bc00812724ba2cda41a13f3ce88ed84e63003e32b18c1235">llvm::ARM_AM::sub</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00037">ARMAddressingModes.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a41a3bd1b4a3bd3860407413aa97186a1"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a41a3bd1b4a3bd3860407413aa97186a1">llvm::ARMBaseRegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">virtual bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00417">ARMBaseRegisterInfo.cpp:417</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a9dbb177d004cae6c3474b6aadc8ae07e"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a9dbb177d004cae6c3474b6aadc8ae07e">llvm::ARMII::AddrMode4</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00239">ARMBaseInfo.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a83ac2b4f9a72254806bbb4b9958ddb43"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">llvm::MachineRegisterInfo::canReserveReg</a></div><div class="ttdeci">bool canReserveReg(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00481">MachineRegisterInfo.h:481</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a8c611fbe440676b9d569e16e44097cbe"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a8c611fbe440676b9d569e16e44097cbe">llvm::ARMBaseRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00168">ARMBaseRegisterInfo.cpp:168</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_af4d5ada526cdf057f5f29047e058187d"><div class="ttname"><a href="classllvm_1_1Function.html#af4d5ada526cdf057f5f29047e058187d">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00161">Function.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_aa6d8f91c37b6c544185c62b10d817967"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aa6d8f91c37b6c544185c62b10d817967">llvm::ARMBaseRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">virtual bool requiresRegisterScavenging(const MachineFunction &amp;MF) const </div><div class="ttdoc">Code Generation virtual methods... </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00412">ARMBaseRegisterInfo.cpp:412</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a0af0a11b8eda54e79422c199cb687f5c"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a0af0a11b8eda54e79422c199cb687f5c">llvm::MachineFrameInfo::getMaxAlignment</a></div><div class="ttdeci">unsigned getMaxAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00438">MachineFrameInfo.h:438</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_aab369e8798809ed1714f2d18d7d9dc07"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#aab369e8798809ed1714f2d18d7d9dc07">llvm::ARMSubtarget::isR9Reserved</a></div><div class="ttdeci">bool isR9Reserved() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00327">ARMSubtarget.h:327</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a10e9ecc89983e197d0a06a473fd8831c"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a10e9ecc89983e197d0a06a473fd8831c">llvm::MachineFrameInfo::getLocalFrameSize</a></div><div class="ttdeci">int64_t getLocalFrameSize() const </div><div class="ttdoc">getLocalFrameSize - Get the size of the local object blob. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00315">MachineFrameInfo.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_afa9f8ffb1fceb8311747f92ad27af00d"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#afa9f8ffb1fceb8311747f92ad27af00d">llvm::ARMBaseRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00116">ARMBaseRegisterInfo.cpp:116</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFrameLowering_html"><div class="ttname"><a href="classllvm_1_1ARMFrameLowering.html">llvm::ARMFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMFrameLowering_8h_source.html#l00024">ARMFrameLowering.h:24</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="namespacellvm_html_abf7336821a22d9da733af010b2f39089"><div class="ttname"><a href="namespacellvm.html#abf7336821a22d9da733af010b2f39089">llvm::AddDefaultPred</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddDefaultPred(const MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00324">ARMBaseInstrInfo.h:324</a></div></div>
<div class="ttc" id="ARMBaseRegisterInfo_8cpp_html_a3b7ecb95edea1bdbc6f8516567730824"><div class="ttname"><a href="ARMBaseRegisterInfo_8cpp.html#a3b7ecb95edea1bdbc6f8516567730824">getPairedGPR</a></div><div class="ttdeci">static unsigned getPairedGPR(unsigned Reg, bool Odd, const MCRegisterInfo *RI)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00201">ARMBaseRegisterInfo.cpp:201</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ab8bea77b85a8b008476f4e21edc26603"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ab8bea77b85a8b008476f4e21edc26603">llvm::ARMSubtarget::hasVFP3</a></div><div class="ttdeci">bool hasVFP3() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00265">ARMSubtarget.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00454">MCRegisterInfo.h:454</a></div></div>
<div class="ttc" id="MachineConstantPool_8h_html"><div class="ttname"><a href="MachineConstantPool_8h.html">MachineConstantPool.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a4728f2d7d559f995f8ed7e2a23d4631f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a4728f2d7d559f995f8ed7e2a23d4631f">llvm::ARMBaseRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00147">ARMBaseRegisterInfo.cpp:147</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00115">HexagonCopyToCombine.cpp:115</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aacf576836c018b7d4a484110a1920815"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aacf576836c018b7d4a484110a1920815">llvm::MachineRegisterInfo::getRegAllocationHint</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getRegAllocationHint(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00393">MachineRegisterInfo.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a59182730437bdb0a45a274261a7ea84b"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a59182730437bdb0a45a274261a7ea84b">llvm::TargetFrameLowering::hasFP</a></div><div class="ttdeci">virtual bool hasFP(const MachineFunction &amp;MF) const =0</div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_aa13253eb88eabd00a29cf28b7d19cb62"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#aa13253eb88eabd00a29cf28b7d19cb62">llvm::ARMBaseRegisterInfo::STI</a></div><div class="ttdeci">const ARMSubtarget &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00085">ARMBaseRegisterInfo.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a55b913089f1134db4cc1ea6e677c62bd"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a55b913089f1134db4cc1ea6e677c62bd">llvm::TargetOptions::DisableFramePointerElim</a></div><div class="ttdeci">bool DisableFramePointerElim(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetOptionsImpl_8cpp_source.html#l00022">TargetOptionsImpl.cpp:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a7d9742a01ea175053d76a714474d88a6"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a7d9742a01ea175053d76a714474d88a6">llvm::ARMII::AddrMode2</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00237">ARMBaseInfo.h:237</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a0cfdd707eb69bb9c851cda0f830f17a6"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0cfdd707eb69bb9c851cda0f830f17a6">llvm::ARMBaseRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00181">ARMBaseRegisterInfo.cpp:181</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aa74e4894fee993892fcd8ce9b66cc6bd"><div class="ttname"><a href="namespacellvm.html#aa74e4894fee993892fcd8ce9b66cc6bd">llvm::rewriteARMFrameIndex</a></div><div class="ttdeci">bool rewriteARMFrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01969">ARMBaseInstrInfo.cpp:1969</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a51f91c5b6b101d60eee19dc54ce129b0"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a51f91c5b6b101d60eee19dc54ce129b0">llvm::TargetRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00061">TargetRegisterInfo.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a48b4b361d757d1ab48f783b8875712c1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a48b4b361d757d1ab48f783b8875712c1">llvm::MachineFrameInfo::isFrameAddressTaken</a></div><div class="ttdeci">bool isFrameAddressTaken() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00270">MachineFrameInfo.h:270</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseInstrInfo_html"><div class="ttname"><a href="classllvm_1_1ARMBaseInstrInfo.html">llvm::ARMBaseInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00030">ARMBaseInstrInfo.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="namespacellvm_html_aa7e3ca219769642a9d531a7102a5725a"><div class="ttname"><a href="namespacellvm.html#aa7e3ca219769642a9d531a7102a5725a">llvm::rewriteT2FrameIndex</a></div><div class="ttdeci">bool rewriteT2FrameIndex(MachineInstr &amp;MI, unsigned FrameRegIdx, unsigned FrameReg, int &amp;Offset, const ARMBaseInstrInfo &amp;TII)</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2InstrInfo_8cpp_source.html#l00438">Thumb2InstrInfo.cpp:438</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a84e2447414c8ad02b53135e85b26ebac"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a84e2447414c8ad02b53135e85b26ebac">llvm::MachineRegisterInfo::setRegAllocationHint</a></div><div class="ttdeci">void setRegAllocationHint(unsigned Reg, unsigned Type, unsigned PrefReg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00385">MachineRegisterInfo.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a7c12cc1be1d65659cf546c544f1a5e1e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7c12cc1be1d65659cf546c544f1a5e1e">llvm::TargetRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">virtual void getRegAllocationHints(unsigned VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=0) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00264">TargetRegisterInfo.cpp:264</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00265">MachineInstr.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ae3b5198c1e7b704aadba3bd47500cd6e"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ae3b5198c1e7b704aadba3bd47500cd6e">llvm::ARMBaseRegisterInfo::avoidWriteAfterWrite</a></div><div class="ttdeci">virtual bool avoidWriteAfterWrite(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00280">ARMBaseRegisterInfo.cpp:280</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d5ec413fa43a1e470dafb6cafda9b5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d5ec413fa43a1e470dafb6cafda9b5">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const </div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00234">MachineOperand.h:234</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00261">MachineInstr.h:261</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a9febcb75531ee4f6704a93ea449f9682"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9febcb75531ee4f6704a93ea449f9682">llvm::MachineFrameInfo::getLocalFrameMaxAlign</a></div><div class="ttdeci">unsigned getLocalFrameMaxAlign() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00323">MachineFrameInfo.h:323</a></div></div>
<div class="ttc" id="classARMGenRegisterInfo_html"><div class="ttname"><a href="classARMGenRegisterInfo.html">ARMGenRegisterInfo</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00032">VirtRegMap.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00402">MachineOperand.h:402</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html_a9fc3ff683e379f509b4d04ae1d5ace8a"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html#a9fc3ff683e379f509b4d04ae1d5ace8a">llvm::ARMFunctionInfo::isThumb1OnlyFunction</a></div><div class="ttdeci">bool isThumb1OnlyFunction() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00141">ARMMachineFunctionInfo.h:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMRI_html_af3eeaae36d766813183978fe2f551d2eaf83bd18d3419478667dd162f113dabb5"><div class="ttname"><a href="namespacellvm_1_1ARMRI.html#af3eeaae36d766813183978fe2f551d2eaf83bd18d3419478667dd162f113dabb5">llvm::ARMRI::RegPairOdd</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00031">ARMBaseRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a76878250107ee24ef7339870bdda4bcf"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a76878250107ee24ef7339870bdda4bcf">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const </div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00109">ArrayRef.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a4312b4757ac75bf9be905acfeefd6838"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">llvm::MachineRegisterInfo::constrainRegClass</a></div><div class="ttdeci">const TargetRegisterClass * constrainRegClass(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00052">MachineRegisterInfo.cpp:52</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ad185fc4fba4dad6eb268b1f27f3e1456"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ad185fc4fba4dad6eb268b1f27f3e1456">llvm::ARMBaseRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">virtual bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00422">ARMBaseRegisterInfo.cpp:422</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html">llvm::ARMSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00031">ARMSubtarget.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00119">MachineInstr.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00047">TargetInstrInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1e1d26226c627cf3dcf3c191b85e7d7d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00639">MachineInstr.h:639</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a147ee44cd2b5425325839f5f0fa897ad"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a147ee44cd2b5425325839f5f0fa897ad">llvm::ARMII::AddrModeT1_s</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00245">ARMBaseInfo.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a80f7cdbc91b73599f8319c4a88c7ca18"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a80f7cdbc91b73599f8319c4a88c7ca18">llvm::ARMSubtarget::isTargetIOS</a></div><div class="ttdeci">bool isTargetIOS() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00302">ARMSubtarget.h:302</a></div></div>
<div class="ttc" id="namespacellvm_html_aa5e4d7acf58e87826a15b94d37144f2b"><div class="ttname"><a href="namespacellvm.html#aa5e4d7acf58e87826a15b94d37144f2b">llvm::getDefRegState</a></div><div class="ttdeci">unsigned getDefRegState(bool B)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00383">MachineInstrBuilder.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a1365f1ee2de0871f0976a538ef068c00"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a1365f1ee2de0871f0976a538ef068c00">llvm::ARMBaseRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(CallingConv::ID) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00085">ARMBaseRegisterInfo.cpp:85</a></div></div>
<div class="ttc" id="RegisterScavenging_8h_html"><div class="ttname"><a href="RegisterScavenging_8h.html">RegisterScavenging.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a686f51601728b515077fe01bf6368648"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a686f51601728b515077fe01bf6368648">llvm::ARMBaseRegisterInfo::UpdateRegAllocHint</a></div><div class="ttdeci">void UpdateRegAllocHint(unsigned Reg, unsigned NewReg, MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00260">ARMBaseRegisterInfo.cpp:260</a></div></div>
<div class="ttc" id="classllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">LLVM Constant Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a008f499ae277e4936b5b897ddb4bcb7e"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00500">MachineRegisterInfo.h:500</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a4a7164e76d0d8d5ec38ed60bddd77589"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a4a7164e76d0d8d5ec38ed60bddd77589">llvm::ARM_AM::getAM5Offset</a></div><div class="ttdeci">static unsigned char getAM5Offset(unsigned AM5Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00496">ARMAddressingModes.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a39255a43627cf5ac0b15bdc80af9b37e"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a39255a43627cf5ac0b15bdc80af9b37e">llvm::ARMSubtarget::isMClass</a></div><div class="ttdeci">bool isMClass() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00323">ARMSubtarget.h:323</a></div></div>
<div class="ttc" id="Constants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="ARMFrameLowering_8h_html"><div class="ttname"><a href="ARMFrameLowering_8h.html">ARMFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af77f29dbf27c325e25aae091aba01c2a"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">unsigned getSubReg(unsigned Reg, unsigned Idx) const </div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00026">MCRegisterInfo.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aabc17a35420fd0015b8cc5e6e51112fc"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aabc17a35420fd0015b8cc5e6e51112fc">llvm::MachineInstrBuilder::setMIFlags</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlags(unsigned Flags) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00181">MachineInstrBuilder.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00236">MachineFunction.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a836367b39ed630bf14db99923c22740e"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a836367b39ed630bf14db99923c22740e">llvm::ArrayRef::begin</a></div><div class="ttdeci">iterator begin() const </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00097">ArrayRef.h:97</a></div></div>
<div class="ttc" id="Target_2PowerPC_2README_8txt_html_afc7ca55ad1da67847ecd4b99ef64dc84"><div class="ttname"><a href="Target_2PowerPC_2README_8txt.html#afc7ca55ad1da67847ecd4b99ef64dc84">CC</a></div><div class="ttdeci">which only computes the address of bar double int Z void if you have a function since the bit double ate up the argument bytes for r4 and r5 The trick then would be to shuffle the argument order for functions we can internalize so that the maximum number of integers pointers get passed in regs before you see any of the fp arguments Instead of implementing it would actually probably be easier to just implement a PPC where we could do whatever we wanted to the CC</div><div class="ttdef"><b>Definition:</b> <a href="Target_2PowerPC_2README_8txt_source.html#l00247">Target/PowerPC/README.txt:247</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aa460158a4019a4043faf6ea76344cbd5"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aa460158a4019a4043faf6ea76344cbd5">llvm::MachineFunction::getConstantPool</a></div><div class="ttdeci">MachineConstantPool * getConstantPool()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00192">MachineFunction.h:192</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00223">MachineInstrBuilder.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a0d81222b2289de5b9f2944264082dea8"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a0d81222b2289de5b9f2944264082dea8">llvm::TargetRegisterClass::sc_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * sc_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00041">TargetRegisterInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a02aa9d4cbd6ffcc70dfe1143ec0995ef"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">llvm::TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00120">Target/TargetMachine.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a6898d3ca7f1188c73c657b51258427e9"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a6898d3ca7f1188c73c657b51258427e9">llvm::ARMBaseRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00432">ARMBaseRegisterInfo.cpp:432</a></div></div>
<div class="ttc" id="namespacellvm_html_a402aa8ec2571af98e3b5871721c6f642"><div class="ttname"><a href="namespacellvm.html#a402aa8ec2571af98e3b5871721c6f642">llvm::emitARMRegPlusImmediate</a></div><div class="ttdeci">void emitARMRegPlusImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, DebugLoc dl, unsigned DestReg, unsigned BaseReg, int NumBytes, ARMCC::CondCodes Pred, unsigned PredReg, const ARMBaseInstrInfo &amp;TII, unsigned MIFlags=0)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8cpp_source.html#l01824">ARMBaseInstrInfo.cpp:1824</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_ab16f5a81fccfe4b7f645ba5a74ffad02"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#ab16f5a81fccfe4b7f645ba5a74ffad02">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00048">MCInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a3f96cd02f2b89996660241331664e553"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a3f96cd02f2b89996660241331664e553">llvm::TargetRegisterClass::end</a></div><div class="ttdeci">iterator end() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00062">TargetRegisterInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a8404705eb7a27e437ac51ca3730bfd7c"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a8404705eb7a27e437ac51ca3730bfd7c">llvm::TargetFrameLowering::hasReservedCallFrame</a></div><div class="ttdeci">virtual bool hasReservedCallFrame(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00164">TargetFrameLowering.h:164</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_acb882a567e74f592cbac2ca930b7bf73"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#acb882a567e74f592cbac2ca930b7bf73">llvm::ARMBaseRegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00333">ARMBaseRegisterInfo.cpp:333</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a01ecb9dfd78defd2dee58c89c443463a"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a01ecb9dfd78defd2dee58c89c443463a">llvm::ARMBaseRegisterInfo::needsStackRealignment</a></div><div class="ttdeci">bool needsStackRealignment(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00358">ARMBaseRegisterInfo.cpp:358</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html_a7c588215b6999395a74070d5e7fce162"><div class="ttname"><a href="classllvm_1_1RegScavenger.html#a7c588215b6999395a74070d5e7fce162">llvm::RegScavenger::isScavengingFrameIndex</a></div><div class="ttdeci">bool isScavengingFrameIndex(int FI) const </div><div class="ttdoc">Query whether a frame index is a scavenging frame index. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00133">RegisterScavenging.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_acdd6a0dff748e7563fb3857a88f3af05"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#acdd6a0dff748e7563fb3857a88f3af05">llvm::ARMBaseRegisterInfo::getCrossCopyRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCrossCopyRegClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00174">ARMBaseRegisterInfo.cpp:174</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a7edbe05a2e247803ae6b4675def6a640"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a7edbe05a2e247803ae6b4675def6a640">llvm::ARM_AM::getAM2Op</a></div><div class="ttdeci">static AddrOpc getAM2Op(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00416">ARMAddressingModes.h:416</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ac13d0f6f2c915757013b101ef6e8afbc"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">llvm::TargetMachine::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00119">Target/TargetMachine.h:119</a></div></div>
<div class="ttc" id="ARMSubtarget_8h_html"><div class="ttname"><a href="ARMSubtarget_8h.html">ARMSubtarget.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a8b9edb9ece6ca4b10c73ae93a487c600"><div class="ttname"><a href="namespacellvm.html#a8b9edb9ece6ca4b10c73ae93a487c600">llvm::AddDefaultCC</a></div><div class="ttdeci">static const MachineInstrBuilder &amp; AddDefaultCC(const MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00329">ARMBaseInstrInfo.h:329</a></div></div>
<div class="ttc" id="MathExtras_8h_html_ace331bebb5bd2780b8dfb7e6e97db7dd"><div class="ttname"><a href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a></div><div class="ttdeci">#define R6(n)</div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a8388bb748b26edbdb8bb5d5ab6f16853"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a8388bb748b26edbdb8bb5d5ab6f16853">llvm::ARMII::AddrMode6</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00241">ARMBaseInfo.h:241</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a7502a7e824795b89d0e7f1dcaaf5f65a"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a7502a7e824795b89d0e7f1dcaaf5f65a">llvm::ARM_AM::getAM2Offset</a></div><div class="ttdeci">static unsigned getAM2Offset(unsigned AM2Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00413">ARMAddressingModes.h:413</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a0209ae669364c237e24dbc0c4df6036e"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a0209ae669364c237e24dbc0c4df6036e">llvm::ARMII::AddrMode5</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00240">ARMBaseInfo.h:240</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">llvm::ARMCC::CondCodes</a></div><div class="ttdeci">CondCodes</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00029">ARMBaseInfo.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00499">ExecutionEngine/ExecutionEngine.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a20b6ba858cb2bb6d8d7fa553025c1f61"><div class="ttname"><a href="classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00337">BitVector.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_acc0ef4cd6dc6195c64463fdf946629b6"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#acc0ef4cd6dc6195c64463fdf946629b6">llvm::ARMBaseRegisterInfo::getNoPreservedMask</a></div><div class="ttdeci">const uint32_t * getNoPreservedMask() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00094">ARMBaseRegisterInfo.cpp:94</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00033">TargetFrameLowering.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1ExceptionHandling_html_a84c427e973084a9d1c7b7b9dc2bcc95daa8dc35917369fdfde68971225019ec64"><div class="ttname"><a href="namespacellvm_1_1ExceptionHandling.html#a84c427e973084a9d1c7b7b9dc2bcc95daa8dc35917369fdfde68971225019ec64">llvm::ExceptionHandling::ARM</a></div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00033">MCAsmInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_a9105541412dab869e18b3cceebfff07d"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#a9105541412dab869e18b3cceebfff07d">llvm::ConstantInt::get</a></div><div class="ttdeci">static Constant * get(Type *Ty, uint64_t V, bool isSigned=false)</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8cpp_source.html#l00492">Constants.cpp:492</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="ARM_8h_html"><div class="ttname"><a href="ARM_8h.html">ARM.h</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a72873ed64b7be01507a2248b8e756ec8"><div class="ttname"><a href="classllvm_1_1Function.html#a72873ed64b7be01507a2248b8e756ec8">llvm::Function::getAttributes</a></div><div class="ttdeci">AttributeSet getAttributes() const </div><div class="ttdoc">Return the attribute list for this Function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00170">Function.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a141fe016bee792f7ad8aca26c4032815"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a141fe016bee792f7ad8aca26c4032815">llvm::ARMBaseRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const uint16_t * getCalleeSavedRegs(const MachineFunction *MF=0) const </div><div class="ttdoc">Code Generation virtual methods... </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00053">ARMBaseRegisterInfo.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a0e3e26dbde5eb40a63a5ed4220cf6211"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a0e3e26dbde5eb40a63a5ed4220cf6211">llvm::ARMBaseRegisterInfo::hasBasePointer</a></div><div class="ttdeci">bool hasBasePointer(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00302">ARMBaseRegisterInfo.cpp:302</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">llvm::ARMII::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdoc">ARM Addressing Modes. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00234">ARMBaseInfo.h:234</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a936d8ec4516ff3f2272f538a9bc99ead"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a936d8ec4516ff3f2272f538a9bc99ead">llvm::ARMBaseRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">void getRegAllocationHints(unsigned VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00210">ARMBaseRegisterInfo.cpp:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_a83e19c6a7832194e6bd7b8603a74ee7e"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#a83e19c6a7832194e6bd7b8603a74ee7e">llvm::ARM_AM::getAM3Op</a></div><div class="ttdeci">static AddrOpc getAM3Op(unsigned AM3Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00450">ARMAddressingModes.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae016d4c093fae29a0299228102e55cf4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">llvm::MachineInstr::findFirstPredOperandIdx</a></div><div class="ttdeci">int findFirstPredOperandIdx() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01082">MachineInstr.cpp:1082</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="TargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00030">MachineRegisterInfo.h:30</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ac72254fc483383a9ba6e47578d93d618aeda154c828d692cd52ca6cce8765f9ae"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ac72254fc483383a9ba6e47578d93d618aeda154c828d692cd52ca6cce8765f9ae">llvm::ARMII::AddrModeMask</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00325">ARMBaseInfo.h:325</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac9485ae7d6fedd71ad4460f72c799c98"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac9485ae7d6fedd71ad4460f72c799c98">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00422">MachineOperand.h:422</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a603f8f8d2c9d8de6762092830cf82b13"><div class="ttname"><a href="classllvm_1_1Function.html#a603f8f8d2c9d8de6762092830cf82b13">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const </div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00200">Function.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html_a30dd396c5b40cd86c1591872e574ccdf"><div class="ttname"><a href="classllvm_1_1Type.html#a30dd396c5b40cd86c1591872e574ccdf">llvm::Type::getInt32Ty</a></div><div class="ttdeci">static IntegerType * getInt32Ty(LLVMContext &amp;C)</div><div class="ttdef"><b>Definition:</b> <a href="Type_8cpp_source.html#l00241">Type.cpp:241</a></div></div>
<div class="ttc" id="ARMBaseRegisterInfo_8h_html"><div class="ttname"><a href="ARMBaseRegisterInfo_8h.html">ARMBaseRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html">llvm::ARMFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00027">ARMMachineFunctionInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00105">Target/TargetMachine.h:105</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ad7d3d20d0e64bd376f5dd31b1ffc716f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ad7d3d20d0e64bd376f5dd31b1ffc716f">llvm::ARMBaseRegisterInfo::BasePtr</a></div><div class="ttdeci">unsigned BasePtr</div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00093">ARMBaseRegisterInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMCC_html_ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11"><div class="ttname"><a href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6a8b2ef77967dee1220cc6ee5aee595e11">llvm::ARMCC::AL</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00044">ARMBaseInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00236">MachineBasicBlock.h:236</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4a4f27c00983ba7efdb7177e52c27584b9"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4a4f27c00983ba7efdb7177e52c27584b9">llvm::ARMII::AddrModeT2_i12</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00246">ARMBaseInfo.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a5cd76eb2aeed3ae46da1bb1b132f1831"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00254">MachineFrameInfo.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__AM_html_afdacdb74974f380adc2ba5381cce6026"><div class="ttname"><a href="namespacellvm_1_1ARM__AM.html#afdacdb74974f380adc2ba5381cce6026">llvm::ARM_AM::getAM5Op</a></div><div class="ttdeci">static AddrOpc getAM5Op(unsigned AM5Opc)</div><div class="ttdef"><b>Definition:</b> <a href="ARMAddressingModes_8h_source.html#l00499">ARMAddressingModes.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a96ba52e8248f7605731d5cc348e05070"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a96ba52e8248f7605731d5cc348e05070">llvm::ARMBaseRegisterInfo::emitLoadConstPool</a></div><div class="ttdeci">virtual void emitLoadConstPool(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;MBBI, DebugLoc dl, unsigned DestReg, unsigned SubIdx, int Val, ARMCC::CondCodes Pred=ARMCC::AL, unsigned PredReg=0, unsigned MIFlags=MachineInstr::NoFlags) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00391">ARMBaseRegisterInfo.cpp:391</a></div></div>
<div class="ttc" id="LLVMContext_8h_html"><div class="ttname"><a href="LLVMContext_8h.html">LLVMContext.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_ade69a27a314332bc6e8f36d72a05d0aa"><div class="ttname"><a href="classllvm_1_1Attribute.html#ade69a27a314332bc6e8f36d72a05d0aa">llvm::Attribute::getValueAsString</a></div><div class="ttdeci">StringRef getValueAsString() const </div><div class="ttdoc">Return the attribute&amp;#39;s value as a string. This requires the attribute to be a string attribute...</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00127">Attributes.cpp:127</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ab2510f9dc252cd95daa6ca819e23167e"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ab2510f9dc252cd95daa6ca819e23167e">llvm::ARMSubtarget::isLikeA9</a></div><div class="ttdeci">bool isLikeA9() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00259">ARMSubtarget.h:259</a></div></div>
<div class="ttc" id="VirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a77cbba4423b35e9f705d45d70085cec2"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a77cbba4423b35e9f705d45d70085cec2">llvm::ARMBaseRegisterInfo::cannotEliminateFrame</a></div><div class="ttdeci">bool cannotEliminateFrame(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00371">ARMBaseRegisterInfo.cpp:371</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a399ece3418c66e52dcb85f24c5bde732"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a399ece3418c66e52dcb85f24c5bde732">llvm::ARMBaseRegisterInfo::getThisReturnPreservedMask</a></div><div class="ttdeci">const uint32_t * getThisReturnPreservedMask(CallingConv::ID) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00099">ARMBaseRegisterInfo.cpp:99</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ad5f6031fdad38105b6bcee83ba2b8b2f"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ad5f6031fdad38105b6bcee83ba2b8b2f">llvm::ARMBaseRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">virtual bool requiresVirtualBaseRegisters(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00427">ARMBaseRegisterInfo.cpp:427</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a727236c440b7276bbdb47dca268593c7"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a727236c440b7276bbdb47dca268593c7">llvm::ARMBaseRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00623">ARMBaseRegisterInfo.cpp:623</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_ae4fab21514f34e5a3b094691d09430e5"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#ae4fab21514f34e5a3b094691d09430e5">llvm::ARMSubtarget::isAAPCS_ABI</a></div><div class="ttdeci">bool isAAPCS_ABI() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00317">ARMSubtarget.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_aa8ead3a5e2e6171733c0cd869f6ddb68"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#aa8ead3a5e2e6171733c0cd869f6ddb68">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">unsigned getPhys(unsigned virtReg) const </div><div class="ttdoc">returns the physical register mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00098">VirtRegMap.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aabf764b704ed905ec6841a8872815bff"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aabf764b704ed905ec6841a8872815bff">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;TID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00040">TargetInstrInfo.cpp:40</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="classllvm_1_1ARMSubtarget_html_a2984fcbda84c569398c54a5c1337d68f"><div class="ttname"><a href="classllvm_1_1ARMSubtarget.html#a2984fcbda84c569398c54a5c1337d68f">llvm::ARMSubtarget::hasD16</a></div><div class="ttdeci">bool hasD16() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMSubtarget_8h_source.html#l00298">ARMSubtarget.h:298</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1ARMFunctionInfo_html_a07c23410c7430f86085eadea31db3ee2"><div class="ttname"><a href="classllvm_1_1ARMFunctionInfo.html#a07c23410c7430f86085eadea31db3ee2">llvm::ARMFunctionInfo::isThumb2Function</a></div><div class="ttdeci">bool isThumb2Function() const </div><div class="ttdef"><b>Definition:</b> <a href="ARMMachineFunctionInfo_8h_source.html#l00142">ARMMachineFunctionInfo.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_a35db94ca9140de7344e22a40cf3988ae"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#a35db94ca9140de7344e22a40cf3988ae">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8cpp_source.html#l00568">ARMBaseRegisterInfo.cpp:568</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="ARMAddressingModes_8h_html"><div class="ttname"><a href="ARMAddressingModes_8h.html">ARMAddressingModes.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a60ffe30d163b69f0c571b907907ab9ad"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a60ffe30d163b69f0c571b907907ab9ad">llvm::TargetRegisterClass::getSuperClasses</a></div><div class="ttdeci">sc_iterator getSuperClasses() const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00170">TargetRegisterInfo.h:170</a></div></div>
<div class="ttc" id="classllvm_1_1MachineConstantPool_html_ad9e4b5817af07b8be3f3ccf9d08df771"><div class="ttname"><a href="classllvm_1_1MachineConstantPool.html#ad9e4b5817af07b8be3f3ccf9d08df771">llvm::MachineConstantPool::getConstantPoolIndex</a></div><div class="ttdeci">unsigned getConstantPoolIndex(const Constant *C, unsigned Alignment)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00865">MachineFunction.cpp:865</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4af2a257043145ad650eafb4402f9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5ca4af2a257043145ad650eafb4402f9">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">DebugLoc getDebugLoc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00244">MachineInstr.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1ARMBaseRegisterInfo_html_ab8c4c7fe0d09a9081ea3ac4d7bf002ed"><div class="ttname"><a href="classllvm_1_1ARMBaseRegisterInfo.html#ab8c4c7fe0d09a9081ea3ac4d7bf002ed">llvm::ARMBaseRegisterInfo::FramePtr</a></div><div class="ttdeci">unsigned FramePtr</div><div class="ttdoc">FramePtr - ARM physical register used as frame ptr. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseRegisterInfo_8h_source.html#l00088">ARMBaseRegisterInfo.h:88</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:58:05 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
