[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SelectHierPath/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 82
LIB: work
FILE: ${SURELOG_DIR}/tests/SelectHierPath/dut.sv
n<> u<81> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<81> s<80> l<1:1>
  n<> u<80> t<Source_text> p<81> c<18> l<1:1> el<16:10>
    n<> u<18> t<Description> p<80> c<17> s<35> l<1:1> el<3:16>
      n<> u<17> t<Package_item> p<18> c<16> l<1:1> el<3:16>
        n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<1:1> el<3:16>
          n<> u<15> t<Data_declaration> p<16> c<14> l<1:1> el<3:16>
            n<> u<14> t<Type_declaration> p<15> c<12> l<1:1> el<3:16>
              n<> u<12> t<Data_type> p<14> c<3> s<13> l<1:9> el<3:2>
                n<> u<3> t<Struct_union> p<12> c<2> s<4> l<1:9> el<1:15>
                  n<> u<2> t<Struct_keyword> p<3> l<1:9> el<1:15>
                n<> u<4> t<Packed_keyword> p<12> s<11> l<1:16> el<1:22>
                n<> u<11> t<Struct_union_member> p<12> c<7> l<2:5> el<2:18>
                  n<> u<7> t<Data_type_or_void> p<11> c<6> s<10> l<2:5> el<2:8>
                    n<> u<6> t<Data_type> p<7> c<5> l<2:5> el<2:8>
                      n<> u<5> t<IntegerAtomType_Int> p<6> l<2:5> el<2:8>
                  n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<2:9> el<2:17>
                    n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<2:9> el<2:17>
                      n<nextAddr> u<8> t<STRING_CONST> p<9> l<2:9> el<2:17>
              n<BranchResult> u<13> t<STRING_CONST> p<14> l<3:3> el<3:15>
    n<> u<35> t<Description> p<80> c<34> s<79> l<5:1> el<7:36>
      n<> u<34> t<Package_item> p<35> c<33> l<5:1> el<7:36>
        n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<5:1> el<7:36>
          n<> u<32> t<Data_declaration> p<33> c<31> l<5:1> el<7:36>
            n<> u<31> t<Type_declaration> p<32> c<29> l<5:1> el<7:36>
              n<> u<29> t<Data_type> p<31> c<20> s<30> l<5:9> el<7:2>
                n<> u<20> t<Struct_union> p<29> c<19> s<21> l<5:9> el<5:15>
                  n<> u<19> t<Struct_keyword> p<20> l<5:9> el<5:15>
                n<> u<21> t<Packed_keyword> p<29> s<28> l<5:16> el<5:22>
                n<> u<28> t<Struct_union_member> p<29> c<24> l<6:5> el<6:27>
                  n<> u<24> t<Data_type_or_void> p<28> c<23> s<27> l<6:5> el<6:17>
                    n<BranchResult> u<23> t<Data_type> p<24> c<22> l<6:5> el<6:17>
                      n<BranchResult> u<22> t<STRING_CONST> p<23> l<6:5> el<6:17>
                  n<> u<27> t<List_of_variable_decl_assignments> p<28> c<26> l<6:18> el<6:26>
                    n<> u<26> t<Variable_decl_assignment> p<27> c<25> l<6:18> el<6:26>
                      n<brResult> u<25> t<STRING_CONST> p<26> l<6:18> el<6:26>
              n<IntegerRegisterWriteStageRegPath> u<30> t<STRING_CONST> p<31> l<7:3> el<7:35>
    n<> u<79> t<Description> p<80> c<78> l<10:1> el<16:10>
      n<> u<78> t<Module_declaration> p<79> c<39> l<10:1> el<16:10>
        n<> u<39> t<Module_nonansi_header> p<78> c<36> s<52> l<10:1> el<10:36>
          n<module> u<36> t<Module_keyword> p<39> s<37> l<10:1> el<10:7>
          n<IntegerRegisterWriteStage> u<37> t<STRING_CONST> p<39> s<38> l<10:8> el<10:33>
          n<> u<38> t<List_of_ports> p<39> l<10:33> el<10:35>
        n<> u<52> t<Module_item> p<78> c<51> s<76> l<12:1> el<12:46>
          n<> u<51> t<Port_declaration> p<52> c<50> l<12:1> el<12:45>
            n<> u<50> t<Interface_port_declaration> p<51> c<41> l<12:1> el<12:45>
              n<IntegerRegisterWriteStageRegPath> u<41> t<Interface_identifier> p<50> c<40> s<49> l<12:1> el<12:33>
                n<IntegerRegisterWriteStageRegPath> u<40> t<STRING_CONST> p<41> l<12:1> el<12:33>
              n<> u<49> t<List_of_interface_identifiers> p<50> c<43> l<12:34> el<12:45>
                n<pipeReg> u<43> t<Interface_identifier> p<49> c<42> s<48> l<12:34> el<12:41>
                  n<pipeReg> u<42> t<STRING_CONST> p<43> l<12:34> el<12:41>
                n<> u<48> t<Unpacked_dimension> p<49> c<47> l<12:42> el<12:45>
                  n<> u<47> t<Constant_expression> p<48> c<46> l<12:43> el<12:44>
                    n<> u<46> t<Constant_primary> p<47> c<45> l<12:43> el<12:44>
                      n<> u<45> t<Primary_literal> p<46> c<44> l<12:43> el<12:44>
                        n<2> u<44> t<INT_CONST> p<45> l<12:43> el<12:44>
        n<> u<76> t<Module_item> p<78> c<75> s<77> l<14:1> el<14:41>
          n<> u<75> t<Non_port_module_item> p<76> c<74> l<14:1> el<14:41>
            n<> u<74> t<Module_or_generate_item> p<75> c<73> l<14:1> el<14:41>
              n<> u<73> t<Module_common_item> p<74> c<72> l<14:1> el<14:41>
                n<> u<72> t<Continuous_assign> p<73> c<71> l<14:1> el<14:41>
                  n<> u<71> t<List_of_net_assignments> p<72> c<70> l<14:8> el<14:40>
                    n<> u<70> t<Net_assignment> p<71> c<57> l<14:8> el<14:40>
                      n<> u<57> t<Net_lvalue> p<70> c<54> s<69> l<14:8> el<14:9>
                        n<> u<54> t<Ps_or_hierarchical_identifier> p<57> c<53> s<56> l<14:8> el<14:9>
                          n<o> u<53> t<STRING_CONST> p<54> l<14:8> el<14:9>
                        n<> u<56> t<Constant_select> p<57> c<55> l<14:10> el<14:10>
                          n<> u<55> t<Constant_bit_select> p<56> l<14:10> el<14:10>
                      n<> u<69> t<Expression> p<70> c<68> l<14:12> el<14:40>
                        n<> u<68> t<Primary> p<69> c<67> l<14:12> el<14:40>
                          n<> u<67> t<Complex_func_call> p<68> c<58> l<14:12> el<14:40>
                            n<pipeReg> u<58> t<STRING_CONST> p<67> s<62> l<14:12> el<14:19>
                            n<> u<62> t<Constant_expression> p<67> c<61> s<63> l<14:20> el<14:21>
                              n<> u<61> t<Constant_primary> p<62> c<60> l<14:20> el<14:21>
                                n<> u<60> t<Primary_literal> p<61> c<59> l<14:20> el<14:21>
                                  n<1> u<59> t<INT_CONST> p<60> l<14:20> el<14:21>
                            n<brResult> u<63> t<STRING_CONST> p<67> s<64> l<14:23> el<14:31>
                            n<nextAddr> u<64> t<STRING_CONST> p<67> s<66> l<14:32> el<14:40>
                            n<> u<66> t<Select> p<67> c<65> l<14:40> el<14:40>
                              n<> u<65> t<Bit_select> p<66> l<14:40> el<14:40>
        n<> u<77> t<ENDMODULE> p<78> l<16:1> el<16:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SelectHierPath/dut.sv:10:1: No timescale set for "IntegerRegisterWriteStage".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SelectHierPath/dut.sv:10:1: Compile module "work@IntegerRegisterWriteStage".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
BitSelect                                              1
Constant                                               2
ContAssign                                             1
Design                                                 1
HierPath                                               1
IntTypespec                                            1
Module                                                 1
Operation                                              1
Range                                                  1
RefObj                                                 3
RefTypespec                                            3
StructNet                                              1
StructTypespec                                         2
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SelectHierPath/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@IntegerRegisterWriteStage
  |vpiImportTypespec:
  \_StructNet: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
    |vpiParent:
    \_Module: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@IntegerRegisterWriteStage.pipeReg.pipeReg), line:12:1, endln:12:33
      |vpiParent:
      \_StructNet: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
      |vpiName:pipeReg
      |vpiFullName:work@IntegerRegisterWriteStage.pipeReg.pipeReg
      |vpiActual:
      \_StructTypespec: (IntegerRegisterWriteStageRegPath), line:5:9, endln:7:2
    |vpiName:pipeReg
    |vpiFullName:work@IntegerRegisterWriteStage.pipeReg
  |vpiImportTypespec:
  \_ArrayNet: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
    |vpiParent:
    \_Module: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
    |vpiSize:1
    |vpiName:pipeReg
    |vpiFullName:work@IntegerRegisterWriteStage.pipeReg
    |vpiRange:
    \_Range: , line:12:42, endln:12:45
      |vpiParent:
      \_ArrayNet: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
      |vpiRightRange:
      \_Operation: , line:12:43, endln:12:44
        |vpiParent:
        \_Range: , line:12:42, endln:12:45
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:12:43, endln:12:44
          |vpiParent:
          \_Operation: , line:12:43, endln:12:44
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
  |vpiImportTypespec:
  \_LogicNet: (work@IntegerRegisterWriteStage.o), line:14:8, endln:14:9
    |vpiParent:
    \_Module: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
    |vpiName:o
    |vpiFullName:work@IntegerRegisterWriteStage.o
    |vpiNetType:1
  |vpiDefName:work@IntegerRegisterWriteStage
  |vpiNet:
  \_StructNet: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
  |vpiNet:
  \_LogicNet: (work@IntegerRegisterWriteStage.o), line:14:8, endln:14:9
  |vpiArrayNet:
  \_ArrayNet: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
  |vpiContAssign:
  \_ContAssign: , line:14:8, endln:14:40
    |vpiParent:
    \_Module: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
    |vpiRhs:
    \_HierPath: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
      |vpiParent:
      \_ContAssign: , line:14:8, endln:14:40
      |vpiActual:
      \_BitSelect: (pipeReg[1]), line:14:12, endln:14:19
        |vpiParent:
        \_HierPath: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
        |vpiName:pipeReg
        |vpiFullName:pipeReg[1]
        |vpiActual:
        \_StructNet: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
        |vpiIndex:
        \_Constant: , line:14:20, endln:14:21
          |vpiParent:
          \_BitSelect: (pipeReg[1]), line:14:12, endln:14:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_RefObj: (brResult), line:14:23, endln:14:31
        |vpiParent:
        \_HierPath: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
        |vpiName:brResult
        |vpiActual:
        \_TypespecMember: (brResult), line:6:18, endln:6:26
      |vpiActual:
      \_RefObj: (work@IntegerRegisterWriteStage.nextAddr), line:14:32, endln:14:40
        |vpiParent:
        \_HierPath: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
        |vpiName:nextAddr
        |vpiFullName:work@IntegerRegisterWriteStage.nextAddr
        |vpiActual:
        \_TypespecMember: (nextAddr), line:2:9, endln:2:17
      |vpiName:pipeReg[1].brResult.nextAddr
    |vpiLhs:
    \_RefObj: (work@IntegerRegisterWriteStage.o), line:14:8, endln:14:9
      |vpiParent:
      \_ContAssign: , line:14:8, endln:14:40
      |vpiName:o
      |vpiFullName:work@IntegerRegisterWriteStage.o
      |vpiActual:
      \_LogicNet: (work@IntegerRegisterWriteStage.o), line:14:8, endln:14:9
|vpiTypedef:
\_StructTypespec: (BranchResult), line:1:9, endln:3:2
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:BranchResult
  |vpiPacked:1
  |vpiTypespecMember:
  \_TypespecMember: (nextAddr), line:2:9, endln:2:17
    |vpiParent:
    \_StructTypespec: (BranchResult), line:1:9, endln:3:2
    |vpiName:nextAddr
    |vpiTypespec:
    \_RefTypespec: (BranchResult.nextAddr), line:2:5, endln:2:8
      |vpiParent:
      \_TypespecMember: (nextAddr), line:2:9, endln:2:17
      |vpiFullName:BranchResult.nextAddr
      |vpiActual:
      \_IntTypespec: , line:2:5, endln:2:8
|vpiTypedef:
\_IntTypespec: , line:2:5, endln:2:8
  |vpiParent:
  \_Design: (unnamed)
  |vpiSigned:1
|vpiTypedef:
\_StructTypespec: (IntegerRegisterWriteStageRegPath), line:5:9, endln:7:2
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:IntegerRegisterWriteStageRegPath
  |vpiPacked:1
  |vpiTypespecMember:
  \_TypespecMember: (brResult), line:6:18, endln:6:26
    |vpiParent:
    \_StructTypespec: (IntegerRegisterWriteStageRegPath), line:5:9, endln:7:2
    |vpiName:brResult
    |vpiTypespec:
    \_RefTypespec: (IntegerRegisterWriteStageRegPath.brResult.BranchResult), line:6:5, endln:6:17
      |vpiParent:
      \_TypespecMember: (brResult), line:6:18, endln:6:26
      |vpiName:BranchResult
      |vpiFullName:IntegerRegisterWriteStageRegPath.brResult.BranchResult
      |vpiActual:
      \_StructTypespec: (BranchResult), line:1:9, endln:3:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
