<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 19:17:43 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>xentrace(8) Xen xentrace(8)</p>

<p style="margin-top: 1em">NAME <br>
xentrace - capture Xen trace buffer data</p>

<p style="margin-top: 1em">SYNOPSIS <br>
xentrace [ OPTIONS ] [ FILE ]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
xentrace is used to capture trace buffer data from Xen. The
data is output in the following binary format (host
endian):</p>

<p style="margin-top: 1em">CPU(uint) TSC(u64) EVENT(u32) D1
D2 D3 D4 D5 (all u32)</p>

<p style="margin-top: 1em">Where CPU is the processor
number, TSC is the record&rsquo;s timestamp (the value of
the CPU cycle counter), EVENT is the event ID and D1...D5
are the trace data.</p>

<p style="margin-top: 1em">Data is dumped onto the standard
output (which must not be a TTY) or a FILE specified on the
command line.</p>

<p style="margin-top: 1em">The output should be parsed
using the tool xentrace_format, which can produce
human-readable output in ASCII format.</p>

<p style="margin-top: 1em">OPTIONS <br>
-t l, --log-thresh=l <br>
set the threshold number, l, of new records required to
trigger a write of all new records to the output</p>

<p style="margin-top: 1em">-s p, --poll-sleep=p <br>
set the time, p, (in milliseconds) to sleep between polling
the buffers for new data.</p>

<p style="margin-top: 1em">-c [c|CPU-LIST|all],
--cpu-mask=[c|CPU-LIST|all] <br>
This can be: a hex value (of the form 0xNNNN...), or a set
of cpu ranges as described below, or the string all. Hex
values are limited to 32 bits. If not specified, the cpu-
<br>
mask as set during bootup will be constructed. If using the
CPU-LIST it expects decimal numbers, which may be specified
as follows:</p>

<p style="margin-top: 1em">&quot;0-3&quot; <br>
Trace only on CPUs 0 through 3</p>

<p style="margin-top: 1em">&quot;0,2,5-7&quot; <br>
Trace only on CPUs 0, 2, and 5 through 7</p>

<p style="margin-top: 1em">&quot;-3&quot; <br>
Trace only on CPUs 0 through 3</p>

<p style="margin-top: 1em">&quot;-3,7&quot; <br>
Trace only on CPUs 0 through 3 and 7</p>

<p style="margin-top: 1em">&quot;3-&quot; <br>
Trace only on CPUs 3 up to maximum numbers of CPUs the host
has</p>

<p style="margin-top: 1em">If using all it will use all of
the CPUs the host has.</p>

<p style="margin-top: 1em">-e mask, --evt-mask=mask <br>
set event capture mask. If not specified the TRC_ALL will be
used.</p>

<p style="margin-top: 1em">-?, --help <br>
Give this help list</p>

<p style="margin-top: 1em">--usage <br>
Give a short usage message</p>

<p style="margin-top: 1em">-V, --version <br>
Print program version</p>

<p style="margin-top: 1em">Event Classes (Masks) <br>
The following event classes (masks) can be used to filter
the events being gathered by xentrace:</p>

<p style="margin-top: 1em">ID Description</p>

<p style="margin-top: 1em">0x0001f000 TRC_GEN <br>
0x0002f000 TRC_SCHED <br>
0x0004f000 TRC_DOM0OP <br>
0x0008f000 TRC_HVM <br>
0x0010f000 TRC_MEM <br>
0xfffff000 TRC_ALL</p>

<p style="margin-top: 1em">Event Subclasses (More Masks)
<br>
The following event subclasses (masks) can also be used to
filter the events being gathered by xentrace:</p>

<p style="margin-top: 1em">ID Description</p>

<p style="margin-top: 1em">0x00081000 TRC_HVM_ENTRYEXIT
<br>
0x00082000 TRC_HVM_HANDLER</p>

<p style="margin-top: 1em">Events <br>
xentrace collects the following events from the trace
buffer:</p>

<p style="margin-top: 1em">ID Description</p>

<p style="margin-top: 1em">0x0001f001 TRC_LOST_RECORDS <br>
0x0002f001 TRC_SCHED_DOM_ADD <br>
0x0002f002 TRC_SCHED_DOM_REM <br>
0x0002f003 TRC_SCHED_SLEEP <br>
0x0002f004 TRC_SCHED_WAKE <br>
0x0002f005 TRC_SCHED_YIELD <br>
0x0002f006 TRC_SCHED_BLOCK <br>
0x0002f007 TRC_SCHED_SHUTDOWN <br>
0x0002f008 TRC_SCHED_CTL <br>
0x0002f009 TRC_SCHED_ADJDOM <br>
0x0002f010 TRC_SCHED_SWITCH <br>
0x0002f011 TRC_SCHED_S_TIMER_FN <br>
0x0002f012 TRC_SCHED_T_TIMER_FN <br>
0x0002f013 TRC_SCHED_DOM_TIMER_FN <br>
0x0002f014 TRC_SCHED_SWITCH_INFPREV <br>
0x0002f015 TRC_SCHED_SWITCH_INFNEXT</p>

<p style="margin-top: 1em">0x00081001 TRC_HVM_VMENTRY <br>
0x00081002 TRC_HVM_VMEXIT <br>
0x00082001 TRC_HVM_PF_XEN <br>
0x00082002 TRC_HVM_PF_INJECT <br>
0x00082003 TRC_HVM_INJ_EXC <br>
0x00082004 TRC_HVM_INJ_VIRQ <br>
0x00082005 TRC_HVM_REINJ_VIRQ <br>
0x00082006 TRC_HVM_IO_READ <br>
0x00082007 TRC_HVM_IO_WRITE <br>
0x00082008 TRC_HVM_CR_READ <br>
0x00082009 TRC_HVM_CR_WRITE <br>
0x0008200A TRC_HVM_DR_READ <br>
0x0008200B TRC_HVM_DR_WRITE <br>
0x0008200C TRC_HVM_MSR_READ <br>
0x0008200D TRC_HVM_MSR_WRITE <br>
0x0008200E TRC_HVM_CPUID <br>
0x0008200F TRC_HVM_INTR <br>
0x00082010 TRC_HVM_NMI <br>
0x00082011 TRC_HVM_SMI <br>
0x00082012 TRC_HVM_VMMCALL <br>
0x00082013 TRC_HVM_HLT <br>
0x00082014 TRC_HVM_INVLPG</p>

<p style="margin-top: 1em">0x0010f001
TRC_MEM_PAGE_GRANT_MAP <br>
0x0010f002 TRC_MEM_PAGE_GRANT_UNMAP <br>
0x0010f003 TRC_MEM_PAGE_GRANT_TRANSFER</p>

<p style="margin-top: 1em">AUTHOR <br>
Mark A. Williamson &lt;mark.a.williamson@intel.com&gt;</p>

<p style="margin-top: 1em">SEE ALSO <br>
xentrace_format(1)</p>

<p style="margin-top: 1em">4.8.1-6.fc26 2017-04-10
xentrace(8)</p>
<hr>
</body>
</html>
