# Parvez Khan üë®‚Äçüíº

üìß Email: mushraf696@gmail.com
üì± Mobile: 6361936306
üìç Location: Bengaluru, India

## Skills Summary üõ†Ô∏è

- **Programming Languages:** Verilog HDL, System Verilog HDL, C
- **Verification Technologies:** System Verilog (Coverage + Assertions), UVM
- **Scripting:** Perl
- **IDEs:** Vivado Design Suite, EDA Playground, Arduino, Turbo C
- **Communication Interfaces Protocol:** AMBA (APB, AHB, AXI), I2C, SPI, RS232, UART
- **Operating Systems:** Windows, Linux

## Experience üíº

### VLSI FOR ALL (Dec 2022 ‚Äì Sep 2023)
**Internship Trainee**
- Digital Design, STA, Verilog, LINT, AMBA, System Verilog, Low Power Design, UVM
- Worked on different projects

### ATRIA BRINDAVAN POWER PRIVATE LIMITED (Aug 2023 ‚Äì Sep 2023)
**Intern Trainee**
- Power generation method and overall power plant design
- Learned about various generators, equipment measurement, power transmission, and control systems

### CENTRAL RAILWAY WORKSHOP, MYSORE (Nov 2019 - Dec 2019)
**Junior Engineering Intern**
- Acquired knowledge of train's electrical components, safety systems, and controls
- Familiarity with alternators, transformers, and mechanical elements

### KIRLOSKAR ELECTRIC CO.LTD (Jan 2020 - Feb 2020)
**Junior Engineer Intern**
- Worked on transformer winding design, insulation materials, and circuit breakers

## Projects üöÄ

- **DESIGN OF A 16-BIT RISC PROCESSOR USING VERILOG HDL**
  - Implemented in Verilog and verified using Xilinx VIVADO

- **DESIGN AND VERIFICATION OF APB RAM**
  - Developed RTL for APB Slave RAM and verified functionality with 100% coverage

- **DESIGN AND VERIFICATION OF SYNCHRONOUS FIFO**
  - Designed RTL for Synchronous FIFO and verified read/write operations with full and empty conditions

- **DESIGN AND VERIFICATION OF UART PROTOCOL**
  - Designed RTL for UART Protocol and verified transmission & reception operations with 100% functional coverage

## Education üéì

- **JSS SCIENCE AND TECHNOLOGY UNIVERSITY, Karnataka, India**
  - Bachelor of Technology in Electronics and Electrical Engineering; GPA: 8.45 (Jan 2022 - May 2024)

- **GOVT.CPC POLYTECHNIC, MYSORE, Karnataka, India**
  - Diploma in Electrical And Electronics; GPA: 9.08 (July 2017 ‚Äì Nov 2020)

- **CAMBRIDGE PUBLIC SCHOOL, RANEBENNUR, Karnataka, India**
  - SSC; GPA: 9.8 (Jun 2016 ‚Äì Mar 2017)
