// Seed: 99696771
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  assign id_3 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wire id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    input supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    output supply1 id_19,
    input supply0 id_20,
    output supply1 id_21,
    input tri0 id_22,
    input wire id_23
    , id_34,
    output wire id_24,
    output wor id_25,
    input wand id_26,
    input supply0 id_27,
    output wand id_28,
    output tri id_29,
    output tri1 id_30,
    output supply1 id_31,
    output tri1 id_32
);
  assign id_30 = 1'b0 < id_26;
  module_0(
      id_34, id_34
  );
endmodule
