

================================================================
== Vitis HLS Report for 'clarke_direct_float_s'
================================================================
* Date:           Wed Oct 19 22:36:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Ib_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ib" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7]   --->   Operation 17 'read' 'Ib_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (7.01ns)   --->   "%mul = fmul i32 %Ib_read, i32 2" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 18 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 19 [2/3] (7.01ns)   --->   "%mul = fmul i32 %Ib_read, i32 2" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 19 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 20 [1/3] (7.01ns)   --->   "%mul = fmul i32 %Ib_read, i32 2" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 20 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%Ia_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ia" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7]   --->   Operation 21 'read' 'Ia_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [4/4] (6.43ns)   --->   "%Ib_temp = fadd i32 %mul, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 22 'fadd' 'Ib_temp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 23 [3/4] (6.43ns)   --->   "%Ib_temp = fadd i32 %mul, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 23 'fadd' 'Ib_temp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 24 [2/4] (6.43ns)   --->   "%Ib_temp = fadd i32 %mul, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 24 'fadd' 'Ib_temp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 25 [1/4] (6.43ns)   --->   "%Ib_temp = fadd i32 %mul, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 25 'fadd' 'Ib_temp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 26 [3/3] (7.01ns)   --->   "%dc = fmul i32 %Ib_temp, i32 0.57735" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18]   --->   Operation 26 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 27 [2/3] (7.01ns)   --->   "%dc = fmul i32 %Ib_temp, i32 0.57735" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18]   --->   Operation 27 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 28 [1/3] (7.01ns)   --->   "%dc = fmul i32 %Ib_temp, i32 0.57735" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18]   --->   Operation 28 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 29 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_ogt  i32 %Ia_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 29 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 30 [2/2] (2.78ns)   --->   "%tmp_35 = fcmp_olt  i32 %Ia_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 30 'fcmp' 'tmp_35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 31 [2/2] (2.78ns)   --->   "%tmp_38 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 31 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 32 [2/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 32 'fcmp' 'tmp_39' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %Ia_read" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 33 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %data_V"   --->   Operation 34 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_s"   --->   Operation 35 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln354 = bitcast i32 %zext_ln368" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 36 'bitcast' 'bitcast_ln354' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %data_V" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 38 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.84ns)   --->   "%icmp_ln20 = icmp_ne  i8 %tmp, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 39 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 40 [1/1] (1.05ns)   --->   "%icmp_ln20_1 = icmp_eq  i23 %trunc_ln20, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 40 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 41 [1/1] (0.28ns)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 41 'or' 'or_ln20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 42 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 42 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 43 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_ogt  i32 %Ia_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 43 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 44 [1/2] (2.78ns)   --->   "%tmp_35 = fcmp_olt  i32 %Ia_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 44 'fcmp' 'tmp_35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%data_V_11 = bitcast i32 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 45 'bitcast' 'data_V_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i32 %data_V_11"   --->   Operation 46 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln368_5 = zext i31 %p_Result_12"   --->   Operation 47 'zext' 'zext_ln368_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln354_3 = bitcast i32 %zext_ln368_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 48 'bitcast' 'bitcast_ln354_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_11, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 49 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %data_V_11" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 50 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln24 = icmp_ne  i8 %tmp_36, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 51 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 52 [1/1] (1.05ns)   --->   "%icmp_ln24_1 = icmp_eq  i23 %trunc_ln24, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 52 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 53 [1/1] (0.28ns)   --->   "%or_ln24 = or i1 %icmp_ln24_1, i1 %icmp_ln24" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 53 'or' 'or_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 54 [2/2] (2.78ns)   --->   "%tmp_37 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 54 'fcmp' 'tmp_37' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 55 [1/2] (2.78ns)   --->   "%tmp_38 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 55 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [1/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 56 'fcmp' 'tmp_39' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 57 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 57 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12 = and i1 %or_ln20, i1 %tmp_34" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 58 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12 = zext i1 %and_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 59 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12_12 = and i1 %or_ln20, i1 %tmp_35" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 60 'and' 'and_ln12_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12_12 = zext i1 %and_ln12_12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 61 'zext' 'zext_ln12_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 62 'sub' 'sub_ln12' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i2 %sub_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 63 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 64 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.86ns)   --->   "%sub_ln21 = sub i17 %shl_ln, i17 %sext_ln21" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 65 'sub' 'sub_ln21' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i17 %sub_ln21" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 66 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [4/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln21_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 67 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 68 [1/2] (2.78ns)   --->   "%tmp_37 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 68 'fcmp' 'tmp_37' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_5)   --->   "%and_ln12_13 = and i1 %or_ln24, i1 %tmp_38" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 69 'and' 'and_ln12_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_5)   --->   "%zext_ln12_13 = zext i1 %and_ln12_13" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 70 'zext' 'zext_ln12_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_5)   --->   "%and_ln12_14 = and i1 %or_ln24, i1 %tmp_39" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 71 'and' 'and_ln12_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_5)   --->   "%zext_ln12_14 = zext i1 %and_ln12_14" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 72 'zext' 'zext_ln12_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12_5 = sub i2 %zext_ln12_13, i2 %zext_ln12_14" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 73 'sub' 'sub_ln12_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i2 %sub_ln12_5" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 74 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_5, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 75 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.86ns)   --->   "%sub_ln25 = sub i17 %shl_ln5, i17 %sext_ln25" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 76 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i17 %sub_ln25" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 77 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [4/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln25_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 78 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.19>
ST_14 : Operation 79 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln21_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 79 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 80 [3/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln25_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 80 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.19>
ST_15 : Operation 81 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln21_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 81 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 82 [2/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln25_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 82 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.64>
ST_16 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_s" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 83 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln21_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 84 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, i32 %conv, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 85 'select' 'select_ln20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%and_ln24 = and i1 %or_ln24, i1 %tmp_37" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 86 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [1/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln25_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 87 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %and_ln24, i32 %conv8, i32 %dc" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 88 'select' 'select_ln24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %select_ln20" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:28]   --->   Operation 89 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %select_ln24" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:28]   --->   Operation 90 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln28 = ret i64 %mrv_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:28]   --->   Operation 91 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.02ns
The critical path consists of the following:
	wire read operation ('Ib', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7) on port 'Ib' (foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7) [3]  (0 ns)
	'fmul' operation ('mul', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17) [5]  (7.02 ns)

 <State 2>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17) [5]  (7.02 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17) [5]  (7.02 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	wire read operation ('Ia', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7) on port 'Ia' (foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7) [4]  (0 ns)
	'fadd' operation ('Ib_temp', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17) [6]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('Ib_temp', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17) [6]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('Ib_temp', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17) [6]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('Ib_temp', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17) [6]  (6.44 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('x', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18) [7]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('x', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18) [7]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('x', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18) [7]  (7.02 ns)

 <State 11>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [19]  (2.78 ns)

 <State 12>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20) [17]  (2.78 ns)

 <State 13>: 6.61ns
The critical path consists of the following:
	'and' operation ('and_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [20]  (0 ns)
	'sub' operation ('sub_ln12', foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12) [25]  (0.548 ns)
	'sub' operation ('sub_ln21', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21) [28]  (0.863 ns)
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21) [30]  (5.2 ns)

 <State 14>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21) [30]  (5.2 ns)

 <State 15>: 5.2ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21) [30]  (5.2 ns)

 <State 16>: 5.65ns
The critical path consists of the following:
	'sitofp' operation ('conv', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21) [30]  (5.2 ns)
	'select' operation ('Ialpha', foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20) [31]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
