Warning (10268): Verilog HDL information at top.sv(23): always construct contains both blocking and non-blocking assignments File: C:/Users/achin/OneDrive/Documents/UCLA/Junior Year/Fall 2021/M116C/FinalProject/top.sv Line: 23
