Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 11c0f9077c8d48b29af9ee84f4115304 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L fifo_generator_v13_1_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [D:/Verilog/ImageProcessingofSketch/ImageProcessing.ip_user_files/ipstatic/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v:8054]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [D:/Verilog/ImageProcessingofSketch/ImageProcessing.ip_user_files/ipstatic/fifo_generator_v13_1_0/simulation/fifo_generator_vlog_beh.v:8104]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_1_0.fifo_generator_v13_1_0_bhv_ver_s...
Compiling module fifo_generator_v13_1_0.fifo_generator_v13_1_0_bhv_ver_p...
Compiling module fifo_generator_v13_1_0.fifo_generator_v13_1_0_CONV_VER(...
Compiling module fifo_generator_v13_1_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_0.fifo_generator_v13_1_0(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
