<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_29e0dcc87985a941e12843c236561edc.html">dev</a>
  </div>
<div class="contents">
<h1>uart.h File Reference</h1>UART I/O function prototypes.  
<a href="#_details">More...</a>
<p>

<p>
<a href="dev_2uart_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g2f1b5053775ad3be83ae499273a04de8">UART_SETSPEED</a>&nbsp;&nbsp;&nbsp;0x0101</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the line speed.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g2f1b5053775ad3be83ae499273a04de8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g9ed76ac26e95f245f8223386f710061d">UART_GETSPEED</a>&nbsp;&nbsp;&nbsp;0x0102</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the line speed.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g9ed76ac26e95f245f8223386f710061d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g3b101264c50cf41a2e89aefe18e42df3">UART_SETDATABITS</a>&nbsp;&nbsp;&nbsp;0x0103</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the number of data bits.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g3b101264c50cf41a2e89aefe18e42df3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#gfe6cf4b5a593b2c1fc956e297813a30c">UART_GETDATABITS</a>&nbsp;&nbsp;&nbsp;0x0104</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the number of data bits.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#gfe6cf4b5a593b2c1fc956e297813a30c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g00ef3904a6652a110b555edd6ddf3af2">UART_SETPARITY</a>&nbsp;&nbsp;&nbsp;0x0105</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the parity mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g00ef3904a6652a110b555edd6ddf3af2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#ge6ddb681c72800f37ea467de28dd283a">UART_GETPARITY</a>&nbsp;&nbsp;&nbsp;0x0106</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the parity mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#ge6ddb681c72800f37ea467de28dd283a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g39c1831095f4f9b38e8df671a1e41f4a">UART_SETSTOPBITS</a>&nbsp;&nbsp;&nbsp;0x0107</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the number of stop bits.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g39c1831095f4f9b38e8df671a1e41f4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g005fc980830939bafd142fd13a5b74b2">UART_GETSTOPBITS</a>&nbsp;&nbsp;&nbsp;0x0108</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the number of stop bits.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g005fc980830939bafd142fd13a5b74b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g37df12e471e2f27d27ae6020cce26962">UART_SETSTATUS</a>&nbsp;&nbsp;&nbsp;0x0109</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the status.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g37df12e471e2f27d27ae6020cce26962"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g8efe4a75d8f44ee62aba6ccd05d760e2">UART_GETSTATUS</a>&nbsp;&nbsp;&nbsp;0x010a</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the status.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g8efe4a75d8f44ee62aba6ccd05d760e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#gc6096987e89c87f241ec277eea1613e8">UART_SETREADTIMEOUT</a>&nbsp;&nbsp;&nbsp;0x010b</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the read timeout.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#gc6096987e89c87f241ec277eea1613e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g890b2e58c2ff33fef2165422677ef6b2">UART_GETREADTIMEOUT</a>&nbsp;&nbsp;&nbsp;0x010c</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the read timeout.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g890b2e58c2ff33fef2165422677ef6b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g6a2390bee229176a9b472cb6c0479669">UART_SETWRITETIMEOUT</a>&nbsp;&nbsp;&nbsp;0x010d</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the write timeout.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g6a2390bee229176a9b472cb6c0479669"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g9c74f8eece2583077df1dd3f8afb7084">UART_GETWRITETIMEOUT</a>&nbsp;&nbsp;&nbsp;0x010e</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the write timeout.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g9c74f8eece2583077df1dd3f8afb7084"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g63fdba0e9438996d1774e3cce107ceb1">UART_SETLOCALECHO</a>&nbsp;&nbsp;&nbsp;0x010f</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the local echo mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g63fdba0e9438996d1774e3cce107ceb1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#gdba39ea11065e7714c334d4774463d8c">UART_GETLOCALECHO</a>&nbsp;&nbsp;&nbsp;0x0110</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the local echo mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#gdba39ea11065e7714c334d4774463d8c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#ge31b52d0c12234585c9a7b7c440f4c48">UART_SETFLOWCONTROL</a>&nbsp;&nbsp;&nbsp;0x0111</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the flow control mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#ge31b52d0c12234585c9a7b7c440f4c48"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#gc561029505ca3b4762e9b0966c720b98">UART_GETFLOWCONTROL</a>&nbsp;&nbsp;&nbsp;0x0112</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the flow control mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#gc561029505ca3b4762e9b0966c720b98"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g72ecbdbfe7c8ed52eb7035c3cc18ce2e">UART_SETCOOKEDMODE</a>&nbsp;&nbsp;&nbsp;0x0113</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the cooking mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g72ecbdbfe7c8ed52eb7035c3cc18ce2e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g660718c27c8a129d6c10da961e148152">UART_GETCOOKEDMODE</a>&nbsp;&nbsp;&nbsp;0x0114</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the cooking mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g660718c27c8a129d6c10da961e148152"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#gb3ecd8494fe018d6ef5c1ae69f2cf7a1">UART_SETBUFFERMODE</a>&nbsp;&nbsp;&nbsp;0x0115</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the buffering mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#gb3ecd8494fe018d6ef5c1ae69f2cf7a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g4cd932578105413b10775dc63213521f">UART_GETBUFFERMODE</a>&nbsp;&nbsp;&nbsp;0x0116</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the buffering mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g4cd932578105413b10775dc63213521f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g056fd5203780a8ef5bed031b32d3836b">HDLC_SETIFNET</a>&nbsp;&nbsp;&nbsp;0x0117</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the network interface mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g056fd5203780a8ef5bed031b32d3836b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g39818de9ea48b49e54e680713ffaa7c2">HDLC_GETIFNET</a>&nbsp;&nbsp;&nbsp;0x0118</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the network interface mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g39818de9ea48b49e54e680713ffaa7c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g4285dc19bc88c31c30f3cf41e74ad99f">UART_SETCLOCKMODE</a>&nbsp;&nbsp;&nbsp;0x0119</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the clock mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g4285dc19bc88c31c30f3cf41e74ad99f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g4da08ec22603ce7a14286dd25d99dc3a">UART_GETCLOCKMODE</a>&nbsp;&nbsp;&nbsp;0x011a</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the clock mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g4da08ec22603ce7a14286dd25d99dc3a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g23d81c761ccfe599e75ade408e505ac2">UART_SETTXBUFSIZ</a>&nbsp;&nbsp;&nbsp;0x011b</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the transmit buffer size.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g23d81c761ccfe599e75ade408e505ac2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g47a203945c0f77250b997454f1931ac7">UART_GETTXBUFSIZ</a>&nbsp;&nbsp;&nbsp;0x011c</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the transmit buffer size.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g47a203945c0f77250b997454f1931ac7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g6b37a35c772362f7d9383b6b8a3f8194">UART_SETRXBUFSIZ</a>&nbsp;&nbsp;&nbsp;0x011d</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the receive buffer size.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g6b37a35c772362f7d9383b6b8a3f8194"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g99a47504660bf9e91ea8824dc82aa561">UART_GETRXBUFSIZ</a>&nbsp;&nbsp;&nbsp;0x011e</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the receive buffer size.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g99a47504660bf9e91ea8824dc82aa561"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g104d1015e711afde4375b28aa92ffa97">UART_SETTXBUFLWMARK</a>&nbsp;&nbsp;&nbsp;0x0120</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the transmit buffer low watermark.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g104d1015e711afde4375b28aa92ffa97"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g8ae934685306861688fbe3acb6e0550b">UART_GETTXBUFLWMARK</a>&nbsp;&nbsp;&nbsp;0x0121</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the transmit buffer low watermark.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g8ae934685306861688fbe3acb6e0550b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g48e04a85af9331af32c326cfb1e7fe4a">UART_SETTXBUFHWMARK</a>&nbsp;&nbsp;&nbsp;0x0122</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the transmit buffer high watermark.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g48e04a85af9331af32c326cfb1e7fe4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g7760a1d2e905684d09c04effb043cbd6">UART_GETTXBUFHWMARK</a>&nbsp;&nbsp;&nbsp;0x0123</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the transmit buffer high watermark.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g7760a1d2e905684d09c04effb043cbd6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g868a682df89d7ff345e1b624512836a4">UART_SETRXBUFLWMARK</a>&nbsp;&nbsp;&nbsp;0x0124</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the receive buffer low watermark.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g868a682df89d7ff345e1b624512836a4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g104b281d6fa5030cb9be8147ca385a34">UART_GETRXBUFLWMARK</a>&nbsp;&nbsp;&nbsp;0x0125</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the receive buffer low watermark.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g104b281d6fa5030cb9be8147ca385a34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g9018acb62de576ec5abcef3e4089d678">UART_SETRXBUFHWMARK</a>&nbsp;&nbsp;&nbsp;0x0126</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the receive buffer high watermark.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g9018acb62de576ec5abcef3e4089d678"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#gbb89ec63e3de5410ae90f7732824d328">UART_GETRXBUFHWMARK</a>&nbsp;&nbsp;&nbsp;0x0127</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the receive buffer high watermark.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#gbb89ec63e3de5410ae90f7732824d328"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g15ec1aa6c0d3afe1cf088e0c2a846d36">UART_SETBLOCKREAD</a>&nbsp;&nbsp;&nbsp;0x0128</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set the block read mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g15ec1aa6c0d3afe1cf088e0c2a846d36"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#gda8eaae939aeb34d603f764770283266">UART_GETBLOCKREAD</a>&nbsp;&nbsp;&nbsp;0x0129</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the receive buffer high watermark.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#gda8eaae939aeb34d603f764770283266"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g4f2a1086bd8a8e9c3d20f386492af8d4">UART_SETRAWMODE</a>&nbsp;&nbsp;&nbsp;0x012a</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to set physical device to the raw mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g4f2a1086bd8a8e9c3d20f386492af8d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_i_o_c_t_l.html#g0fca9eaf87393780e59044de8a28ee9c">UART_GETRAWMODE</a>&nbsp;&nbsp;&nbsp;0x012b</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART <a class="el" href="group__xg_crt_lowio.html#g6b356746f1f26fb46f2afe4357ab3534" title="Perform device specific control functions.">_ioctl()</a> command code to query the raw mode.  <a href="group__xg_u_a_r_t_i_o_c_t_l.html#g0fca9eaf87393780e59044de8a28ee9c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g34ddf692cfc466916423dcd55e67b5e6">UART_FRAMINGERROR</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Framing error.  <a href="group__xg_u_a_r_t_status.html#g34ddf692cfc466916423dcd55e67b5e6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g85b748afa857342a4dad15773f7e8abe">UART_OVERRUNERROR</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error.  <a href="group__xg_u_a_r_t_status.html#g85b748afa857342a4dad15773f7e8abe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#gfa63133e81a92744c4e197c144f93121">UART_PARITYERROR</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity error.  <a href="group__xg_u_a_r_t_status.html#gfa63133e81a92744c4e197c144f93121"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#ged2a1ee9986f6318ef284731c2ec5d7d">UART_ERRORS</a>&nbsp;&nbsp;&nbsp;(UART_FRAMINGERROR | UART_OVERRUNERROR | UART_PARITYERROR)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">UART errors.  <a href="group__xg_u_a_r_t_status.html#ged2a1ee9986f6318ef284731c2ec5d7d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g5734fb29f464337f621abcadfdd219f4">UART_RXBUFFEREMPTY</a>&nbsp;&nbsp;&nbsp;0x00000040UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver buffer empty.  <a href="group__xg_u_a_r_t_status.html#g5734fb29f464337f621abcadfdd219f4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g5b80d2df8eef065dd6ff563ce0d445a2">UART_TXBUFFEREMPTY</a>&nbsp;&nbsp;&nbsp;0x00000080UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter buffer empty.  <a href="group__xg_u_a_r_t_status.html#g5b80d2df8eef065dd6ff563ce0d445a2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g33fc7a3f43d74082b160accf26597076">UART_RTSENABLED</a>&nbsp;&nbsp;&nbsp;0x00000100UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTS handshake output enabled.  <a href="group__xg_u_a_r_t_status.html#g33fc7a3f43d74082b160accf26597076"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#gbb8c42cd3fe91d77dee4d20210e749a9">UART_RTSDISABLED</a>&nbsp;&nbsp;&nbsp;0x00000200UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTS handshake output disabled.  <a href="group__xg_u_a_r_t_status.html#gbb8c42cd3fe91d77dee4d20210e749a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g6ecd6a221412540f193d4e33fe73c641">UART_CTSENABLED</a>&nbsp;&nbsp;&nbsp;0x00000400UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CTS handshake input enabled.  <a href="group__xg_u_a_r_t_status.html#g6ecd6a221412540f193d4e33fe73c641"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#gb42e3265e5db1d05884daba58d8c6a66">UART_CTSDISABLED</a>&nbsp;&nbsp;&nbsp;0x00000800UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CTS handshake input disabled.  <a href="group__xg_u_a_r_t_status.html#gb42e3265e5db1d05884daba58d8c6a66"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g06492fdfaa2678353c62fcb53f420f6e">UART_DTRENABLED</a>&nbsp;&nbsp;&nbsp;0x00001000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DTR handshake output enabled.  <a href="group__xg_u_a_r_t_status.html#g06492fdfaa2678353c62fcb53f420f6e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#gfb3929477dedf9b8725f3b61c0cd2890">UART_DTRDISABLED</a>&nbsp;&nbsp;&nbsp;0x00002000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DTR handshake output disabled.  <a href="group__xg_u_a_r_t_status.html#gfb3929477dedf9b8725f3b61c0cd2890"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#ga197a0dda057839010901c2030d9cbd0">UART_RXENABLED</a>&nbsp;&nbsp;&nbsp;0x00010000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver enabled.  <a href="group__xg_u_a_r_t_status.html#ga197a0dda057839010901c2030d9cbd0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g0f1c85554b25dc98e9c55abbe7a6f2aa">UART_RXDISABLED</a>&nbsp;&nbsp;&nbsp;0x00020000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver enabled.  <a href="group__xg_u_a_r_t_status.html#g0f1c85554b25dc98e9c55abbe7a6f2aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#gbc52ee3196427131efdaab7d1f74fb50">UART_TXENABLED</a>&nbsp;&nbsp;&nbsp;0x00040000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter enabled.  <a href="group__xg_u_a_r_t_status.html#gbc52ee3196427131efdaab7d1f74fb50"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#gd66512942e0cb3c5323756713d871103">UART_TXDISABLED</a>&nbsp;&nbsp;&nbsp;0x00080000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter enabled.  <a href="group__xg_u_a_r_t_status.html#gd66512942e0cb3c5323756713d871103"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#gf2ab77fdaecb3436474c8e6e25604a63">UART_RXADDRFRAME</a>&nbsp;&nbsp;&nbsp;0x00100000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive address frames only.  <a href="group__xg_u_a_r_t_status.html#gf2ab77fdaecb3436474c8e6e25604a63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g1b9dddb22fdec536235ceb43b5ec8bd9">UART_RXNORMFRAME</a>&nbsp;&nbsp;&nbsp;0x00200000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive all frames.  <a href="group__xg_u_a_r_t_status.html#g1b9dddb22fdec536235ceb43b5ec8bd9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g70557182feae563c9513c66af5e132e3">UART_TXADDRFRAME</a>&nbsp;&nbsp;&nbsp;0x00400000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit as address frame.  <a href="group__xg_u_a_r_t_status.html#g70557182feae563c9513c66af5e132e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_status.html#g91bf7a767f32939e303452b80eb15824">UART_TXNORMFRAME</a>&nbsp;&nbsp;&nbsp;0x00800000UL</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit as normal frame.  <a href="group__xg_u_a_r_t_status.html#g91bf7a767f32939e303452b80eb15824"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_h_s.html#g81da763081dc31eb008be766caa2b081">UART_HS_RTSCTS</a>&nbsp;&nbsp;&nbsp;0x0003</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RTS / CTS hardware handshake.  <a href="group__xg_u_a_r_t_h_s.html#g81da763081dc31eb008be766caa2b081"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_h_s.html#g5376ee3e3a2e448bf4611ba831a988ff">UART_HS_MODEM</a>&nbsp;&nbsp;&nbsp;0x001F</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Full modem hardware handshake.  <a href="group__xg_u_a_r_t_h_s.html#g5376ee3e3a2e448bf4611ba831a988ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_h_s.html#g586a8460cf2bc9fa04ed3a5c358f3875">UART_HS_SOFT</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">XON / XOFF software handshake.  <a href="group__xg_u_a_r_t_h_s.html#g586a8460cf2bc9fa04ed3a5c358f3875"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g21ebddd6bb3d5548b3f0d998cc364fa4">UART_SYNC</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g2254306f2516e4a26d018ae0a32e64f6">UART_MASTER</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g007b71f882baaeb997b85fb4f484b416">UART_NCLOCK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g658e8c81270f594c2395020fb2386e55">UART_HIGHSPEED</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#ge18a53e814d9df9771d4702e3d30f73d">UART_ASYNC</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Normal asynchronous mode.  <a href="group__xg_u_a_r_t_clock.html#ge18a53e814d9df9771d4702e3d30f73d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g2d032d9e962707d21020038749e2a8b5">UART_SYNCSLAVE</a>&nbsp;&nbsp;&nbsp;UART_SYNC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous slave mode.  <a href="group__xg_u_a_r_t_clock.html#g2d032d9e962707d21020038749e2a8b5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#gb2a6fba0d5937f4c335e13bab1418e48">UART_SYNCMASTER</a>&nbsp;&nbsp;&nbsp;(UART_SYNC | UART_MASTER)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous master mode.  <a href="group__xg_u_a_r_t_clock.html#gb2a6fba0d5937f4c335e13bab1418e48"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g2beefacc8ad13ff3ec6a5d22a2075435">UART_NSYNCSLAVE</a>&nbsp;&nbsp;&nbsp;(UART_SYNC | UART_NCLOCK)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous slave mode, clock negated.  <a href="group__xg_u_a_r_t_clock.html#g2beefacc8ad13ff3ec6a5d22a2075435"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#g146d37d52ba46d6bda0bb7b0064740ee">UART_NSYNCMASTER</a>&nbsp;&nbsp;&nbsp;(UART_SYNC | UART_NCLOCK | UART_MASTER)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous master mode, clock negated.  <a href="group__xg_u_a_r_t_clock.html#g146d37d52ba46d6bda0bb7b0064740ee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_u_a_r_t_clock.html#gbbe8e230032b659e2d946e3d766dadd5">UART_ASYNC_HS</a>&nbsp;&nbsp;&nbsp;UART_HIGHSPEED</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Asynchronous high speed mode.  <a href="group__xg_u_a_r_t_clock.html#gbbe8e230032b659e2d946e3d766dadd5"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#geb9b89fbcc4b90522d7cb55e22614e14">UartAvrInit</a> (NUTDEVICE *dev)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize on chip uart device.  <a href="group__xg_uart_avr.html#geb9b89fbcc4b90522d7cb55e22614e14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#g2b3755f4f3e35977529392dfb444b313">UartAvrIOCtl</a> (NUTDEVICE *dev, int req, void *conf)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Perform on-chip UART control functions.  <a href="group__xg_uart_avr.html#g2b3755f4f3e35977529392dfb444b313"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#gc32baf92eeb188e3881307ae57e1827e">UartAvrInput</a> (NUTDEVICE *dev)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wait for input.  <a href="group__xg_uart_avr.html#gc32baf92eeb188e3881307ae57e1827e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#ge9e4518a230f4103990a2efc49ec44af">UartAvrOutput</a> (NUTDEVICE *dev)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initiate output.  <a href="group__xg_uart_avr.html#ge9e4518a230f4103990a2efc49ec44af"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#gdd14aadbb8a3766507d370ede975f8a9">UartAvrFlush</a> (NUTDEVICE *dev)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wait for output buffer empty.  <a href="group__xg_uart_avr.html#gdd14aadbb8a3766507d370ede975f8a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dev_2uart_8h.html#e4a93893da0a8063054c49c252ff6296">UartAvrGetRaw</a> (<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *cp)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dev_2uart_8h.html#7524e61d7b429fe06b760db9a1d1b219">UartAvrPutRaw</a> (<a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ch)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#g1feb2cb4fd58d31a9d0c77198c4a190a">UartAvrRead</a> (NUTFILE *fp, void *buffer, int size)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read from device.  <a href="group__xg_uart_avr.html#g1feb2cb4fd58d31a9d0c77198c4a190a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#g4b9dc62ff6490fbcbe79408c05da0fa9">UartAvrWrite</a> (NUTFILE *fp, CONST void *buffer, int len)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#g55a2fe718b1639ef0d83d420064f3870">UartAvrWrite_P</a> (NUTFILE *fp, PGM_P buffer, int len)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">NUTFILE *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#gbb63601a5e54084607b46e8393abc367">UartAvrOpen</a> (NUTDEVICE *dev, CONST char *name, int mode, int acc)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Open a device or file.  <a href="group__xg_uart_avr.html#gbb63601a5e54084607b46e8393abc367"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">long&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#gd2c412be511323abe5ffdf1215d91d00">UartAvrSize</a> (NUTFILE *fp)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Request file size.  <a href="group__xg_uart_avr.html#gd2c412be511323abe5ffdf1215d91d00"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_uart_avr.html#ge07d5a67668f059393f69b5ccf98e579">UartAvrClose</a> (NUTFILE *fp)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Close a device or file.  <a href="group__xg_uart_avr.html#ge07d5a67668f059393f69b5ccf98e579"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
UART I/O function prototypes. 
<p>

<p>Definition in file <a class="el" href="dev_2uart_8h-source.html">uart.h</a>.</p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="e4a93893da0a8063054c49c252ff6296"></a><!-- doxytag: member="uart.h::UartAvrGetRaw" ref="e4a93893da0a8063054c49c252ff6296" args="(uint8_t *cp)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int UartAvrGetRaw           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *&nbsp;</td>
          <td class="paramname"> <em>cp</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="7524e61d7b429fe06b760db9a1d1b219"></a><!-- doxytag: member="uart.h::UartAvrPutRaw" ref="7524e61d7b429fe06b760db9a1d1b219" args="(uint8_t ch)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int UartAvrPutRaw           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__xg_crt_string.html#gba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&nbsp;</td>
          <td class="paramname"> <em>ch</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
