
motor_FOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c660  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000108  0800c840  0800c840  0000d840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c948  0800c948  0000f2c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c948  0800c948  0000d948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c950  0800c950  0000f2c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c950  0800c950  0000d950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c954  0800c954  0000d954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000012c8  20000000  0800c958  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021b0  200012c8  0800dc20  0000f2c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003478  0800dc20  0000f478  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f2c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00033033  00000000  00000000  0000f2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007187  00000000  00000000  0004232b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002700  00000000  00000000  000494b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e02  00000000  00000000  0004bbb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac06  00000000  00000000  0004d9ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00037679  00000000  00000000  000785c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f378f  00000000  00000000  000afc39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a33c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a7e0  00000000  00000000  001a340c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001adbec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200012c8 	.word	0x200012c8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c828 	.word	0x0800c828

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200012cc 	.word	0x200012cc
 800021c:	0800c828 	.word	0x0800c828

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpun>:
 8000acc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad4:	d102      	bne.n	8000adc <__aeabi_dcmpun+0x10>
 8000ad6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ada:	d10a      	bne.n	8000af2 <__aeabi_dcmpun+0x26>
 8000adc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x20>
 8000ae6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_dcmpun+0x26>
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0001 	mov.w	r0, #1
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b988 	b.w	8000ec0 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9d08      	ldr	r5, [sp, #32]
 8000bce:	468e      	mov	lr, r1
 8000bd0:	4604      	mov	r4, r0
 8000bd2:	4688      	mov	r8, r1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d14a      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd8:	428a      	cmp	r2, r1
 8000bda:	4617      	mov	r7, r2
 8000bdc:	d962      	bls.n	8000ca4 <__udivmoddi4+0xdc>
 8000bde:	fab2 f682 	clz	r6, r2
 8000be2:	b14e      	cbz	r6, 8000bf8 <__udivmoddi4+0x30>
 8000be4:	f1c6 0320 	rsb	r3, r6, #32
 8000be8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bec:	fa20 f303 	lsr.w	r3, r0, r3
 8000bf0:	40b7      	lsls	r7, r6
 8000bf2:	ea43 0808 	orr.w	r8, r3, r8
 8000bf6:	40b4      	lsls	r4, r6
 8000bf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bfc:	fa1f fc87 	uxth.w	ip, r7
 8000c00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c04:	0c23      	lsrs	r3, r4, #16
 8000c06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d909      	bls.n	8000c2a <__udivmoddi4+0x62>
 8000c16:	18fb      	adds	r3, r7, r3
 8000c18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c1c:	f080 80ea 	bcs.w	8000df4 <__udivmoddi4+0x22c>
 8000c20:	429a      	cmp	r2, r3
 8000c22:	f240 80e7 	bls.w	8000df4 <__udivmoddi4+0x22c>
 8000c26:	3902      	subs	r1, #2
 8000c28:	443b      	add	r3, r7
 8000c2a:	1a9a      	subs	r2, r3, r2
 8000c2c:	b2a3      	uxth	r3, r4
 8000c2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3e:	459c      	cmp	ip, r3
 8000c40:	d909      	bls.n	8000c56 <__udivmoddi4+0x8e>
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c48:	f080 80d6 	bcs.w	8000df8 <__udivmoddi4+0x230>
 8000c4c:	459c      	cmp	ip, r3
 8000c4e:	f240 80d3 	bls.w	8000df8 <__udivmoddi4+0x230>
 8000c52:	443b      	add	r3, r7
 8000c54:	3802      	subs	r0, #2
 8000c56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c5a:	eba3 030c 	sub.w	r3, r3, ip
 8000c5e:	2100      	movs	r1, #0
 8000c60:	b11d      	cbz	r5, 8000c6a <__udivmoddi4+0xa2>
 8000c62:	40f3      	lsrs	r3, r6
 8000c64:	2200      	movs	r2, #0
 8000c66:	e9c5 3200 	strd	r3, r2, [r5]
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d905      	bls.n	8000c7e <__udivmoddi4+0xb6>
 8000c72:	b10d      	cbz	r5, 8000c78 <__udivmoddi4+0xb0>
 8000c74:	e9c5 0100 	strd	r0, r1, [r5]
 8000c78:	2100      	movs	r1, #0
 8000c7a:	4608      	mov	r0, r1
 8000c7c:	e7f5      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000c7e:	fab3 f183 	clz	r1, r3
 8000c82:	2900      	cmp	r1, #0
 8000c84:	d146      	bne.n	8000d14 <__udivmoddi4+0x14c>
 8000c86:	4573      	cmp	r3, lr
 8000c88:	d302      	bcc.n	8000c90 <__udivmoddi4+0xc8>
 8000c8a:	4282      	cmp	r2, r0
 8000c8c:	f200 8105 	bhi.w	8000e9a <__udivmoddi4+0x2d2>
 8000c90:	1a84      	subs	r4, r0, r2
 8000c92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c96:	2001      	movs	r0, #1
 8000c98:	4690      	mov	r8, r2
 8000c9a:	2d00      	cmp	r5, #0
 8000c9c:	d0e5      	beq.n	8000c6a <__udivmoddi4+0xa2>
 8000c9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000ca2:	e7e2      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000ca4:	2a00      	cmp	r2, #0
 8000ca6:	f000 8090 	beq.w	8000dca <__udivmoddi4+0x202>
 8000caa:	fab2 f682 	clz	r6, r2
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	f040 80a4 	bne.w	8000dfc <__udivmoddi4+0x234>
 8000cb4:	1a8a      	subs	r2, r1, r2
 8000cb6:	0c03      	lsrs	r3, r0, #16
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	b280      	uxth	r0, r0
 8000cbe:	b2bc      	uxth	r4, r7
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cce:	fb04 f20c 	mul.w	r2, r4, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d907      	bls.n	8000ce6 <__udivmoddi4+0x11e>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cdc:	d202      	bcs.n	8000ce4 <__udivmoddi4+0x11c>
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	f200 80e0 	bhi.w	8000ea4 <__udivmoddi4+0x2dc>
 8000ce4:	46c4      	mov	ip, r8
 8000ce6:	1a9b      	subs	r3, r3, r2
 8000ce8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cf0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cf4:	fb02 f404 	mul.w	r4, r2, r4
 8000cf8:	429c      	cmp	r4, r3
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x144>
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x142>
 8000d04:	429c      	cmp	r4, r3
 8000d06:	f200 80ca 	bhi.w	8000e9e <__udivmoddi4+0x2d6>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	1b1b      	subs	r3, r3, r4
 8000d0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d12:	e7a5      	b.n	8000c60 <__udivmoddi4+0x98>
 8000d14:	f1c1 0620 	rsb	r6, r1, #32
 8000d18:	408b      	lsls	r3, r1
 8000d1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d1e:	431f      	orrs	r7, r3
 8000d20:	fa0e f401 	lsl.w	r4, lr, r1
 8000d24:	fa20 f306 	lsr.w	r3, r0, r6
 8000d28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d30:	4323      	orrs	r3, r4
 8000d32:	fa00 f801 	lsl.w	r8, r0, r1
 8000d36:	fa1f fc87 	uxth.w	ip, r7
 8000d3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d3e:	0c1c      	lsrs	r4, r3, #16
 8000d40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d4c:	45a6      	cmp	lr, r4
 8000d4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d52:	d909      	bls.n	8000d68 <__udivmoddi4+0x1a0>
 8000d54:	193c      	adds	r4, r7, r4
 8000d56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d5a:	f080 809c 	bcs.w	8000e96 <__udivmoddi4+0x2ce>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f240 8099 	bls.w	8000e96 <__udivmoddi4+0x2ce>
 8000d64:	3802      	subs	r0, #2
 8000d66:	443c      	add	r4, r7
 8000d68:	eba4 040e 	sub.w	r4, r4, lr
 8000d6c:	fa1f fe83 	uxth.w	lr, r3
 8000d70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d74:	fb09 4413 	mls	r4, r9, r3, r4
 8000d78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d80:	45a4      	cmp	ip, r4
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x1ce>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d8a:	f080 8082 	bcs.w	8000e92 <__udivmoddi4+0x2ca>
 8000d8e:	45a4      	cmp	ip, r4
 8000d90:	d97f      	bls.n	8000e92 <__udivmoddi4+0x2ca>
 8000d92:	3b02      	subs	r3, #2
 8000d94:	443c      	add	r4, r7
 8000d96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d9a:	eba4 040c 	sub.w	r4, r4, ip
 8000d9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000da2:	4564      	cmp	r4, ip
 8000da4:	4673      	mov	r3, lr
 8000da6:	46e1      	mov	r9, ip
 8000da8:	d362      	bcc.n	8000e70 <__udivmoddi4+0x2a8>
 8000daa:	d05f      	beq.n	8000e6c <__udivmoddi4+0x2a4>
 8000dac:	b15d      	cbz	r5, 8000dc6 <__udivmoddi4+0x1fe>
 8000dae:	ebb8 0203 	subs.w	r2, r8, r3
 8000db2:	eb64 0409 	sbc.w	r4, r4, r9
 8000db6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dba:	fa22 f301 	lsr.w	r3, r2, r1
 8000dbe:	431e      	orrs	r6, r3
 8000dc0:	40cc      	lsrs	r4, r1
 8000dc2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	e74f      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000dca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dce:	0c01      	lsrs	r1, r0, #16
 8000dd0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dd4:	b280      	uxth	r0, r0
 8000dd6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4638      	mov	r0, r7
 8000dde:	463c      	mov	r4, r7
 8000de0:	46b8      	mov	r8, r7
 8000de2:	46be      	mov	lr, r7
 8000de4:	2620      	movs	r6, #32
 8000de6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dea:	eba2 0208 	sub.w	r2, r2, r8
 8000dee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000df2:	e766      	b.n	8000cc2 <__udivmoddi4+0xfa>
 8000df4:	4601      	mov	r1, r0
 8000df6:	e718      	b.n	8000c2a <__udivmoddi4+0x62>
 8000df8:	4610      	mov	r0, r2
 8000dfa:	e72c      	b.n	8000c56 <__udivmoddi4+0x8e>
 8000dfc:	f1c6 0220 	rsb	r2, r6, #32
 8000e00:	fa2e f302 	lsr.w	r3, lr, r2
 8000e04:	40b7      	lsls	r7, r6
 8000e06:	40b1      	lsls	r1, r6
 8000e08:	fa20 f202 	lsr.w	r2, r0, r2
 8000e0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e10:	430a      	orrs	r2, r1
 8000e12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e16:	b2bc      	uxth	r4, r7
 8000e18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e22:	fb08 f904 	mul.w	r9, r8, r4
 8000e26:	40b0      	lsls	r0, r6
 8000e28:	4589      	cmp	r9, r1
 8000e2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e2e:	b280      	uxth	r0, r0
 8000e30:	d93e      	bls.n	8000eb0 <__udivmoddi4+0x2e8>
 8000e32:	1879      	adds	r1, r7, r1
 8000e34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e38:	d201      	bcs.n	8000e3e <__udivmoddi4+0x276>
 8000e3a:	4589      	cmp	r9, r1
 8000e3c:	d81f      	bhi.n	8000e7e <__udivmoddi4+0x2b6>
 8000e3e:	eba1 0109 	sub.w	r1, r1, r9
 8000e42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e46:	fb09 f804 	mul.w	r8, r9, r4
 8000e4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e4e:	b292      	uxth	r2, r2
 8000e50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e54:	4542      	cmp	r2, r8
 8000e56:	d229      	bcs.n	8000eac <__udivmoddi4+0x2e4>
 8000e58:	18ba      	adds	r2, r7, r2
 8000e5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e5e:	d2c4      	bcs.n	8000dea <__udivmoddi4+0x222>
 8000e60:	4542      	cmp	r2, r8
 8000e62:	d2c2      	bcs.n	8000dea <__udivmoddi4+0x222>
 8000e64:	f1a9 0102 	sub.w	r1, r9, #2
 8000e68:	443a      	add	r2, r7
 8000e6a:	e7be      	b.n	8000dea <__udivmoddi4+0x222>
 8000e6c:	45f0      	cmp	r8, lr
 8000e6e:	d29d      	bcs.n	8000dac <__udivmoddi4+0x1e4>
 8000e70:	ebbe 0302 	subs.w	r3, lr, r2
 8000e74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e78:	3801      	subs	r0, #1
 8000e7a:	46e1      	mov	r9, ip
 8000e7c:	e796      	b.n	8000dac <__udivmoddi4+0x1e4>
 8000e7e:	eba7 0909 	sub.w	r9, r7, r9
 8000e82:	4449      	add	r1, r9
 8000e84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e8c:	fb09 f804 	mul.w	r8, r9, r4
 8000e90:	e7db      	b.n	8000e4a <__udivmoddi4+0x282>
 8000e92:	4673      	mov	r3, lr
 8000e94:	e77f      	b.n	8000d96 <__udivmoddi4+0x1ce>
 8000e96:	4650      	mov	r0, sl
 8000e98:	e766      	b.n	8000d68 <__udivmoddi4+0x1a0>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e6fd      	b.n	8000c9a <__udivmoddi4+0xd2>
 8000e9e:	443b      	add	r3, r7
 8000ea0:	3a02      	subs	r2, #2
 8000ea2:	e733      	b.n	8000d0c <__udivmoddi4+0x144>
 8000ea4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea8:	443b      	add	r3, r7
 8000eaa:	e71c      	b.n	8000ce6 <__udivmoddi4+0x11e>
 8000eac:	4649      	mov	r1, r9
 8000eae:	e79c      	b.n	8000dea <__udivmoddi4+0x222>
 8000eb0:	eba1 0109 	sub.w	r1, r1, r9
 8000eb4:	46c4      	mov	ip, r8
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fb09 f804 	mul.w	r8, r9, r4
 8000ebe:	e7c4      	b.n	8000e4a <__udivmoddi4+0x282>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08c      	sub	sp, #48	@ 0x30
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000eca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	2220      	movs	r2, #32
 8000eda:	2100      	movs	r1, #0
 8000edc:	4618      	mov	r0, r3
 8000ede:	f00b faab 	bl	800c438 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ee2:	4b3f      	ldr	r3, [pc, #252]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000ee4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000ee8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000eea:	4b3d      	ldr	r3, [pc, #244]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000eec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ef0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef2:	4b3b      	ldr	r3, [pc, #236]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ef8:	4b39      	ldr	r3, [pc, #228]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000efe:	4b38      	ldr	r3, [pc, #224]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f04:	4b36      	ldr	r3, [pc, #216]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f0a:	4b35      	ldr	r3, [pc, #212]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f0c:	2204      	movs	r2, #4
 8000f0e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f10:	4b33      	ldr	r3, [pc, #204]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f16:	4b32      	ldr	r3, [pc, #200]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f18:	2201      	movs	r2, #1
 8000f1a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8000f1c:	4b30      	ldr	r3, [pc, #192]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f1e:	2203      	movs	r2, #3
 8000f20:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f22:	4b2f      	ldr	r3, [pc, #188]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO2;
 8000f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f2c:	f44f 62a8 	mov.w	r2, #1344	@ 0x540
 8000f30:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f32:	4b2b      	ldr	r3, [pc, #172]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f38:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f3a:	4b29      	ldr	r3, [pc, #164]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f42:	4b27      	ldr	r3, [pc, #156]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000f48:	4b25      	ldr	r3, [pc, #148]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f50:	4823      	ldr	r0, [pc, #140]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f52:	f002 feb9 	bl	8003cc8 <HAL_ADC_Init>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000f5c:	f000 fbcc 	bl	80016f8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f60:	2300      	movs	r3, #0
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f68:	4619      	mov	r1, r3
 8000f6a:	481d      	ldr	r0, [pc, #116]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f6c:	f003 fe32 	bl	8004bd4 <HAL_ADCEx_MultiModeConfigChannel>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000f76:	f000 fbbf 	bl	80016f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe4 <MX_ADC1_Init+0x120>)
 8000f7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f7e:	2306      	movs	r3, #6
 8000f80:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f86:	237f      	movs	r3, #127	@ 0x7f
 8000f88:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f8a:	2304      	movs	r3, #4
 8000f8c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	4619      	mov	r1, r3
 8000f96:	4812      	ldr	r0, [pc, #72]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000f98:	f003 f8ec 	bl	8004174 <HAL_ADC_ConfigChannel>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000fa2:	f000 fba9 	bl	80016f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fa6:	230c      	movs	r3, #12
 8000fa8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	4619      	mov	r1, r3
 8000fae:	480c      	ldr	r0, [pc, #48]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000fb0:	f003 f8e0 	bl	8004174 <HAL_ADC_ConfigChannel>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8000fba:	f000 fb9d 	bl	80016f8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000fbe:	2312      	movs	r3, #18
 8000fc0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4806      	ldr	r0, [pc, #24]	@ (8000fe0 <MX_ADC1_Init+0x11c>)
 8000fc8:	f003 f8d4 	bl	8004174 <HAL_ADC_ConfigChannel>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8000fd2:	f000 fb91 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fd6:	bf00      	nop
 8000fd8:	3730      	adds	r7, #48	@ 0x30
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	200012e4 	.word	0x200012e4
 8000fe4:	2e300800 	.word	0x2e300800

08000fe8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b09a      	sub	sp, #104	@ 0x68
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	601a      	str	r2, [r3, #0]
 8000ff8:	605a      	str	r2, [r3, #4]
 8000ffa:	609a      	str	r2, [r3, #8]
 8000ffc:	60da      	str	r2, [r3, #12]
 8000ffe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	2244      	movs	r2, #68	@ 0x44
 8001006:	2100      	movs	r1, #0
 8001008:	4618      	mov	r0, r3
 800100a:	f00b fa15 	bl	800c438 <memset>
  if(adcHandle->Instance==ADC1)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001016:	d160      	bne.n	80010da <HAL_ADC_MspInit+0xf2>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001018:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800101c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800101e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001022:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001024:	f107 0310 	add.w	r3, r7, #16
 8001028:	4618      	mov	r0, r3
 800102a:	f006 f805 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001034:	f000 fb60 	bl	80016f8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001038:	4b2a      	ldr	r3, [pc, #168]	@ (80010e4 <HAL_ADC_MspInit+0xfc>)
 800103a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103c:	4a29      	ldr	r2, [pc, #164]	@ (80010e4 <HAL_ADC_MspInit+0xfc>)
 800103e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001042:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001044:	4b27      	ldr	r3, [pc, #156]	@ (80010e4 <HAL_ADC_MspInit+0xfc>)
 8001046:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001048:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001050:	4b24      	ldr	r3, [pc, #144]	@ (80010e4 <HAL_ADC_MspInit+0xfc>)
 8001052:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001054:	4a23      	ldr	r2, [pc, #140]	@ (80010e4 <HAL_ADC_MspInit+0xfc>)
 8001056:	f043 0302 	orr.w	r3, r3, #2
 800105a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800105c:	4b21      	ldr	r3, [pc, #132]	@ (80010e4 <HAL_ADC_MspInit+0xfc>)
 800105e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN12
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8001068:	f641 0302 	movw	r3, #6146	@ 0x1802
 800106c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800106e:	2303      	movs	r3, #3
 8001070:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001076:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800107a:	4619      	mov	r1, r3
 800107c:	481a      	ldr	r0, [pc, #104]	@ (80010e8 <HAL_ADC_MspInit+0x100>)
 800107e:	f004 fee3 	bl	8005e48 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Channel1;
 8001082:	4b1a      	ldr	r3, [pc, #104]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 8001084:	4a1a      	ldr	r2, [pc, #104]	@ (80010f0 <HAL_ADC_MspInit+0x108>)
 8001086:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001088:	4b18      	ldr	r3, [pc, #96]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 800108a:	2205      	movs	r2, #5
 800108c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800108e:	4b17      	ldr	r3, [pc, #92]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001094:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800109a:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 800109c:	2280      	movs	r2, #128	@ 0x80
 800109e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010a0:	4b12      	ldr	r3, [pc, #72]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 80010a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010a6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010a8:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 80010aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010ae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010b0:	4b0e      	ldr	r3, [pc, #56]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 80010b2:	2220      	movs	r2, #32
 80010b4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80010b6:	4b0d      	ldr	r3, [pc, #52]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 80010b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010bc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010be:	480b      	ldr	r0, [pc, #44]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 80010c0:	f003 ff3e 	bl	8004f40 <HAL_DMA_Init>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 80010ca:	f000 fb15 	bl	80016f8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a06      	ldr	r2, [pc, #24]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 80010d2:	655a      	str	r2, [r3, #84]	@ 0x54
 80010d4:	4a05      	ldr	r2, [pc, #20]	@ (80010ec <HAL_ADC_MspInit+0x104>)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010da:	bf00      	nop
 80010dc:	3768      	adds	r7, #104	@ 0x68
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40021000 	.word	0x40021000
 80010e8:	48000400 	.word	0x48000400
 80010ec:	20001350 	.word	0x20001350
 80010f0:	40020408 	.word	0x40020408

080010f4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80010f8:	4a0c      	ldr	r2, [pc, #48]	@ (800112c <MX_FREERTOS_Init+0x38>)
 80010fa:	2100      	movs	r1, #0
 80010fc:	480c      	ldr	r0, [pc, #48]	@ (8001130 <MX_FREERTOS_Init+0x3c>)
 80010fe:	f008 fb4e 	bl	800979e <osThreadNew>
 8001102:	4603      	mov	r3, r0
 8001104:	4a0b      	ldr	r2, [pc, #44]	@ (8001134 <MX_FREERTOS_Init+0x40>)
 8001106:	6013      	str	r3, [r2, #0]

  /* creation of motorTask */
  motorTaskHandle = osThreadNew(StartMotorTask, NULL, &motorTask_attributes);
 8001108:	4a0b      	ldr	r2, [pc, #44]	@ (8001138 <MX_FREERTOS_Init+0x44>)
 800110a:	2100      	movs	r1, #0
 800110c:	480b      	ldr	r0, [pc, #44]	@ (800113c <MX_FREERTOS_Init+0x48>)
 800110e:	f008 fb46 	bl	800979e <osThreadNew>
 8001112:	4603      	mov	r3, r0
 8001114:	4a0a      	ldr	r2, [pc, #40]	@ (8001140 <MX_FREERTOS_Init+0x4c>)
 8001116:	6013      	str	r3, [r2, #0]

  /* creation of adcTask */
  adcTaskHandle = osThreadNew(StartAdcTask, NULL, &adcTask_attributes);
 8001118:	4a0a      	ldr	r2, [pc, #40]	@ (8001144 <MX_FREERTOS_Init+0x50>)
 800111a:	2100      	movs	r1, #0
 800111c:	480a      	ldr	r0, [pc, #40]	@ (8001148 <MX_FREERTOS_Init+0x54>)
 800111e:	f008 fb3e 	bl	800979e <osThreadNew>
 8001122:	4603      	mov	r3, r0
 8001124:	4a09      	ldr	r2, [pc, #36]	@ (800114c <MX_FREERTOS_Init+0x58>)
 8001126:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	0800c878 	.word	0x0800c878
 8001130:	08002139 	.word	0x08002139
 8001134:	200013b0 	.word	0x200013b0
 8001138:	0800c89c 	.word	0x0800c89c
 800113c:	08002fb9 	.word	0x08002fb9
 8001140:	200013b4 	.word	0x200013b4
 8001144:	0800c8c0 	.word	0x0800c8c0
 8001148:	08001d11 	.word	0x08001d11
 800114c:	200013b8 	.word	0x200013b8

08001150 <MX_CORDIC_Init>:

CORDIC_HandleTypeDef hcordic;

/* CORDIC init function */
void MX_CORDIC_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <MX_CORDIC_Init+0x20>)
 8001156:	4a07      	ldr	r2, [pc, #28]	@ (8001174 <MX_CORDIC_Init+0x24>)
 8001158:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800115a:	4805      	ldr	r0, [pc, #20]	@ (8001170 <MX_CORDIC_Init+0x20>)
 800115c:	f003 fdde 	bl	8004d1c <HAL_CORDIC_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8001166:	f000 fac7 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	200013bc 	.word	0x200013bc
 8001174:	40020c00 	.word	0x40020c00

08001178 <HAL_CORDIC_MspInit>:

void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* cordicHandle)
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

  if(cordicHandle->Instance==CORDIC)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0a      	ldr	r2, [pc, #40]	@ (80011b0 <HAL_CORDIC_MspInit+0x38>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d10b      	bne.n	80011a2 <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* CORDIC clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 800118a:	4b0a      	ldr	r3, [pc, #40]	@ (80011b4 <HAL_CORDIC_MspInit+0x3c>)
 800118c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800118e:	4a09      	ldr	r2, [pc, #36]	@ (80011b4 <HAL_CORDIC_MspInit+0x3c>)
 8001190:	f043 0308 	orr.w	r3, r3, #8
 8001194:	6493      	str	r3, [r2, #72]	@ 0x48
 8001196:	4b07      	ldr	r3, [pc, #28]	@ (80011b4 <HAL_CORDIC_MspInit+0x3c>)
 8001198:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800119a:	f003 0308 	and.w	r3, r3, #8
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }
}
 80011a2:	bf00      	nop
 80011a4:	3714      	adds	r7, #20
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	40020c00 	.word	0x40020c00
 80011b4:	40021000 	.word	0x40021000

080011b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011be:	4b12      	ldr	r3, [pc, #72]	@ (8001208 <MX_DMA_Init+0x50>)
 80011c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011c2:	4a11      	ldr	r2, [pc, #68]	@ (8001208 <MX_DMA_Init+0x50>)
 80011c4:	f043 0304 	orr.w	r3, r3, #4
 80011c8:	6493      	str	r3, [r2, #72]	@ 0x48
 80011ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001208 <MX_DMA_Init+0x50>)
 80011cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011ce:	f003 0304 	and.w	r3, r3, #4
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001208 <MX_DMA_Init+0x50>)
 80011d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011da:	4a0b      	ldr	r2, [pc, #44]	@ (8001208 <MX_DMA_Init+0x50>)
 80011dc:	f043 0302 	orr.w	r3, r3, #2
 80011e0:	6493      	str	r3, [r2, #72]	@ 0x48
 80011e2:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <MX_DMA_Init+0x50>)
 80011e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011e6:	f003 0302 	and.w	r3, r3, #2
 80011ea:	603b      	str	r3, [r7, #0]
 80011ec:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 80011ee:	2200      	movs	r2, #0
 80011f0:	2105      	movs	r1, #5
 80011f2:	2038      	movs	r0, #56	@ 0x38
 80011f4:	f003 fe7c 	bl	8004ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80011f8:	2038      	movs	r0, #56	@ 0x38
 80011fa:	f003 fe93 	bl	8004f24 <HAL_NVIC_EnableIRQ>

}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40021000 	.word	0x40021000

0800120c <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001210:	4b1f      	ldr	r3, [pc, #124]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001212:	4a20      	ldr	r2, [pc, #128]	@ (8001294 <MX_FDCAN1_Init+0x88>)
 8001214:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001216:	4b1e      	ldr	r3, [pc, #120]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001218:	2200      	movs	r2, #0
 800121a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800121c:	4b1c      	ldr	r3, [pc, #112]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 800121e:	2200      	movs	r2, #0
 8001220:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001222:	4b1b      	ldr	r3, [pc, #108]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001224:	2200      	movs	r2, #0
 8001226:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001228:	4b19      	ldr	r3, [pc, #100]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 800122a:	2200      	movs	r2, #0
 800122c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800122e:	4b18      	ldr	r3, [pc, #96]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001230:	2200      	movs	r2, #0
 8001232:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001234:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001236:	2200      	movs	r2, #0
 8001238:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 800123a:	4b15      	ldr	r3, [pc, #84]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 800123c:	2214      	movs	r2, #20
 800123e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001240:	4b13      	ldr	r3, [pc, #76]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001242:	2201      	movs	r2, #1
 8001244:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 14;
 8001246:	4b12      	ldr	r3, [pc, #72]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001248:	220e      	movs	r2, #14
 800124a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800124c:	4b10      	ldr	r3, [pc, #64]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 800124e:	2202      	movs	r2, #2
 8001250:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8001252:	4b0f      	ldr	r3, [pc, #60]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001254:	2202      	movs	r2, #2
 8001256:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8001258:	4b0d      	ldr	r3, [pc, #52]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 800125a:	2201      	movs	r2, #1
 800125c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 14;
 800125e:	4b0c      	ldr	r3, [pc, #48]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001260:	220e      	movs	r2, #14
 8001262:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8001264:	4b0a      	ldr	r3, [pc, #40]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001266:	2202      	movs	r2, #2
 8001268:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = FDCAN_STD_FILTER_NBR;
 800126a:	4b09      	ldr	r3, [pc, #36]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 800126c:	2202      	movs	r2, #2
 800126e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001270:	4b07      	ldr	r3, [pc, #28]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001272:	2200      	movs	r2, #0
 8001274:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001276:	4b06      	ldr	r3, [pc, #24]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 8001278:	2200      	movs	r2, #0
 800127a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800127c:	4804      	ldr	r0, [pc, #16]	@ (8001290 <MX_FDCAN1_Init+0x84>)
 800127e:	f004 f933 	bl	80054e8 <HAL_FDCAN_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8001288:	f000 fa36 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	200013e4 	.word	0x200013e4
 8001294:	40006400 	.word	0x40006400

08001298 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b09a      	sub	sp, #104	@ 0x68
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012b0:	f107 0310 	add.w	r3, r7, #16
 80012b4:	2244      	movs	r2, #68	@ 0x44
 80012b6:	2100      	movs	r1, #0
 80012b8:	4618      	mov	r0, r3
 80012ba:	f00b f8bd 	bl	800c438 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a28      	ldr	r2, [pc, #160]	@ (8001364 <HAL_FDCAN_MspInit+0xcc>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d149      	bne.n	800135c <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80012c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012cc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80012ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80012d2:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012d4:	f107 0310 	add.w	r3, r7, #16
 80012d8:	4618      	mov	r0, r3
 80012da:	f005 fead 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80012e4:	f000 fa08 	bl	80016f8 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80012e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001368 <HAL_FDCAN_MspInit+0xd0>)
 80012ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ec:	4a1e      	ldr	r2, [pc, #120]	@ (8001368 <HAL_FDCAN_MspInit+0xd0>)
 80012ee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80012f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001368 <HAL_FDCAN_MspInit+0xd0>)
 80012f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001300:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <HAL_FDCAN_MspInit+0xd0>)
 8001302:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001304:	4a18      	ldr	r2, [pc, #96]	@ (8001368 <HAL_FDCAN_MspInit+0xd0>)
 8001306:	f043 0301 	orr.w	r3, r3, #1
 800130a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130c:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <HAL_FDCAN_MspInit+0xd0>)
 800130e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	60bb      	str	r3, [r7, #8]
 8001316:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001318:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800131c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	2302      	movs	r3, #2
 8001320:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001326:	2300      	movs	r3, #0
 8001328:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800132a:	2309      	movs	r3, #9
 800132c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001332:	4619      	mov	r1, r3
 8001334:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001338:	f004 fd86 	bl	8005e48 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 800133c:	2200      	movs	r2, #0
 800133e:	2105      	movs	r1, #5
 8001340:	2015      	movs	r0, #21
 8001342:	f003 fdd5 	bl	8004ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001346:	2015      	movs	r0, #21
 8001348:	f003 fdec 	bl	8004f24 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 800134c:	2200      	movs	r2, #0
 800134e:	2105      	movs	r1, #5
 8001350:	2016      	movs	r0, #22
 8001352:	f003 fdcd 	bl	8004ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001356:	2016      	movs	r0, #22
 8001358:	f003 fde4 	bl	8004f24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800135c:	bf00      	nop
 800135e:	3768      	adds	r7, #104	@ 0x68
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40006400 	.word	0x40006400
 8001368:	40021000 	.word	0x40021000

0800136c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08a      	sub	sp, #40	@ 0x28
 8001370:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001372:	f107 0314 	add.w	r3, r7, #20
 8001376:	2200      	movs	r2, #0
 8001378:	601a      	str	r2, [r3, #0]
 800137a:	605a      	str	r2, [r3, #4]
 800137c:	609a      	str	r2, [r3, #8]
 800137e:	60da      	str	r2, [r3, #12]
 8001380:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001382:	4b2f      	ldr	r3, [pc, #188]	@ (8001440 <MX_GPIO_Init+0xd4>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001386:	4a2e      	ldr	r2, [pc, #184]	@ (8001440 <MX_GPIO_Init+0xd4>)
 8001388:	f043 0304 	orr.w	r3, r3, #4
 800138c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138e:	4b2c      	ldr	r3, [pc, #176]	@ (8001440 <MX_GPIO_Init+0xd4>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001392:	f003 0304 	and.w	r3, r3, #4
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800139a:	4b29      	ldr	r3, [pc, #164]	@ (8001440 <MX_GPIO_Init+0xd4>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139e:	4a28      	ldr	r2, [pc, #160]	@ (8001440 <MX_GPIO_Init+0xd4>)
 80013a0:	f043 0320 	orr.w	r3, r3, #32
 80013a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013a6:	4b26      	ldr	r3, [pc, #152]	@ (8001440 <MX_GPIO_Init+0xd4>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013aa:	f003 0320 	and.w	r3, r3, #32
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b2:	4b23      	ldr	r3, [pc, #140]	@ (8001440 <MX_GPIO_Init+0xd4>)
 80013b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013b6:	4a22      	ldr	r2, [pc, #136]	@ (8001440 <MX_GPIO_Init+0xd4>)
 80013b8:	f043 0302 	orr.w	r3, r3, #2
 80013bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013be:	4b20      	ldr	r3, [pc, #128]	@ (8001440 <MX_GPIO_Init+0xd4>)
 80013c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001440 <MX_GPIO_Init+0xd4>)
 80013cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ce:	4a1c      	ldr	r2, [pc, #112]	@ (8001440 <MX_GPIO_Init+0xd4>)
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001440 <MX_GPIO_Init+0xd4>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	607b      	str	r3, [r7, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80013e2:	2200      	movs	r2, #0
 80013e4:	f44f 6186 	mov.w	r1, #1072	@ 0x430
 80013e8:	4816      	ldr	r0, [pc, #88]	@ (8001444 <MX_GPIO_Init+0xd8>)
 80013ea:	f004 feaf 	bl	800614c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB10 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5;
 80013ee:	f44f 6386 	mov.w	r3, #1072	@ 0x430
 80013f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f4:	2301      	movs	r3, #1
 80013f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f8:	2300      	movs	r3, #0
 80013fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fc:	2300      	movs	r3, #0
 80013fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001400:	f107 0314 	add.w	r3, r7, #20
 8001404:	4619      	mov	r1, r3
 8001406:	480f      	ldr	r0, [pc, #60]	@ (8001444 <MX_GPIO_Init+0xd8>)
 8001408:	f004 fd1e 	bl	8005e48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800140c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001412:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001416:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001418:	2301      	movs	r3, #1
 800141a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800141c:	f107 0314 	add.w	r3, r7, #20
 8001420:	4619      	mov	r1, r3
 8001422:	4809      	ldr	r0, [pc, #36]	@ (8001448 <MX_GPIO_Init+0xdc>)
 8001424:	f004 fd10 	bl	8005e48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001428:	2200      	movs	r2, #0
 800142a:	2105      	movs	r1, #5
 800142c:	2028      	movs	r0, #40	@ 0x28
 800142e:	f003 fd5f 	bl	8004ef0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001432:	2028      	movs	r0, #40	@ 0x28
 8001434:	f003 fd76 	bl	8004f24 <HAL_NVIC_EnableIRQ>

}
 8001438:	bf00      	nop
 800143a:	3728      	adds	r7, #40	@ 0x28
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40021000 	.word	0x40021000
 8001444:	48000400 	.word	0x48000400
 8001448:	48000800 	.word	0x48000800

0800144c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001450:	4b1b      	ldr	r3, [pc, #108]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001452:	4a1c      	ldr	r2, [pc, #112]	@ (80014c4 <MX_I2C1_Init+0x78>)
 8001454:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001456:	4b1a      	ldr	r3, [pc, #104]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001458:	4a1b      	ldr	r2, [pc, #108]	@ (80014c8 <MX_I2C1_Init+0x7c>)
 800145a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800145c:	4b18      	ldr	r3, [pc, #96]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001462:	4b17      	ldr	r3, [pc, #92]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001464:	2201      	movs	r2, #1
 8001466:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001468:	4b15      	ldr	r3, [pc, #84]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800146a:	2200      	movs	r2, #0
 800146c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800146e:	4b14      	ldr	r3, [pc, #80]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001470:	2200      	movs	r2, #0
 8001472:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001476:	2200      	movs	r2, #0
 8001478:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800147c:	2200      	movs	r2, #0
 800147e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001480:	4b0f      	ldr	r3, [pc, #60]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001482:	2200      	movs	r2, #0
 8001484:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001486:	480e      	ldr	r0, [pc, #56]	@ (80014c0 <MX_I2C1_Init+0x74>)
 8001488:	f004 fe90 	bl	80061ac <HAL_I2C_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001492:	f000 f931 	bl	80016f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001496:	2100      	movs	r1, #0
 8001498:	4809      	ldr	r0, [pc, #36]	@ (80014c0 <MX_I2C1_Init+0x74>)
 800149a:	f004 ff22 	bl	80062e2 <HAL_I2CEx_ConfigAnalogFilter>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014a4:	f000 f928 	bl	80016f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014a8:	2100      	movs	r1, #0
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <MX_I2C1_Init+0x74>)
 80014ac:	f004 ff64 	bl	8006378 <HAL_I2CEx_ConfigDigitalFilter>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80014b6:	f000 f91f 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20001448 	.word	0x20001448
 80014c4:	40005400 	.word	0x40005400
 80014c8:	40b285c2 	.word	0x40b285c2

080014cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b09c      	sub	sp, #112	@ 0x70
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014e4:	f107 0318 	add.w	r3, r7, #24
 80014e8:	2244      	movs	r2, #68	@ 0x44
 80014ea:	2100      	movs	r1, #0
 80014ec:	4618      	mov	r0, r3
 80014ee:	f00a ffa3 	bl	800c438 <memset>
  if(i2cHandle->Instance==I2C1)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a2d      	ldr	r2, [pc, #180]	@ (80015ac <HAL_I2C_MspInit+0xe0>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d153      	bne.n	80015a4 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014fc:	2340      	movs	r3, #64	@ 0x40
 80014fe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001500:	2300      	movs	r3, #0
 8001502:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001504:	f107 0318 	add.w	r3, r7, #24
 8001508:	4618      	mov	r0, r3
 800150a:	f005 fd95 	bl	8007038 <HAL_RCCEx_PeriphCLKConfig>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001514:	f000 f8f0 	bl	80016f8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001518:	4b25      	ldr	r3, [pc, #148]	@ (80015b0 <HAL_I2C_MspInit+0xe4>)
 800151a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151c:	4a24      	ldr	r2, [pc, #144]	@ (80015b0 <HAL_I2C_MspInit+0xe4>)
 800151e:	f043 0301 	orr.w	r3, r3, #1
 8001522:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001524:	4b22      	ldr	r3, [pc, #136]	@ (80015b0 <HAL_I2C_MspInit+0xe4>)
 8001526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001528:	f003 0301 	and.w	r3, r3, #1
 800152c:	617b      	str	r3, [r7, #20]
 800152e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001530:	4b1f      	ldr	r3, [pc, #124]	@ (80015b0 <HAL_I2C_MspInit+0xe4>)
 8001532:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001534:	4a1e      	ldr	r2, [pc, #120]	@ (80015b0 <HAL_I2C_MspInit+0xe4>)
 8001536:	f043 0302 	orr.w	r3, r3, #2
 800153a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800153c:	4b1c      	ldr	r3, [pc, #112]	@ (80015b0 <HAL_I2C_MspInit+0xe4>)
 800153e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	613b      	str	r3, [r7, #16]
 8001546:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001548:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800154c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800154e:	2312      	movs	r3, #18
 8001550:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001556:	2300      	movs	r3, #0
 8001558:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800155a:	2304      	movs	r3, #4
 800155c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001562:	4619      	mov	r1, r3
 8001564:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001568:	f004 fc6e 	bl	8005e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800156c:	2380      	movs	r3, #128	@ 0x80
 800156e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001570:	2312      	movs	r3, #18
 8001572:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001578:	2300      	movs	r3, #0
 800157a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800157c:	2304      	movs	r3, #4
 800157e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001580:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001584:	4619      	mov	r1, r3
 8001586:	480b      	ldr	r0, [pc, #44]	@ (80015b4 <HAL_I2C_MspInit+0xe8>)
 8001588:	f004 fc5e 	bl	8005e48 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800158c:	4b08      	ldr	r3, [pc, #32]	@ (80015b0 <HAL_I2C_MspInit+0xe4>)
 800158e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001590:	4a07      	ldr	r2, [pc, #28]	@ (80015b0 <HAL_I2C_MspInit+0xe4>)
 8001592:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001596:	6593      	str	r3, [r2, #88]	@ 0x58
 8001598:	4b05      	ldr	r3, [pc, #20]	@ (80015b0 <HAL_I2C_MspInit+0xe4>)
 800159a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800159c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80015a4:	bf00      	nop
 80015a6:	3770      	adds	r7, #112	@ 0x70
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40005400 	.word	0x40005400
 80015b0:	40021000 	.word	0x40021000
 80015b4:	48000400 	.word	0x48000400

080015b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015bc:	f002 f930 	bl	8003820 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015c0:	f000 f83a 	bl	8001638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015c4:	f7ff fed2 	bl	800136c <MX_GPIO_Init>
  MX_DMA_Init();
 80015c8:	f7ff fdf6 	bl	80011b8 <MX_DMA_Init>
  MX_ADC1_Init();
 80015cc:	f7ff fc7a 	bl	8000ec4 <MX_ADC1_Init>
  MX_FDCAN1_Init();
 80015d0:	f7ff fe1c 	bl	800120c <MX_FDCAN1_Init>
  MX_TIM1_Init();
 80015d4:	f000 f9a0 	bl	8001918 <MX_TIM1_Init>
  MX_I2C1_Init();
 80015d8:	f7ff ff38 	bl	800144c <MX_I2C1_Init>
  MX_TIM2_Init();
 80015dc:	f000 fa4c 	bl	8001a78 <MX_TIM2_Init>
  MX_CORDIC_Init();
 80015e0:	f7ff fdb6 	bl	8001150 <MX_CORDIC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015e4:	f008 f87c 	bl	80096e0 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80015e8:	f7ff fd84 	bl	80010f4 <MX_FREERTOS_Init>

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80015ec:	2000      	movs	r0, #0
 80015ee:	f001 ff9f 	bl	8003530 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80015f2:	2101      	movs	r1, #1
 80015f4:	2000      	movs	r0, #0
 80015f6:	f001 ffd1 	bl	800359c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80015fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001634 <main+0x7c>)
 80015fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001600:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8001602:	4b0c      	ldr	r3, [pc, #48]	@ (8001634 <main+0x7c>)
 8001604:	2200      	movs	r2, #0
 8001606:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8001608:	4b0a      	ldr	r3, [pc, #40]	@ (8001634 <main+0x7c>)
 800160a:	2200      	movs	r2, #0
 800160c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800160e:	4b09      	ldr	r3, [pc, #36]	@ (8001634 <main+0x7c>)
 8001610:	2200      	movs	r2, #0
 8001612:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8001614:	4b07      	ldr	r3, [pc, #28]	@ (8001634 <main+0x7c>)
 8001616:	2200      	movs	r2, #0
 8001618:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800161a:	4906      	ldr	r1, [pc, #24]	@ (8001634 <main+0x7c>)
 800161c:	2000      	movs	r0, #0
 800161e:	f002 f849 	bl	80036b4 <BSP_COM_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <main+0x74>
  {
    Error_Handler();
 8001628:	f000 f866 	bl	80016f8 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 800162c:	f008 f87c 	bl	8009728 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <main+0x78>
 8001634:	2000149c 	.word	0x2000149c

08001638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b094      	sub	sp, #80	@ 0x50
 800163c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800163e:	f107 0318 	add.w	r3, r7, #24
 8001642:	2238      	movs	r2, #56	@ 0x38
 8001644:	2100      	movs	r1, #0
 8001646:	4618      	mov	r0, r3
 8001648:	f00a fef6 	bl	800c438 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800164c:	1d3b      	adds	r3, r7, #4
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	60da      	str	r2, [r3, #12]
 8001658:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800165a:	2000      	movs	r0, #0
 800165c:	f004 fed8 	bl	8006410 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001660:	2302      	movs	r3, #2
 8001662:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001664:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001668:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800166a:	2340      	movs	r3, #64	@ 0x40
 800166c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800166e:	2302      	movs	r3, #2
 8001670:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001672:	2302      	movs	r3, #2
 8001674:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001676:	2304      	movs	r3, #4
 8001678:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800167a:	2355      	movs	r3, #85	@ 0x55
 800167c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800167e:	2302      	movs	r3, #2
 8001680:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001682:	2302      	movs	r3, #2
 8001684:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001686:	2302      	movs	r3, #2
 8001688:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800168a:	f107 0318 	add.w	r3, r7, #24
 800168e:	4618      	mov	r0, r3
 8001690:	f004 ff72 	bl	8006578 <HAL_RCC_OscConfig>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800169a:	f000 f82d 	bl	80016f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800169e:	230f      	movs	r3, #15
 80016a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016a2:	2303      	movs	r3, #3
 80016a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016aa:	2300      	movs	r3, #0
 80016ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80016b2:	1d3b      	adds	r3, r7, #4
 80016b4:	2104      	movs	r1, #4
 80016b6:	4618      	mov	r0, r3
 80016b8:	f005 fa70 	bl	8006b9c <HAL_RCC_ClockConfig>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80016c2:	f000 f819 	bl	80016f8 <Error_Handler>
  }
}
 80016c6:	bf00      	nop
 80016c8:	3750      	adds	r7, #80	@ 0x50
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a05      	ldr	r2, [pc, #20]	@ (80016f4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d101      	bne.n	80016e6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80016e2:	f002 f8b5 	bl	8003850 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  HAL_TIM_PeriodElapsedCallback_OWN(htim);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f000 fd14 	bl	8002114 <HAL_TIM_PeriodElapsedCallback_OWN>
  /* USER CODE END Callback 1 */
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40001000 	.word	0x40001000

080016f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016fc:	b672      	cpsid	i
}
 80016fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001700:	bf00      	nop
 8001702:	e7fd      	b.n	8001700 <Error_Handler+0x8>

08001704 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800170a:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <HAL_MspInit+0x50>)
 800170c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800170e:	4a11      	ldr	r2, [pc, #68]	@ (8001754 <HAL_MspInit+0x50>)
 8001710:	f043 0301 	orr.w	r3, r3, #1
 8001714:	6613      	str	r3, [r2, #96]	@ 0x60
 8001716:	4b0f      	ldr	r3, [pc, #60]	@ (8001754 <HAL_MspInit+0x50>)
 8001718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001722:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <HAL_MspInit+0x50>)
 8001724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001726:	4a0b      	ldr	r2, [pc, #44]	@ (8001754 <HAL_MspInit+0x50>)
 8001728:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800172c:	6593      	str	r3, [r2, #88]	@ 0x58
 800172e:	4b09      	ldr	r3, [pc, #36]	@ (8001754 <HAL_MspInit+0x50>)
 8001730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001732:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001736:	603b      	str	r3, [r7, #0]
 8001738:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800173a:	2200      	movs	r2, #0
 800173c:	210f      	movs	r1, #15
 800173e:	f06f 0001 	mvn.w	r0, #1
 8001742:	f003 fbd5 	bl	8004ef0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001746:	f004 ff07 	bl	8006558 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000

08001758 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08c      	sub	sp, #48	@ 0x30
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001768:	4b2c      	ldr	r3, [pc, #176]	@ (800181c <HAL_InitTick+0xc4>)
 800176a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800176c:	4a2b      	ldr	r2, [pc, #172]	@ (800181c <HAL_InitTick+0xc4>)
 800176e:	f043 0310 	orr.w	r3, r3, #16
 8001772:	6593      	str	r3, [r2, #88]	@ 0x58
 8001774:	4b29      	ldr	r3, [pc, #164]	@ (800181c <HAL_InitTick+0xc4>)
 8001776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001778:	f003 0310 	and.w	r3, r3, #16
 800177c:	60bb      	str	r3, [r7, #8]
 800177e:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001780:	f107 020c 	add.w	r2, r7, #12
 8001784:	f107 0310 	add.w	r3, r7, #16
 8001788:	4611      	mov	r1, r2
 800178a:	4618      	mov	r0, r3
 800178c:	f005 fbdc 	bl	8006f48 <HAL_RCC_GetClockConfig>
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001790:	f005 fbae 	bl	8006ef0 <HAL_RCC_GetPCLK1Freq>
 8001794:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001798:	4a21      	ldr	r2, [pc, #132]	@ (8001820 <HAL_InitTick+0xc8>)
 800179a:	fba2 2303 	umull	r2, r3, r2, r3
 800179e:	0c9b      	lsrs	r3, r3, #18
 80017a0:	3b01      	subs	r3, #1
 80017a2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80017a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001824 <HAL_InitTick+0xcc>)
 80017a6:	4a20      	ldr	r2, [pc, #128]	@ (8001828 <HAL_InitTick+0xd0>)
 80017a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80017aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001824 <HAL_InitTick+0xcc>)
 80017ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017b0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80017b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001824 <HAL_InitTick+0xcc>)
 80017b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80017b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001824 <HAL_InitTick+0xcc>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017be:	4b19      	ldr	r3, [pc, #100]	@ (8001824 <HAL_InitTick+0xcc>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80017c4:	4817      	ldr	r0, [pc, #92]	@ (8001824 <HAL_InitTick+0xcc>)
 80017c6:	f005 fe27 	bl	8007418 <HAL_TIM_Base_Init>
 80017ca:	4603      	mov	r3, r0
 80017cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80017d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d11b      	bne.n	8001810 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80017d8:	4812      	ldr	r0, [pc, #72]	@ (8001824 <HAL_InitTick+0xcc>)
 80017da:	f005 fee1 	bl	80075a0 <HAL_TIM_Base_Start_IT>
 80017de:	4603      	mov	r3, r0
 80017e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80017e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d111      	bne.n	8001810 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80017ec:	2036      	movs	r0, #54	@ 0x36
 80017ee:	f003 fb99 	bl	8004f24 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b0f      	cmp	r3, #15
 80017f6:	d808      	bhi.n	800180a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80017f8:	2200      	movs	r2, #0
 80017fa:	6879      	ldr	r1, [r7, #4]
 80017fc:	2036      	movs	r0, #54	@ 0x36
 80017fe:	f003 fb77 	bl	8004ef0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001802:	4a0a      	ldr	r2, [pc, #40]	@ (800182c <HAL_InitTick+0xd4>)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6013      	str	r3, [r2, #0]
 8001808:	e002      	b.n	8001810 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001810:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001814:	4618      	mov	r0, r3
 8001816:	3730      	adds	r7, #48	@ 0x30
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40021000 	.word	0x40021000
 8001820:	431bde83 	.word	0x431bde83
 8001824:	200014ac 	.word	0x200014ac
 8001828:	40001000 	.word	0x40001000
 800182c:	2000126c 	.word	0x2000126c

08001830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <NMI_Handler+0x4>

08001838 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800183c:	bf00      	nop
 800183e:	e7fd      	b.n	800183c <HardFault_Handler+0x4>

08001840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001844:	bf00      	nop
 8001846:	e7fd      	b.n	8001844 <MemManage_Handler+0x4>

08001848 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800184c:	bf00      	nop
 800184e:	e7fd      	b.n	800184c <BusFault_Handler+0x4>

08001850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <UsageFault_Handler+0x4>

08001858 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
	...

08001868 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800186c:	4802      	ldr	r0, [pc, #8]	@ (8001878 <FDCAN1_IT0_IRQHandler+0x10>)
 800186e:	f004 f925 	bl	8005abc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	200013e4 	.word	0x200013e4

0800187c <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001880:	4802      	ldr	r0, [pc, #8]	@ (800188c <FDCAN1_IT1_IRQHandler+0x10>)
 8001882:	f004 f91b 	bl	8005abc <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	200013e4 	.word	0x200013e4

08001890 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001894:	4802      	ldr	r0, [pc, #8]	@ (80018a0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001896:	f006 f89b 	bl	80079d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	200014f8 	.word	0x200014f8

080018a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80018a8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80018ac:	f004 fc66 	bl	800617c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80018b0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80018b4:	f004 fc62 	bl	800617c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80018b8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80018bc:	f004 fc5e 	bl	800617c <HAL_GPIO_EXTI_IRQHandler>
  BSP_PB_IRQHandler(BUTTON_USER);
 80018c0:	2000      	movs	r0, #0
 80018c2:	f001 fed9 	bl	8003678 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
	...

080018cc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80018d0:	4802      	ldr	r0, [pc, #8]	@ (80018dc <TIM6_DAC_IRQHandler+0x10>)
 80018d2:	f006 f87d 	bl	80079d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200014ac 	.word	0x200014ac

080018e0 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018e4:	4802      	ldr	r0, [pc, #8]	@ (80018f0 <DMA2_Channel1_IRQHandler+0x10>)
 80018e6:	f003 fc4e 	bl	8005186 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	20001350 	.word	0x20001350

080018f4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80018f8:	4b06      	ldr	r3, [pc, #24]	@ (8001914 <SystemInit+0x20>)
 80018fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018fe:	4a05      	ldr	r2, [pc, #20]	@ (8001914 <SystemInit+0x20>)
 8001900:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001904:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	e000ed00 	.word	0xe000ed00

08001918 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b098      	sub	sp, #96	@ 0x60
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800191e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]
 8001928:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800192a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	60da      	str	r2, [r3, #12]
 8001938:	611a      	str	r2, [r3, #16]
 800193a:	615a      	str	r2, [r3, #20]
 800193c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	2234      	movs	r2, #52	@ 0x34
 8001942:	2100      	movs	r1, #0
 8001944:	4618      	mov	r0, r3
 8001946:	f00a fd77 	bl	800c438 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800194a:	4b49      	ldr	r3, [pc, #292]	@ (8001a70 <MX_TIM1_Init+0x158>)
 800194c:	4a49      	ldr	r2, [pc, #292]	@ (8001a74 <MX_TIM1_Init+0x15c>)
 800194e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = TIM1_PSC;
 8001950:	4b47      	ldr	r3, [pc, #284]	@ (8001a70 <MX_TIM1_Init+0x158>)
 8001952:	2210      	movs	r2, #16
 8001954:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001956:	4b46      	ldr	r3, [pc, #280]	@ (8001a70 <MX_TIM1_Init+0x158>)
 8001958:	2220      	movs	r2, #32
 800195a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = TIM1_ARR;
 800195c:	4b44      	ldr	r3, [pc, #272]	@ (8001a70 <MX_TIM1_Init+0x158>)
 800195e:	22fa      	movs	r2, #250	@ 0xfa
 8001960:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001962:	4b43      	ldr	r3, [pc, #268]	@ (8001a70 <MX_TIM1_Init+0x158>)
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001968:	4b41      	ldr	r3, [pc, #260]	@ (8001a70 <MX_TIM1_Init+0x158>)
 800196a:	2200      	movs	r2, #0
 800196c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800196e:	4b40      	ldr	r3, [pc, #256]	@ (8001a70 <MX_TIM1_Init+0x158>)
 8001970:	2200      	movs	r2, #0
 8001972:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001974:	483e      	ldr	r0, [pc, #248]	@ (8001a70 <MX_TIM1_Init+0x158>)
 8001976:	f005 fed4 	bl	8007722 <HAL_TIM_PWM_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001980:	f7ff feba 	bl	80016f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001984:	2300      	movs	r3, #0
 8001986:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC1REF;
 8001988:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800198c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800198e:	2300      	movs	r3, #0
 8001990:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001992:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001996:	4619      	mov	r1, r3
 8001998:	4835      	ldr	r0, [pc, #212]	@ (8001a70 <MX_TIM1_Init+0x158>)
 800199a:	f006 ff8b 	bl	80088b4 <HAL_TIMEx_MasterConfigSynchronization>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80019a4:	f7ff fea8 	bl	80016f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019a8:	2360      	movs	r3, #96	@ 0x60
 80019aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80019ac:	2300      	movs	r3, #0
 80019ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80019b0:	2302      	movs	r3, #2
 80019b2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019b4:	2300      	movs	r3, #0
 80019b6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019b8:	2300      	movs	r3, #0
 80019ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019bc:	2300      	movs	r3, #0
 80019be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019c0:	2300      	movs	r3, #0
 80019c2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019c4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019c8:	2200      	movs	r2, #0
 80019ca:	4619      	mov	r1, r3
 80019cc:	4828      	ldr	r0, [pc, #160]	@ (8001a70 <MX_TIM1_Init+0x158>)
 80019ce:	f006 f9c9 	bl	8007d64 <HAL_TIM_PWM_ConfigChannel>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80019d8:	f7ff fe8e 	bl	80016f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019dc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019e0:	2204      	movs	r2, #4
 80019e2:	4619      	mov	r1, r3
 80019e4:	4822      	ldr	r0, [pc, #136]	@ (8001a70 <MX_TIM1_Init+0x158>)
 80019e6:	f006 f9bd 	bl	8007d64 <HAL_TIM_PWM_ConfigChannel>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80019f0:	f7ff fe82 	bl	80016f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019f4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019f8:	2208      	movs	r2, #8
 80019fa:	4619      	mov	r1, r3
 80019fc:	481c      	ldr	r0, [pc, #112]	@ (8001a70 <MX_TIM1_Init+0x158>)
 80019fe:	f006 f9b1 	bl	8007d64 <HAL_TIM_PWM_ConfigChannel>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001a08:	f7ff fe76 	bl	80016f8 <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim1);
 8001a0c:	4818      	ldr	r0, [pc, #96]	@ (8001a70 <MX_TIM1_Init+0x158>)
 8001a0e:	f007 f85f 	bl	8008ad0 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001a16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a1a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = TIM_DTG_200ns;
 8001a20:	2322      	movs	r3, #34	@ 0x22
 8001a22:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a2c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001a32:	2300      	movs	r3, #0
 8001a34:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a36:	2300      	movs	r3, #0
 8001a38:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a40:	2300      	movs	r3, #0
 8001a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a44:	2300      	movs	r3, #0
 8001a46:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a4c:	1d3b      	adds	r3, r7, #4
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4807      	ldr	r0, [pc, #28]	@ (8001a70 <MX_TIM1_Init+0x158>)
 8001a52:	f006 ffb1 	bl	80089b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8001a5c:	f7ff fe4c 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a60:	4803      	ldr	r0, [pc, #12]	@ (8001a70 <MX_TIM1_Init+0x158>)
 8001a62:	f000 f8a3 	bl	8001bac <HAL_TIM_MspPostInit>

}
 8001a66:	bf00      	nop
 8001a68:	3760      	adds	r7, #96	@ 0x60
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200014f8 	.word	0x200014f8
 8001a74:	40012c00 	.word	0x40012c00

08001a78 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	@ 0x28
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7e:	f107 031c 	add.w	r3, r7, #28
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a8a:	463b      	mov	r3, r7
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
 8001a98:	615a      	str	r2, [r3, #20]
 8001a9a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a9c:	4b20      	ldr	r3, [pc, #128]	@ (8001b20 <MX_TIM2_Init+0xa8>)
 8001a9e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001aa2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = TIM2_PSC;
 8001aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b20 <MX_TIM2_Init+0xa8>)
 8001aa6:	2210      	movs	r2, #16
 8001aa8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <MX_TIM2_Init+0xa8>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = TIM2_ARR;
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <MX_TIM2_Init+0xa8>)
 8001ab2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ab6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab8:	4b19      	ldr	r3, [pc, #100]	@ (8001b20 <MX_TIM2_Init+0xa8>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abe:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <MX_TIM2_Init+0xa8>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001ac4:	4816      	ldr	r0, [pc, #88]	@ (8001b20 <MX_TIM2_Init+0xa8>)
 8001ac6:	f005 fdd5 	bl	8007674 <HAL_TIM_OC_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d001      	beq.n	8001ad4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001ad0:	f7ff fe12 	bl	80016f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001adc:	f107 031c 	add.w	r3, r7, #28
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	480f      	ldr	r0, [pc, #60]	@ (8001b20 <MX_TIM2_Init+0xa8>)
 8001ae4:	f006 fee6 	bl	80088b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d001      	beq.n	8001af2 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001aee:	f7ff fe03 	bl	80016f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001af2:	2300      	movs	r3, #0
 8001af4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001af6:	2300      	movs	r3, #0
 8001af8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b02:	463b      	mov	r3, r7
 8001b04:	2200      	movs	r2, #0
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <MX_TIM2_Init+0xa8>)
 8001b0a:	f006 f8b1 	bl	8007c70 <HAL_TIM_OC_ConfigChannel>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001b14:	f7ff fdf0 	bl	80016f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b18:	bf00      	nop
 8001b1a:	3728      	adds	r7, #40	@ 0x28
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20001544 	.word	0x20001544

08001b24 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a0d      	ldr	r2, [pc, #52]	@ (8001b68 <HAL_TIM_PWM_MspInit+0x44>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d113      	bne.n	8001b5e <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b36:	4b0d      	ldr	r3, [pc, #52]	@ (8001b6c <HAL_TIM_PWM_MspInit+0x48>)
 8001b38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b3a:	4a0c      	ldr	r2, [pc, #48]	@ (8001b6c <HAL_TIM_PWM_MspInit+0x48>)
 8001b3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b40:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b42:	4b0a      	ldr	r3, [pc, #40]	@ (8001b6c <HAL_TIM_PWM_MspInit+0x48>)
 8001b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2105      	movs	r1, #5
 8001b52:	2019      	movs	r0, #25
 8001b54:	f003 f9cc 	bl	8004ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001b58:	2019      	movs	r0, #25
 8001b5a:	f003 f9e3 	bl	8004f24 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001b5e:	bf00      	nop
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40012c00 	.word	0x40012c00
 8001b6c:	40021000 	.word	0x40021000

08001b70 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM2)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b80:	d10b      	bne.n	8001b9a <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b82:	4b09      	ldr	r3, [pc, #36]	@ (8001ba8 <HAL_TIM_OC_MspInit+0x38>)
 8001b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b86:	4a08      	ldr	r2, [pc, #32]	@ (8001ba8 <HAL_TIM_OC_MspInit+0x38>)
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <HAL_TIM_OC_MspInit+0x38>)
 8001b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	40021000 	.word	0x40021000

08001bac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08a      	sub	sp, #40	@ 0x28
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	f107 0314 	add.w	r3, r7, #20
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a28      	ldr	r2, [pc, #160]	@ (8001c6c <HAL_TIM_MspPostInit+0xc0>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d149      	bne.n	8001c62 <HAL_TIM_MspPostInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bce:	4b28      	ldr	r3, [pc, #160]	@ (8001c70 <HAL_TIM_MspPostInit+0xc4>)
 8001bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd2:	4a27      	ldr	r2, [pc, #156]	@ (8001c70 <HAL_TIM_MspPostInit+0xc4>)
 8001bd4:	f043 0304 	orr.w	r3, r3, #4
 8001bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bda:	4b25      	ldr	r3, [pc, #148]	@ (8001c70 <HAL_TIM_MspPostInit+0xc4>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bde:	f003 0304 	and.w	r3, r3, #4
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be6:	4b22      	ldr	r3, [pc, #136]	@ (8001c70 <HAL_TIM_MspPostInit+0xc4>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bea:	4a21      	ldr	r2, [pc, #132]	@ (8001c70 <HAL_TIM_MspPostInit+0xc4>)
 8001bec:	f043 0302 	orr.w	r3, r3, #2
 8001bf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c70 <HAL_TIM_MspPostInit+0xc4>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> TIM1_CH3
    PB13     ------> TIM1_CH1N
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001bfe:	2307      	movs	r3, #7
 8001c00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c02:	2302      	movs	r3, #2
 8001c04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c06:	2300      	movs	r3, #0
 8001c08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c12:	f107 0314 	add.w	r3, r7, #20
 8001c16:	4619      	mov	r1, r3
 8001c18:	4816      	ldr	r0, [pc, #88]	@ (8001c74 <HAL_TIM_MspPostInit+0xc8>)
 8001c1a:	f004 f915 	bl	8005e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001c1e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c24:	2302      	movs	r3, #2
 8001c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001c30:	2306      	movs	r3, #6
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	4619      	mov	r1, r3
 8001c3a:	480f      	ldr	r0, [pc, #60]	@ (8001c78 <HAL_TIM_MspPostInit+0xcc>)
 8001c3c:	f004 f904 	bl	8005e48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001c40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c46:	2302      	movs	r3, #2
 8001c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001c52:	2304      	movs	r3, #4
 8001c54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c56:	f107 0314 	add.w	r3, r7, #20
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4806      	ldr	r0, [pc, #24]	@ (8001c78 <HAL_TIM_MspPostInit+0xcc>)
 8001c5e:	f004 f8f3 	bl	8005e48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001c62:	bf00      	nop
 8001c64:	3728      	adds	r7, #40	@ 0x28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40012c00 	.word	0x40012c00
 8001c70:	40021000 	.word	0x40021000
 8001c74:	48000800 	.word	0x48000800
 8001c78:	48000400 	.word	0x48000400

08001c7c <average>:
    }
    return RESULT_OK(NULL);
}

static Result average(uint16_t adc_id, uint16_t *adc_store)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b089      	sub	sp, #36	@ 0x24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	460b      	mov	r3, r1
 8001c86:	607a      	str	r2, [r7, #4]
 8001c88:	817b      	strh	r3, [r7, #10]
    uint16_t i;
    uint32_t total = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < ADC_NEED_LEN; i++)
 8001c8e:	2300      	movs	r3, #0
 8001c90:	83fb      	strh	r3, [r7, #30]
 8001c92:	e00f      	b.n	8001cb4 <average+0x38>
    {
        total += ADC_Values[i * ADC_COUNT + adc_id];
 8001c94:	8bfa      	ldrh	r2, [r7, #30]
 8001c96:	4613      	mov	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	441a      	add	r2, r3
 8001c9c:	897b      	ldrh	r3, [r7, #10]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	4a10      	ldr	r2, [pc, #64]	@ (8001ce4 <average+0x68>)
 8001ca2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	4413      	add	r3, r2
 8001cac:	61bb      	str	r3, [r7, #24]
    for (i = 0; i < ADC_NEED_LEN; i++)
 8001cae:	8bfb      	ldrh	r3, [r7, #30]
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	83fb      	strh	r3, [r7, #30]
 8001cb4:	8bfb      	ldrh	r3, [r7, #30]
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d9ec      	bls.n	8001c94 <average+0x18>
    }
    *adc_store = (uint16_t)(total / ADC_NEED_LEN);
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce8 <average+0x6c>)
 8001cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc2:	085b      	lsrs	r3, r3, #1
 8001cc4:	b29a      	uxth	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	801a      	strh	r2, [r3, #0]
    return RESULT_OK(NULL);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	701a      	strb	r2, [r3, #0]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	605a      	str	r2, [r3, #4]
}
 8001cd6:	68f8      	ldr	r0, [r7, #12]
 8001cd8:	3724      	adds	r7, #36	@ 0x24
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20001590 	.word	0x20001590
 8001ce8:	38e38e39 	.word	0x38e38e39

08001cec <renew_adc>:

Result renew_adc(uint16_t adc_id, uint16_t *adc_store)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	460b      	mov	r3, r1
 8001cf6:	607a      	str	r2, [r7, #4]
 8001cf8:	817b      	strh	r3, [r7, #10]
    return average(adc_id, adc_store);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	8979      	ldrh	r1, [r7, #10]
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ffbb 	bl	8001c7c <average>
}
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
	...

08001d10 <StartAdcTask>:

void StartAdcTask(void *argument)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_Values, ADC_COUNT * ADC_NEED_LEN);
 8001d18:	221b      	movs	r2, #27
 8001d1a:	4903      	ldr	r1, [pc, #12]	@ (8001d28 <StartAdcTask+0x18>)
 8001d1c:	4803      	ldr	r0, [pc, #12]	@ (8001d2c <StartAdcTask+0x1c>)
 8001d1e:	f002 f957 	bl	8003fd0 <HAL_ADC_Start_DMA>
    StopTask();
 8001d22:	f007 fdce 	bl	80098c2 <osThreadExit>
 8001d26:	bf00      	nop
 8001d28:	20001590 	.word	0x20001590
 8001d2c:	200012e4 	.word	0x200012e4

08001d30 <fdcan_pkt_get_byte>:
bool fdcan_bus_off = false;

FncState fdacn_data_store = FNC_DISABLE;

Result fdcan_pkt_get_byte(FdcanPkt* pkt, uint8_t id, uint8_t* container)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b089      	sub	sp, #36	@ 0x24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	60b9      	str	r1, [r7, #8]
 8001d3a:	603b      	str	r3, [r7, #0]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	71fb      	strb	r3, [r7, #7]
    if (pkt->len <= id) return RESULT_ERROR(RES_ERR_NOT_FOUND);
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	7b1b      	ldrb	r3, [r3, #12]
 8001d44:	79fa      	ldrb	r2, [r7, #7]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d308      	bcc.n	8001d5c <fdcan_pkt_get_byte+0x2c>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	2300      	movs	r3, #0
 8001d50:	6013      	str	r3, [r2, #0]
 8001d52:	6053      	str	r3, [r2, #4]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2207      	movs	r2, #7
 8001d58:	711a      	strb	r2, [r3, #4]
 8001d5a:	e00b      	b.n	8001d74 <fdcan_pkt_get_byte+0x44>
    *container = pkt->data[id];
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	68ba      	ldr	r2, [r7, #8]
 8001d60:	4413      	add	r3, r2
 8001d62:	791a      	ldrb	r2, [r3, #4]
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	701a      	strb	r2, [r3, #0]
    return RESULT_OK(container);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	701a      	strb	r2, [r3, #0]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	605a      	str	r2, [r3, #4]
}
 8001d74:	68f8      	ldr	r0, [r7, #12]
 8001d76:	3724      	adds	r7, #36	@ 0x24
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <fdcan_pkt_pool_alloc>:
    }
    fdcan_pkt_pool.remain = FDCAN_PKT_POOL_CAP;
}

Result fdcan_pkt_pool_alloc(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b089      	sub	sp, #36	@ 0x24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
    if (fdcan_pkt_pool.head == NULL) {
 8001d88:	4b16      	ldr	r3, [pc, #88]	@ (8001de4 <fdcan_pkt_pool_alloc+0x64>)
 8001d8a:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d108      	bne.n	8001da4 <fdcan_pkt_pool_alloc+0x24>
        return RESULT_ERROR(RES_ERR_EMPTY);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	461a      	mov	r2, r3
 8001d96:	2300      	movs	r3, #0
 8001d98:	6013      	str	r3, [r2, #0]
 8001d9a:	6053      	str	r3, [r2, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2204      	movs	r2, #4
 8001da0:	711a      	strb	r2, [r3, #4]
    FdcanPkt* pkt = fdcan_pkt_pool.head;
    fdcan_pkt_pool.head = pkt->next;
    pkt->next = NULL;
    fdcan_pkt_pool.remain--;
    return RESULT_OK(pkt);
}
 8001da2:	e019      	b.n	8001dd8 <fdcan_pkt_pool_alloc+0x58>
    FdcanPkt* pkt = fdcan_pkt_pool.head;
 8001da4:	4b0f      	ldr	r3, [pc, #60]	@ (8001de4 <fdcan_pkt_pool_alloc+0x64>)
 8001da6:	f8d3 3280 	ldr.w	r3, [r3, #640]	@ 0x280
 8001daa:	61fb      	str	r3, [r7, #28]
    fdcan_pkt_pool.head = pkt->next;
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	4a0c      	ldr	r2, [pc, #48]	@ (8001de4 <fdcan_pkt_pool_alloc+0x64>)
 8001db2:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    pkt->next = NULL;
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	2200      	movs	r2, #0
 8001dba:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.remain--;
 8001dbc:	4b09      	ldr	r3, [pc, #36]	@ (8001de4 <fdcan_pkt_pool_alloc+0x64>)
 8001dbe:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 8001dc2:	3b01      	subs	r3, #1
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4b07      	ldr	r3, [pc, #28]	@ (8001de4 <fdcan_pkt_pool_alloc+0x64>)
 8001dc8:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
    return RESULT_OK(pkt);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2201      	movs	r2, #1
 8001dd0:	701a      	strb	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	69fa      	ldr	r2, [r7, #28]
 8001dd6:	605a      	str	r2, [r3, #4]
}
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	3724      	adds	r7, #36	@ 0x24
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	200015c8 	.word	0x200015c8

08001de8 <fdcan_pkt_pool_free>:

void fdcan_pkt_pool_free(FdcanPkt* pkt)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
    memset(pkt->data, 0, sizeof(pkt->data));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3304      	adds	r3, #4
 8001df4:	2208      	movs	r2, #8
 8001df6:	2100      	movs	r1, #0
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f00a fb1d 	bl	800c438 <memset>
    pkt->len = 0;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	731a      	strb	r2, [r3, #12]
    pkt->next = fdcan_pkt_pool.head;
 8001e04:	4b0a      	ldr	r3, [pc, #40]	@ (8001e30 <fdcan_pkt_pool_free+0x48>)
 8001e06:	f8d3 2280 	ldr.w	r2, [r3, #640]	@ 0x280
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	611a      	str	r2, [r3, #16]
    fdcan_pkt_pool.head = pkt;
 8001e0e:	4a08      	ldr	r2, [pc, #32]	@ (8001e30 <fdcan_pkt_pool_free+0x48>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f8c2 3280 	str.w	r3, [r2, #640]	@ 0x280
    fdcan_pkt_pool.remain++;
 8001e16:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <fdcan_pkt_pool_free+0x48>)
 8001e18:	f893 3284 	ldrb.w	r3, [r3, #644]	@ 0x284
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	4b03      	ldr	r3, [pc, #12]	@ (8001e30 <fdcan_pkt_pool_free+0x48>)
 8001e22:	f883 2284 	strb.w	r2, [r3, #644]	@ 0x284
}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	200015c8 	.word	0x200015c8

08001e34 <fdcan_pkt_buf_push>:
    .buf = recv_pkt_buf,
    .cap = FDCAN_RECV_BUF_CAP,
};

Result fdcan_pkt_buf_push(FdcanPktBuf* self, FdcanPkt* pkt)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b08b      	sub	sp, #44	@ 0x2c
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
    if (self->len >= self->cap) return RESULT_ERROR(RES_ERR_OVERFLOW);
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	68bb      	ldr	r3, [r7, #8]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	d308      	bcc.n	8001e5e <fdcan_pkt_buf_push+0x2a>
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	461a      	mov	r2, r3
 8001e50:	2300      	movs	r3, #0
 8001e52:	6013      	str	r3, [r2, #0]
 8001e54:	6053      	str	r3, [r2, #4]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2206      	movs	r2, #6
 8001e5a:	711a      	strb	r2, [r3, #4]
 8001e5c:	e01e      	b.n	8001e9c <fdcan_pkt_buf_push+0x68>
    size_t tail = (self->head + self->len) % self->cap;
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	685a      	ldr	r2, [r3, #4]
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	4413      	add	r3, r2
 8001e68:	68ba      	ldr	r2, [r7, #8]
 8001e6a:	68d2      	ldr	r2, [r2, #12]
 8001e6c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001e70:	fb01 f202 	mul.w	r2, r1, r2
 8001e74:	1a9b      	subs	r3, r3, r2
 8001e76:	627b      	str	r3, [r7, #36]	@ 0x24
    self->buf[tail] = pkt;
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	4413      	add	r3, r2
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	601a      	str	r2, [r3, #0]
    self->len++;
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	1c5a      	adds	r2, r3, #1
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	609a      	str	r2, [r3, #8]
    return RESULT_OK(self);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2201      	movs	r2, #1
 8001e94:	701a      	strb	r2, [r3, #0]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	605a      	str	r2, [r3, #4]
}
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	372c      	adds	r7, #44	@ 0x2c
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <HAL_FDCAN_ErrorStatusCallback>:
#include "connectivity/fdcan/callback.h"
#include "fdcan.h"
#include "connectivity/fdcan/main.h"

void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
    if (hfdcan == &hfdcan1)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a08      	ldr	r2, [pc, #32]	@ (8001ed8 <HAL_FDCAN_ErrorStatusCallback+0x30>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d107      	bne.n	8001eca <HAL_FDCAN_ErrorStatusCallback+0x22>
    {
        if (ITS_CHECK(ErrorStatusITs, FDCAN_IT_BUS_OFF))
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d002      	beq.n	8001eca <HAL_FDCAN_ErrorStatusCallback+0x22>
        {
            fdcan_bus_off = true;
 8001ec4:	4b05      	ldr	r3, [pc, #20]	@ (8001edc <HAL_FDCAN_ErrorStatusCallback+0x34>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	200013e4 	.word	0x200013e4
 8001edc:	20001850 	.word	0x20001850

08001ee0 <HAL_FDCAN_TxEventFifoCallback>:

void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08c      	sub	sp, #48	@ 0x30
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_NEW_DATA))
    {
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_FULL))
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d005      	beq.n	8001f00 <HAL_FDCAN_TxEventFifoCallback+0x20>
    {
        FDCAN_TxEventFifoTypeDef txEvent;
        HAL_FDCAN_GetTxEvent(hfdcan, &txEvent);
 8001ef4:	f107 0308 	add.w	r3, r7, #8
 8001ef8:	4619      	mov	r1, r3
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f003 fd56 	bl	80059ac <HAL_FDCAN_GetTxEvent>
    }
    if (ITS_CHECK(TxEventFifoITs, FDCAN_IT_TX_EVT_FIFO_ELT_LOST))
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <HAL_FDCAN_TxEventFifoCallback+0x2e>
    {
        Error_Handler();
 8001f0a:	f7ff fbf5 	bl	80016f8 <Error_Handler>
    }
}
 8001f0e:	bf00      	nop
 8001f10:	3730      	adds	r7, #48	@ 0x30
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}

08001f16 <HAL_FDCAN_TxBufferCompleteCallback>:

void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
 8001f1e:	6039      	str	r1, [r7, #0]
}
 8001f20:	bf00      	nop
 8001f22:	370c      	adds	r7, #12
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <HAL_FDCAN_RxFifo0Callback>:

FDCAN_RxHeaderTypeDef RxHeader0 = {0};
FDCAN_RxHeaderTypeDef RxHeader1 = {0};
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b08a      	sub	sp, #40	@ 0x28
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
    if(ITS_CHECK(RxFifo0ITs, FDCAN_IT_RX_FIFO0_NEW_MESSAGE))
 8001f36:	68bb      	ldr	r3, [r7, #8]
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d057      	beq.n	8001ff0 <HAL_FDCAN_RxFifo0Callback+0xc4>
    {
        FdcanPkt* pkt = RESULT_UNWRAP_HANDLE(fdcan_pkt_pool_alloc());
 8001f40:	f107 0318 	add.w	r3, r7, #24
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff ff1b 	bl	8001d80 <fdcan_pkt_pool_alloc>
 8001f4a:	7e3b      	ldrb	r3, [r7, #24]
 8001f4c:	f083 0301 	eor.w	r3, r3, #1
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d005      	beq.n	8001f62 <HAL_FDCAN_RxFifo0Callback+0x36>
 8001f56:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8001f5a:	4b27      	ldr	r3, [pc, #156]	@ (8001ff8 <HAL_FDCAN_RxFifo0Callback+0xcc>)
 8001f5c:	701a      	strb	r2, [r3, #0]
 8001f5e:	f7ff fbcb 	bl	80016f8 <Error_Handler>
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	627b      	str	r3, [r7, #36]	@ 0x24
        ERROR_CHECK_HAL_HANDLE(HAL_FDCAN_GetRxMessage(
 8001f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f68:	3304      	adds	r3, #4
 8001f6a:	4a24      	ldr	r2, [pc, #144]	@ (8001ffc <HAL_FDCAN_RxFifo0Callback+0xd0>)
 8001f6c:	2140      	movs	r1, #64	@ 0x40
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f003 fc14 	bl	800579c <HAL_FDCAN_GetRxMessage>
 8001f74:	4603      	mov	r3, r0
 8001f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001f7a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <HAL_FDCAN_RxFifo0Callback+0x5a>
 8001f82:	f7ff fbb9 	bl	80016f8 <Error_Handler>
            hfdcan, FDCAN_RX_FIFO0, &RxHeader0, pkt->data));
        pkt->id = RxHeader0.Identifier;
 8001f86:	4b1d      	ldr	r3, [pc, #116]	@ (8001ffc <HAL_FDCAN_RxFifo0Callback+0xd0>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8c:	601a      	str	r2, [r3, #0]
        pkt->len = RxHeader0.DataLength;
 8001f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ffc <HAL_FDCAN_RxFifo0Callback+0xd0>)
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f96:	731a      	strb	r2, [r3, #12]
        if (pkt->id >= FDCAN_FILTER0_ID_MIN && pkt->id <= FDCAN_FILTER0_ID_MAX)
 8001f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	2b1f      	cmp	r3, #31
 8001f9e:	d90c      	bls.n	8001fba <HAL_FDCAN_RxFifo0Callback+0x8e>
 8001fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2b21      	cmp	r3, #33	@ 0x21
 8001fa6:	d808      	bhi.n	8001fba <HAL_FDCAN_RxFifo0Callback+0x8e>
        {
            instant_recv_proc(pkt);
 8001fa8:	463b      	mov	r3, r7
 8001faa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fac:	4618      	mov	r0, r3
 8001fae:	f000 f849 	bl	8002044 <instant_recv_proc>
            fdcan_pkt_pool_free(pkt);
 8001fb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001fb4:	f7ff ff18 	bl	8001de8 <fdcan_pkt_pool_free>
            RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
        }
        else
        {}
    }
}
 8001fb8:	e01a      	b.n	8001ff0 <HAL_FDCAN_RxFifo0Callback+0xc4>
        else if (pkt->id >= FDCAN_FILTER1_ID_MIN && pkt->id <= FDCAN_FILTER1_ID_MAX)
 8001fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2b21      	cmp	r3, #33	@ 0x21
 8001fc0:	d916      	bls.n	8001ff0 <HAL_FDCAN_RxFifo0Callback+0xc4>
 8001fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2b23      	cmp	r3, #35	@ 0x23
 8001fc8:	d812      	bhi.n	8001ff0 <HAL_FDCAN_RxFifo0Callback+0xc4>
            RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
 8001fca:	f107 0310 	add.w	r3, r7, #16
 8001fce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd0:	490b      	ldr	r1, [pc, #44]	@ (8002000 <HAL_FDCAN_RxFifo0Callback+0xd4>)
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff ff2e 	bl	8001e34 <fdcan_pkt_buf_push>
 8001fd8:	7c3b      	ldrb	r3, [r7, #16]
 8001fda:	f083 0301 	eor.w	r3, r3, #1
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d005      	beq.n	8001ff0 <HAL_FDCAN_RxFifo0Callback+0xc4>
 8001fe4:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8001fe8:	4b03      	ldr	r3, [pc, #12]	@ (8001ff8 <HAL_FDCAN_RxFifo0Callback+0xcc>)
 8001fea:	701a      	strb	r2, [r3, #0]
 8001fec:	f7ff fb84 	bl	80016f8 <Error_Handler>
}
 8001ff0:	bf00      	nop
 8001ff2:	3728      	adds	r7, #40	@ 0x28
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	200018a4 	.word	0x200018a4
 8001ffc:	2000187c 	.word	0x2000187c
 8002000:	20000004 	.word	0x20000004

08002004 <HAL_FDCAN_RxFifo1Callback>:

void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
        //     hfdcan, FDCAN_RX_FIFO1, &RxHeader1, pkt->data));
        // pkt->id = RxHeader1.Identifier;
        // pkt->len = RxHeader1.DataLength;
        // RESULT_CHECK_HANDLE(fdcan_pkt_buf_push(&fdcan_recv_pkt_buf, pkt));
    }
}
 800200e:	bf00      	nop
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <instant_recv_proc_inner>:
#include "fdcan.h"
#include "connectivity/cmds.h"
#include "connectivity/fdcan/pkt_write.h"

__weak Result instant_recv_proc_inner(FdcanPkt* pkt, uint8_t byte0)
{
 800201a:	b480      	push	{r7}
 800201c:	b087      	sub	sp, #28
 800201e:	af00      	add	r7, sp, #0
 8002020:	60f8      	str	r0, [r7, #12]
 8002022:	60b9      	str	r1, [r7, #8]
 8002024:	4613      	mov	r3, r2
 8002026:	71fb      	strb	r3, [r7, #7]
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	461a      	mov	r2, r3
 800202c:	2300      	movs	r3, #0
 800202e:	6013      	str	r3, [r2, #0]
 8002030:	6053      	str	r3, [r2, #4]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2207      	movs	r2, #7
 8002036:	711a      	strb	r2, [r3, #4]
}
 8002038:	68f8      	ldr	r0, [r7, #12]
 800203a:	371c      	adds	r7, #28
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <instant_recv_proc>:
    return RESULT_ERROR(RES_ERR_NOT_FOUND);
}
#endif

Result instant_recv_proc(FdcanPkt* pkt)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08a      	sub	sp, #40	@ 0x28
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
    uint8_t code;
    RESULT_CHECK_RET_RES(fdcan_pkt_get_byte(pkt, 0, &code));
 800204e:	f107 001c 	add.w	r0, r7, #28
 8002052:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 8002056:	2200      	movs	r2, #0
 8002058:	6839      	ldr	r1, [r7, #0]
 800205a:	f7ff fe69 	bl	8001d30 <fdcan_pkt_get_byte>
 800205e:	7f3b      	ldrb	r3, [r7, #28]
 8002060:	f083 0301 	eor.w	r3, r3, #1
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d00c      	beq.n	8002084 <instant_recv_proc+0x40>
 800206a:	f997 2020 	ldrsb.w	r2, [r7, #32]
 800206e:	4b18      	ldr	r3, [pc, #96]	@ (80020d0 <instant_recv_proc+0x8c>)
 8002070:	701a      	strb	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	461a      	mov	r2, r3
 8002076:	f107 031c 	add.w	r3, r7, #28
 800207a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800207e:	e882 0003 	stmia.w	r2, {r0, r1}
            fdacn_data_store = FNC_ENABLE;
            return RESULT_OK(NULL);
        }
        default: return instant_recv_proc_inner(pkt, code);
    }
}
 8002082:	e021      	b.n	80020c8 <instant_recv_proc+0x84>
    switch (code)
 8002084:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002088:	2b11      	cmp	r3, #17
 800208a:	d002      	beq.n	8002092 <instant_recv_proc+0x4e>
 800208c:	2b12      	cmp	r3, #18
 800208e:	d00a      	beq.n	80020a6 <instant_recv_proc+0x62>
 8002090:	e013      	b.n	80020ba <instant_recv_proc+0x76>
            fdacn_data_store = FNC_DISABLE;
 8002092:	4b10      	ldr	r3, [pc, #64]	@ (80020d4 <instant_recv_proc+0x90>)
 8002094:	2200      	movs	r2, #0
 8002096:	701a      	strb	r2, [r3, #0]
            return RESULT_OK(NULL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	701a      	strb	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2200      	movs	r2, #0
 80020a2:	605a      	str	r2, [r3, #4]
}
 80020a4:	e010      	b.n	80020c8 <instant_recv_proc+0x84>
            fdacn_data_store = FNC_ENABLE;
 80020a6:	4b0b      	ldr	r3, [pc, #44]	@ (80020d4 <instant_recv_proc+0x90>)
 80020a8:	2201      	movs	r2, #1
 80020aa:	701a      	strb	r2, [r3, #0]
            return RESULT_OK(NULL);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2201      	movs	r2, #1
 80020b0:	701a      	strb	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	605a      	str	r2, [r3, #4]
}
 80020b8:	e006      	b.n	80020c8 <instant_recv_proc+0x84>
        default: return instant_recv_proc_inner(pkt, code);
 80020ba:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6839      	ldr	r1, [r7, #0]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff ffa9 	bl	800201a <instant_recv_proc_inner>
}
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	3728      	adds	r7, #40	@ 0x28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	200018a4 	.word	0x200018a4
 80020d4:	20001851 	.word	0x20001851

080020d8 <HAL_GPIO_EXTI_Callback>:
#include "main/main.h"
#include "motor/main.h"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	80fb      	strh	r3, [r7, #6]
    if (
           (GPIO_Pin == motor_0.const_h.Hall_GPIO_Pin_x[0])
 80020e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002110 <HAL_GPIO_EXTI_Callback+0x38>)
 80020e4:	8a1b      	ldrh	r3, [r3, #16]
    if (
 80020e6:	88fa      	ldrh	r2, [r7, #6]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d009      	beq.n	8002100 <HAL_GPIO_EXTI_Callback+0x28>
        || (GPIO_Pin == motor_0.const_h.Hall_GPIO_Pin_x[1])
 80020ec:	4b08      	ldr	r3, [pc, #32]	@ (8002110 <HAL_GPIO_EXTI_Callback+0x38>)
 80020ee:	8a5b      	ldrh	r3, [r3, #18]
 80020f0:	88fa      	ldrh	r2, [r7, #6]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d004      	beq.n	8002100 <HAL_GPIO_EXTI_Callback+0x28>
        || (GPIO_Pin == motor_0.const_h.Hall_GPIO_Pin_x[2])
 80020f6:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <HAL_GPIO_EXTI_Callback+0x38>)
 80020f8:	8a9b      	ldrh	r3, [r3, #20]
 80020fa:	88fa      	ldrh	r2, [r7, #6]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d102      	bne.n	8002106 <HAL_GPIO_EXTI_Callback+0x2e>
    ) {
        motor_hall_exti(&motor_0);
 8002100:	4803      	ldr	r0, [pc, #12]	@ (8002110 <HAL_GPIO_EXTI_Callback+0x38>)
 8002102:	f000 fefd 	bl	8002f00 <motor_hall_exti>
    }
}
 8002106:	bf00      	nop
 8002108:	3708      	adds	r7, #8
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000014 	.word	0x20000014

08002114 <HAL_TIM_PeriodElapsedCallback_OWN>:

inline void HAL_TIM_PeriodElapsedCallback_OWN(TIM_HandleTypeDef *htim)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
    if (htim == motor_0.const_h.htimx)
 800211c:	4b05      	ldr	r3, [pc, #20]	@ (8002134 <HAL_TIM_PeriodElapsedCallback_OWN+0x20>)
 800211e:	699b      	ldr	r3, [r3, #24]
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	429a      	cmp	r2, r3
 8002124:	d102      	bne.n	800212c <HAL_TIM_PeriodElapsedCallback_OWN+0x18>
    {
        motor_pwm_pulse(&motor_0);
 8002126:	4803      	ldr	r0, [pc, #12]	@ (8002134 <HAL_TIM_PeriodElapsedCallback_OWN+0x20>)
 8002128:	f000 ff38 	bl	8002f9c <motor_pwm_pulse>
    }
}
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000014 	.word	0x20000014

08002138 <StartDefaultTask>:

#define DEFALT_TASK_DELAY_MS 50
uint32_t defalt_running;
void StartDefaultTask(void *argument)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
    const uint32_t osPeriod = pdMS_TO_TICKS(DEFALT_TASK_DELAY_MS);
 8002140:	2332      	movs	r3, #50	@ 0x32
 8002142:	60bb      	str	r3, [r7, #8]
    uint32_t next_wake = osKernelGetTickCount() + osPeriod;
 8002144:	f007 fb16 	bl	8009774 <osKernelGetTickCount>
 8002148:	4602      	mov	r2, r0
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	4413      	add	r3, r2
 800214e:	60fb      	str	r3, [r7, #12]
    for(;;)
    {
        defalt_running = HAL_GetTick();
 8002150:	f001 fb90 	bl	8003874 <HAL_GetTick>
 8002154:	4603      	mov	r3, r0
 8002156:	4a05      	ldr	r2, [pc, #20]	@ (800216c <StartDefaultTask+0x34>)
 8002158:	6013      	str	r3, [r2, #0]
        osDelayUntil(next_wake);
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f007 fbb8 	bl	80098d0 <osDelayUntil>
        next_wake += osPeriod;
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	4413      	add	r3, r2
 8002166:	60fb      	str	r3, [r7, #12]
        defalt_running = HAL_GetTick();
 8002168:	bf00      	nop
 800216a:	e7f1      	b.n	8002150 <StartDefaultTask+0x18>
 800216c:	200018a8 	.word	0x200018a8

08002170 <motor_hall_to_angle>:
        .w1 = 1.0f,
    },
};

Result motor_hall_to_angle(volatile uint8_t hall, float *angle)
{
 8002170:	b480      	push	{r7}
 8002172:	b089      	sub	sp, #36	@ 0x24
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	460b      	mov	r3, r1
 800217a:	607a      	str	r2, [r7, #4]
 800217c:	72fb      	strb	r3, [r7, #11]
    switch(hall)
 800217e:	7afb      	ldrb	r3, [r7, #11]
 8002180:	b2db      	uxtb	r3, r3
 8002182:	3b01      	subs	r3, #1
 8002184:	2b05      	cmp	r3, #5
 8002186:	d828      	bhi.n	80021da <motor_hall_to_angle+0x6a>
 8002188:	a201      	add	r2, pc, #4	@ (adr r2, 8002190 <motor_hall_to_angle+0x20>)
 800218a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800218e:	bf00      	nop
 8002190:	080021d3 	.word	0x080021d3
 8002194:	080021c3 	.word	0x080021c3
 8002198:	080021cb 	.word	0x080021cb
 800219c:	080021b3 	.word	0x080021b3
 80021a0:	080021a9 	.word	0x080021a9
 80021a4:	080021bb 	.word	0x080021bb
    {
        case 5:
        {
            *angle = 0.0f * DEG_TO_RAD;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	f04f 0200 	mov.w	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
            break;
 80021b0:	e01c      	b.n	80021ec <motor_hall_to_angle+0x7c>
        }
        case 4:
        {
            *angle = 60.0f * DEG_TO_RAD;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a13      	ldr	r2, [pc, #76]	@ (8002204 <motor_hall_to_angle+0x94>)
 80021b6:	601a      	str	r2, [r3, #0]
            break;
 80021b8:	e018      	b.n	80021ec <motor_hall_to_angle+0x7c>
        }
        case 6:
        {
            *angle = 120.0f * DEG_TO_RAD;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4a12      	ldr	r2, [pc, #72]	@ (8002208 <motor_hall_to_angle+0x98>)
 80021be:	601a      	str	r2, [r3, #0]
            break;
 80021c0:	e014      	b.n	80021ec <motor_hall_to_angle+0x7c>
        }
        case 2:
        {
            *angle = 180.0f * DEG_TO_RAD;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4a11      	ldr	r2, [pc, #68]	@ (800220c <motor_hall_to_angle+0x9c>)
 80021c6:	601a      	str	r2, [r3, #0]
            break;
 80021c8:	e010      	b.n	80021ec <motor_hall_to_angle+0x7c>
        }
        case 3:
        {
            *angle = 240.0f * DEG_TO_RAD;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4a10      	ldr	r2, [pc, #64]	@ (8002210 <motor_hall_to_angle+0xa0>)
 80021ce:	601a      	str	r2, [r3, #0]
            break;
 80021d0:	e00c      	b.n	80021ec <motor_hall_to_angle+0x7c>
        }
        case 1:
        {
            *angle = 300.0f * DEG_TO_RAD;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a0f      	ldr	r2, [pc, #60]	@ (8002214 <motor_hall_to_angle+0xa4>)
 80021d6:	601a      	str	r2, [r3, #0]
            break;
 80021d8:	e008      	b.n	80021ec <motor_hall_to_angle+0x7c>
        }
        default: return RESULT_ERROR(RES_ERR_NOT_FOUND);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	461a      	mov	r2, r3
 80021de:	2300      	movs	r3, #0
 80021e0:	6013      	str	r3, [r2, #0]
 80021e2:	6053      	str	r3, [r2, #4]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2207      	movs	r2, #7
 80021e8:	711a      	strb	r2, [r3, #4]
    }
    return RESULT_OK(NULL);
}
 80021ea:	e005      	b.n	80021f8 <motor_hall_to_angle+0x88>
    return RESULT_OK(NULL);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2201      	movs	r2, #1
 80021f0:	701a      	strb	r2, [r3, #0]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2200      	movs	r2, #0
 80021f6:	605a      	str	r2, [r3, #4]
}
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	3724      	adds	r7, #36	@ 0x24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	3f860a92 	.word	0x3f860a92
 8002208:	40060a92 	.word	0x40060a92
 800220c:	40490fdb 	.word	0x40490fdb
 8002210:	40860a92 	.word	0x40860a92
 8002214:	40a78d36 	.word	0x40a78d36

08002218 <CLARKE_run_ideal>:
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	60da      	str	r2, [r3, #12]
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	ed93 7a00 	vldr	s14, [r3]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	edd3 7a01 	vldr	s15, [r3, #4]
 8002236:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800223a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800223e:	ee17 0a90 	vmov	r0, s15
 8002242:	f7fe f951 	bl	80004e8 <__aeabi_f2d>
 8002246:	a30c      	add	r3, pc, #48	@ (adr r3, 8002278 <CLARKE_run_ideal+0x60>)
 8002248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800224c:	f7fe f9a4 	bl	8000598 <__aeabi_dmul>
 8002250:	4602      	mov	r2, r0
 8002252:	460b      	mov	r3, r1
 8002254:	4610      	mov	r0, r2
 8002256:	4619      	mov	r1, r3
 8002258:	f7fe fc4e 	bl	8000af8 <__aeabi_d2f>
 800225c:	4602      	mov	r2, r0
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	611a      	str	r2, [r3, #16]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	701a      	strb	r2, [r3, #0]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	45903342 	.word	0x45903342
 800227c:	3fe279a7 	.word	0x3fe279a7

08002280 <motor_foc_tim_setup>:
#include "main.h"
#include "motor/trigonometric.h"
#include "analog/adc1/main.h"

Result motor_foc_tim_setup(const MotorParameter *motor)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
    HAL_TIM_PWM_Start(motor->const_h.htimx, motor->const_h.TIM_CHANNEL_x[0]);
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	699a      	ldr	r2, [r3, #24]
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	4619      	mov	r1, r3
 8002294:	4610      	mov	r0, r2
 8002296:	f005 fa9b 	bl	80077d0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(motor->const_h.htimx, motor->const_h.TIM_CHANNEL_x[1]);
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	699a      	ldr	r2, [r3, #24]
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	6a1b      	ldr	r3, [r3, #32]
 80022a2:	4619      	mov	r1, r3
 80022a4:	4610      	mov	r0, r2
 80022a6:	f005 fa93 	bl	80077d0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(motor->const_h.htimx, motor->const_h.TIM_CHANNEL_x[2]);
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	699a      	ldr	r2, [r3, #24]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022b2:	4619      	mov	r1, r3
 80022b4:	4610      	mov	r0, r2
 80022b6:	f005 fa8b 	bl	80077d0 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(motor->const_h.htimx, motor->const_h.TIM_CHANNEL_x[0]);
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	699a      	ldr	r2, [r3, #24]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	4619      	mov	r1, r3
 80022c4:	4610      	mov	r0, r2
 80022c6:	f006 fa41 	bl	800874c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(motor->const_h.htimx, motor->const_h.TIM_CHANNEL_x[1]);
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	699a      	ldr	r2, [r3, #24]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	6a1b      	ldr	r3, [r3, #32]
 80022d2:	4619      	mov	r1, r3
 80022d4:	4610      	mov	r0, r2
 80022d6:	f006 fa39 	bl	800874c <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(motor->const_h.htimx, motor->const_h.TIM_CHANNEL_x[2]);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	699a      	ldr	r2, [r3, #24]
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e2:	4619      	mov	r1, r3
 80022e4:	4610      	mov	r0, r2
 80022e6:	f006 fa31 	bl	800874c <HAL_TIMEx_PWMN_Start>
    return RESULT_OK(NULL);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2201      	movs	r2, #1
 80022ee:	701a      	strb	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	605a      	str	r2, [r3, #4]
}
 80022f6:	6878      	ldr	r0, [r7, #4]
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
	...

08002300 <motor_foc_hall_update>:

// Thread - hallExti - 0
Result motor_foc_hall_update(MotorParameter *motor)
{
 8002300:	b480      	push	{r7}
 8002302:	b087      	sub	sp, #28
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
    float htim_cnt = (float)__HAL_TIM_GET_COUNTER(motor->const_h.ELE_htimx);
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002312:	ee07 3a90 	vmov	s15, r3
 8002316:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800231a:	edc7 7a05 	vstr	s15, [r7, #20]
    __HAL_TIM_SET_COUNTER(motor->const_h.ELE_htimx, 0);
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2200      	movs	r2, #0
 8002326:	625a      	str	r2, [r3, #36]	@ 0x24
    motor->rpm_fbk_hall = 100000000.0f / htim_cnt;
 8002328:	eddf 6a2c 	vldr	s13, [pc, #176]	@ 80023dc <motor_foc_hall_update+0xdc>
 800232c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002330:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    uint16_t expected = (!motor->reverse)
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 8002340:	f083 0301 	eor.w	r3, r3, #1
 8002344:	b2db      	uxtb	r3, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	d006      	beq.n	8002358 <motor_foc_hall_update+0x58>
        ? hall_seq_clw[motor->exti_hall_last]
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8002350:	461a      	mov	r2, r3
 8002352:	4b23      	ldr	r3, [pc, #140]	@ (80023e0 <motor_foc_hall_update+0xe0>)
 8002354:	5c9b      	ldrb	r3, [r3, r2]
 8002356:	e005      	b.n	8002364 <motor_foc_hall_update+0x64>
        : hall_seq_ccw[motor->exti_hall_last];
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800235e:	461a      	mov	r2, r3
 8002360:	4b20      	ldr	r3, [pc, #128]	@ (80023e4 <motor_foc_hall_update+0xe4>)
 8002362:	5c9b      	ldrb	r3, [r3, r2]
    uint16_t expected = (!motor->reverse)
 8002364:	827b      	strh	r3, [r7, #18]
    // if (hall_last == 0) // ? CHECK
    // {
    //     hall_last = expected;
    // }
    if (motor->exti_hall_curt == expected)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800236c:	b2db      	uxtb	r3, r3
 800236e:	461a      	mov	r2, r3
 8002370:	8a7b      	ldrh	r3, [r7, #18]
 8002372:	4293      	cmp	r3, r2
 8002374:	d107      	bne.n	8002386 <motor_foc_hall_update+0x86>
    {
        // rotated
        motor->hall_angle_acc = 0;
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	651a      	str	r2, [r3, #80]	@ 0x50
        motor->pwm_it_angle_acc = 0;
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	65da      	str	r2, [r3, #92]	@ 0x5c

    // ? check
    // [3G=50,000,000 ()*60()] / 
    // calculate speed every hall instead of  6 times
    // agv gear ratio MOTOR_42BLF01_GEAR
    motor->pi_speed.Fbk = (6000000.0f / (htim_cnt * (MOTOR_42BLF01_POLE / 2))) / 6 / MOTOR_42BLF01_GEAR;
 8002386:	edd7 7a05 	vldr	s15, [r7, #20]
 800238a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800238e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002392:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80023e8 <motor_foc_hall_update+0xe8>
 8002396:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800239a:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 800239e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80023a2:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80023ec <motor_foc_hall_update+0xec>
 80023a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
    // PWM 50us*60/(0.1us*CNT)
    motor->pwm_per_it_angle_itpl = 30000.0f * DEG_TO_RAD / htim_cnt;
 80023b0:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80023f0 <motor_foc_hall_update+0xf0>
 80023b4:	ed97 7a05 	vldr	s14, [r7, #20]
 80023b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

    return RESULT_OK(NULL);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2201      	movs	r2, #1
 80023c6:	701a      	strb	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	605a      	str	r2, [r3, #4]
}
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	371c      	adds	r7, #28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	4cbebc20 	.word	0x4cbebc20
 80023e0:	0800c8fc 	.word	0x0800c8fc
 80023e4:	0800c904 	.word	0x0800c904
 80023e8:	4ab71b00 	.word	0x4ab71b00
 80023ec:	408ccccd 	.word	0x408ccccd
 80023f0:	4402e652 	.word	0x4402e652

080023f4 <stop_check>:

// Thread - pwmIt - 1
static inline Result stop_check(MotorParameter *motor)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b087      	sub	sp, #28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
    // 
    // 
    uint8_t hall_current = motor->exti_hall_curt;
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8002404:	75fb      	strb	r3, [r7, #23]
    uint16_t hall_total = motor->pwm_hall_last*10 + hall_current;
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800240c:	461a      	mov	r2, r3
 800240e:	0092      	lsls	r2, r2, #2
 8002410:	4413      	add	r3, r2
 8002412:	005b      	lsls	r3, r3, #1
 8002414:	b29a      	uxth	r2, r3
 8002416:	7dfb      	ldrb	r3, [r7, #23]
 8002418:	b29b      	uxth	r3, r3
 800241a:	4413      	add	r3, r2
 800241c:	82bb      	strh	r3, [r7, #20]
    if(hall_total == motor->pwm_hall_acc)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002424:	b29b      	uxth	r3, r3
 8002426:	8aba      	ldrh	r2, [r7, #20]
 8002428:	429a      	cmp	r2, r3
 800242a:	d121      	bne.n	8002470 <stop_check+0x7c>
    {
        motor->spin_stop_acc++;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8002432:	3301      	adds	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        if (motor->spin_stop_acc >= 3000)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8002442:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8002446:	4293      	cmp	r3, r2
 8002448:	d916      	bls.n	8002478 <stop_check+0x84>
        {
            motor->spin_stop_acc = 0;
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	2200      	movs	r2, #0
 800244e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
            // timerclockvalue_onecycle_electric = 0;   // 
            motor->pi_speed.i1 = 0;                     // i
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
            motor->pi_speed.Fbk = 0;                    // 
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	f04f 0200 	mov.w	r2, #0
 8002462:	671a      	str	r2, [r3, #112]	@ 0x70
            motor->pi_Iq.Out=0;
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	f04f 0200 	mov.w	r2, #0
 800246a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
 800246e:	e003      	b.n	8002478 <stop_check+0x84>
        }
    }
    else
    {
        motor->spin_stop_acc = 0;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	2200      	movs	r2, #0
 8002474:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    motor->pwm_hall_acc = hall_total;
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	8aba      	ldrh	r2, [r7, #20]
 800247c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    motor->pwm_hall_last = hall_current;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	7dfa      	ldrb	r2, [r7, #23]
 8002484:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    return RESULT_OK(NULL);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	701a      	strb	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	605a      	str	r2, [r3, #4]
}
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	371c      	adds	r7, #28
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <pi_speed>:

static inline Result pi_speed(MotorParameter *motor)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b086      	sub	sp, #24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
    //  PI (100PWM)
    // if(Speed.Fbk>0 && stop_flag==0)
    PI_run(&motor->pi_speed);
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	f103 026c 	add.w	r2, r3, #108	@ 0x6c
 80024b0:	463b      	mov	r3, r7
 80024b2:	4611      	mov	r1, r2
 80024b4:	4618      	mov	r0, r3
 80024b6:	f000 fe0f 	bl	80030d8 <PI_run>
    motor->pi_speed_cmd = CLAMP((motor->pi_speed_cmd + motor->pi_speed.Out), 0.2, 0.15);
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	ed93 7a28 	vldr	s14, [r3, #160]	@ 0xa0
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 80024c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ca:	ee17 0a90 	vmov	r0, s15
 80024ce:	f7fe f80b 	bl	80004e8 <__aeabi_f2d>
 80024d2:	a31f      	add	r3, pc, #124	@ (adr r3, 8002550 <pi_speed+0xb0>)
 80024d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024d8:	f7fe faee 	bl	8000ab8 <__aeabi_dcmpgt>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d002      	beq.n	80024e8 <pi_speed+0x48>
 80024e2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8002548 <pi_speed+0xa8>
 80024e6:	e01e      	b.n	8002526 <pi_speed+0x86>
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	ed93 7a28 	vldr	s14, [r3, #160]	@ 0xa0
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 80024f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024f8:	ee17 0a90 	vmov	r0, s15
 80024fc:	f7fd fff4 	bl	80004e8 <__aeabi_f2d>
 8002500:	a30f      	add	r3, pc, #60	@ (adr r3, 8002540 <pi_speed+0xa0>)
 8002502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002506:	f7fe fab9 	bl	8000a7c <__aeabi_dcmplt>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d002      	beq.n	8002516 <pi_speed+0x76>
 8002510:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800254c <pi_speed+0xac>
 8002514:	e007      	b.n	8002526 <pi_speed+0x86>
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	ed93 7a28 	vldr	s14, [r3, #160]	@ 0xa0
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	edd3 7a1d 	vldr	s15, [r3, #116]	@ 0x74
 8002522:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	edc3 7a28 	vstr	s15, [r3, #160]	@ 0xa0
    // else if(Speed.Fbk==0 | stop_flag==1)
    //     motor->pi_speed_cmd=0.18;
    return RESULT_OK(NULL);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2201      	movs	r2, #1
 8002530:	701a      	strb	r2, [r3, #0]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2200      	movs	r2, #0
 8002536:	605a      	str	r2, [r3, #4]
}
 8002538:	68f8      	ldr	r0, [r7, #12]
 800253a:	3718      	adds	r7, #24
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	33333333 	.word	0x33333333
 8002544:	3fc33333 	.word	0x3fc33333
 8002548:	3e4ccccd 	.word	0x3e4ccccd
 800254c:	3e19999a 	.word	0x3e19999a
 8002550:	9999999a 	.word	0x9999999a
 8002554:	3fc99999 	.word	0x3fc99999

08002558 <vec_ctrl_clarke>:

// Thread - pwmIt - 3
static const float ADC_TO_CURRENT = (3.3f / 4095.0f) / 0.185f; // ~ 0.004356 A/LSB
static inline Result vec_ctrl_clarke(MotorParameter *motor)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b088      	sub	sp, #32
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
    // I alpha = 2/3Ia - 1/3Ib - 1/3Ic
    // I bata = (3/3)Ib - (3/3)Ic
    // (3/3) = 0.57735

    // 
    float adc_zero = (float)(motor->adc_u + motor->adc_v + motor->adc_w) / 3 ;
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002568:	461a      	mov	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8002570:	4413      	add	r3, r2
 8002572:	68ba      	ldr	r2, [r7, #8]
 8002574:	f8b2 2068 	ldrh.w	r2, [r2, #104]	@ 0x68
 8002578:	4413      	add	r3, r2
 800257a:	ee07 3a90 	vmov	s15, r3
 800257e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002582:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8002586:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800258a:	edc7 7a07 	vstr	s15, [r7, #28]
    motor->clarke.As = ((float)motor->adc_u - adc_zero) * ADC_TO_CURRENT;
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002594:	ee07 3a90 	vmov	s15, r3
 8002598:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800259c:	edd7 7a07 	vldr	s15, [r7, #28]
 80025a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025a4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002620 <vec_ctrl_clarke+0xc8>
 80025a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	edc3 7a43 	vstr	s15, [r3, #268]	@ 0x10c
    motor->clarke.Bs = ((float)motor->adc_v - adc_zero) * ADC_TO_CURRENT;
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80025b8:	ee07 3a90 	vmov	s15, r3
 80025bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80025c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002620 <vec_ctrl_clarke+0xc8>
 80025cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	edc3 7a44 	vstr	s15, [r3, #272]	@ 0x110
    motor->clarke.Cs = ((float)motor->adc_w - adc_zero) * ADC_TO_CURRENT;
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80025dc:	ee07 3a90 	vmov	s15, r3
 80025e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80025e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025ec:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002620 <vec_ctrl_clarke+0xc8>
 80025f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	edc3 7a45 	vstr	s15, [r3, #276]	@ 0x114

    // PeriodStateVar_w += ( ( (float)motor->clarke.Cs - (float)PeriodFilter_w)*(float)PeriodKFilter );
    // PeriodFilter_w = (float)PeriodStateVar_w;//0.9
    // motor->clarke.Cs =PeriodFilter_w;
		
    CLARKE_run_ideal(&motor->clarke);//Id.Out=CLAMP((Id.Out + Id.delta), 0.1, 0)
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	f503 7286 	add.w	r2, r3, #268	@ 0x10c
 8002600:	463b      	mov	r3, r7
 8002602:	4611      	mov	r1, r2
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff fe07 	bl	8002218 <CLARKE_run_ideal>

    return RESULT_OK(NULL);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2201      	movs	r2, #1
 800260e:	701a      	strb	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	605a      	str	r2, [r3, #4]
}
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	3720      	adds	r7, #32
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	3b8ebcd0 	.word	0x3b8ebcd0

08002624 <vec_ctrl_park>:

// Thread - pwmIt - 4
static inline Result vec_ctrl_park(MotorParameter *motor)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b088      	sub	sp, #32
 8002628:	af00      	add	r7, sp, #0
 800262a:	60f8      	str	r0, [r7, #12]
 800262c:	60b9      	str	r1, [r7, #8]
    motor->pwm_it_angle_acc += motor->pwm_per_it_angle_itpl;
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800263a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    float foc_cal_rad;
    motor_hall_to_angle(motor->exti_hall_curt, &foc_cal_rad);
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800264a:	b2d9      	uxtb	r1, r3
 800264c:	463b      	mov	r3, r7
 800264e:	f107 021c 	add.w	r2, r7, #28
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff fd8c 	bl	8002170 <motor_hall_to_angle>
    foc_cal_rad += motor->pwm_it_angle_acc;
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 800265e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002662:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002666:	edc7 7a07 	vstr	s15, [r7, #28]

    if      (foc_cal_rad >= MUL_2_PI) foc_cal_rad -= MUL_2_PI;
 800266a:	edd7 7a07 	vldr	s15, [r7, #28]
 800266e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800272c <vec_ctrl_park+0x108>
 8002672:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267a:	db08      	blt.n	800268e <vec_ctrl_park+0x6a>
 800267c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002680:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800272c <vec_ctrl_park+0x108>
 8002684:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002688:	edc7 7a07 	vstr	s15, [r7, #28]
 800268c:	e00e      	b.n	80026ac <vec_ctrl_park+0x88>
    else if (foc_cal_rad <      0.0f) foc_cal_rad += MUL_2_PI;
 800268e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002692:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800269a:	d507      	bpl.n	80026ac <vec_ctrl_park+0x88>
 800269c:	edd7 7a07 	vldr	s15, [r7, #28]
 80026a0:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800272c <vec_ctrl_park+0x108>
 80026a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026a8:	edc7 7a07 	vstr	s15, [r7, #28]
    foc_cal_rad += DIV_PI_2 * 3;
 80026ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80026b0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8002730 <vec_ctrl_park+0x10c>
 80026b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026b8:	edc7 7a07 	vstr	s15, [r7, #28]

    // park
    // Id = I alpha cos(theta) + I bata sin(theta)
    motor->park.Alpha = motor->clarke.Alpha;
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
    motor->park.Beta = motor->clarke.Beta;
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	f8d3 211c 	ldr.w	r2, [r3, #284]	@ 0x11c
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124

    motor->park.Sine = TableSearch_sin(foc_cal_rad);
 80026d4:	edd7 7a07 	vldr	s15, [r7, #28]
 80026d8:	eeb0 0a67 	vmov.f32	s0, s15
 80026dc:	f000 fdec 	bl	80032b8 <TableSearch_sin>
 80026e0:	eef0 7a40 	vmov.f32	s15, s0
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	edc3 7a4d 	vstr	s15, [r3, #308]	@ 0x134
    motor->park.Cosine = TableSearch_sin(foc_cal_rad + DIV_PI_2);
 80026ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80026ee:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002734 <vec_ctrl_park+0x110>
 80026f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80026f6:	eeb0 0a67 	vmov.f32	s0, s15
 80026fa:	f000 fddd 	bl	80032b8 <TableSearch_sin>
 80026fe:	eef0 7a40 	vmov.f32	s15, s0
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	edc3 7a4e 	vstr	s15, [r3, #312]	@ 0x138
    
    PARK_run(&motor->park);
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	f503 7290 	add.w	r2, r3, #288	@ 0x120
 800270e:	463b      	mov	r3, r7
 8002710:	4611      	mov	r1, r2
 8002712:	4618      	mov	r0, r3
 8002714:	f000 fc6a 	bl	8002fec <PARK_run>
    // motor->park.Ds = PeriodFilter_id;
        
    // PeriodStateVar_iq += ( ( (float)motor->park.Qs - (float)PeriodFilter_iq)*(float)PeriodKFilter );
    // PeriodFilter_iq = (float)PeriodStateVar_iq;
    // motor->park.Qs = PeriodFilter_iq;
    return RESULT_OK(NULL);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2201      	movs	r2, #1
 800271c:	701a      	strb	r2, [r3, #0]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	605a      	str	r2, [r3, #4]
}
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	3720      	adds	r7, #32
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40c90fdb 	.word	0x40c90fdb
 8002730:	4096cbe4 	.word	0x4096cbe4
 8002734:	3fc90fdb 	.word	0x3fc90fdb

08002738 <vec_ctrl_pi_id_iq>:

// Thread - pwmIt - 5
#define IQ_REF_ADD 0
static inline Result vec_ctrl_pi_id_iq(MotorParameter *motor)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
    // IdIq  PI 
    if(motor->pi_speed.Fbk > 0)
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 8002748:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800274c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002750:	dd6f      	ble.n	8002832 <vec_ctrl_pi_id_iq+0xfa>
    {
        motor->pi_Id.Ref = 0;
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	f04f 0200 	mov.w	r2, #0
 8002758:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
        motor->pi_Id.Fbk = motor->park.Ds;
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	f8d3 212c 	ldr.w	r2, [r3, #300]	@ 0x12c
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
        
        // Id.Fbk=CLAMP(( motor->park.Ds), 0.1, -0.1);
        
        PI_run(&motor->pi_Id); 
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	f103 02d8 	add.w	r2, r3, #216	@ 0xd8
 800276e:	463b      	mov	r3, r7
 8002770:	4611      	mov	r1, r2
 8002772:	4618      	mov	r0, r3
 8002774:	f000 fcb0 	bl	80030d8 <PI_run>
        // if(Id.Ref > Id.Fbk)
        //     Id.delta = 0.002;
        // else
        //     Id.delta = -0.002;
        
        motor->pi_Id.Out = CLAMP((motor->pi_Id.Out), 0.01, -0.01);//
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800277e:	4618      	mov	r0, r3
 8002780:	f7fd feb2 	bl	80004e8 <__aeabi_f2d>
 8002784:	a338      	add	r3, pc, #224	@ (adr r3, 8002868 <vec_ctrl_pi_id_iq+0x130>)
 8002786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800278a:	f7fe f995 	bl	8000ab8 <__aeabi_dcmpgt>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <vec_ctrl_pi_id_iq+0x60>
 8002794:	4b30      	ldr	r3, [pc, #192]	@ (8002858 <vec_ctrl_pi_id_iq+0x120>)
 8002796:	e012      	b.n	80027be <vec_ctrl_pi_id_iq+0x86>
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fd fea2 	bl	80004e8 <__aeabi_f2d>
 80027a4:	a32a      	add	r3, pc, #168	@ (adr r3, 8002850 <vec_ctrl_pi_id_iq+0x118>)
 80027a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027aa:	f7fe f967 	bl	8000a7c <__aeabi_dcmplt>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <vec_ctrl_pi_id_iq+0x80>
 80027b4:	4b29      	ldr	r3, [pc, #164]	@ (800285c <vec_ctrl_pi_id_iq+0x124>)
 80027b6:	e002      	b.n	80027be <vec_ctrl_pi_id_iq+0x86>
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
        // motor->pi_Iq.Fbk = motor->park.Qs;
        // motor->pi_Iq.delta = (motor->pi_Iq.Ref - motor->pi_Iq.Fbk) * (motor->pi_Iq.Kp);
        // motor->pi_Iq.delta = CLAMP((motor->pi_Iq.delta), 0.1, -0.1);//
        // motor->pi_Iq.Out = CLAMP((motor->pi_Iq.Ref + motor->pi_Iq.delta), 0.75, 0);//

        motor->pi_Iq.Ref = motor->pi_speed_cmd + IQ_REF_ADD;  // 
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	edd3 7a28 	vldr	s15, [r3, #160]	@ 0xa0
 80027ca:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8002860 <vec_ctrl_pi_id_iq+0x128>
 80027ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4
        motor->pi_Iq.Fbk = motor->park.Qs;                    // q 
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	f8d3 2130 	ldr.w	r2, [r3, #304]	@ 0x130
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        PI_run(&motor->pi_Iq);                                //  PI_run + anti-windup
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	f103 02a4 	add.w	r2, r3, #164	@ 0xa4
 80027ea:	463b      	mov	r3, r7
 80027ec:	4611      	mov	r1, r2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 fc72 	bl	80030d8 <PI_run>
        // / Vqref 
        motor->pi_Iq.Out = CLAMP(motor->pi_Iq.Out, 0.75f, 0.0f);
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 80027fa:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80027fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002806:	dd02      	ble.n	800280e <vec_ctrl_pi_id_iq+0xd6>
 8002808:	f04f 537d 	mov.w	r3, #1061158912	@ 0x3f400000
 800280c:	e00d      	b.n	800282a <vec_ctrl_pi_id_iq+0xf2>
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	edd3 7a2b 	vldr	s15, [r3, #172]	@ 0xac
 8002814:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800281c:	d502      	bpl.n	8002824 <vec_ctrl_pi_id_iq+0xec>
 800281e:	f04f 0300 	mov.w	r3, #0
 8002822:	e002      	b.n	800282a <vec_ctrl_pi_id_iq+0xf2>
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
 8002830:	e003      	b.n	800283a <vec_ctrl_pi_id_iq+0x102>

    }
    else
    {
        motor->pi_Iq.Out = 0.18;
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	4a0b      	ldr	r2, [pc, #44]	@ (8002864 <vec_ctrl_pi_id_iq+0x12c>)
 8002836:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }
    return RESULT_OK(NULL);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2201      	movs	r2, #1
 800283e:	701a      	strb	r2, [r3, #0]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	605a      	str	r2, [r3, #4]
}
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	47ae147b 	.word	0x47ae147b
 8002854:	bf847ae1 	.word	0xbf847ae1
 8002858:	3c23d70a 	.word	0x3c23d70a
 800285c:	bc23d70a 	.word	0xbc23d70a
 8002860:	00000000 	.word	0x00000000
 8002864:	3e3851ec 	.word	0x3e3851ec
 8002868:	47ae147b 	.word	0x47ae147b
 800286c:	3f847ae1 	.word	0x3f847ae1

08002870 <vec_ctrl_ipark>:

// Thread - pwmIt - 6
static inline Result vec_ctrl_ipark(MotorParameter *motor)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
    // V alpha = Vd cos(theta) - Vq sin(theta)
    // V bata = Vd sin(theta) + Vq cos(theta)

    //
    // ? motor->ipark.Vdref = CLAMP((motor->ipark.Vdref += motor->pi_Id.Out), 0.06, -0.06);
    motor->ipark.Vdref = CLAMP(motor->pi_Id.Out, 0.06, -0.06);
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002880:	4618      	mov	r0, r3
 8002882:	f7fd fe31 	bl	80004e8 <__aeabi_f2d>
 8002886:	a326      	add	r3, pc, #152	@ (adr r3, 8002920 <vec_ctrl_ipark+0xb0>)
 8002888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288c:	f7fe f914 	bl	8000ab8 <__aeabi_dcmpgt>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <vec_ctrl_ipark+0x2a>
 8002896:	4b20      	ldr	r3, [pc, #128]	@ (8002918 <vec_ctrl_ipark+0xa8>)
 8002898:	e012      	b.n	80028c0 <vec_ctrl_ipark+0x50>
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7fd fe21 	bl	80004e8 <__aeabi_f2d>
 80028a6:	a31a      	add	r3, pc, #104	@ (adr r3, 8002910 <vec_ctrl_ipark+0xa0>)
 80028a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ac:	f7fe f8e6 	bl	8000a7c <__aeabi_dcmplt>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <vec_ctrl_ipark+0x4a>
 80028b6:	4b19      	ldr	r3, [pc, #100]	@ (800291c <vec_ctrl_ipark+0xac>)
 80028b8:	e002      	b.n	80028c0 <vec_ctrl_ipark+0x50>
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148

    motor->ipark.Vqref = motor->pi_Iq.Out;
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c

    motor->ipark.Sine = motor->park.Sine;
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
    motor->ipark.Cosine = motor->park.Cosine;
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	f8d3 2138 	ldr.w	r2, [r3, #312]	@ 0x138
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154

    IPARK_run(&motor->ipark);
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	f503 729e 	add.w	r2, r3, #316	@ 0x13c
 80028f0:	463b      	mov	r3, r7
 80028f2:	4611      	mov	r1, r2
 80028f4:	4618      	mov	r0, r3
 80028f6:	f000 fbb4 	bl	8003062 <IPARK_run>
    return RESULT_OK(NULL);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2201      	movs	r2, #1
 80028fe:	701a      	strb	r2, [r3, #0]
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	605a      	str	r2, [r3, #4]
}
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	3718      	adds	r7, #24
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	eb851eb8 	.word	0xeb851eb8
 8002914:	bfaeb851 	.word	0xbfaeb851
 8002918:	3d75c28f 	.word	0x3d75c28f
 800291c:	bd75c28f 	.word	0xbd75c28f
 8002920:	eb851eb8 	.word	0xeb851eb8
 8002924:	3faeb851 	.word	0x3faeb851

08002928 <vec_ctrl_svgen>:

static inline Result vec_ctrl_svgen(MotorParameter *motor)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
    // svgen  //5us
    motor->svgendq.Ualpha = motor->ipark.Alpha;
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	f8d3 213c 	ldr.w	r2, [r3, #316]	@ 0x13c
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
    motor->svgendq.Ubeta = motor->ipark.Beta;
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	f8d3 2140 	ldr.w	r2, [r3, #320]	@ 0x140
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    SVGEN_run(&motor->svgendq);
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	f503 72ac 	add.w	r2, r3, #344	@ 0x158
 8002950:	463b      	mov	r3, r7
 8002952:	4611      	mov	r1, r2
 8002954:	4618      	mov	r0, r3
 8002956:	f000 fc41 	bl	80031dc <SVGEN_run>

    motor->elec_theta_rad = TableSearch_atan2(motor->ipark.Beta, motor->ipark.Alpha);
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	edd3 7a50 	vldr	s15, [r3, #320]	@ 0x140
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	ed93 7a4f 	vldr	s14, [r3, #316]	@ 0x13c
 8002966:	eef0 0a47 	vmov.f32	s1, s14
 800296a:	eeb0 0a67 	vmov.f32	s0, s15
 800296e:	f000 fd59 	bl	8003424 <TableSearch_atan2>
 8002972:	eef0 7a40 	vmov.f32	s15, s0
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	edc3 7a5c 	vstr	s15, [r3, #368]	@ 0x170
    while (motor->elec_theta_rad < 0.0f) motor->elec_theta_rad += MUL_2_PI;
 800297c:	e009      	b.n	8002992 <vec_ctrl_svgen+0x6a>
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	edd3 7a5c 	vldr	s15, [r3, #368]	@ 0x170
 8002984:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8002a14 <vec_ctrl_svgen+0xec>
 8002988:	ee77 7a87 	vadd.f32	s15, s15, s14
 800298c:	68bb      	ldr	r3, [r7, #8]
 800298e:	edc3 7a5c 	vstr	s15, [r3, #368]	@ 0x170
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	edd3 7a5c 	vldr	s15, [r3, #368]	@ 0x170
 8002998:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800299c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a0:	d4ed      	bmi.n	800297e <vec_ctrl_svgen+0x56>

    float elec_theta_deg = motor->elec_theta_rad * RAD_TO_DEG;
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	edd3 7a5c 	vldr	s15, [r3, #368]	@ 0x170
 80029a8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8002a18 <vec_ctrl_svgen+0xf0>
 80029ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029b0:	edc7 7a07 	vstr	s15, [r7, #28]
    while (elec_theta_deg >= 360.0f) elec_theta_deg -= 360.0f;
 80029b4:	e007      	b.n	80029c6 <vec_ctrl_svgen+0x9e>
 80029b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80029ba:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002a1c <vec_ctrl_svgen+0xf4>
 80029be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80029c2:	edc7 7a07 	vstr	s15, [r7, #28]
 80029c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80029ca:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002a1c <vec_ctrl_svgen+0xf4>
 80029ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d6:	daee      	bge.n	80029b6 <vec_ctrl_svgen+0x8e>
    while (elec_theta_deg <    0.0f) elec_theta_deg += 360.0f;
 80029d8:	e007      	b.n	80029ea <vec_ctrl_svgen+0xc2>
 80029da:	edd7 7a07 	vldr	s15, [r7, #28]
 80029de:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002a1c <vec_ctrl_svgen+0xf4>
 80029e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029e6:	edc7 7a07 	vstr	s15, [r7, #28]
 80029ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80029ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f6:	d4f0      	bmi.n	80029da <vec_ctrl_svgen+0xb2>
    motor->elec_theta_deg = elec_theta_deg;
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	69fa      	ldr	r2, [r7, #28]
 80029fc:	f8c3 2174 	str.w	r2, [r3, #372]	@ 0x174

    return RESULT_OK(NULL);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2201      	movs	r2, #1
 8002a04:	701a      	strb	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	605a      	str	r2, [r3, #4]
}
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	3720      	adds	r7, #32
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40c90fdb 	.word	0x40c90fdb
 8002a18:	42652ee1 	.word	0x42652ee1
 8002a1c:	43b40000 	.word	0x43b40000

08002a20 <vec_ctrl_vref>:

static inline Result vec_ctrl_vref(MotorParameter *motor)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
    //     else
    //         motor->svpwm_Vref=0;
    //     }
    // else
        float Vref = sqrt(
            motor->svgendq.Ualpha * motor->svgendq.Ualpha 
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	ed93 7a56 	vldr	s14, [r3, #344]	@ 0x158
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	edd3 7a56 	vldr	s15, [r3, #344]	@ 0x158
 8002a36:	ee27 7a27 	vmul.f32	s14, s14, s15
            + motor->svgendq.Ubeta * motor->svgendq.Ubeta);
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	edd3 6a57 	vldr	s13, [r3, #348]	@ 0x15c
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	edd3 7a57 	vldr	s15, [r3, #348]	@ 0x15c
 8002a46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a4a:	ee77 7a27 	vadd.f32	s15, s14, s15
        float Vref = sqrt(
 8002a4e:	ee17 0a90 	vmov	r0, s15
 8002a52:	f7fd fd49 	bl	80004e8 <__aeabi_f2d>
 8002a56:	4602      	mov	r2, r0
 8002a58:	460b      	mov	r3, r1
 8002a5a:	ec43 2b10 	vmov	d0, r2, r3
 8002a5e:	f009 fde1 	bl	800c624 <sqrt>
 8002a62:	ec53 2b10 	vmov	r2, r3, d0
 8002a66:	4610      	mov	r0, r2
 8002a68:	4619      	mov	r1, r3
 8002a6a:	f7fe f845 	bl	8000af8 <__aeabi_d2f>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	617b      	str	r3, [r7, #20]
        motor->svpwm_Vref = Vref;
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
    //		motor->elec_theta_deg      =  (int)motor_angle % 60;
    
    /*
        svpwm_interval = ((int)cmd_deg / 60) % 6;
        motor->elec_theta_deg      =  (int)cmd_deg % 60;*/
    return RESULT_OK(NULL);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	701a      	strb	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	605a      	str	r2, [r3, #4]
}
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	3718      	adds	r7, #24
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}
	...

08002a90 <vec_ctrl_svpwm>:

// Thread - pwmIt - 7
static inline Result vec_ctrl_svpwm(MotorParameter *motor)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	ed2d 8b02 	vpush	{d8}
 8002a96:	b088      	sub	sp, #32
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
    float T1, T2;
    float theta_in_sector = motor->elec_theta_rad;
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	f8d3 3170 	ldr.w	r3, [r3, #368]	@ 0x170
 8002aa4:	617b      	str	r3, [r7, #20]
    while (theta_in_sector >= DIV_PI_3) theta_in_sector -= DIV_PI_3;
 8002aa6:	e007      	b.n	8002ab8 <vec_ctrl_svpwm+0x28>
 8002aa8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002aac:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8002d1c <vec_ctrl_svpwm+0x28c>
 8002ab0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ab4:	edc7 7a05 	vstr	s15, [r7, #20]
 8002ab8:	edd7 7a05 	vldr	s15, [r7, #20]
 8002abc:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8002d1c <vec_ctrl_svpwm+0x28c>
 8002ac0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ac8:	daee      	bge.n	8002aa8 <vec_ctrl_svpwm+0x18>
    // ? CHECK
    if(!motor->reverse)
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 8002ad0:	f083 0301 	eor.w	r3, r3, #1
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d020      	beq.n	8002b1c <vec_ctrl_svpwm+0x8c>
    {
        T1 = motor->svpwm_Vref * TableSearch_sin(DIV_PI_3 - theta_in_sector);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	ed93 8a5e 	vldr	s16, [r3, #376]	@ 0x178
 8002ae0:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8002d1c <vec_ctrl_svpwm+0x28c>
 8002ae4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aec:	eeb0 0a67 	vmov.f32	s0, s15
 8002af0:	f000 fbe2 	bl	80032b8 <TableSearch_sin>
 8002af4:	eef0 7a40 	vmov.f32	s15, s0
 8002af8:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002afc:	edc7 7a07 	vstr	s15, [r7, #28]
        T2 = motor->svpwm_Vref * TableSearch_sin(theta_in_sector);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	ed93 8a5e 	vldr	s16, [r3, #376]	@ 0x178
 8002b06:	ed97 0a05 	vldr	s0, [r7, #20]
 8002b0a:	f000 fbd5 	bl	80032b8 <TableSearch_sin>
 8002b0e:	eef0 7a40 	vmov.f32	s15, s0
 8002b12:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002b16:	edc7 7a06 	vstr	s15, [r7, #24]
 8002b1a:	e01f      	b.n	8002b5c <vec_ctrl_svpwm+0xcc>
    }
    else
    {
        T1 = motor->svpwm_Vref * TableSearch_sin(theta_in_sector);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	ed93 8a5e 	vldr	s16, [r3, #376]	@ 0x178
 8002b22:	ed97 0a05 	vldr	s0, [r7, #20]
 8002b26:	f000 fbc7 	bl	80032b8 <TableSearch_sin>
 8002b2a:	eef0 7a40 	vmov.f32	s15, s0
 8002b2e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002b32:	edc7 7a07 	vstr	s15, [r7, #28]
        T2 = motor->svpwm_Vref * TableSearch_sin(DIV_PI_3 - theta_in_sector);
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	ed93 8a5e 	vldr	s16, [r3, #376]	@ 0x178
 8002b3c:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8002d1c <vec_ctrl_svpwm+0x28c>
 8002b40:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b48:	eeb0 0a67 	vmov.f32	s0, s15
 8002b4c:	f000 fbb4 	bl	80032b8 <TableSearch_sin>
 8002b50:	eef0 7a40 	vmov.f32	s15, s0
 8002b54:	ee68 7a27 	vmul.f32	s15, s16, s15
 8002b58:	edc7 7a06 	vstr	s15, [r7, #24]
    }
    float T0div2 = (1 - (T1 + T2)) / 2;
 8002b5c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b60:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b6c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b70:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002b74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b78:	edc7 7a04 	vstr	s15, [r7, #16]
    motor->svpwm_T0 = T0div2;
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	693a      	ldr	r2, [r7, #16]
 8002b80:	f8c3 217c 	str.w	r2, [r3, #380]	@ 0x17c
    motor->svpwm_T1 = T1;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	69fa      	ldr	r2, [r7, #28]
 8002b88:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
    motor->svpwm_T2 = T2;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184

    switch(motor->svgendq.Sector)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	f8b3 316c 	ldrh.w	r3, [r3, #364]	@ 0x16c
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	2b05      	cmp	r3, #5
 8002b9e:	f200 80b1 	bhi.w	8002d04 <vec_ctrl_svpwm+0x274>
 8002ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba8 <vec_ctrl_svpwm+0x118>)
 8002ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba8:	08002ccf 	.word	0x08002ccf
 8002bac:	08002c63 	.word	0x08002c63
 8002bb0:	08002c99 	.word	0x08002c99
 8002bb4:	08002bf7 	.word	0x08002bf7
 8002bb8:	08002bc1 	.word	0x08002bc1
 8002bbc:	08002c2d 	.word	0x08002c2d
    // switch(my_hall_signal_in_decimal)
    {
        case 5://240~299 1    bac
        {
            motor->pwm_duty_u = T0div2 + T1;
 8002bc0:	ed97 7a04 	vldr	s14, [r7, #16]
 8002bc4:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	edc3 7a62 	vstr	s15, [r3, #392]	@ 0x188
            motor->pwm_duty_v = T0div2 + T1 + T2;
 8002bd2:	ed97 7a04 	vldr	s14, [r7, #16]
 8002bd6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002bda:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bde:	edd7 7a06 	vldr	s15, [r7, #24]
 8002be2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
            motor->pwm_duty_w = T0div2;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
            break;
 8002bf4:	e086      	b.n	8002d04 <vec_ctrl_svpwm+0x274>
        }
        case 4://300~359 5  bca
        {
            motor->pwm_duty_u = T0div2;
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
            motor->pwm_duty_v = T0div2 + T1 + T2;
 8002bfe:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c02:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c0a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
            motor->pwm_duty_w = T0div2 + T2;
 8002c18:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c1c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
            break;
 8002c2a:	e06b      	b.n	8002d04 <vec_ctrl_svpwm+0x274>
        }
        case 6://0~59 4 cba
        {
            motor->pwm_duty_u = T0div2;
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
            motor->pwm_duty_v = T0div2 + T1;
 8002c34:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c38:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
            motor->pwm_duty_w = T0div2 + T1 + T2;
 8002c46:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c4a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c52:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
            break;
 8002c60:	e050      	b.n	8002d04 <vec_ctrl_svpwm+0x274>
        }
        case 2://60~119 6 cba
        {
            motor->pwm_duty_u = T0div2 + T2;
 8002c62:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c66:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	edc3 7a62 	vstr	s15, [r3, #392]	@ 0x188
            motor->pwm_duty_v = T0div2;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
            motor->pwm_duty_w = T0div2 + T1 + T2;
 8002c7c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c80:	edd7 7a07 	vldr	s15, [r7, #28]
 8002c84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c88:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
            break;
 8002c96:	e035      	b.n	8002d04 <vec_ctrl_svpwm+0x274>
        }
        case 3://120~179 2 acb
        {
            motor->pwm_duty_u = T0div2 + T1 + T2;
 8002c98:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ca0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ca4:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ca8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	edc3 7a62 	vstr	s15, [r3, #392]	@ 0x188
            motor->pwm_duty_v = T0div2;
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	693a      	ldr	r2, [r7, #16]
 8002cb6:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
            motor->pwm_duty_w = T0div2 + T1;
 8002cba:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cbe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	edc3 7a64 	vstr	s15, [r3, #400]	@ 0x190
            break;
 8002ccc:	e01a      	b.n	8002d04 <vec_ctrl_svpwm+0x274>
        }
        case 1://180~239 3 abc
        {
            motor->pwm_duty_u = T0div2 + T1 + T2;
 8002cce:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cd2:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002cda:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	edc3 7a62 	vstr	s15, [r3, #392]	@ 0x188
            motor->pwm_duty_v = T0div2 + T2;
 8002ce8:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cec:	edd7 7a06 	vldr	s15, [r7, #24]
 8002cf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
            motor->pwm_duty_w = T0div2;
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
            break;
 8002d02:	bf00      	nop
        }
    }
    // __HAL_TIM_SET_COMPARE(motor->const_h.htimx, motor->const_h.TIM_CHANNEL_x[0], (uint32_t)((float)TIM1_ARR * motor->pwm_duty_u));
    // __HAL_TIM_SET_COMPARE(motor->const_h.htimx, motor->const_h.TIM_CHANNEL_x[1], (uint32_t)((float)TIM1_ARR * motor->pwm_duty_v));
    // __HAL_TIM_SET_COMPARE(motor->const_h.htimx, motor->const_h.TIM_CHANNEL_x[2], (uint32_t)((float)TIM1_ARR * motor->pwm_duty_w));
    return RESULT_OK(NULL);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	701a      	strb	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	605a      	str	r2, [r3, #4]
}
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	3720      	adds	r7, #32
 8002d14:	46bd      	mov	sp, r7
 8002d16:	ecbd 8b02 	vpop	{d8}
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	3f860a92 	.word	0x3f860a92

08002d20 <motor_foc_pwm_pulse>:
}//FOC  END

// FOC 20kHz
// Thread - pwmIt - 0
Result motor_foc_pwm_pulse(MotorParameter *motor)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
    motor->pwm_count++;
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8002d30:	3301      	adds	r3, #1
 8002d32:	b29a      	uxth	r2, r3
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    if (motor->pwm_count % 2 == 0)
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	b29b      	uxth	r3, r3
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d175      	bne.n	8002e36 <motor_foc_pwm_pulse+0x116>
    {
        // ?
        if((motor->hall_angle_acc + motor->pwm_per_it_angle_itpl) < 60)
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002d56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d5a:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8002eb4 <motor_foc_pwm_pulse+0x194>
 8002d5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d66:	d525      	bpl.n	8002db4 <motor_foc_pwm_pulse+0x94>
        {
            motor->hall_angle_acc += motor->pwm_per_it_angle_itpl;
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
            motor->hall_angle_acc = CLAMP(motor->hall_angle_acc , 60, 0);
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002d84:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8002eb4 <motor_foc_pwm_pulse+0x194>
 8002d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d90:	dd01      	ble.n	8002d96 <motor_foc_pwm_pulse+0x76>
 8002d92:	4b49      	ldr	r3, [pc, #292]	@ (8002eb8 <motor_foc_pwm_pulse+0x198>)
 8002d94:	e00c      	b.n	8002db0 <motor_foc_pwm_pulse+0x90>
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002d9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da4:	d502      	bpl.n	8002dac <motor_foc_pwm_pulse+0x8c>
 8002da6:	f04f 0300 	mov.w	r3, #0
 8002daa:	e001      	b.n	8002db0 <motor_foc_pwm_pulse+0x90>
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002db0:	68ba      	ldr	r2, [r7, #8]
 8002db2:	6513      	str	r3, [r2, #80]	@ 0x50
        }
        renew_adc(motor->const_h.adc_u_id, &motor->adc_u);
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	4619      	mov	r1, r3
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8002dc0:	463b      	mov	r3, r7
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f7fe ff92 	bl	8001cec <renew_adc>
        renew_adc(motor->const_h.adc_v_id, &motor->adc_v);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	785b      	ldrb	r3, [r3, #1]
 8002dcc:	4619      	mov	r1, r3
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	f103 0266 	add.w	r2, r3, #102	@ 0x66
 8002dd4:	463b      	mov	r3, r7
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fe ff88 	bl	8001cec <renew_adc>
        renew_adc(motor->const_h.adc_w_id, &motor->adc_w);
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	789b      	ldrb	r3, [r3, #2]
 8002de0:	4619      	mov	r1, r3
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002de8:	463b      	mov	r3, r7
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fe ff7e 	bl	8001cec <renew_adc>
        vec_ctrl_clarke(motor);
 8002df0:	463b      	mov	r3, r7
 8002df2:	68b9      	ldr	r1, [r7, #8]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff fbaf 	bl	8002558 <vec_ctrl_clarke>
        vec_ctrl_park(motor);
 8002dfa:	463b      	mov	r3, r7
 8002dfc:	68b9      	ldr	r1, [r7, #8]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff fc10 	bl	8002624 <vec_ctrl_park>
        vec_ctrl_pi_id_iq(motor);
 8002e04:	463b      	mov	r3, r7
 8002e06:	68b9      	ldr	r1, [r7, #8]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff fc95 	bl	8002738 <vec_ctrl_pi_id_iq>
        vec_ctrl_ipark(motor);
 8002e0e:	463b      	mov	r3, r7
 8002e10:	68b9      	ldr	r1, [r7, #8]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff fd2c 	bl	8002870 <vec_ctrl_ipark>
        vec_ctrl_svgen(motor);
 8002e18:	463b      	mov	r3, r7
 8002e1a:	68b9      	ldr	r1, [r7, #8]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff fd83 	bl	8002928 <vec_ctrl_svgen>
        vec_ctrl_vref(motor);
 8002e22:	463b      	mov	r3, r7
 8002e24:	68b9      	ldr	r1, [r7, #8]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff fdfa 	bl	8002a20 <vec_ctrl_vref>
        vec_ctrl_svpwm(motor);
 8002e2c:	463b      	mov	r3, r7
 8002e2e:	68b9      	ldr	r1, [r7, #8]
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff fe2d 	bl	8002a90 <vec_ctrl_svpwm>
    }
    if (motor->pwm_count % 100 == 0)
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8002e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8002ebc <motor_foc_pwm_pulse+0x19c>)
 8002e3e:	fba2 1203 	umull	r1, r2, r2, r3
 8002e42:	0952      	lsrs	r2, r2, #5
 8002e44:	2164      	movs	r1, #100	@ 0x64
 8002e46:	fb01 f202 	mul.w	r2, r1, r2
 8002e4a:	1a9b      	subs	r3, r3, r2
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d109      	bne.n	8002e66 <motor_foc_pwm_pulse+0x146>
    {
        stop_check(motor);
 8002e52:	463b      	mov	r3, r7
 8002e54:	68b9      	ldr	r1, [r7, #8]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7ff facc 	bl	80023f4 <stop_check>
        pi_speed(motor);
 8002e5c:	463b      	mov	r3, r7
 8002e5e:	68b9      	ldr	r1, [r7, #8]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff fb1d 	bl	80024a0 <pi_speed>
    }
    if (motor->pwm_count >= 1000)
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8002e6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e70:	d316      	bcc.n	8002ea0 <motor_foc_pwm_pulse+0x180>
    {
        motor->rpm_fbk_htim = motor->exti_hall_cnt * 200.0f;
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	ee07 3a90 	vmov	s15, r3
 8002e7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e82:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002ec0 <motor_foc_pwm_pulse+0x1a0>
 8002e86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
        motor->exti_hall_cnt = 0;
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
        motor->pwm_count = 0;
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    }
    return RESULT_OK(NULL);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	701a      	strb	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	605a      	str	r2, [r3, #4]
}
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	3718      	adds	r7, #24
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	42700000 	.word	0x42700000
 8002eb8:	42700000 	.word	0x42700000
 8002ebc:	51eb851f 	.word	0x51eb851f
 8002ec0:	43480000 	.word	0x43480000

08002ec4 <tim_setup>:
#include "motor/ctrl_120.h"
#include "motor/ctrl_foc.h"
#include "analog/adc1/main.h"

static Result tim_setup(const MotorParameter *motor)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	60f8      	str	r0, [r7, #12]
 8002ecc:	60b9      	str	r1, [r7, #8]
    HAL_TIM_Base_Start_IT(motor->const_h.htimx);
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f004 fb64 	bl	80075a0 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Base_Start(motor->const_h.ELE_htimx);
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002edc:	4618      	mov	r0, r3
 8002ede:	f004 fafd 	bl	80074dc <HAL_TIM_Base_Start>
    motor_foc_tim_setup(motor);
 8002ee2:	463b      	mov	r3, r7
 8002ee4:	68b9      	ldr	r1, [r7, #8]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7ff f9ca 	bl	8002280 <motor_foc_tim_setup>
    return RESULT_OK(NULL);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	701a      	strb	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	605a      	str	r2, [r3, #4]
}
 8002ef8:	68f8      	ldr	r0, [r7, #12]
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <motor_hall_exti>:

void motor_hall_exti(MotorParameter *motor)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
    motor->exti_hall_cnt++;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002f0e:	b29b      	uxth	r3, r3
 8002f10:	3301      	adds	r3, #1
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    uint8_t hall_last = motor->exti_hall_curt;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8002f20:	75fb      	strb	r3, [r7, #23]
    uint8_t hall_current =
          ((motor->const_h.Hall_GPIOx[0]->IDR & motor->const_h.Hall_GPIO_Pin_x[0]) ? 4U : 0U)
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	691b      	ldr	r3, [r3, #16]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	8a12      	ldrh	r2, [r2, #16]
 8002f2c:	4013      	ands	r3, r2
        | ((motor->const_h.Hall_GPIOx[1]->IDR & motor->const_h.Hall_GPIO_Pin_x[1]) ? 2U : 0U)
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <motor_hall_exti+0x36>
 8002f32:	2204      	movs	r2, #4
 8002f34:	e000      	b.n	8002f38 <motor_hall_exti+0x38>
 8002f36:	2200      	movs	r2, #0
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	691b      	ldr	r3, [r3, #16]
 8002f3e:	68f9      	ldr	r1, [r7, #12]
 8002f40:	8a49      	ldrh	r1, [r1, #18]
 8002f42:	400b      	ands	r3, r1
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <motor_hall_exti+0x4c>
 8002f48:	2302      	movs	r3, #2
 8002f4a:	e000      	b.n	8002f4e <motor_hall_exti+0x4e>
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	b2db      	uxtb	r3, r3
        | ((motor->const_h.Hall_GPIOx[2]->IDR & motor->const_h.Hall_GPIO_Pin_x[2]) ? 1U : 0U);
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	68d2      	ldr	r2, [r2, #12]
 8002f56:	6912      	ldr	r2, [r2, #16]
 8002f58:	68f9      	ldr	r1, [r7, #12]
 8002f5a:	8a89      	ldrh	r1, [r1, #20]
 8002f5c:	400a      	ands	r2, r1
 8002f5e:	2a00      	cmp	r2, #0
 8002f60:	d001      	beq.n	8002f66 <motor_hall_exti+0x66>
 8002f62:	2201      	movs	r2, #1
 8002f64:	e000      	b.n	8002f68 <motor_hall_exti+0x68>
 8002f66:	2200      	movs	r2, #0
    uint8_t hall_current =
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	75bb      	strb	r3, [r7, #22]
    motor->exti_hall_last = hall_last;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	7dfa      	ldrb	r2, [r7, #23]
 8002f70:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    motor->exti_hall_curt = hall_current;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	7dba      	ldrb	r2, [r7, #22]
 8002f78:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
    if (hall_current == 0 || hall_current == 7) return;
 8002f7c:	7dbb      	ldrb	r3, [r7, #22]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d008      	beq.n	8002f94 <motor_hall_exti+0x94>
 8002f82:	7dbb      	ldrb	r3, [r7, #22]
 8002f84:	2b07      	cmp	r3, #7
 8002f86:	d005      	beq.n	8002f94 <motor_hall_exti+0x94>
    // motor_120_hall_update(motor);
    motor_foc_hall_update(motor);
 8002f88:	463b      	mov	r3, r7
 8002f8a:	68f9      	ldr	r1, [r7, #12]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7ff f9b7 	bl	8002300 <motor_foc_hall_update>
 8002f92:	e000      	b.n	8002f96 <motor_hall_exti+0x96>
    if (hall_current == 0 || hall_current == 7) return;
 8002f94:	bf00      	nop
}
 8002f96:	3718      	adds	r7, #24
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <motor_pwm_pulse>:

void motor_pwm_pulse(MotorParameter *motor)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	60f8      	str	r0, [r7, #12]
    motor_foc_pwm_pulse(motor);
 8002fa4:	463b      	mov	r3, r7
 8002fa6:	68f9      	ldr	r1, [r7, #12]
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7ff feb9 	bl	8002d20 <motor_foc_pwm_pulse>
}
 8002fae:	bf00      	nop
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
	...

08002fb8 <StartMotorTask>:

void StartMotorTask(void *argument)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
    tim_setup(&motor_0);
 8002fc0:	463b      	mov	r3, r7
 8002fc2:	4908      	ldr	r1, [pc, #32]	@ (8002fe4 <StartMotorTask+0x2c>)
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f7ff ff7d 	bl	8002ec4 <tim_setup>
    motor_hall_exti(&motor_0);
 8002fca:	4806      	ldr	r0, [pc, #24]	@ (8002fe4 <StartMotorTask+0x2c>)
 8002fcc:	f7ff ff98 	bl	8002f00 <motor_hall_exti>
    motor_0.pi_speed.Ref = 20.0f;
 8002fd0:	4b04      	ldr	r3, [pc, #16]	@ (8002fe4 <StartMotorTask+0x2c>)
 8002fd2:	4a05      	ldr	r2, [pc, #20]	@ (8002fe8 <StartMotorTask+0x30>)
 8002fd4:	66da      	str	r2, [r3, #108]	@ 0x6c
    motor_0.pwm_duty_u = 1.0f;
 8002fd6:	4b03      	ldr	r3, [pc, #12]	@ (8002fe4 <StartMotorTask+0x2c>)
 8002fd8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002fdc:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
    StopTask();
 8002fe0:	f006 fc6f 	bl	80098c2 <osThreadExit>
 8002fe4:	20000014 	.word	0x20000014
 8002fe8:	41a00000 	.word	0x41a00000

08002fec <PARK_run>:
 8002fec:	b480      	push	{r7}
 8002fee:	b085      	sub	sp, #20
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
 8002ff4:	6039      	str	r1, [r7, #0]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	ed93 7a00 	vldr	s14, [r3]
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	edd3 7a06 	vldr	s15, [r3, #24]
 8003002:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	edd3 6a01 	vldr	s13, [r3, #4]
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003012:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	edc3 7a03 	vstr	s15, [r3, #12]
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	ed93 7a01 	vldr	s14, [r3, #4]
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	edd3 7a06 	vldr	s15, [r3, #24]
 800302c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	edd3 6a00 	vldr	s13, [r3]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	edd3 7a05 	vldr	s15, [r3, #20]
 800303c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003040:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	edc3 7a04 	vstr	s15, [r3, #16]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	701a      	strb	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	605a      	str	r2, [r3, #4]
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <IPARK_run>:
 8003062:	b480      	push	{r7}
 8003064:	b085      	sub	sp, #20
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
 800306a:	6039      	str	r1, [r7, #0]
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	ed93 7a03 	vldr	s14, [r3, #12]
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	edd3 7a06 	vldr	s15, [r3, #24]
 8003078:	ee27 7a27 	vmul.f32	s14, s14, s15
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	edd3 6a04 	vldr	s13, [r3, #16]
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	edd3 7a05 	vldr	s15, [r3, #20]
 8003088:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800308c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	edc3 7a00 	vstr	s15, [r3]
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	ed93 7a04 	vldr	s14, [r3, #16]
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	edd3 7a06 	vldr	s15, [r3, #24]
 80030a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	edd3 6a03 	vldr	s13, [r3, #12]
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	edd3 7a05 	vldr	s15, [r3, #20]
 80030b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	edc3 7a01 	vstr	s15, [r3, #4]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	701a      	strb	r2, [r3, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	605a      	str	r2, [r3, #4]
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	3714      	adds	r7, #20
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <PI_run>:
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	ed93 7a03 	vldr	s14, [r3, #12]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	edd3 6a00 	vldr	s13, [r3]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80030f4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80030f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	edc3 7a07 	vstr	s15, [r3, #28]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	ed93 7a02 	vldr	s14, [r3, #8]
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800310e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003116:	d110      	bne.n	800313a <PI_run+0x62>
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	ed93 7a04 	vldr	s14, [r3, #16]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	edd3 7a07 	vldr	s15, [r3, #28]
 8003124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800312e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	edc3 7a08 	vstr	s15, [r3, #32]
 8003138:	e003      	b.n	8003142 <PI_run+0x6a>
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	621a      	str	r2, [r3, #32]
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	6a1a      	ldr	r2, [r3, #32]
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	629a      	str	r2, [r3, #40]	@ 0x28
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	ed93 7a07 	vldr	s14, [r3, #28]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	edd3 7a08 	vldr	s15, [r3, #32]
 8003156:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	edd3 7a05 	vldr	s15, [r3, #20]
 800316c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003174:	dd02      	ble.n	800317c <PI_run+0xa4>
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	e00f      	b.n	800319c <PI_run+0xc4>
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	edd3 7a06 	vldr	s15, [r3, #24]
 8003188:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800318c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003190:	d502      	bpl.n	8003198 <PI_run+0xc0>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	e001      	b.n	800319c <PI_run+0xc4>
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	6093      	str	r3, [r2, #8]
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	ed93 7a02 	vldr	s14, [r3, #8]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80031ac:	eeb4 7a67 	vcmp.f32	s14, s15
 80031b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b4:	d102      	bne.n	80031bc <PI_run+0xe4>
 80031b6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80031ba:	e001      	b.n	80031c0 <PI_run+0xe8>
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	701a      	strb	r2, [r3, #0]
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	605a      	str	r2, [r3, #4]
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	3714      	adds	r7, #20
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <SVGEN_run>:
 80031dc:	b480      	push	{r7}
 80031de:	b087      	sub	sp, #28
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80031ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031f4:	edc7 7a05 	vstr	s15, [r7, #20]
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	edd3 7a00 	vldr	s15, [r3]
 80031fe:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80032b4 <SVGEN_run+0xd8>
 8003202:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003206:	edc7 7a04 	vstr	s15, [r7, #16]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	685a      	ldr	r2, [r3, #4]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	609a      	str	r2, [r3, #8]
 8003212:	ed97 7a04 	vldr	s14, [r7, #16]
 8003216:	edd7 7a05 	vldr	s15, [r7, #20]
 800321a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	edc3 7a03 	vstr	s15, [r3, #12]
 8003224:	edd7 7a05 	vldr	s15, [r7, #20]
 8003228:	eeb1 7a67 	vneg.f32	s14, s15
 800322c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003230:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	edc3 7a04 	vstr	s15, [r3, #16]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	2200      	movs	r2, #0
 800323e:	829a      	strh	r2, [r3, #20]
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	edd3 7a02 	vldr	s15, [r3, #8]
 8003246:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800324a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800324e:	dd06      	ble.n	800325e <SVGEN_run+0x82>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	8a9b      	ldrh	r3, [r3, #20]
 8003254:	b29b      	uxth	r3, r3
 8003256:	3302      	adds	r3, #2
 8003258:	b29a      	uxth	r2, r3
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	829a      	strh	r2, [r3, #20]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	edd3 7a03 	vldr	s15, [r3, #12]
 8003264:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326c:	dd06      	ble.n	800327c <SVGEN_run+0xa0>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	8a9b      	ldrh	r3, [r3, #20]
 8003272:	b29b      	uxth	r3, r3
 8003274:	3304      	adds	r3, #4
 8003276:	b29a      	uxth	r2, r3
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	829a      	strh	r2, [r3, #20]
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003282:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800328a:	dd06      	ble.n	800329a <SVGEN_run+0xbe>
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	8a9b      	ldrh	r3, [r3, #20]
 8003290:	b29b      	uxth	r3, r3
 8003292:	3301      	adds	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	829a      	strh	r2, [r3, #20]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2201      	movs	r2, #1
 800329e:	701a      	strb	r2, [r3, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	605a      	str	r2, [r3, #4]
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	371c      	adds	r7, #28
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	3f5db3d7 	.word	0x3f5db3d7

080032b8 <TableSearch_sin>:
    15042	 //0.1500
}; // Table_atan END

float theta_g;
float TableSearch_sin(float theta)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	ed87 0a01 	vstr	s0, [r7, #4]
    theta_g = theta;
 80032c2:	4a31      	ldr	r2, [pc, #196]	@ (8003388 <TableSearch_sin+0xd0>)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6013      	str	r3, [r2, #0]
    while (theta >= MUL_2_PI) theta -= MUL_2_PI;
 80032c8:	e007      	b.n	80032da <TableSearch_sin+0x22>
 80032ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80032ce:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800338c <TableSearch_sin+0xd4>
 80032d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80032d6:	edc7 7a01 	vstr	s15, [r7, #4]
 80032da:	edd7 7a01 	vldr	s15, [r7, #4]
 80032de:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800338c <TableSearch_sin+0xd4>
 80032e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ea:	daee      	bge.n	80032ca <TableSearch_sin+0x12>
    while (theta < 0.0f)      theta += MUL_2_PI;
 80032ec:	e007      	b.n	80032fe <TableSearch_sin+0x46>
 80032ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80032f2:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800338c <TableSearch_sin+0xd4>
 80032f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032fa:	edc7 7a01 	vstr	s15, [r7, #4]
 80032fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8003302:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800330a:	d4f0      	bmi.n	80032ee <TableSearch_sin+0x36>

    bool minus_flag = false;
 800330c:	2300      	movs	r3, #0
 800330e:	73fb      	strb	r3, [r7, #15]
    if (theta > PI) {
 8003310:	edd7 7a01 	vldr	s15, [r7, #4]
 8003314:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8003390 <TableSearch_sin+0xd8>
 8003318:	eef4 7ac7 	vcmpe.f32	s15, s14
 800331c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003320:	dd09      	ble.n	8003336 <TableSearch_sin+0x7e>
        minus_flag = true;
 8003322:	2301      	movs	r3, #1
 8003324:	73fb      	strb	r3, [r7, #15]
        theta -= PI;
 8003326:	edd7 7a01 	vldr	s15, [r7, #4]
 800332a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8003390 <TableSearch_sin+0xd8>
 800332e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003332:	edc7 7a01 	vstr	s15, [r7, #4]
    }

    uint16_t idx = (uint16_t)(theta * 100.0f);
 8003336:	edd7 7a01 	vldr	s15, [r7, #4]
 800333a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8003394 <TableSearch_sin+0xdc>
 800333e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003342:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003346:	ee17 3a90 	vmov	r3, s15
 800334a:	81bb      	strh	r3, [r7, #12]
    if (idx >= 316) idx = 315;
 800334c:	89bb      	ldrh	r3, [r7, #12]
 800334e:	f5b3 7f9e 	cmp.w	r3, #316	@ 0x13c
 8003352:	d302      	bcc.n	800335a <TableSearch_sin+0xa2>
 8003354:	f240 133b 	movw	r3, #315	@ 0x13b
 8003358:	81bb      	strh	r3, [r7, #12]
    float result = Table_sin[idx];
 800335a:	89bb      	ldrh	r3, [r7, #12]
 800335c:	4a0e      	ldr	r2, [pc, #56]	@ (8003398 <TableSearch_sin+0xe0>)
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	60bb      	str	r3, [r7, #8]
    return minus_flag ? -result : result;
 8003366:	7bfb      	ldrb	r3, [r7, #15]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d004      	beq.n	8003376 <TableSearch_sin+0xbe>
 800336c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003370:	eef1 7a67 	vneg.f32	s15, s15
 8003374:	e001      	b.n	800337a <TableSearch_sin+0xc2>
 8003376:	edd7 7a02 	vldr	s15, [r7, #8]
}
 800337a:	eeb0 0a67 	vmov.f32	s0, s15
 800337e:	3714      	adds	r7, #20
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr
 8003388:	200018ac 	.word	0x200018ac
 800338c:	40c90fdb 	.word	0x40c90fdb
 8003390:	40490fdb 	.word	0x40490fdb
 8003394:	42c80000 	.word	0x42c80000
 8003398:	200001ac 	.word	0x200001ac

0800339c <TableSearch_atan>:

float TableSearch_atan(float theta)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	ed87 0a01 	vstr	s0, [r7, #4]
    uint16_t idx = (uint16_t)fabsf(theta * 100.0f);
 80033a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80033aa:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8003418 <TableSearch_atan+0x7c>
 80033ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033b2:	eef0 7ae7 	vabs.f32	s15, s15
 80033b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033ba:	ee17 3a90 	vmov	r3, s15
 80033be:	81fb      	strh	r3, [r7, #14]
    if (idx > 1500) idx = 1500;
 80033c0:	89fb      	ldrh	r3, [r7, #14]
 80033c2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d902      	bls.n	80033d0 <TableSearch_atan+0x34>
 80033ca:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80033ce:	81fb      	strh	r3, [r7, #14]
    float output_abs = (float)Table_atan[idx] / 10000.0f;
 80033d0:	89fb      	ldrh	r3, [r7, #14]
 80033d2:	4a12      	ldr	r2, [pc, #72]	@ (800341c <TableSearch_atan+0x80>)
 80033d4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80033d8:	ee07 3a90 	vmov	s15, r3
 80033dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033e0:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8003420 <TableSearch_atan+0x84>
 80033e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033e8:	edc7 7a02 	vstr	s15, [r7, #8]
    return (theta >= 0.0f) ? output_abs : -output_abs;
 80033ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80033f0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033f8:	db02      	blt.n	8003400 <TableSearch_atan+0x64>
 80033fa:	edd7 7a02 	vldr	s15, [r7, #8]
 80033fe:	e003      	b.n	8003408 <TableSearch_atan+0x6c>
 8003400:	edd7 7a02 	vldr	s15, [r7, #8]
 8003404:	eef1 7a67 	vneg.f32	s15, s15
}
 8003408:	eeb0 0a67 	vmov.f32	s0, s15
 800340c:	3714      	adds	r7, #20
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	42c80000 	.word	0x42c80000
 800341c:	2000069c 	.word	0x2000069c
 8003420:	461c4000 	.word	0x461c4000

08003424 <TableSearch_atan2>:

float TableSearch_atan2(float y, float x)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	ed87 0a01 	vstr	s0, [r7, #4]
 800342e:	edc7 0a00 	vstr	s1, [r7]
    if (x == 0.0f) {
 8003432:	edd7 7a00 	vldr	s15, [r7]
 8003436:	eef5 7a40 	vcmp.f32	s15, #0.0
 800343a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800343e:	d116      	bne.n	800346e <TableSearch_atan2+0x4a>
        if      (y > 0.0f) return  DIV_PI_2;
 8003440:	edd7 7a01 	vldr	s15, [r7, #4]
 8003444:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800344c:	dd02      	ble.n	8003454 <TableSearch_atan2+0x30>
 800344e:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 80034cc <TableSearch_atan2+0xa8>
 8003452:	e036      	b.n	80034c2 <TableSearch_atan2+0x9e>
        else if (y < 0.0f) return -DIV_PI_2;
 8003454:	edd7 7a01 	vldr	s15, [r7, #4]
 8003458:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800345c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003460:	d502      	bpl.n	8003468 <TableSearch_atan2+0x44>
 8003462:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 80034d0 <TableSearch_atan2+0xac>
 8003466:	e02c      	b.n	80034c2 <TableSearch_atan2+0x9e>
        else               return 0.0f; // (0,0)   0
 8003468:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80034d4 <TableSearch_atan2+0xb0>
 800346c:	e029      	b.n	80034c2 <TableSearch_atan2+0x9e>
    }

    float base = TableSearch_atan(y / x);
 800346e:	ed97 7a01 	vldr	s14, [r7, #4]
 8003472:	edd7 7a00 	vldr	s15, [r7]
 8003476:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800347a:	eeb0 0a66 	vmov.f32	s0, s13
 800347e:	f7ff ff8d 	bl	800339c <TableSearch_atan>
 8003482:	ed87 0a03 	vstr	s0, [r7, #12]
    if (x > 0.0f)
 8003486:	edd7 7a00 	vldr	s15, [r7]
 800348a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800348e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003492:	dd02      	ble.n	800349a <TableSearch_atan2+0x76>
    {
        return base; // Phase 1,4
 8003494:	edd7 7a03 	vldr	s15, [r7, #12]
 8003498:	e013      	b.n	80034c2 <TableSearch_atan2+0x9e>
    }
    else
    {
        return (y >= 0.0f) ? (base + PI) : (base - PI); // Phase 2,3
 800349a:	edd7 7a01 	vldr	s15, [r7, #4]
 800349e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a6:	db06      	blt.n	80034b6 <TableSearch_atan2+0x92>
 80034a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80034ac:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80034d8 <TableSearch_atan2+0xb4>
 80034b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80034b4:	e005      	b.n	80034c2 <TableSearch_atan2+0x9e>
 80034b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80034ba:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80034d8 <TableSearch_atan2+0xb4>
 80034be:	ee77 7ac7 	vsub.f32	s15, s15, s14
    }
}
 80034c2:	eeb0 0a67 	vmov.f32	s0, s15
 80034c6:	3710      	adds	r7, #16
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	3fc90fdb 	.word	0x3fc90fdb
 80034d0:	bfc90fdb 	.word	0xbfc90fdb
 80034d4:	00000000 	.word	0x00000000
 80034d8:	40490fdb 	.word	0x40490fdb

080034dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80034dc:	480d      	ldr	r0, [pc, #52]	@ (8003514 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80034de:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80034e0:	f7fe fa08 	bl	80018f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034e4:	480c      	ldr	r0, [pc, #48]	@ (8003518 <LoopForever+0x6>)
  ldr r1, =_edata
 80034e6:	490d      	ldr	r1, [pc, #52]	@ (800351c <LoopForever+0xa>)
  ldr r2, =_sidata
 80034e8:	4a0d      	ldr	r2, [pc, #52]	@ (8003520 <LoopForever+0xe>)
  movs r3, #0
 80034ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80034ec:	e002      	b.n	80034f4 <LoopCopyDataInit>

080034ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034f2:	3304      	adds	r3, #4

080034f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034f8:	d3f9      	bcc.n	80034ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003524 <LoopForever+0x12>)
  ldr r4, =_ebss
 80034fc:	4c0a      	ldr	r4, [pc, #40]	@ (8003528 <LoopForever+0x16>)
  movs r3, #0
 80034fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003500:	e001      	b.n	8003506 <LoopFillZerobss>

08003502 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003502:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003504:	3204      	adds	r2, #4

08003506 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003506:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003508:	d3fb      	bcc.n	8003502 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800350a:	f009 f801 	bl	800c510 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800350e:	f7fe f853 	bl	80015b8 <main>

08003512 <LoopForever>:

LoopForever:
    b LoopForever
 8003512:	e7fe      	b.n	8003512 <LoopForever>
  ldr   r0, =_estack
 8003514:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003518:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800351c:	200012c8 	.word	0x200012c8
  ldr r2, =_sidata
 8003520:	0800c958 	.word	0x0800c958
  ldr r2, =_sbss
 8003524:	200012c8 	.word	0x200012c8
  ldr r4, =_ebss
 8003528:	20003478 	.word	0x20003478

0800352c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800352c:	e7fe      	b.n	800352c <ADC1_2_IRQHandler>
	...

08003530 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b088      	sub	sp, #32
 8003534:	af00      	add	r7, sp, #0
 8003536:	4603      	mov	r3, r0
 8003538:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 800353a:	4b16      	ldr	r3, [pc, #88]	@ (8003594 <BSP_LED_Init+0x64>)
 800353c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800353e:	4a15      	ldr	r2, [pc, #84]	@ (8003594 <BSP_LED_Init+0x64>)
 8003540:	f043 0301 	orr.w	r3, r3, #1
 8003544:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003546:	4b13      	ldr	r3, [pc, #76]	@ (8003594 <BSP_LED_Init+0x64>)
 8003548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800354a:	f003 0301 	and.w	r3, r3, #1
 800354e:	60bb      	str	r3, [r7, #8]
 8003550:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8003552:	2320      	movs	r3, #32
 8003554:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8003556:	2301      	movs	r3, #1
 8003558:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800355a:	2300      	movs	r3, #0
 800355c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800355e:	2303      	movs	r3, #3
 8003560:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8003562:	79fb      	ldrb	r3, [r7, #7]
 8003564:	4a0c      	ldr	r2, [pc, #48]	@ (8003598 <BSP_LED_Init+0x68>)
 8003566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800356a:	f107 020c 	add.w	r2, r7, #12
 800356e:	4611      	mov	r1, r2
 8003570:	4618      	mov	r0, r3
 8003572:	f002 fc69 	bl	8005e48 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8003576:	79fb      	ldrb	r3, [r7, #7]
 8003578:	4a07      	ldr	r2, [pc, #28]	@ (8003598 <BSP_LED_Init+0x68>)
 800357a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800357e:	2120      	movs	r1, #32
 8003580:	2200      	movs	r2, #0
 8003582:	4618      	mov	r0, r3
 8003584:	f002 fde2 	bl	800614c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8003588:	2300      	movs	r3, #0
}
 800358a:	4618      	mov	r0, r3
 800358c:	3720      	adds	r7, #32
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40021000 	.word	0x40021000
 8003598:	20001258 	.word	0x20001258

0800359c <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	460a      	mov	r2, r1
 80035a6:	71fb      	strb	r3, [r7, #7]
 80035a8:	4613      	mov	r3, r2
 80035aa:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80035ac:	4b2c      	ldr	r3, [pc, #176]	@ (8003660 <BSP_PB_Init+0xc4>)
 80035ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035b0:	4a2b      	ldr	r2, [pc, #172]	@ (8003660 <BSP_PB_Init+0xc4>)
 80035b2:	f043 0304 	orr.w	r3, r3, #4
 80035b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80035b8:	4b29      	ldr	r3, [pc, #164]	@ (8003660 <BSP_PB_Init+0xc4>)
 80035ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035bc:	f003 0304 	and.w	r3, r3, #4
 80035c0:	60bb      	str	r3, [r7, #8]
 80035c2:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 80035c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80035c8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80035ca:	2302      	movs	r3, #2
 80035cc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80035ce:	2302      	movs	r3, #2
 80035d0:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80035d2:	79bb      	ldrb	r3, [r7, #6]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10c      	bne.n	80035f2 <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80035d8:	2300      	movs	r3, #0
 80035da:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80035dc:	79fb      	ldrb	r3, [r7, #7]
 80035de:	4a21      	ldr	r2, [pc, #132]	@ (8003664 <BSP_PB_Init+0xc8>)
 80035e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035e4:	f107 020c 	add.w	r2, r7, #12
 80035e8:	4611      	mov	r1, r2
 80035ea:	4618      	mov	r0, r3
 80035ec:	f002 fc2c 	bl	8005e48 <HAL_GPIO_Init>
 80035f0:	e031      	b.n	8003656 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80035f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80035f6:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003664 <BSP_PB_Init+0xc8>)
 80035fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003600:	f107 020c 	add.w	r2, r7, #12
 8003604:	4611      	mov	r1, r2
 8003606:	4618      	mov	r0, r3
 8003608:	f002 fc1e 	bl	8005e48 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 800360c:	79fb      	ldrb	r3, [r7, #7]
 800360e:	00db      	lsls	r3, r3, #3
 8003610:	4a15      	ldr	r2, [pc, #84]	@ (8003668 <BSP_PB_Init+0xcc>)
 8003612:	441a      	add	r2, r3
 8003614:	79fb      	ldrb	r3, [r7, #7]
 8003616:	4915      	ldr	r1, [pc, #84]	@ (800366c <BSP_PB_Init+0xd0>)
 8003618:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800361c:	4619      	mov	r1, r3
 800361e:	4610      	mov	r0, r2
 8003620:	f001 ff1d 	bl	800545e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8003624:	79fb      	ldrb	r3, [r7, #7]
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	4a0f      	ldr	r2, [pc, #60]	@ (8003668 <BSP_PB_Init+0xcc>)
 800362a:	1898      	adds	r0, r3, r2
 800362c:	79fb      	ldrb	r3, [r7, #7]
 800362e:	4a10      	ldr	r2, [pc, #64]	@ (8003670 <BSP_PB_Init+0xd4>)
 8003630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003634:	461a      	mov	r2, r3
 8003636:	2100      	movs	r1, #0
 8003638:	f001 fef4 	bl	8005424 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800363c:	2028      	movs	r0, #40	@ 0x28
 800363e:	79fb      	ldrb	r3, [r7, #7]
 8003640:	4a0c      	ldr	r2, [pc, #48]	@ (8003674 <BSP_PB_Init+0xd8>)
 8003642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003646:	2200      	movs	r2, #0
 8003648:	4619      	mov	r1, r3
 800364a:	f001 fc51 	bl	8004ef0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800364e:	2328      	movs	r3, #40	@ 0x28
 8003650:	4618      	mov	r0, r3
 8003652:	f001 fc67 	bl	8004f24 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3720      	adds	r7, #32
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	40021000 	.word	0x40021000
 8003664:	2000125c 	.word	0x2000125c
 8003668:	200018b0 	.word	0x200018b0
 800366c:	0800c90c 	.word	0x0800c90c
 8003670:	20001264 	.word	0x20001264
 8003674:	20001268 	.word	0x20001268

08003678 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	4603      	mov	r3, r0
 8003680:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	4a04      	ldr	r2, [pc, #16]	@ (8003698 <BSP_PB_IRQHandler+0x20>)
 8003688:	4413      	add	r3, r2
 800368a:	4618      	mov	r0, r3
 800368c:	f001 fefc 	bl	8005488 <HAL_EXTI_IRQHandler>
}
 8003690:	bf00      	nop
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	200018b0 	.word	0x200018b0

0800369c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	4603      	mov	r3, r0
 80036a4:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80036a6:	bf00      	nop
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
	...

080036b4 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	6039      	str	r1, [r7, #0]
 80036be:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80036c4:	79fb      	ldrb	r3, [r7, #7]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d903      	bls.n	80036d2 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80036ca:	f06f 0301 	mvn.w	r3, #1
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	e018      	b.n	8003704 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80036d2:	79fb      	ldrb	r3, [r7, #7]
 80036d4:	2294      	movs	r2, #148	@ 0x94
 80036d6:	fb02 f303 	mul.w	r3, r2, r3
 80036da:	4a0d      	ldr	r2, [pc, #52]	@ (8003710 <BSP_COM_Init+0x5c>)
 80036dc:	4413      	add	r3, r2
 80036de:	4618      	mov	r0, r3
 80036e0:	f000 f852 	bl	8003788 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80036e4:	79fb      	ldrb	r3, [r7, #7]
 80036e6:	2294      	movs	r2, #148	@ 0x94
 80036e8:	fb02 f303 	mul.w	r3, r2, r3
 80036ec:	4a08      	ldr	r2, [pc, #32]	@ (8003710 <BSP_COM_Init+0x5c>)
 80036ee:	4413      	add	r3, r2
 80036f0:	6839      	ldr	r1, [r7, #0]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 f80e 	bl	8003714 <MX_LPUART1_Init>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d002      	beq.n	8003704 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 80036fe:	f06f 0303 	mvn.w	r3, #3
 8003702:	e000      	b.n	8003706 <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8003704:	68fb      	ldr	r3, [r7, #12]
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	200018b8 	.word	0x200018b8

08003714 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800371e:	4b15      	ldr	r3, [pc, #84]	@ (8003774 <MX_LPUART1_Init+0x60>)
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	220c      	movs	r2, #12
 8003732:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	895b      	ldrh	r3, [r3, #10]
 8003738:	461a      	mov	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	891b      	ldrh	r3, [r3, #8]
 800374a:	461a      	mov	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	899b      	ldrh	r3, [r3, #12]
 8003754:	461a      	mov	r2, r3
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003760:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f005 fa32 	bl	8008bcc <HAL_UART_Init>
 8003768:	4603      	mov	r3, r0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20001260 	.word	0x20001260

08003778 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800377c:	2000      	movs	r0, #0
 800377e:	f7ff ff8d 	bl	800369c <BSP_PB_Callback>
}
 8003782:	bf00      	nop
 8003784:	bd80      	pop	{r7, pc}
	...

08003788 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b08a      	sub	sp, #40	@ 0x28
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8003790:	4b22      	ldr	r3, [pc, #136]	@ (800381c <COM1_MspInit+0x94>)
 8003792:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003794:	4a21      	ldr	r2, [pc, #132]	@ (800381c <COM1_MspInit+0x94>)
 8003796:	f043 0301 	orr.w	r3, r3, #1
 800379a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800379c:	4b1f      	ldr	r3, [pc, #124]	@ (800381c <COM1_MspInit+0x94>)
 800379e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037a0:	f003 0301 	and.w	r3, r3, #1
 80037a4:	613b      	str	r3, [r7, #16]
 80037a6:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80037a8:	4b1c      	ldr	r3, [pc, #112]	@ (800381c <COM1_MspInit+0x94>)
 80037aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037ac:	4a1b      	ldr	r2, [pc, #108]	@ (800381c <COM1_MspInit+0x94>)
 80037ae:	f043 0301 	orr.w	r3, r3, #1
 80037b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80037b4:	4b19      	ldr	r3, [pc, #100]	@ (800381c <COM1_MspInit+0x94>)
 80037b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b8:	f003 0301 	and.w	r3, r3, #1
 80037bc:	60fb      	str	r3, [r7, #12]
 80037be:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80037c0:	4b16      	ldr	r3, [pc, #88]	@ (800381c <COM1_MspInit+0x94>)
 80037c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c4:	4a15      	ldr	r2, [pc, #84]	@ (800381c <COM1_MspInit+0x94>)
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80037cc:	4b13      	ldr	r3, [pc, #76]	@ (800381c <COM1_MspInit+0x94>)
 80037ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d0:	f003 0301 	and.w	r3, r3, #1
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80037d8:	2304      	movs	r3, #4
 80037da:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80037dc:	2302      	movs	r3, #2
 80037de:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80037e0:	2302      	movs	r3, #2
 80037e2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80037e4:	2301      	movs	r3, #1
 80037e6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80037e8:	230c      	movs	r3, #12
 80037ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80037ec:	f107 0314 	add.w	r3, r7, #20
 80037f0:	4619      	mov	r1, r3
 80037f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037f6:	f002 fb27 	bl	8005e48 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80037fa:	2308      	movs	r3, #8
 80037fc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80037fe:	2302      	movs	r3, #2
 8003800:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8003802:	230c      	movs	r3, #12
 8003804:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8003806:	f107 0314 	add.w	r3, r7, #20
 800380a:	4619      	mov	r1, r3
 800380c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003810:	f002 fb1a 	bl	8005e48 <HAL_GPIO_Init>
}
 8003814:	bf00      	nop
 8003816:	3728      	adds	r7, #40	@ 0x28
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	40021000 	.word	0x40021000

08003820 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003826:	2300      	movs	r3, #0
 8003828:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800382a:	2003      	movs	r0, #3
 800382c:	f001 fb55 	bl	8004eda <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003830:	200f      	movs	r0, #15
 8003832:	f7fd ff91 	bl	8001758 <HAL_InitTick>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d002      	beq.n	8003842 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	71fb      	strb	r3, [r7, #7]
 8003840:	e001      	b.n	8003846 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003842:	f7fd ff5f 	bl	8001704 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003846:	79fb      	ldrb	r3, [r7, #7]

}
 8003848:	4618      	mov	r0, r3
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003854:	4b05      	ldr	r3, [pc, #20]	@ (800386c <HAL_IncTick+0x1c>)
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	4b05      	ldr	r3, [pc, #20]	@ (8003870 <HAL_IncTick+0x20>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4413      	add	r3, r2
 800385e:	4a03      	ldr	r2, [pc, #12]	@ (800386c <HAL_IncTick+0x1c>)
 8003860:	6013      	str	r3, [r2, #0]
}
 8003862:	bf00      	nop
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr
 800386c:	2000194c 	.word	0x2000194c
 8003870:	20001270 	.word	0x20001270

08003874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  return uwTick;
 8003878:	4b03      	ldr	r3, [pc, #12]	@ (8003888 <HAL_GetTick+0x14>)
 800387a:	681b      	ldr	r3, [r3, #0]
}
 800387c:	4618      	mov	r0, r3
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	2000194c 	.word	0x2000194c

0800388c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	431a      	orrs	r2, r3
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	609a      	str	r2, [r3, #8]
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr

080038b2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80038b2:	b480      	push	{r7}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
 80038ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	431a      	orrs	r2, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	609a      	str	r2, [r3, #8]
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b087      	sub	sp, #28
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
 8003900:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	3360      	adds	r3, #96	@ 0x60
 8003906:	461a      	mov	r2, r3
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	4413      	add	r3, r2
 800390e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	4b08      	ldr	r3, [pc, #32]	@ (8003938 <LL_ADC_SetOffset+0x44>)
 8003916:	4013      	ands	r3, r2
 8003918:	687a      	ldr	r2, [r7, #4]
 800391a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	430a      	orrs	r2, r1
 8003922:	4313      	orrs	r3, r2
 8003924:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800392c:	bf00      	nop
 800392e:	371c      	adds	r7, #28
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr
 8003938:	03fff000 	.word	0x03fff000

0800393c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	3360      	adds	r3, #96	@ 0x60
 800394a:	461a      	mov	r2, r3
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	4413      	add	r3, r2
 8003952:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800395c:	4618      	mov	r0, r3
 800395e:	3714      	adds	r7, #20
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	3360      	adds	r3, #96	@ 0x60
 8003978:	461a      	mov	r2, r3
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	4413      	add	r3, r2
 8003980:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	431a      	orrs	r2, r3
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003992:	bf00      	nop
 8003994:	371c      	adds	r7, #28
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr

0800399e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800399e:	b480      	push	{r7}
 80039a0:	b087      	sub	sp, #28
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	60f8      	str	r0, [r7, #12]
 80039a6:	60b9      	str	r1, [r7, #8]
 80039a8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	3360      	adds	r3, #96	@ 0x60
 80039ae:	461a      	mov	r2, r3
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	4413      	add	r3, r2
 80039b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	431a      	orrs	r2, r3
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80039c8:	bf00      	nop
 80039ca:	371c      	adds	r7, #28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80039d4:	b480      	push	{r7}
 80039d6:	b087      	sub	sp, #28
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	3360      	adds	r3, #96	@ 0x60
 80039e4:	461a      	mov	r2, r3
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	4413      	add	r3, r2
 80039ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	431a      	orrs	r2, r3
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80039fe:	bf00      	nop
 8003a00:	371c      	adds	r7, #28
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr

08003a0a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003a0a:	b480      	push	{r7}
 8003a0c:	b083      	sub	sp, #12
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
 8003a12:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	695b      	ldr	r3, [r3, #20]
 8003a18:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	431a      	orrs	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	615a      	str	r2, [r3, #20]
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr

08003a30 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003a44:	2301      	movs	r3, #1
 8003a46:	e000      	b.n	8003a4a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b087      	sub	sp, #28
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	60f8      	str	r0, [r7, #12]
 8003a5e:	60b9      	str	r1, [r7, #8]
 8003a60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	3330      	adds	r3, #48	@ 0x30
 8003a66:	461a      	mov	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	0a1b      	lsrs	r3, r3, #8
 8003a6c:	009b      	lsls	r3, r3, #2
 8003a6e:	f003 030c 	and.w	r3, r3, #12
 8003a72:	4413      	add	r3, r2
 8003a74:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	f003 031f 	and.w	r3, r3, #31
 8003a80:	211f      	movs	r1, #31
 8003a82:	fa01 f303 	lsl.w	r3, r1, r3
 8003a86:	43db      	mvns	r3, r3
 8003a88:	401a      	ands	r2, r3
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	0e9b      	lsrs	r3, r3, #26
 8003a8e:	f003 011f 	and.w	r1, r3, #31
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	f003 031f 	and.w	r3, r3, #31
 8003a98:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003aa2:	bf00      	nop
 8003aa4:	371c      	adds	r7, #28
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr

08003aae <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003aae:	b480      	push	{r7}
 8003ab0:	b087      	sub	sp, #28
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	60f8      	str	r0, [r7, #12]
 8003ab6:	60b9      	str	r1, [r7, #8]
 8003ab8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	3314      	adds	r3, #20
 8003abe:	461a      	mov	r2, r3
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	0e5b      	lsrs	r3, r3, #25
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	4413      	add	r3, r2
 8003acc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	0d1b      	lsrs	r3, r3, #20
 8003ad6:	f003 031f 	and.w	r3, r3, #31
 8003ada:	2107      	movs	r1, #7
 8003adc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ae0:	43db      	mvns	r3, r3
 8003ae2:	401a      	ands	r2, r3
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	0d1b      	lsrs	r3, r3, #20
 8003ae8:	f003 031f 	and.w	r3, r3, #31
 8003aec:	6879      	ldr	r1, [r7, #4]
 8003aee:	fa01 f303 	lsl.w	r3, r1, r3
 8003af2:	431a      	orrs	r2, r3
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003af8:	bf00      	nop
 8003afa:	371c      	adds	r7, #28
 8003afc:	46bd      	mov	sp, r7
 8003afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b02:	4770      	bx	lr

08003b04 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	60f8      	str	r0, [r7, #12]
 8003b0c:	60b9      	str	r1, [r7, #8]
 8003b0e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	401a      	ands	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f003 0318 	and.w	r3, r3, #24
 8003b26:	4908      	ldr	r1, [pc, #32]	@ (8003b48 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003b28:	40d9      	lsrs	r1, r3
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	400b      	ands	r3, r1
 8003b2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b32:	431a      	orrs	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003b3a:	bf00      	nop
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	0007ffff 	.word	0x0007ffff

08003b4c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f003 031f 	and.w	r3, r3, #31
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003b78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6093      	str	r3, [r2, #8]
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ba0:	d101      	bne.n	8003ba6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e000      	b.n	8003ba8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003ba6:	2300      	movs	r3, #0
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b083      	sub	sp, #12
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003bc4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003bc8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003bd0:	bf00      	nop
 8003bd2:	370c      	adds	r7, #12
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bda:	4770      	bx	lr

08003bdc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bf0:	d101      	bne.n	8003bf6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e000      	b.n	8003bf8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c18:	f043 0201 	orr.w	r2, r3, #1
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 0301 	and.w	r3, r3, #1
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d101      	bne.n	8003c44 <LL_ADC_IsEnabled+0x18>
 8003c40:	2301      	movs	r3, #1
 8003c42:	e000      	b.n	8003c46 <LL_ADC_IsEnabled+0x1a>
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003c52:	b480      	push	{r7}
 8003c54:	b083      	sub	sp, #12
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c62:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003c66:	f043 0204 	orr.w	r2, r3, #4
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003c6e:	bf00      	nop
 8003c70:	370c      	adds	r7, #12
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	b083      	sub	sp, #12
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 0304 	and.w	r3, r3, #4
 8003c8a:	2b04      	cmp	r3, #4
 8003c8c:	d101      	bne.n	8003c92 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f003 0308 	and.w	r3, r3, #8
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d101      	bne.n	8003cb8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e000      	b.n	8003cba <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	370c      	adds	r7, #12
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
	...

08003cc8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003cc8:	b590      	push	{r4, r7, lr}
 8003cca:	b089      	sub	sp, #36	@ 0x24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e167      	b.n	8003fb2 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d109      	bne.n	8003d04 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cf0:	6878      	ldr	r0, [r7, #4]
 8003cf2:	f7fd f979 	bl	8000fe8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7ff ff3f 	bl	8003b8c <LL_ADC_IsDeepPowerDownEnabled>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d004      	beq.n	8003d1e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7ff ff25 	bl	8003b68 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7ff ff5a 	bl	8003bdc <LL_ADC_IsInternalRegulatorEnabled>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d115      	bne.n	8003d5a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7ff ff3e 	bl	8003bb4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d38:	4ba0      	ldr	r3, [pc, #640]	@ (8003fbc <HAL_ADC_Init+0x2f4>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	099b      	lsrs	r3, r3, #6
 8003d3e:	4aa0      	ldr	r2, [pc, #640]	@ (8003fc0 <HAL_ADC_Init+0x2f8>)
 8003d40:	fba2 2303 	umull	r2, r3, r2, r3
 8003d44:	099b      	lsrs	r3, r3, #6
 8003d46:	3301      	adds	r3, #1
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d4c:	e002      	b.n	8003d54 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	3b01      	subs	r3, #1
 8003d52:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1f9      	bne.n	8003d4e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7ff ff3c 	bl	8003bdc <LL_ADC_IsInternalRegulatorEnabled>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10d      	bne.n	8003d86 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d6e:	f043 0210 	orr.w	r2, r3, #16
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d7a:	f043 0201 	orr.w	r2, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7ff ff75 	bl	8003c7a <LL_ADC_REG_IsConversionOngoing>
 8003d90:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d96:	f003 0310 	and.w	r3, r3, #16
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f040 8100 	bne.w	8003fa0 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f040 80fc 	bne.w	8003fa0 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dac:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003db0:	f043 0202 	orr.w	r2, r3, #2
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7ff ff35 	bl	8003c2c <LL_ADC_IsEnabled>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d111      	bne.n	8003dec <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003dc8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003dcc:	f7ff ff2e 	bl	8003c2c <LL_ADC_IsEnabled>
 8003dd0:	4604      	mov	r4, r0
 8003dd2:	487c      	ldr	r0, [pc, #496]	@ (8003fc4 <HAL_ADC_Init+0x2fc>)
 8003dd4:	f7ff ff2a 	bl	8003c2c <LL_ADC_IsEnabled>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	4323      	orrs	r3, r4
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d105      	bne.n	8003dec <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	4619      	mov	r1, r3
 8003de6:	4878      	ldr	r0, [pc, #480]	@ (8003fc8 <HAL_ADC_Init+0x300>)
 8003de8:	f7ff fd50 	bl	800388c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	7f5b      	ldrb	r3, [r3, #29]
 8003df0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003df6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003dfc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003e02:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e0a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d106      	bne.n	8003e28 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	045b      	lsls	r3, r3, #17
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d009      	beq.n	8003e44 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e34:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68da      	ldr	r2, [r3, #12]
 8003e4a:	4b60      	ldr	r3, [pc, #384]	@ (8003fcc <HAL_ADC_Init+0x304>)
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6812      	ldr	r2, [r2, #0]
 8003e52:	69b9      	ldr	r1, [r7, #24]
 8003e54:	430b      	orrs	r3, r1
 8003e56:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7ff ff14 	bl	8003ca0 <LL_ADC_INJ_IsConversionOngoing>
 8003e78:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d16d      	bne.n	8003f5c <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d16a      	bne.n	8003f5c <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e8a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003e92:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003e94:	4313      	orrs	r3, r2
 8003e96:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ea2:	f023 0302 	bic.w	r3, r3, #2
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6812      	ldr	r2, [r2, #0]
 8003eaa:	69b9      	ldr	r1, [r7, #24]
 8003eac:	430b      	orrs	r3, r1
 8003eae:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d017      	beq.n	8003ee8 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	691a      	ldr	r2, [r3, #16]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003ec6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003ed0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003ed4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	6911      	ldr	r1, [r2, #16]
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6812      	ldr	r2, [r2, #0]
 8003ee0:	430b      	orrs	r3, r1
 8003ee2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8003ee6:	e013      	b.n	8003f10 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	691a      	ldr	r2, [r3, #16]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003ef6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6812      	ldr	r2, [r2, #0]
 8003f04:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003f08:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f0c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d118      	bne.n	8003f4c <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003f24:	f023 0304 	bic.w	r3, r3, #4
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003f2c:	687a      	ldr	r2, [r7, #4]
 8003f2e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003f30:	4311      	orrs	r1, r2
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003f36:	4311      	orrs	r1, r2
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f042 0201 	orr.w	r2, r2, #1
 8003f48:	611a      	str	r2, [r3, #16]
 8003f4a:	e007      	b.n	8003f5c <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	691a      	ldr	r2, [r3, #16]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0201 	bic.w	r2, r2, #1
 8003f5a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	695b      	ldr	r3, [r3, #20]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d10c      	bne.n	8003f7e <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6a:	f023 010f 	bic.w	r1, r3, #15
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a1b      	ldr	r3, [r3, #32]
 8003f72:	1e5a      	subs	r2, r3, #1
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	430a      	orrs	r2, r1
 8003f7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f7c:	e007      	b.n	8003f8e <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f022 020f 	bic.w	r2, r2, #15
 8003f8c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f92:	f023 0303 	bic.w	r3, r3, #3
 8003f96:	f043 0201 	orr.w	r2, r3, #1
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f9e:	e007      	b.n	8003fb0 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa4:	f043 0210 	orr.w	r2, r3, #16
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003fb0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3724      	adds	r7, #36	@ 0x24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd90      	pop	{r4, r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	20000000 	.word	0x20000000
 8003fc0:	053e2d63 	.word	0x053e2d63
 8003fc4:	50000100 	.word	0x50000100
 8003fc8:	50000300 	.word	0x50000300
 8003fcc:	fff04007 	.word	0xfff04007

08003fd0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003fdc:	4851      	ldr	r0, [pc, #324]	@ (8004124 <HAL_ADC_Start_DMA+0x154>)
 8003fde:	f7ff fdb5 	bl	8003b4c <LL_ADC_GetMultimode>
 8003fe2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f7ff fe46 	bl	8003c7a <LL_ADC_REG_IsConversionOngoing>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f040 808f 	bne.w	8004114 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d101      	bne.n	8004004 <HAL_ADC_Start_DMA+0x34>
 8004000:	2302      	movs	r3, #2
 8004002:	e08a      	b.n	800411a <HAL_ADC_Start_DMA+0x14a>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d005      	beq.n	800401e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	2b05      	cmp	r3, #5
 8004016:	d002      	beq.n	800401e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	2b09      	cmp	r3, #9
 800401c:	d173      	bne.n	8004106 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 fc98 	bl	8004954 <ADC_Enable>
 8004024:	4603      	mov	r3, r0
 8004026:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004028:	7dfb      	ldrb	r3, [r7, #23]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d166      	bne.n	80040fc <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004032:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004036:	f023 0301 	bic.w	r3, r3, #1
 800403a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a38      	ldr	r2, [pc, #224]	@ (8004128 <HAL_ADC_Start_DMA+0x158>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d002      	beq.n	8004052 <HAL_ADC_Start_DMA+0x82>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	e001      	b.n	8004056 <HAL_ADC_Start_DMA+0x86>
 8004052:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004056:	68fa      	ldr	r2, [r7, #12]
 8004058:	6812      	ldr	r2, [r2, #0]
 800405a:	4293      	cmp	r3, r2
 800405c:	d002      	beq.n	8004064 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d105      	bne.n	8004070 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004068:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004074:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d006      	beq.n	800408a <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004080:	f023 0206 	bic.w	r2, r3, #6
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	661a      	str	r2, [r3, #96]	@ 0x60
 8004088:	e002      	b.n	8004090 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004094:	4a25      	ldr	r2, [pc, #148]	@ (800412c <HAL_ADC_Start_DMA+0x15c>)
 8004096:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800409c:	4a24      	ldr	r2, [pc, #144]	@ (8004130 <HAL_ADC_Start_DMA+0x160>)
 800409e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a4:	4a23      	ldr	r2, [pc, #140]	@ (8004134 <HAL_ADC_Start_DMA+0x164>)
 80040a6:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	221c      	movs	r2, #28
 80040ae:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	685a      	ldr	r2, [r3, #4]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f042 0210 	orr.w	r2, r2, #16
 80040c6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f042 0201 	orr.w	r2, r2, #1
 80040d6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	3340      	adds	r3, #64	@ 0x40
 80040e2:	4619      	mov	r1, r3
 80040e4:	68ba      	ldr	r2, [r7, #8]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f000 ffd2 	bl	8005090 <HAL_DMA_Start_IT>
 80040ec:	4603      	mov	r3, r0
 80040ee:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7ff fdac 	bl	8003c52 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80040fa:	e00d      	b.n	8004118 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004104:	e008      	b.n	8004118 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004112:	e001      	b.n	8004118 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004114:	2302      	movs	r3, #2
 8004116:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004118:	7dfb      	ldrb	r3, [r7, #23]
}
 800411a:	4618      	mov	r0, r3
 800411c:	3718      	adds	r7, #24
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	50000300 	.word	0x50000300
 8004128:	50000100 	.word	0x50000100
 800412c:	08004a61 	.word	0x08004a61
 8004130:	08004b39 	.word	0x08004b39
 8004134:	08004b55 	.word	0x08004b55

08004138 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b0b6      	sub	sp, #216	@ 0xd8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800417e:	2300      	movs	r3, #0
 8004180:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004184:	2300      	movs	r3, #0
 8004186:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800418e:	2b01      	cmp	r3, #1
 8004190:	d101      	bne.n	8004196 <HAL_ADC_ConfigChannel+0x22>
 8004192:	2302      	movs	r3, #2
 8004194:	e3c8      	b.n	8004928 <HAL_ADC_ConfigChannel+0x7b4>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2201      	movs	r2, #1
 800419a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f7ff fd69 	bl	8003c7a <LL_ADC_REG_IsConversionOngoing>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f040 83ad 	bne.w	800490a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6818      	ldr	r0, [r3, #0]
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	6859      	ldr	r1, [r3, #4]
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	461a      	mov	r2, r3
 80041be:	f7ff fc4a 	bl	8003a56 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f7ff fd57 	bl	8003c7a <LL_ADC_REG_IsConversionOngoing>
 80041cc:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f7ff fd63 	bl	8003ca0 <LL_ADC_INJ_IsConversionOngoing>
 80041da:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80041de:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f040 81d9 	bne.w	800459a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80041e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	f040 81d4 	bne.w	800459a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041fa:	d10f      	bne.n	800421c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6818      	ldr	r0, [r3, #0]
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2200      	movs	r2, #0
 8004206:	4619      	mov	r1, r3
 8004208:	f7ff fc51 	bl	8003aae <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8004214:	4618      	mov	r0, r3
 8004216:	f7ff fbf8 	bl	8003a0a <LL_ADC_SetSamplingTimeCommonConfig>
 800421a:	e00e      	b.n	800423a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6818      	ldr	r0, [r3, #0]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	6819      	ldr	r1, [r3, #0]
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	461a      	mov	r2, r3
 800422a:	f7ff fc40 	bl	8003aae <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2100      	movs	r1, #0
 8004234:	4618      	mov	r0, r3
 8004236:	f7ff fbe8 	bl	8003a0a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	695a      	ldr	r2, [r3, #20]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	08db      	lsrs	r3, r3, #3
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	005b      	lsls	r3, r3, #1
 800424c:	fa02 f303 	lsl.w	r3, r2, r3
 8004250:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	2b04      	cmp	r3, #4
 800425a:	d022      	beq.n	80042a2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6818      	ldr	r0, [r3, #0]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	6919      	ldr	r1, [r3, #16]
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800426c:	f7ff fb42 	bl	80038f4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6818      	ldr	r0, [r3, #0]
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	6919      	ldr	r1, [r3, #16]
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	461a      	mov	r2, r3
 800427e:	f7ff fb8e 	bl	800399e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6818      	ldr	r0, [r3, #0]
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800428e:	2b01      	cmp	r3, #1
 8004290:	d102      	bne.n	8004298 <HAL_ADC_ConfigChannel+0x124>
 8004292:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004296:	e000      	b.n	800429a <HAL_ADC_ConfigChannel+0x126>
 8004298:	2300      	movs	r3, #0
 800429a:	461a      	mov	r2, r3
 800429c:	f7ff fb9a 	bl	80039d4 <LL_ADC_SetOffsetSaturation>
 80042a0:	e17b      	b.n	800459a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2100      	movs	r1, #0
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7ff fb47 	bl	800393c <LL_ADC_GetOffsetChannel>
 80042ae:	4603      	mov	r3, r0
 80042b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d10a      	bne.n	80042ce <HAL_ADC_ConfigChannel+0x15a>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2100      	movs	r1, #0
 80042be:	4618      	mov	r0, r3
 80042c0:	f7ff fb3c 	bl	800393c <LL_ADC_GetOffsetChannel>
 80042c4:	4603      	mov	r3, r0
 80042c6:	0e9b      	lsrs	r3, r3, #26
 80042c8:	f003 021f 	and.w	r2, r3, #31
 80042cc:	e01e      	b.n	800430c <HAL_ADC_ConfigChannel+0x198>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2100      	movs	r1, #0
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7ff fb31 	bl	800393c <LL_ADC_GetOffsetChannel>
 80042da:	4603      	mov	r3, r0
 80042dc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80042e4:	fa93 f3a3 	rbit	r3, r3
 80042e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80042ec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80042f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80042f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d101      	bne.n	8004300 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80042fc:	2320      	movs	r3, #32
 80042fe:	e004      	b.n	800430a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8004300:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004304:	fab3 f383 	clz	r3, r3
 8004308:	b2db      	uxtb	r3, r3
 800430a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004314:	2b00      	cmp	r3, #0
 8004316:	d105      	bne.n	8004324 <HAL_ADC_ConfigChannel+0x1b0>
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	0e9b      	lsrs	r3, r3, #26
 800431e:	f003 031f 	and.w	r3, r3, #31
 8004322:	e018      	b.n	8004356 <HAL_ADC_ConfigChannel+0x1e2>
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800432c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004330:	fa93 f3a3 	rbit	r3, r3
 8004334:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800433c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004340:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004344:	2b00      	cmp	r3, #0
 8004346:	d101      	bne.n	800434c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8004348:	2320      	movs	r3, #32
 800434a:	e004      	b.n	8004356 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800434c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004350:	fab3 f383 	clz	r3, r3
 8004354:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004356:	429a      	cmp	r2, r3
 8004358:	d106      	bne.n	8004368 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	2200      	movs	r2, #0
 8004360:	2100      	movs	r1, #0
 8004362:	4618      	mov	r0, r3
 8004364:	f7ff fb00 	bl	8003968 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	2101      	movs	r1, #1
 800436e:	4618      	mov	r0, r3
 8004370:	f7ff fae4 	bl	800393c <LL_ADC_GetOffsetChannel>
 8004374:	4603      	mov	r3, r0
 8004376:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10a      	bne.n	8004394 <HAL_ADC_ConfigChannel+0x220>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	2101      	movs	r1, #1
 8004384:	4618      	mov	r0, r3
 8004386:	f7ff fad9 	bl	800393c <LL_ADC_GetOffsetChannel>
 800438a:	4603      	mov	r3, r0
 800438c:	0e9b      	lsrs	r3, r3, #26
 800438e:	f003 021f 	and.w	r2, r3, #31
 8004392:	e01e      	b.n	80043d2 <HAL_ADC_ConfigChannel+0x25e>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2101      	movs	r1, #1
 800439a:	4618      	mov	r0, r3
 800439c:	f7ff face 	bl	800393c <LL_ADC_GetOffsetChannel>
 80043a0:	4603      	mov	r3, r0
 80043a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80043aa:	fa93 f3a3 	rbit	r3, r3
 80043ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80043b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80043b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80043ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80043c2:	2320      	movs	r3, #32
 80043c4:	e004      	b.n	80043d0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80043c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80043ca:	fab3 f383 	clz	r3, r3
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d105      	bne.n	80043ea <HAL_ADC_ConfigChannel+0x276>
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	0e9b      	lsrs	r3, r3, #26
 80043e4:	f003 031f 	and.w	r3, r3, #31
 80043e8:	e018      	b.n	800441c <HAL_ADC_ConfigChannel+0x2a8>
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80043f6:	fa93 f3a3 	rbit	r3, r3
 80043fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80043fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004402:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004406:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800440a:	2b00      	cmp	r3, #0
 800440c:	d101      	bne.n	8004412 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800440e:	2320      	movs	r3, #32
 8004410:	e004      	b.n	800441c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8004412:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004416:	fab3 f383 	clz	r3, r3
 800441a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800441c:	429a      	cmp	r2, r3
 800441e:	d106      	bne.n	800442e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	2200      	movs	r2, #0
 8004426:	2101      	movs	r1, #1
 8004428:	4618      	mov	r0, r3
 800442a:	f7ff fa9d 	bl	8003968 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2102      	movs	r1, #2
 8004434:	4618      	mov	r0, r3
 8004436:	f7ff fa81 	bl	800393c <LL_ADC_GetOffsetChannel>
 800443a:	4603      	mov	r3, r0
 800443c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004440:	2b00      	cmp	r3, #0
 8004442:	d10a      	bne.n	800445a <HAL_ADC_ConfigChannel+0x2e6>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2102      	movs	r1, #2
 800444a:	4618      	mov	r0, r3
 800444c:	f7ff fa76 	bl	800393c <LL_ADC_GetOffsetChannel>
 8004450:	4603      	mov	r3, r0
 8004452:	0e9b      	lsrs	r3, r3, #26
 8004454:	f003 021f 	and.w	r2, r3, #31
 8004458:	e01e      	b.n	8004498 <HAL_ADC_ConfigChannel+0x324>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2102      	movs	r1, #2
 8004460:	4618      	mov	r0, r3
 8004462:	f7ff fa6b 	bl	800393c <LL_ADC_GetOffsetChannel>
 8004466:	4603      	mov	r3, r0
 8004468:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800446c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004470:	fa93 f3a3 	rbit	r3, r3
 8004474:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004478:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800447c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004480:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8004488:	2320      	movs	r3, #32
 800448a:	e004      	b.n	8004496 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800448c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004490:	fab3 f383 	clz	r3, r3
 8004494:	b2db      	uxtb	r3, r3
 8004496:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d105      	bne.n	80044b0 <HAL_ADC_ConfigChannel+0x33c>
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	0e9b      	lsrs	r3, r3, #26
 80044aa:	f003 031f 	and.w	r3, r3, #31
 80044ae:	e016      	b.n	80044de <HAL_ADC_ConfigChannel+0x36a>
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80044bc:	fa93 f3a3 	rbit	r3, r3
 80044c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80044c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80044c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80044c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d101      	bne.n	80044d4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80044d0:	2320      	movs	r3, #32
 80044d2:	e004      	b.n	80044de <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80044d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80044d8:	fab3 f383 	clz	r3, r3
 80044dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80044de:	429a      	cmp	r2, r3
 80044e0:	d106      	bne.n	80044f0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2200      	movs	r2, #0
 80044e8:	2102      	movs	r1, #2
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff fa3c 	bl	8003968 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2103      	movs	r1, #3
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7ff fa20 	bl	800393c <LL_ADC_GetOffsetChannel>
 80044fc:	4603      	mov	r3, r0
 80044fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004502:	2b00      	cmp	r3, #0
 8004504:	d10a      	bne.n	800451c <HAL_ADC_ConfigChannel+0x3a8>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2103      	movs	r1, #3
 800450c:	4618      	mov	r0, r3
 800450e:	f7ff fa15 	bl	800393c <LL_ADC_GetOffsetChannel>
 8004512:	4603      	mov	r3, r0
 8004514:	0e9b      	lsrs	r3, r3, #26
 8004516:	f003 021f 	and.w	r2, r3, #31
 800451a:	e017      	b.n	800454c <HAL_ADC_ConfigChannel+0x3d8>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2103      	movs	r1, #3
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff fa0a 	bl	800393c <LL_ADC_GetOffsetChannel>
 8004528:	4603      	mov	r3, r0
 800452a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800452c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800452e:	fa93 f3a3 	rbit	r3, r3
 8004532:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004534:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004536:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004538:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 800453e:	2320      	movs	r3, #32
 8004540:	e003      	b.n	800454a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8004542:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004544:	fab3 f383 	clz	r3, r3
 8004548:	b2db      	uxtb	r3, r3
 800454a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004554:	2b00      	cmp	r3, #0
 8004556:	d105      	bne.n	8004564 <HAL_ADC_ConfigChannel+0x3f0>
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	0e9b      	lsrs	r3, r3, #26
 800455e:	f003 031f 	and.w	r3, r3, #31
 8004562:	e011      	b.n	8004588 <HAL_ADC_ConfigChannel+0x414>
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800456a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800456c:	fa93 f3a3 	rbit	r3, r3
 8004570:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004572:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004574:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 800457c:	2320      	movs	r3, #32
 800457e:	e003      	b.n	8004588 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004580:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004582:	fab3 f383 	clz	r3, r3
 8004586:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004588:	429a      	cmp	r2, r3
 800458a:	d106      	bne.n	800459a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2200      	movs	r2, #0
 8004592:	2103      	movs	r1, #3
 8004594:	4618      	mov	r0, r3
 8004596:	f7ff f9e7 	bl	8003968 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4618      	mov	r0, r3
 80045a0:	f7ff fb44 	bl	8003c2c <LL_ADC_IsEnabled>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f040 8140 	bne.w	800482c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6818      	ldr	r0, [r3, #0]
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	6819      	ldr	r1, [r3, #0]
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	461a      	mov	r2, r3
 80045ba:	f7ff faa3 	bl	8003b04 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	4a8f      	ldr	r2, [pc, #572]	@ (8004800 <HAL_ADC_ConfigChannel+0x68c>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	f040 8131 	bne.w	800482c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d10b      	bne.n	80045f2 <HAL_ADC_ConfigChannel+0x47e>
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	0e9b      	lsrs	r3, r3, #26
 80045e0:	3301      	adds	r3, #1
 80045e2:	f003 031f 	and.w	r3, r3, #31
 80045e6:	2b09      	cmp	r3, #9
 80045e8:	bf94      	ite	ls
 80045ea:	2301      	movls	r3, #1
 80045ec:	2300      	movhi	r3, #0
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	e019      	b.n	8004626 <HAL_ADC_ConfigChannel+0x4b2>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045fa:	fa93 f3a3 	rbit	r3, r3
 80045fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004600:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004602:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004604:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004606:	2b00      	cmp	r3, #0
 8004608:	d101      	bne.n	800460e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800460a:	2320      	movs	r3, #32
 800460c:	e003      	b.n	8004616 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800460e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004610:	fab3 f383 	clz	r3, r3
 8004614:	b2db      	uxtb	r3, r3
 8004616:	3301      	adds	r3, #1
 8004618:	f003 031f 	and.w	r3, r3, #31
 800461c:	2b09      	cmp	r3, #9
 800461e:	bf94      	ite	ls
 8004620:	2301      	movls	r3, #1
 8004622:	2300      	movhi	r3, #0
 8004624:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004626:	2b00      	cmp	r3, #0
 8004628:	d079      	beq.n	800471e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004632:	2b00      	cmp	r3, #0
 8004634:	d107      	bne.n	8004646 <HAL_ADC_ConfigChannel+0x4d2>
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	0e9b      	lsrs	r3, r3, #26
 800463c:	3301      	adds	r3, #1
 800463e:	069b      	lsls	r3, r3, #26
 8004640:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004644:	e015      	b.n	8004672 <HAL_ADC_ConfigChannel+0x4fe>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800464e:	fa93 f3a3 	rbit	r3, r3
 8004652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004654:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004656:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004658:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800465e:	2320      	movs	r3, #32
 8004660:	e003      	b.n	800466a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004662:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004664:	fab3 f383 	clz	r3, r3
 8004668:	b2db      	uxtb	r3, r3
 800466a:	3301      	adds	r3, #1
 800466c:	069b      	lsls	r3, r3, #26
 800466e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800467a:	2b00      	cmp	r3, #0
 800467c:	d109      	bne.n	8004692 <HAL_ADC_ConfigChannel+0x51e>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	0e9b      	lsrs	r3, r3, #26
 8004684:	3301      	adds	r3, #1
 8004686:	f003 031f 	and.w	r3, r3, #31
 800468a:	2101      	movs	r1, #1
 800468c:	fa01 f303 	lsl.w	r3, r1, r3
 8004690:	e017      	b.n	80046c2 <HAL_ADC_ConfigChannel+0x54e>
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800469a:	fa93 f3a3 	rbit	r3, r3
 800469e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80046a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80046a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d101      	bne.n	80046ae <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80046aa:	2320      	movs	r3, #32
 80046ac:	e003      	b.n	80046b6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80046ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046b0:	fab3 f383 	clz	r3, r3
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	3301      	adds	r3, #1
 80046b8:	f003 031f 	and.w	r3, r3, #31
 80046bc:	2101      	movs	r1, #1
 80046be:	fa01 f303 	lsl.w	r3, r1, r3
 80046c2:	ea42 0103 	orr.w	r1, r2, r3
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d10a      	bne.n	80046e8 <HAL_ADC_ConfigChannel+0x574>
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	0e9b      	lsrs	r3, r3, #26
 80046d8:	3301      	adds	r3, #1
 80046da:	f003 021f 	and.w	r2, r3, #31
 80046de:	4613      	mov	r3, r2
 80046e0:	005b      	lsls	r3, r3, #1
 80046e2:	4413      	add	r3, r2
 80046e4:	051b      	lsls	r3, r3, #20
 80046e6:	e018      	b.n	800471a <HAL_ADC_ConfigChannel+0x5a6>
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046f0:	fa93 f3a3 	rbit	r3, r3
 80046f4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80046f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80046fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8004700:	2320      	movs	r3, #32
 8004702:	e003      	b.n	800470c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8004704:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004706:	fab3 f383 	clz	r3, r3
 800470a:	b2db      	uxtb	r3, r3
 800470c:	3301      	adds	r3, #1
 800470e:	f003 021f 	and.w	r2, r3, #31
 8004712:	4613      	mov	r3, r2
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	4413      	add	r3, r2
 8004718:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800471a:	430b      	orrs	r3, r1
 800471c:	e081      	b.n	8004822 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004726:	2b00      	cmp	r3, #0
 8004728:	d107      	bne.n	800473a <HAL_ADC_ConfigChannel+0x5c6>
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	0e9b      	lsrs	r3, r3, #26
 8004730:	3301      	adds	r3, #1
 8004732:	069b      	lsls	r3, r3, #26
 8004734:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004738:	e015      	b.n	8004766 <HAL_ADC_ConfigChannel+0x5f2>
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004742:	fa93 f3a3 	rbit	r3, r3
 8004746:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800474c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8004752:	2320      	movs	r3, #32
 8004754:	e003      	b.n	800475e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004758:	fab3 f383 	clz	r3, r3
 800475c:	b2db      	uxtb	r3, r3
 800475e:	3301      	adds	r3, #1
 8004760:	069b      	lsls	r3, r3, #26
 8004762:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800476e:	2b00      	cmp	r3, #0
 8004770:	d109      	bne.n	8004786 <HAL_ADC_ConfigChannel+0x612>
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	0e9b      	lsrs	r3, r3, #26
 8004778:	3301      	adds	r3, #1
 800477a:	f003 031f 	and.w	r3, r3, #31
 800477e:	2101      	movs	r1, #1
 8004780:	fa01 f303 	lsl.w	r3, r1, r3
 8004784:	e017      	b.n	80047b6 <HAL_ADC_ConfigChannel+0x642>
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800478c:	6a3b      	ldr	r3, [r7, #32]
 800478e:	fa93 f3a3 	rbit	r3, r3
 8004792:	61fb      	str	r3, [r7, #28]
  return result;
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479a:	2b00      	cmp	r3, #0
 800479c:	d101      	bne.n	80047a2 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800479e:	2320      	movs	r3, #32
 80047a0:	e003      	b.n	80047aa <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80047a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a4:	fab3 f383 	clz	r3, r3
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	3301      	adds	r3, #1
 80047ac:	f003 031f 	and.w	r3, r3, #31
 80047b0:	2101      	movs	r1, #1
 80047b2:	fa01 f303 	lsl.w	r3, r1, r3
 80047b6:	ea42 0103 	orr.w	r1, r2, r3
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d10d      	bne.n	80047e2 <HAL_ADC_ConfigChannel+0x66e>
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	0e9b      	lsrs	r3, r3, #26
 80047cc:	3301      	adds	r3, #1
 80047ce:	f003 021f 	and.w	r2, r3, #31
 80047d2:	4613      	mov	r3, r2
 80047d4:	005b      	lsls	r3, r3, #1
 80047d6:	4413      	add	r3, r2
 80047d8:	3b1e      	subs	r3, #30
 80047da:	051b      	lsls	r3, r3, #20
 80047dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80047e0:	e01e      	b.n	8004820 <HAL_ADC_ConfigChannel+0x6ac>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	fa93 f3a3 	rbit	r3, r3
 80047ee:	613b      	str	r3, [r7, #16]
  return result;
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d104      	bne.n	8004804 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80047fa:	2320      	movs	r3, #32
 80047fc:	e006      	b.n	800480c <HAL_ADC_ConfigChannel+0x698>
 80047fe:	bf00      	nop
 8004800:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	fab3 f383 	clz	r3, r3
 800480a:	b2db      	uxtb	r3, r3
 800480c:	3301      	adds	r3, #1
 800480e:	f003 021f 	and.w	r2, r3, #31
 8004812:	4613      	mov	r3, r2
 8004814:	005b      	lsls	r3, r3, #1
 8004816:	4413      	add	r3, r2
 8004818:	3b1e      	subs	r3, #30
 800481a:	051b      	lsls	r3, r3, #20
 800481c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004820:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004826:	4619      	mov	r1, r3
 8004828:	f7ff f941 	bl	8003aae <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	4b3f      	ldr	r3, [pc, #252]	@ (8004930 <HAL_ADC_ConfigChannel+0x7bc>)
 8004832:	4013      	ands	r3, r2
 8004834:	2b00      	cmp	r3, #0
 8004836:	d071      	beq.n	800491c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004838:	483e      	ldr	r0, [pc, #248]	@ (8004934 <HAL_ADC_ConfigChannel+0x7c0>)
 800483a:	f7ff f84d 	bl	80038d8 <LL_ADC_GetCommonPathInternalCh>
 800483e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a3c      	ldr	r2, [pc, #240]	@ (8004938 <HAL_ADC_ConfigChannel+0x7c4>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d004      	beq.n	8004856 <HAL_ADC_ConfigChannel+0x6e2>
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a3a      	ldr	r2, [pc, #232]	@ (800493c <HAL_ADC_ConfigChannel+0x7c8>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d127      	bne.n	80048a6 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004856:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800485a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d121      	bne.n	80048a6 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800486a:	d157      	bne.n	800491c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800486c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004870:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004874:	4619      	mov	r1, r3
 8004876:	482f      	ldr	r0, [pc, #188]	@ (8004934 <HAL_ADC_ConfigChannel+0x7c0>)
 8004878:	f7ff f81b 	bl	80038b2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800487c:	4b30      	ldr	r3, [pc, #192]	@ (8004940 <HAL_ADC_ConfigChannel+0x7cc>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	099b      	lsrs	r3, r3, #6
 8004882:	4a30      	ldr	r2, [pc, #192]	@ (8004944 <HAL_ADC_ConfigChannel+0x7d0>)
 8004884:	fba2 2303 	umull	r2, r3, r2, r3
 8004888:	099b      	lsrs	r3, r3, #6
 800488a:	1c5a      	adds	r2, r3, #1
 800488c:	4613      	mov	r3, r2
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	4413      	add	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004896:	e002      	b.n	800489e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	3b01      	subs	r3, #1
 800489c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1f9      	bne.n	8004898 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048a4:	e03a      	b.n	800491c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a27      	ldr	r2, [pc, #156]	@ (8004948 <HAL_ADC_ConfigChannel+0x7d4>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d113      	bne.n	80048d8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80048b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80048b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10d      	bne.n	80048d8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a22      	ldr	r2, [pc, #136]	@ (800494c <HAL_ADC_ConfigChannel+0x7d8>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d02a      	beq.n	800491c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80048ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048ce:	4619      	mov	r1, r3
 80048d0:	4818      	ldr	r0, [pc, #96]	@ (8004934 <HAL_ADC_ConfigChannel+0x7c0>)
 80048d2:	f7fe ffee 	bl	80038b2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048d6:	e021      	b.n	800491c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a1c      	ldr	r2, [pc, #112]	@ (8004950 <HAL_ADC_ConfigChannel+0x7dc>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d11c      	bne.n	800491c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80048e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80048e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d116      	bne.n	800491c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a16      	ldr	r2, [pc, #88]	@ (800494c <HAL_ADC_ConfigChannel+0x7d8>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d011      	beq.n	800491c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80048fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004900:	4619      	mov	r1, r3
 8004902:	480c      	ldr	r0, [pc, #48]	@ (8004934 <HAL_ADC_ConfigChannel+0x7c0>)
 8004904:	f7fe ffd5 	bl	80038b2 <LL_ADC_SetCommonPathInternalCh>
 8004908:	e008      	b.n	800491c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800490e:	f043 0220 	orr.w	r2, r3, #32
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004924:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004928:	4618      	mov	r0, r3
 800492a:	37d8      	adds	r7, #216	@ 0xd8
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}
 8004930:	80080000 	.word	0x80080000
 8004934:	50000300 	.word	0x50000300
 8004938:	c3210000 	.word	0xc3210000
 800493c:	90c00010 	.word	0x90c00010
 8004940:	20000000 	.word	0x20000000
 8004944:	053e2d63 	.word	0x053e2d63
 8004948:	c7520000 	.word	0xc7520000
 800494c:	50000100 	.word	0x50000100
 8004950:	cb840000 	.word	0xcb840000

08004954 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800495c:	2300      	movs	r3, #0
 800495e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff f961 	bl	8003c2c <LL_ADC_IsEnabled>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d169      	bne.n	8004a44 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	689a      	ldr	r2, [r3, #8]
 8004976:	4b36      	ldr	r3, [pc, #216]	@ (8004a50 <ADC_Enable+0xfc>)
 8004978:	4013      	ands	r3, r2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d00d      	beq.n	800499a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004982:	f043 0210 	orr.w	r2, r3, #16
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800498e:	f043 0201 	orr.w	r2, r3, #1
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e055      	b.n	8004a46 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4618      	mov	r0, r3
 80049a0:	f7ff f930 	bl	8003c04 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80049a4:	482b      	ldr	r0, [pc, #172]	@ (8004a54 <ADC_Enable+0x100>)
 80049a6:	f7fe ff97 	bl	80038d8 <LL_ADC_GetCommonPathInternalCh>
 80049aa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80049ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d013      	beq.n	80049dc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80049b4:	4b28      	ldr	r3, [pc, #160]	@ (8004a58 <ADC_Enable+0x104>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	099b      	lsrs	r3, r3, #6
 80049ba:	4a28      	ldr	r2, [pc, #160]	@ (8004a5c <ADC_Enable+0x108>)
 80049bc:	fba2 2303 	umull	r2, r3, r2, r3
 80049c0:	099b      	lsrs	r3, r3, #6
 80049c2:	1c5a      	adds	r2, r3, #1
 80049c4:	4613      	mov	r3, r2
 80049c6:	005b      	lsls	r3, r3, #1
 80049c8:	4413      	add	r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80049ce:	e002      	b.n	80049d6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	3b01      	subs	r3, #1
 80049d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d1f9      	bne.n	80049d0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80049dc:	f7fe ff4a 	bl	8003874 <HAL_GetTick>
 80049e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049e2:	e028      	b.n	8004a36 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7ff f91f 	bl	8003c2c <LL_ADC_IsEnabled>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d104      	bne.n	80049fe <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4618      	mov	r0, r3
 80049fa:	f7ff f903 	bl	8003c04 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80049fe:	f7fe ff39 	bl	8003874 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d914      	bls.n	8004a36 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d00d      	beq.n	8004a36 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a1e:	f043 0210 	orr.w	r2, r3, #16
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a2a:	f043 0201 	orr.w	r2, r3, #1
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e007      	b.n	8004a46 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f003 0301 	and.w	r3, r3, #1
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d1cf      	bne.n	80049e4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	8000003f 	.word	0x8000003f
 8004a54:	50000300 	.word	0x50000300
 8004a58:	20000000 	.word	0x20000000
 8004a5c:	053e2d63 	.word	0x053e2d63

08004a60 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a6c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a72:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d14b      	bne.n	8004b12 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a7e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0308 	and.w	r3, r3, #8
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d021      	beq.n	8004ad8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7fe ffc9 	bl	8003a30 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d032      	beq.n	8004b0a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d12b      	bne.n	8004b0a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ac2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d11f      	bne.n	8004b0a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ace:	f043 0201 	orr.w	r2, r3, #1
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004ad6:	e018      	b.n	8004b0a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	f003 0302 	and.w	r3, r3, #2
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d111      	bne.n	8004b0a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d105      	bne.n	8004b0a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b02:	f043 0201 	orr.w	r2, r3, #1
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004b0a:	68f8      	ldr	r0, [r7, #12]
 8004b0c:	f7ff fb14 	bl	8004138 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004b10:	e00e      	b.n	8004b30 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b16:	f003 0310 	and.w	r3, r3, #16
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d003      	beq.n	8004b26 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f7ff fb1e 	bl	8004160 <HAL_ADC_ErrorCallback>
}
 8004b24:	e004      	b.n	8004b30 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	4798      	blx	r3
}
 8004b30:	bf00      	nop
 8004b32:	3710      	adds	r7, #16
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b44:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f7ff fb00 	bl	800414c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004b4c:	bf00      	nop
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b60:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b66:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b72:	f043 0204 	orr.w	r2, r3, #4
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004b7a:	68f8      	ldr	r0, [r7, #12]
 8004b7c:	f7ff faf0 	bl	8004160 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004b80:	bf00      	nop
 8004b82:	3710      	adds	r7, #16
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <LL_ADC_IsEnabled>:
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f003 0301 	and.w	r3, r3, #1
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d101      	bne.n	8004ba0 <LL_ADC_IsEnabled+0x18>
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e000      	b.n	8004ba2 <LL_ADC_IsEnabled+0x1a>
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <LL_ADC_REG_IsConversionOngoing>:
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 0304 	and.w	r3, r3, #4
 8004bbe:	2b04      	cmp	r3, #4
 8004bc0:	d101      	bne.n	8004bc6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e000      	b.n	8004bc8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004bd4:	b590      	push	{r4, r7, lr}
 8004bd6:	b0a1      	sub	sp, #132	@ 0x84
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004bde:	2300      	movs	r3, #0
 8004be0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d101      	bne.n	8004bf2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004bee:	2302      	movs	r3, #2
 8004bf0:	e08b      	b.n	8004d0a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004bfe:	2300      	movs	r3, #0
 8004c00:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c0a:	d102      	bne.n	8004c12 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004c0c:	4b41      	ldr	r3, [pc, #260]	@ (8004d14 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004c0e:	60bb      	str	r3, [r7, #8]
 8004c10:	e001      	b.n	8004c16 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004c12:	2300      	movs	r3, #0
 8004c14:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10b      	bne.n	8004c34 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c20:	f043 0220 	orr.w	r2, r3, #32
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e06a      	b.n	8004d0a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7ff ffb9 	bl	8004bae <LL_ADC_REG_IsConversionOngoing>
 8004c3c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7ff ffb3 	bl	8004bae <LL_ADC_REG_IsConversionOngoing>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d14c      	bne.n	8004ce8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004c4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d149      	bne.n	8004ce8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004c54:	4b30      	ldr	r3, [pc, #192]	@ (8004d18 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004c56:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d028      	beq.n	8004cb2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004c60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	6859      	ldr	r1, [r3, #4]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004c72:	035b      	lsls	r3, r3, #13
 8004c74:	430b      	orrs	r3, r1
 8004c76:	431a      	orrs	r2, r3
 8004c78:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c7a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c7c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004c80:	f7ff ff82 	bl	8004b88 <LL_ADC_IsEnabled>
 8004c84:	4604      	mov	r4, r0
 8004c86:	4823      	ldr	r0, [pc, #140]	@ (8004d14 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004c88:	f7ff ff7e 	bl	8004b88 <LL_ADC_IsEnabled>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	4323      	orrs	r3, r4
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d133      	bne.n	8004cfc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004c94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004c9c:	f023 030f 	bic.w	r3, r3, #15
 8004ca0:	683a      	ldr	r2, [r7, #0]
 8004ca2:	6811      	ldr	r1, [r2, #0]
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	6892      	ldr	r2, [r2, #8]
 8004ca8:	430a      	orrs	r2, r1
 8004caa:	431a      	orrs	r2, r3
 8004cac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cae:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004cb0:	e024      	b.n	8004cfc <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004cb2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004cba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cbc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004cbe:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004cc2:	f7ff ff61 	bl	8004b88 <LL_ADC_IsEnabled>
 8004cc6:	4604      	mov	r4, r0
 8004cc8:	4812      	ldr	r0, [pc, #72]	@ (8004d14 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004cca:	f7ff ff5d 	bl	8004b88 <LL_ADC_IsEnabled>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	4323      	orrs	r3, r4
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d112      	bne.n	8004cfc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004cd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004cd8:	689b      	ldr	r3, [r3, #8]
 8004cda:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004cde:	f023 030f 	bic.w	r3, r3, #15
 8004ce2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004ce4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ce6:	e009      	b.n	8004cfc <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cec:	f043 0220 	orr.w	r2, r3, #32
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004cfa:	e000      	b.n	8004cfe <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004cfc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004d06:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3784      	adds	r7, #132	@ 0x84
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd90      	pop	{r4, r7, pc}
 8004d12:	bf00      	nop
 8004d14:	50000100 	.word	0x50000100
 8004d18:	50000300 	.word	0x50000300

08004d1c <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b082      	sub	sp, #8
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e023      	b.n	8004d76 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d106      	bne.n	8004d48 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f7fc fa18 	bl	8001178 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3708      	adds	r7, #8
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
	...

08004d80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f003 0307 	and.w	r3, r3, #7
 8004d8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004d90:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004da8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004dac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004db0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004db2:	4a04      	ldr	r2, [pc, #16]	@ (8004dc4 <__NVIC_SetPriorityGrouping+0x44>)
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	60d3      	str	r3, [r2, #12]
}
 8004db8:	bf00      	nop
 8004dba:	3714      	adds	r7, #20
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr
 8004dc4:	e000ed00 	.word	0xe000ed00

08004dc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004dcc:	4b04      	ldr	r3, [pc, #16]	@ (8004de0 <__NVIC_GetPriorityGrouping+0x18>)
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	0a1b      	lsrs	r3, r3, #8
 8004dd2:	f003 0307 	and.w	r3, r3, #7
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr
 8004de0:	e000ed00 	.word	0xe000ed00

08004de4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	4603      	mov	r3, r0
 8004dec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	db0b      	blt.n	8004e0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004df6:	79fb      	ldrb	r3, [r7, #7]
 8004df8:	f003 021f 	and.w	r2, r3, #31
 8004dfc:	4907      	ldr	r1, [pc, #28]	@ (8004e1c <__NVIC_EnableIRQ+0x38>)
 8004dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	2001      	movs	r0, #1
 8004e06:	fa00 f202 	lsl.w	r2, r0, r2
 8004e0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	e000e100 	.word	0xe000e100

08004e20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	4603      	mov	r3, r0
 8004e28:	6039      	str	r1, [r7, #0]
 8004e2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	db0a      	blt.n	8004e4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	b2da      	uxtb	r2, r3
 8004e38:	490c      	ldr	r1, [pc, #48]	@ (8004e6c <__NVIC_SetPriority+0x4c>)
 8004e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e3e:	0112      	lsls	r2, r2, #4
 8004e40:	b2d2      	uxtb	r2, r2
 8004e42:	440b      	add	r3, r1
 8004e44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004e48:	e00a      	b.n	8004e60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	b2da      	uxtb	r2, r3
 8004e4e:	4908      	ldr	r1, [pc, #32]	@ (8004e70 <__NVIC_SetPriority+0x50>)
 8004e50:	79fb      	ldrb	r3, [r7, #7]
 8004e52:	f003 030f 	and.w	r3, r3, #15
 8004e56:	3b04      	subs	r3, #4
 8004e58:	0112      	lsls	r2, r2, #4
 8004e5a:	b2d2      	uxtb	r2, r2
 8004e5c:	440b      	add	r3, r1
 8004e5e:	761a      	strb	r2, [r3, #24]
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr
 8004e6c:	e000e100 	.word	0xe000e100
 8004e70:	e000ed00 	.word	0xe000ed00

08004e74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b089      	sub	sp, #36	@ 0x24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f003 0307 	and.w	r3, r3, #7
 8004e86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	f1c3 0307 	rsb	r3, r3, #7
 8004e8e:	2b04      	cmp	r3, #4
 8004e90:	bf28      	it	cs
 8004e92:	2304      	movcs	r3, #4
 8004e94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004e96:	69fb      	ldr	r3, [r7, #28]
 8004e98:	3304      	adds	r3, #4
 8004e9a:	2b06      	cmp	r3, #6
 8004e9c:	d902      	bls.n	8004ea4 <NVIC_EncodePriority+0x30>
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	3b03      	subs	r3, #3
 8004ea2:	e000      	b.n	8004ea6 <NVIC_EncodePriority+0x32>
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb2:	43da      	mvns	r2, r3
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	401a      	ands	r2, r3
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec6:	43d9      	mvns	r1, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ecc:	4313      	orrs	r3, r2
         );
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3724      	adds	r7, #36	@ 0x24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b082      	sub	sp, #8
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f7ff ff4c 	bl	8004d80 <__NVIC_SetPriorityGrouping>
}
 8004ee8:	bf00      	nop
 8004eea:	3708      	adds	r7, #8
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b086      	sub	sp, #24
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
 8004efc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004efe:	f7ff ff63 	bl	8004dc8 <__NVIC_GetPriorityGrouping>
 8004f02:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	68b9      	ldr	r1, [r7, #8]
 8004f08:	6978      	ldr	r0, [r7, #20]
 8004f0a:	f7ff ffb3 	bl	8004e74 <NVIC_EncodePriority>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f14:	4611      	mov	r1, r2
 8004f16:	4618      	mov	r0, r3
 8004f18:	f7ff ff82 	bl	8004e20 <__NVIC_SetPriority>
}
 8004f1c:	bf00      	nop
 8004f1e:	3718      	adds	r7, #24
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b082      	sub	sp, #8
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7ff ff56 	bl	8004de4 <__NVIC_EnableIRQ>
}
 8004f38:	bf00      	nop
 8004f3a:	3708      	adds	r7, #8
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e08d      	b.n	800506e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	461a      	mov	r2, r3
 8004f58:	4b47      	ldr	r3, [pc, #284]	@ (8005078 <HAL_DMA_Init+0x138>)
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d80f      	bhi.n	8004f7e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	461a      	mov	r2, r3
 8004f64:	4b45      	ldr	r3, [pc, #276]	@ (800507c <HAL_DMA_Init+0x13c>)
 8004f66:	4413      	add	r3, r2
 8004f68:	4a45      	ldr	r2, [pc, #276]	@ (8005080 <HAL_DMA_Init+0x140>)
 8004f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f6e:	091b      	lsrs	r3, r3, #4
 8004f70:	009a      	lsls	r2, r3, #2
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a42      	ldr	r2, [pc, #264]	@ (8005084 <HAL_DMA_Init+0x144>)
 8004f7a:	641a      	str	r2, [r3, #64]	@ 0x40
 8004f7c:	e00e      	b.n	8004f9c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	461a      	mov	r2, r3
 8004f84:	4b40      	ldr	r3, [pc, #256]	@ (8005088 <HAL_DMA_Init+0x148>)
 8004f86:	4413      	add	r3, r2
 8004f88:	4a3d      	ldr	r2, [pc, #244]	@ (8005080 <HAL_DMA_Init+0x140>)
 8004f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8e:	091b      	lsrs	r3, r3, #4
 8004f90:	009a      	lsls	r2, r3, #2
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a3c      	ldr	r2, [pc, #240]	@ (800508c <HAL_DMA_Init+0x14c>)
 8004f9a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fb6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004fc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	691b      	ldr	r3, [r3, #16]
 8004fc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004fcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	699b      	ldr	r3, [r3, #24]
 8004fd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004fd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004fe0:	68fa      	ldr	r2, [r7, #12]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68fa      	ldr	r2, [r7, #12]
 8004fec:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f9b6 	bl	8005360 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ffc:	d102      	bne.n	8005004 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685a      	ldr	r2, [r3, #4]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800500c:	b2d2      	uxtb	r2, r2
 800500e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005018:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d010      	beq.n	8005044 <HAL_DMA_Init+0x104>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	2b04      	cmp	r3, #4
 8005028:	d80c      	bhi.n	8005044 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f9d6 	bl	80053dc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005034:	2200      	movs	r2, #0
 8005036:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005040:	605a      	str	r2, [r3, #4]
 8005042:	e008      	b.n	8005056 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	40020407 	.word	0x40020407
 800507c:	bffdfff8 	.word	0xbffdfff8
 8005080:	cccccccd 	.word	0xcccccccd
 8005084:	40020000 	.word	0x40020000
 8005088:	bffdfbf8 	.word	0xbffdfbf8
 800508c:	40020400 	.word	0x40020400

08005090 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
 800509c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800509e:	2300      	movs	r3, #0
 80050a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_DMA_Start_IT+0x20>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e066      	b.n	800517e <HAL_DMA_Start_IT+0xee>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d155      	bne.n	8005170 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	2202      	movs	r2, #2
 80050c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2200      	movs	r2, #0
 80050d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0201 	bic.w	r2, r2, #1
 80050e0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	68b9      	ldr	r1, [r7, #8]
 80050e8:	68f8      	ldr	r0, [r7, #12]
 80050ea:	f000 f8fb 	bl	80052e4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d008      	beq.n	8005108 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	681a      	ldr	r2, [r3, #0]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f042 020e 	orr.w	r2, r2, #14
 8005104:	601a      	str	r2, [r3, #0]
 8005106:	e00f      	b.n	8005128 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f022 0204 	bic.w	r2, r2, #4
 8005116:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f042 020a 	orr.w	r2, r2, #10
 8005126:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d007      	beq.n	8005146 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005140:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005144:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800514a:	2b00      	cmp	r3, #0
 800514c:	d007      	beq.n	800515e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005158:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800515c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f042 0201 	orr.w	r2, r2, #1
 800516c:	601a      	str	r2, [r3, #0]
 800516e:	e005      	b.n	800517c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005178:	2302      	movs	r3, #2
 800517a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800517c:	7dfb      	ldrb	r3, [r7, #23]
}
 800517e:	4618      	mov	r0, r3
 8005180:	3718      	adds	r7, #24
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b084      	sub	sp, #16
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051a2:	f003 031f 	and.w	r3, r3, #31
 80051a6:	2204      	movs	r2, #4
 80051a8:	409a      	lsls	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	4013      	ands	r3, r2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d026      	beq.n	8005200 <HAL_DMA_IRQHandler+0x7a>
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f003 0304 	and.w	r3, r3, #4
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d021      	beq.n	8005200 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0320 	and.w	r3, r3, #32
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d107      	bne.n	80051da <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f022 0204 	bic.w	r2, r2, #4
 80051d8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051de:	f003 021f 	and.w	r2, r3, #31
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e6:	2104      	movs	r1, #4
 80051e8:	fa01 f202 	lsl.w	r2, r1, r2
 80051ec:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d071      	beq.n	80052da <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80051fe:	e06c      	b.n	80052da <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005204:	f003 031f 	and.w	r3, r3, #31
 8005208:	2202      	movs	r2, #2
 800520a:	409a      	lsls	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	4013      	ands	r3, r2
 8005210:	2b00      	cmp	r3, #0
 8005212:	d02e      	beq.n	8005272 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d029      	beq.n	8005272 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0320 	and.w	r3, r3, #32
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10b      	bne.n	8005244 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f022 020a 	bic.w	r2, r2, #10
 800523a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005248:	f003 021f 	and.w	r2, r3, #31
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005250:	2102      	movs	r1, #2
 8005252:	fa01 f202 	lsl.w	r2, r1, r2
 8005256:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005264:	2b00      	cmp	r3, #0
 8005266:	d038      	beq.n	80052da <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005270:	e033      	b.n	80052da <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005276:	f003 031f 	and.w	r3, r3, #31
 800527a:	2208      	movs	r2, #8
 800527c:	409a      	lsls	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	4013      	ands	r3, r2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d02a      	beq.n	80052dc <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	f003 0308 	and.w	r3, r3, #8
 800528c:	2b00      	cmp	r3, #0
 800528e:	d025      	beq.n	80052dc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f022 020e 	bic.w	r2, r2, #14
 800529e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052a4:	f003 021f 	and.w	r2, r3, #31
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ac:	2101      	movs	r1, #1
 80052ae:	fa01 f202 	lsl.w	r2, r1, r2
 80052b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2201      	movs	r2, #1
 80052be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d004      	beq.n	80052dc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80052da:	bf00      	nop
 80052dc:	bf00      	nop
}
 80052de:	3710      	adds	r7, #16
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b085      	sub	sp, #20
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	60f8      	str	r0, [r7, #12]
 80052ec:	60b9      	str	r1, [r7, #8]
 80052ee:	607a      	str	r2, [r7, #4]
 80052f0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80052fa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005300:	2b00      	cmp	r3, #0
 8005302:	d004      	beq.n	800530e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005308:	68fa      	ldr	r2, [r7, #12]
 800530a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800530c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005312:	f003 021f 	and.w	r2, r3, #31
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531a:	2101      	movs	r1, #1
 800531c:	fa01 f202 	lsl.w	r2, r1, r2
 8005320:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	2b10      	cmp	r3, #16
 8005330:	d108      	bne.n	8005344 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	68ba      	ldr	r2, [r7, #8]
 8005340:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005342:	e007      	b.n	8005354 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68ba      	ldr	r2, [r7, #8]
 800534a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	60da      	str	r2, [r3, #12]
}
 8005354:	bf00      	nop
 8005356:	3714      	adds	r7, #20
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005360:	b480      	push	{r7}
 8005362:	b087      	sub	sp, #28
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	461a      	mov	r2, r3
 800536e:	4b16      	ldr	r3, [pc, #88]	@ (80053c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005370:	429a      	cmp	r2, r3
 8005372:	d802      	bhi.n	800537a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005374:	4b15      	ldr	r3, [pc, #84]	@ (80053cc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005376:	617b      	str	r3, [r7, #20]
 8005378:	e001      	b.n	800537e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800537a:	4b15      	ldr	r3, [pc, #84]	@ (80053d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800537c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	b2db      	uxtb	r3, r3
 8005388:	3b08      	subs	r3, #8
 800538a:	4a12      	ldr	r2, [pc, #72]	@ (80053d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800538c:	fba2 2303 	umull	r2, r3, r2, r3
 8005390:	091b      	lsrs	r3, r3, #4
 8005392:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005398:	089b      	lsrs	r3, r3, #2
 800539a:	009a      	lsls	r2, r3, #2
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	4413      	add	r3, r2
 80053a0:	461a      	mov	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a0b      	ldr	r2, [pc, #44]	@ (80053d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80053aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f003 031f 	and.w	r3, r3, #31
 80053b2:	2201      	movs	r2, #1
 80053b4:	409a      	lsls	r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80053ba:	bf00      	nop
 80053bc:	371c      	adds	r7, #28
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	40020407 	.word	0x40020407
 80053cc:	40020800 	.word	0x40020800
 80053d0:	40020820 	.word	0x40020820
 80053d4:	cccccccd 	.word	0xcccccccd
 80053d8:	40020880 	.word	0x40020880

080053dc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	4b0b      	ldr	r3, [pc, #44]	@ (800541c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80053f0:	4413      	add	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	461a      	mov	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a08      	ldr	r2, [pc, #32]	@ (8005420 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80053fe:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	3b01      	subs	r3, #1
 8005404:	f003 031f 	and.w	r3, r3, #31
 8005408:	2201      	movs	r2, #1
 800540a:	409a      	lsls	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005410:	bf00      	nop
 8005412:	3714      	adds	r7, #20
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr
 800541c:	1000823f 	.word	0x1000823f
 8005420:	40020940 	.word	0x40020940

08005424 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005424:	b480      	push	{r7}
 8005426:	b087      	sub	sp, #28
 8005428:	af00      	add	r7, sp, #0
 800542a:	60f8      	str	r0, [r7, #12]
 800542c:	460b      	mov	r3, r1
 800542e:	607a      	str	r2, [r7, #4]
 8005430:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8005432:	2300      	movs	r3, #0
 8005434:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8005436:	7afb      	ldrb	r3, [r7, #11]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d103      	bne.n	8005444 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	687a      	ldr	r2, [r7, #4]
 8005440:	605a      	str	r2, [r3, #4]
      break;
 8005442:	e005      	b.n	8005450 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2200      	movs	r2, #0
 8005448:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	75fb      	strb	r3, [r7, #23]
      break;
 800544e:	bf00      	nop
  }

  return status;
 8005450:	7dfb      	ldrb	r3, [r7, #23]
}
 8005452:	4618      	mov	r0, r3
 8005454:	371c      	adds	r7, #28
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
 8005466:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800546e:	2301      	movs	r3, #1
 8005470:	e003      	b.n	800547a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	683a      	ldr	r2, [r7, #0]
 8005476:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005478:	2300      	movs	r3, #0
  }
}
 800547a:	4618      	mov	r0, r3
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
	...

08005488 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	0c1b      	lsrs	r3, r3, #16
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 031f 	and.w	r3, r3, #31
 80054a4:	2201      	movs	r2, #1
 80054a6:	fa02 f303 	lsl.w	r3, r2, r3
 80054aa:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	015a      	lsls	r2, r3, #5
 80054b0:	4b0c      	ldr	r3, [pc, #48]	@ (80054e4 <HAL_EXTI_IRQHandler+0x5c>)
 80054b2:	4413      	add	r3, r2
 80054b4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	4013      	ands	r3, r2
 80054be:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d009      	beq.n	80054da <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d002      	beq.n	80054da <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	4798      	blx	r3
    }
  }
}
 80054da:	bf00      	nop
 80054dc:	3718      	adds	r7, #24
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	40010414 	.word	0x40010414

080054e8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d101      	bne.n	80054fa <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e147      	b.n	800578a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005500:	b2db      	uxtb	r3, r3
 8005502:	2b00      	cmp	r3, #0
 8005504:	d106      	bne.n	8005514 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f7fb fec2 	bl	8001298 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	699a      	ldr	r2, [r3, #24]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0210 	bic.w	r2, r2, #16
 8005522:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005524:	f7fe f9a6 	bl	8003874 <HAL_GetTick>
 8005528:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800552a:	e012      	b.n	8005552 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800552c:	f7fe f9a2 	bl	8003874 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b0a      	cmp	r3, #10
 8005538:	d90b      	bls.n	8005552 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800553e:	f043 0201 	orr.w	r2, r3, #1
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2203      	movs	r2, #3
 800554a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e11b      	b.n	800578a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	f003 0308 	and.w	r3, r3, #8
 800555c:	2b08      	cmp	r3, #8
 800555e:	d0e5      	beq.n	800552c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699a      	ldr	r2, [r3, #24]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0201 	orr.w	r2, r2, #1
 800556e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005570:	f7fe f980 	bl	8003874 <HAL_GetTick>
 8005574:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005576:	e012      	b.n	800559e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005578:	f7fe f97c 	bl	8003874 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	2b0a      	cmp	r3, #10
 8005584:	d90b      	bls.n	800559e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800558a:	f043 0201 	orr.w	r2, r3, #1
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2203      	movs	r2, #3
 8005596:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e0f5      	b.n	800578a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	699b      	ldr	r3, [r3, #24]
 80055a4:	f003 0301 	and.w	r3, r3, #1
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d0e5      	beq.n	8005578 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	699a      	ldr	r2, [r3, #24]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f042 0202 	orr.w	r2, r2, #2
 80055ba:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a74      	ldr	r2, [pc, #464]	@ (8005794 <HAL_FDCAN_Init+0x2ac>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d103      	bne.n	80055ce <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80055c6:	4a74      	ldr	r2, [pc, #464]	@ (8005798 <HAL_FDCAN_Init+0x2b0>)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	7c1b      	ldrb	r3, [r3, #16]
 80055d2:	2b01      	cmp	r3, #1
 80055d4:	d108      	bne.n	80055e8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	699a      	ldr	r2, [r3, #24]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055e4:	619a      	str	r2, [r3, #24]
 80055e6:	e007      	b.n	80055f8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	699a      	ldr	r2, [r3, #24]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055f6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	7c5b      	ldrb	r3, [r3, #17]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d108      	bne.n	8005612 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	699a      	ldr	r2, [r3, #24]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800560e:	619a      	str	r2, [r3, #24]
 8005610:	e007      	b.n	8005622 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	699a      	ldr	r2, [r3, #24]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005620:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	7c9b      	ldrb	r3, [r3, #18]
 8005626:	2b01      	cmp	r3, #1
 8005628:	d108      	bne.n	800563c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	699a      	ldr	r2, [r3, #24]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005638:	619a      	str	r2, [r3, #24]
 800563a:	e007      	b.n	800564c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699a      	ldr	r2, [r3, #24]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800564a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	689a      	ldr	r2, [r3, #8]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	430a      	orrs	r2, r1
 8005660:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	699a      	ldr	r2, [r3, #24]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005670:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	691a      	ldr	r2, [r3, #16]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f022 0210 	bic.w	r2, r2, #16
 8005680:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	2b01      	cmp	r3, #1
 8005688:	d108      	bne.n	800569c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	699a      	ldr	r2, [r3, #24]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f042 0204 	orr.w	r2, r2, #4
 8005698:	619a      	str	r2, [r3, #24]
 800569a:	e02c      	b.n	80056f6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d028      	beq.n	80056f6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d01c      	beq.n	80056e6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	699a      	ldr	r2, [r3, #24]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80056ba:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	691a      	ldr	r2, [r3, #16]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f042 0210 	orr.w	r2, r2, #16
 80056ca:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	2b03      	cmp	r3, #3
 80056d2:	d110      	bne.n	80056f6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	699a      	ldr	r2, [r3, #24]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f042 0220 	orr.w	r2, r2, #32
 80056e2:	619a      	str	r2, [r3, #24]
 80056e4:	e007      	b.n	80056f6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	699a      	ldr	r2, [r3, #24]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f042 0220 	orr.w	r2, r2, #32
 80056f4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	699b      	ldr	r3, [r3, #24]
 80056fa:	3b01      	subs	r3, #1
 80056fc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	69db      	ldr	r3, [r3, #28]
 8005702:	3b01      	subs	r3, #1
 8005704:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005706:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a1b      	ldr	r3, [r3, #32]
 800570c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800570e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	3b01      	subs	r3, #1
 8005718:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800571e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005720:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800572a:	d115      	bne.n	8005758 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005730:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005736:	3b01      	subs	r3, #1
 8005738:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800573a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005740:	3b01      	subs	r3, #1
 8005742:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005744:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574c:	3b01      	subs	r3, #1
 800574e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005754:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005756:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 fb14 	bl	8005d9c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3710      	adds	r7, #16
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	40006400 	.word	0x40006400
 8005798:	40006500 	.word	0x40006500

0800579c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800579c:	b480      	push	{r7}
 800579e:	b08b      	sub	sp, #44	@ 0x2c
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
 80057a8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80057aa:	2300      	movs	r3, #0
 80057ac:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80057b4:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80057b6:	7efb      	ldrb	r3, [r7, #27]
 80057b8:	2b02      	cmp	r3, #2
 80057ba:	f040 80e8 	bne.w	800598e <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	2b40      	cmp	r3, #64	@ 0x40
 80057c2:	d137      	bne.n	8005834 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057cc:	f003 030f 	and.w	r3, r3, #15
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d107      	bne.n	80057e4 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057d8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80057e0:	2301      	movs	r3, #1
 80057e2:	e0db      	b.n	800599c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80057f4:	d10a      	bne.n	800580c <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005802:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005806:	d101      	bne.n	800580c <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005808:	2301      	movs	r3, #1
 800580a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005814:	0a1b      	lsrs	r3, r3, #8
 8005816:	f003 0303 	and.w	r3, r3, #3
 800581a:	69fa      	ldr	r2, [r7, #28]
 800581c:	4413      	add	r3, r2
 800581e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8005824:	69fa      	ldr	r2, [r7, #28]
 8005826:	4613      	mov	r3, r2
 8005828:	00db      	lsls	r3, r3, #3
 800582a:	4413      	add	r3, r2
 800582c:	00db      	lsls	r3, r3, #3
 800582e:	440b      	add	r3, r1
 8005830:	627b      	str	r3, [r7, #36]	@ 0x24
 8005832:	e036      	b.n	80058a2 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800583c:	f003 030f 	and.w	r3, r3, #15
 8005840:	2b00      	cmp	r3, #0
 8005842:	d107      	bne.n	8005854 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005848:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e0a3      	b.n	800599c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800585c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005860:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005864:	d10a      	bne.n	800587c <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800586e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005872:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005876:	d101      	bne.n	800587c <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005878:	2301      	movs	r3, #1
 800587a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005884:	0a1b      	lsrs	r3, r3, #8
 8005886:	f003 0303 	and.w	r3, r3, #3
 800588a:	69fa      	ldr	r2, [r7, #28]
 800588c:	4413      	add	r3, r2
 800588e:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005894:	69fa      	ldr	r2, [r7, #28]
 8005896:	4613      	mov	r3, r2
 8005898:	00db      	lsls	r3, r3, #3
 800589a:	4413      	add	r3, r2
 800589c:	00db      	lsls	r3, r3, #3
 800589e:	440b      	add	r3, r1
 80058a0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80058a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d107      	bne.n	80058c6 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80058b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	0c9b      	lsrs	r3, r3, #18
 80058bc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	601a      	str	r2, [r3, #0]
 80058c4:	e005      	b.n	80058d2 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80058c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80058d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80058de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80058ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ec:	3304      	adds	r3, #4
 80058ee:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80058f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	b29a      	uxth	r2, r3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	0c1b      	lsrs	r3, r3, #16
 8005900:	f003 020f 	and.w	r2, r3, #15
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	0e1b      	lsrs	r3, r3, #24
 8005926:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	0fda      	lsrs	r2, r3, #31
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800593a:	3304      	adds	r3, #4
 800593c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800593e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005940:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005942:	2300      	movs	r3, #0
 8005944:	623b      	str	r3, [r7, #32]
 8005946:	e00a      	b.n	800595e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005948:	697a      	ldr	r2, [r7, #20]
 800594a:	6a3b      	ldr	r3, [r7, #32]
 800594c:	441a      	add	r2, r3
 800594e:	6839      	ldr	r1, [r7, #0]
 8005950:	6a3b      	ldr	r3, [r7, #32]
 8005952:	440b      	add	r3, r1
 8005954:	7812      	ldrb	r2, [r2, #0]
 8005956:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005958:	6a3b      	ldr	r3, [r7, #32]
 800595a:	3301      	adds	r3, #1
 800595c:	623b      	str	r3, [r7, #32]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	4a11      	ldr	r2, [pc, #68]	@ (80059a8 <HAL_FDCAN_GetRxMessage+0x20c>)
 8005964:	5cd3      	ldrb	r3, [r2, r3]
 8005966:	461a      	mov	r2, r3
 8005968:	6a3b      	ldr	r3, [r7, #32]
 800596a:	4293      	cmp	r3, r2
 800596c:	d3ec      	bcc.n	8005948 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	2b40      	cmp	r3, #64	@ 0x40
 8005972:	d105      	bne.n	8005980 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	69fa      	ldr	r2, [r7, #28]
 800597a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800597e:	e004      	b.n	800598a <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	69fa      	ldr	r2, [r7, #28]
 8005986:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800598a:	2300      	movs	r3, #0
 800598c:	e006      	b.n	800599c <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005992:	f043 0208 	orr.w	r2, r3, #8
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
  }
}
 800599c:	4618      	mov	r0, r3
 800599e:	372c      	adds	r7, #44	@ 0x2c
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr
 80059a8:	0800c910 	.word	0x0800c910

080059ac <HAL_FDCAN_GetTxEvent>:
  *         the configuration information for the specified FDCAN.
  * @param  pTxEvent pointer to a FDCAN_TxEventFifoTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetTxEvent(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxEventFifoTypeDef *pTxEvent)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b087      	sub	sp, #28
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  uint32_t *TxEventAddress;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80059bc:	75fb      	strb	r3, [r7, #23]

  if (state == HAL_FDCAN_STATE_BUSY)
 80059be:	7dfb      	ldrb	r3, [r7, #23]
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d16e      	bne.n	8005aa2 <HAL_FDCAN_GetTxEvent+0xf6>
  {
    /* Check that the Tx event FIFO is not empty */
    if ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFFL) == 0U)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80059cc:	f003 0307 	and.w	r3, r3, #7
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d107      	bne.n	80059e4 <HAL_FDCAN_GetTxEvent+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059d8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e065      	b.n	8005ab0 <HAL_FDCAN_GetTxEvent+0x104>
    }

    /* Calculate Tx event FIFO element address */
    GetIndex = ((hfdcan->Instance->TXEFS & FDCAN_TXEFS_EFGI) >> FDCAN_TXEFS_EFGI_Pos);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80059ec:	0a1b      	lsrs	r3, r3, #8
 80059ee:	f003 0303 	and.w	r3, r3, #3
 80059f2:	613b      	str	r3, [r7, #16]
    TxEventAddress = (uint32_t *)(hfdcan->msgRam.TxEventFIFOSA + (GetIndex * SRAMCAN_TEF_SIZE));
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	00db      	lsls	r3, r3, #3
 80059fc:	4413      	add	r3, r2
 80059fe:	60fb      	str	r3, [r7, #12]

    /* Retrieve IdType */
    pTxEvent->IdType = *TxEventAddress & FDCAN_ELEMENT_MASK_XTD;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pTxEvent->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d107      	bne.n	8005a24 <HAL_FDCAN_GetTxEvent+0x78>
    {
      pTxEvent->Identifier = ((*TxEventAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	0c9b      	lsrs	r3, r3, #18
 8005a1a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	601a      	str	r2, [r3, #0]
 8005a22:	e005      	b.n	8005a30 <HAL_FDCAN_GetTxEvent+0x84>
    }
    else /* Extended ID element */
    {
      pTxEvent->Identifier = (*TxEventAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve TxFrameType */
    pTxEvent->TxFrameType = (*TxEventAddress & FDCAN_ELEMENT_MASK_RTR);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pTxEvent->ErrorStateIndicator = (*TxEventAddress & FDCAN_ELEMENT_MASK_ESI);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	611a      	str	r2, [r3, #16]

    /* Increment TxEventAddress pointer to second word of Tx Event FIFO element */
    TxEventAddress++;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	3304      	adds	r3, #4
 8005a4c:	60fb      	str	r3, [r7, #12]

    /* Retrieve TxTimestamp */
    pTxEvent->TxTimestamp = (*TxEventAddress & FDCAN_ELEMENT_MASK_TS);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pTxEvent->DataLength = ((*TxEventAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	0c1b      	lsrs	r3, r3, #16
 8005a5e:	f003 020f 	and.w	r2, r3, #15
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pTxEvent->BitRateSwitch = (*TxEventAddress & FDCAN_ELEMENT_MASK_BRS);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pTxEvent->FDFormat = (*TxEventAddress & FDCAN_ELEMENT_MASK_FDF);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	619a      	str	r2, [r3, #24]

    /* Retrieve EventType */
    pTxEvent->EventType = (*TxEventAddress & FDCAN_ELEMENT_MASK_ET);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Retrieve MessageMarker */
    pTxEvent->MessageMarker = ((*TxEventAddress & FDCAN_ELEMENT_MASK_MM) >> 24U);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	0e1a      	lsrs	r2, r3, #24
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	621a      	str	r2, [r3, #32]

    /* Acknowledge the Tx Event FIFO that the oldest element is read so that it increments the GetIndex */
    hfdcan->Instance->TXEFA = GetIndex;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	693a      	ldr	r2, [r7, #16]
 8005a9a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8

    /* Return function status */
    return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	e006      	b.n	8005ab0 <HAL_FDCAN_GetTxEvent+0x104>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aa6:	f043 0208 	orr.w	r2, r3, #8
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
  }
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	371c      	adds	r7, #28
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b08c      	sub	sp, #48	@ 0x30
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aca:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ad8:	4013      	ands	r3, r2
 8005ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ae2:	f003 0307 	and.w	r3, r3, #7
 8005ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005af0:	4013      	ands	r3, r2
 8005af2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005afa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005afe:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b08:	4013      	ands	r3, r2
 8005b0a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b12:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005b16:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b1e:	6a3a      	ldr	r2, [r7, #32]
 8005b20:	4013      	ands	r3, r2
 8005b22:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b2a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005b2e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b36:	69fa      	ldr	r2, [r7, #28]
 8005b38:	4013      	ands	r3, r2
 8005b3a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b42:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b4a:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	099b      	lsrs	r3, r3, #6
 8005b50:	f003 0301 	and.w	r3, r3, #1
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00c      	beq.n	8005b72 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	099b      	lsrs	r3, r3, #6
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d006      	beq.n	8005b72 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2240      	movs	r2, #64	@ 0x40
 8005b6a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 f901 	bl	8005d74 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	0a1b      	lsrs	r3, r3, #8
 8005b76:	f003 0301 	and.w	r3, r3, #1
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d01a      	beq.n	8005bb4 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	0a1b      	lsrs	r3, r3, #8
 8005b82:	f003 0301 	and.w	r3, r3, #1
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d014      	beq.n	8005bb4 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005b92:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005baa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005bac:	6939      	ldr	r1, [r7, #16]
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f8c1 	bl	8005d36 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d007      	beq.n	8005bca <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bc0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005bc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f7fc f98b 	bl	8001ee0 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d007      	beq.n	8005be0 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bd6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005bd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f7fc f9a6 	bl	8001f2c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d007      	beq.n	8005bf6 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bec:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005bee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f7fc fa07 	bl	8002004 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	0a5b      	lsrs	r3, r3, #9
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00d      	beq.n	8005c1e <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	0a5b      	lsrs	r3, r3, #9
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d007      	beq.n	8005c1e <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c16:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 f882 	bl	8005d22 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	09db      	lsrs	r3, r3, #7
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d019      	beq.n	8005c5e <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	09db      	lsrs	r3, r3, #7
 8005c2e:	f003 0301 	and.w	r3, r3, #1
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d013      	beq.n	8005c5e <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005c3e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2280      	movs	r2, #128	@ 0x80
 8005c54:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005c56:	68f9      	ldr	r1, [r7, #12]
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f7fc f95c 	bl	8001f16 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	0b5b      	lsrs	r3, r3, #13
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00d      	beq.n	8005c86 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005c6a:	69bb      	ldr	r3, [r7, #24]
 8005c6c:	0b5b      	lsrs	r3, r3, #13
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d007      	beq.n	8005c86 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005c7e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005c80:	6878      	ldr	r0, [r7, #4]
 8005c82:	f000 f863 	bl	8005d4c <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	0bdb      	lsrs	r3, r3, #15
 8005c8a:	f003 0301 	and.w	r3, r3, #1
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00d      	beq.n	8005cae <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	0bdb      	lsrs	r3, r3, #15
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d007      	beq.n	8005cae <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005ca6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 f859 	bl	8005d60 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	0b9b      	lsrs	r3, r3, #14
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d010      	beq.n	8005cdc <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	0b9b      	lsrs	r3, r3, #14
 8005cbe:	f003 0301 	and.w	r3, r3, #1
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00a      	beq.n	8005cdc <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005cce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cd4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d007      	beq.n	8005cf2 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69fa      	ldr	r2, [r7, #28]
 8005ce8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005cea:	69f9      	ldr	r1, [r7, #28]
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f7fc f8db 	bl	8001ea8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005cf2:	6a3b      	ldr	r3, [r7, #32]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d009      	beq.n	8005d0c <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	6a3a      	ldr	r2, [r7, #32]
 8005cfe:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005d04:	6a3b      	ldr	r3, [r7, #32]
 8005d06:	431a      	orrs	r2, r3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d002      	beq.n	8005d1a <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 f837 	bl	8005d88 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005d1a:	bf00      	nop
 8005d1c:	3730      	adds	r7, #48	@ 0x30
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}

08005d22 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d22:	b480      	push	{r7}
 8005d24:	b083      	sub	sp, #12
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005d2a:	bf00      	nop
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d34:	4770      	bx	lr

08005d36 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005d36:	b480      	push	{r7}
 8005d38:	b083      	sub	sp, #12
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
 8005d3e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005d7c:	bf00      	nop
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005d90:	bf00      	nop
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005da4:	4b27      	ldr	r3, [pc, #156]	@ (8005e44 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8005da6:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	68ba      	ldr	r2, [r7, #8]
 8005dac:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005db6:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005dbe:	041a      	lsls	r2, r3, #16
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	430a      	orrs	r2, r1
 8005dc6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ddc:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de4:	061a      	lsls	r2, r3, #24
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	430a      	orrs	r2, r1
 8005dec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	60fb      	str	r3, [r7, #12]
 8005e1c:	e005      	b.n	8005e2a <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2200      	movs	r2, #0
 8005e22:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	3304      	adds	r3, #4
 8005e28:	60fb      	str	r3, [r7, #12]
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005e30:	68fa      	ldr	r2, [r7, #12]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d3f3      	bcc.n	8005e1e <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8005e36:	bf00      	nop
 8005e38:	bf00      	nop
 8005e3a:	3714      	adds	r7, #20
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr
 8005e44:	4000a400 	.word	0x4000a400

08005e48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b087      	sub	sp, #28
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e52:	2300      	movs	r3, #0
 8005e54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005e56:	e15a      	b.n	800610e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	2101      	movs	r1, #1
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	fa01 f303 	lsl.w	r3, r1, r3
 8005e64:	4013      	ands	r3, r2
 8005e66:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	f000 814c 	beq.w	8006108 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	f003 0303 	and.w	r3, r3, #3
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d005      	beq.n	8005e88 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d130      	bne.n	8005eea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	005b      	lsls	r3, r3, #1
 8005e92:	2203      	movs	r2, #3
 8005e94:	fa02 f303 	lsl.w	r3, r2, r3
 8005e98:	43db      	mvns	r3, r3
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eac:	693a      	ldr	r2, [r7, #16]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	693a      	ldr	r2, [r7, #16]
 8005eb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec6:	43db      	mvns	r3, r3
 8005ec8:	693a      	ldr	r2, [r7, #16]
 8005eca:	4013      	ands	r3, r2
 8005ecc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	091b      	lsrs	r3, r3, #4
 8005ed4:	f003 0201 	and.w	r2, r3, #1
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	fa02 f303 	lsl.w	r3, r2, r3
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d017      	beq.n	8005f26 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	005b      	lsls	r3, r3, #1
 8005f00:	2203      	movs	r2, #3
 8005f02:	fa02 f303 	lsl.w	r3, r2, r3
 8005f06:	43db      	mvns	r3, r3
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	689a      	ldr	r2, [r3, #8]
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	693a      	ldr	r2, [r7, #16]
 8005f24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f003 0303 	and.w	r3, r3, #3
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d123      	bne.n	8005f7a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	08da      	lsrs	r2, r3, #3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	3208      	adds	r2, #8
 8005f3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f3e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	f003 0307 	and.w	r3, r3, #7
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	220f      	movs	r2, #15
 8005f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f4e:	43db      	mvns	r3, r3
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	4013      	ands	r3, r2
 8005f54:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	691a      	ldr	r2, [r3, #16]
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	f003 0307 	and.w	r3, r3, #7
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	fa02 f303 	lsl.w	r3, r2, r3
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	08da      	lsrs	r2, r3, #3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	3208      	adds	r2, #8
 8005f74:	6939      	ldr	r1, [r7, #16]
 8005f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	005b      	lsls	r3, r3, #1
 8005f84:	2203      	movs	r2, #3
 8005f86:	fa02 f303 	lsl.w	r3, r2, r3
 8005f8a:	43db      	mvns	r3, r3
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	4013      	ands	r3, r2
 8005f90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	f003 0203 	and.w	r2, r3, #3
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	005b      	lsls	r3, r3, #1
 8005f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f000 80a6 	beq.w	8006108 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005fbc:	4b5b      	ldr	r3, [pc, #364]	@ (800612c <HAL_GPIO_Init+0x2e4>)
 8005fbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fc0:	4a5a      	ldr	r2, [pc, #360]	@ (800612c <HAL_GPIO_Init+0x2e4>)
 8005fc2:	f043 0301 	orr.w	r3, r3, #1
 8005fc6:	6613      	str	r3, [r2, #96]	@ 0x60
 8005fc8:	4b58      	ldr	r3, [pc, #352]	@ (800612c <HAL_GPIO_Init+0x2e4>)
 8005fca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fcc:	f003 0301 	and.w	r3, r3, #1
 8005fd0:	60bb      	str	r3, [r7, #8]
 8005fd2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005fd4:	4a56      	ldr	r2, [pc, #344]	@ (8006130 <HAL_GPIO_Init+0x2e8>)
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	089b      	lsrs	r3, r3, #2
 8005fda:	3302      	adds	r3, #2
 8005fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f003 0303 	and.w	r3, r3, #3
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	220f      	movs	r2, #15
 8005fec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff0:	43db      	mvns	r3, r3
 8005ff2:	693a      	ldr	r2, [r7, #16]
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005ffe:	d01f      	beq.n	8006040 <HAL_GPIO_Init+0x1f8>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a4c      	ldr	r2, [pc, #304]	@ (8006134 <HAL_GPIO_Init+0x2ec>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d019      	beq.n	800603c <HAL_GPIO_Init+0x1f4>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a4b      	ldr	r2, [pc, #300]	@ (8006138 <HAL_GPIO_Init+0x2f0>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d013      	beq.n	8006038 <HAL_GPIO_Init+0x1f0>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a4a      	ldr	r2, [pc, #296]	@ (800613c <HAL_GPIO_Init+0x2f4>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d00d      	beq.n	8006034 <HAL_GPIO_Init+0x1ec>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a49      	ldr	r2, [pc, #292]	@ (8006140 <HAL_GPIO_Init+0x2f8>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d007      	beq.n	8006030 <HAL_GPIO_Init+0x1e8>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a48      	ldr	r2, [pc, #288]	@ (8006144 <HAL_GPIO_Init+0x2fc>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d101      	bne.n	800602c <HAL_GPIO_Init+0x1e4>
 8006028:	2305      	movs	r3, #5
 800602a:	e00a      	b.n	8006042 <HAL_GPIO_Init+0x1fa>
 800602c:	2306      	movs	r3, #6
 800602e:	e008      	b.n	8006042 <HAL_GPIO_Init+0x1fa>
 8006030:	2304      	movs	r3, #4
 8006032:	e006      	b.n	8006042 <HAL_GPIO_Init+0x1fa>
 8006034:	2303      	movs	r3, #3
 8006036:	e004      	b.n	8006042 <HAL_GPIO_Init+0x1fa>
 8006038:	2302      	movs	r3, #2
 800603a:	e002      	b.n	8006042 <HAL_GPIO_Init+0x1fa>
 800603c:	2301      	movs	r3, #1
 800603e:	e000      	b.n	8006042 <HAL_GPIO_Init+0x1fa>
 8006040:	2300      	movs	r3, #0
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	f002 0203 	and.w	r2, r2, #3
 8006048:	0092      	lsls	r2, r2, #2
 800604a:	4093      	lsls	r3, r2
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	4313      	orrs	r3, r2
 8006050:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006052:	4937      	ldr	r1, [pc, #220]	@ (8006130 <HAL_GPIO_Init+0x2e8>)
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	089b      	lsrs	r3, r3, #2
 8006058:	3302      	adds	r3, #2
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006060:	4b39      	ldr	r3, [pc, #228]	@ (8006148 <HAL_GPIO_Init+0x300>)
 8006062:	689b      	ldr	r3, [r3, #8]
 8006064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	43db      	mvns	r3, r3
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	4013      	ands	r3, r2
 800606e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006078:	2b00      	cmp	r3, #0
 800607a:	d003      	beq.n	8006084 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800607c:	693a      	ldr	r2, [r7, #16]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	4313      	orrs	r3, r2
 8006082:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006084:	4a30      	ldr	r2, [pc, #192]	@ (8006148 <HAL_GPIO_Init+0x300>)
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800608a:	4b2f      	ldr	r3, [pc, #188]	@ (8006148 <HAL_GPIO_Init+0x300>)
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	43db      	mvns	r3, r3
 8006094:	693a      	ldr	r2, [r7, #16]
 8006096:	4013      	ands	r3, r2
 8006098:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d003      	beq.n	80060ae <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80060ae:	4a26      	ldr	r2, [pc, #152]	@ (8006148 <HAL_GPIO_Init+0x300>)
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80060b4:	4b24      	ldr	r3, [pc, #144]	@ (8006148 <HAL_GPIO_Init+0x300>)
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	43db      	mvns	r3, r3
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	4013      	ands	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d003      	beq.n	80060d8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80060d8:	4a1b      	ldr	r2, [pc, #108]	@ (8006148 <HAL_GPIO_Init+0x300>)
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80060de:	4b1a      	ldr	r3, [pc, #104]	@ (8006148 <HAL_GPIO_Init+0x300>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	43db      	mvns	r3, r3
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	4013      	ands	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d003      	beq.n	8006102 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80060fa:	693a      	ldr	r2, [r7, #16]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	4313      	orrs	r3, r2
 8006100:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006102:	4a11      	ldr	r2, [pc, #68]	@ (8006148 <HAL_GPIO_Init+0x300>)
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	3301      	adds	r3, #1
 800610c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	fa22 f303 	lsr.w	r3, r2, r3
 8006118:	2b00      	cmp	r3, #0
 800611a:	f47f ae9d 	bne.w	8005e58 <HAL_GPIO_Init+0x10>
  }
}
 800611e:	bf00      	nop
 8006120:	bf00      	nop
 8006122:	371c      	adds	r7, #28
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr
 800612c:	40021000 	.word	0x40021000
 8006130:	40010000 	.word	0x40010000
 8006134:	48000400 	.word	0x48000400
 8006138:	48000800 	.word	0x48000800
 800613c:	48000c00 	.word	0x48000c00
 8006140:	48001000 	.word	0x48001000
 8006144:	48001400 	.word	0x48001400
 8006148:	40010400 	.word	0x40010400

0800614c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	460b      	mov	r3, r1
 8006156:	807b      	strh	r3, [r7, #2]
 8006158:	4613      	mov	r3, r2
 800615a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800615c:	787b      	ldrb	r3, [r7, #1]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d003      	beq.n	800616a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006162:	887a      	ldrh	r2, [r7, #2]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006168:	e002      	b.n	8006170 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800616a:	887a      	ldrh	r2, [r7, #2]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006170:	bf00      	nop
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b082      	sub	sp, #8
 8006180:	af00      	add	r7, sp, #0
 8006182:	4603      	mov	r3, r0
 8006184:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006186:	4b08      	ldr	r3, [pc, #32]	@ (80061a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006188:	695a      	ldr	r2, [r3, #20]
 800618a:	88fb      	ldrh	r3, [r7, #6]
 800618c:	4013      	ands	r3, r2
 800618e:	2b00      	cmp	r3, #0
 8006190:	d006      	beq.n	80061a0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006192:	4a05      	ldr	r2, [pc, #20]	@ (80061a8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006194:	88fb      	ldrh	r3, [r7, #6]
 8006196:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006198:	88fb      	ldrh	r3, [r7, #6]
 800619a:	4618      	mov	r0, r3
 800619c:	f7fb ff9c 	bl	80020d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80061a0:	bf00      	nop
 80061a2:	3708      	adds	r7, #8
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	40010400 	.word	0x40010400

080061ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d101      	bne.n	80061be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	e08d      	b.n	80062da <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d106      	bne.n	80061d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fb f97a 	bl	80014cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2224      	movs	r2, #36	@ 0x24
 80061dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 0201 	bic.w	r2, r2, #1
 80061ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685a      	ldr	r2, [r3, #4]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80061fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	689a      	ldr	r2, [r3, #8]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800620c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	2b01      	cmp	r3, #1
 8006214:	d107      	bne.n	8006226 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	689a      	ldr	r2, [r3, #8]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006222:	609a      	str	r2, [r3, #8]
 8006224:	e006      	b.n	8006234 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	689a      	ldr	r2, [r3, #8]
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006232:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	2b02      	cmp	r3, #2
 800623a:	d108      	bne.n	800624e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800624a:	605a      	str	r2, [r3, #4]
 800624c:	e007      	b.n	800625e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	685a      	ldr	r2, [r3, #4]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800625c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	6812      	ldr	r2, [r2, #0]
 8006268:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800626c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006270:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68da      	ldr	r2, [r3, #12]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006280:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	691a      	ldr	r2, [r3, #16]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	430a      	orrs	r2, r1
 800629a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	69d9      	ldr	r1, [r3, #28]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6a1a      	ldr	r2, [r3, #32]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	430a      	orrs	r2, r1
 80062aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f042 0201 	orr.w	r2, r2, #1
 80062ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2200      	movs	r2, #0
 80062c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2220      	movs	r2, #32
 80062c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3708      	adds	r7, #8
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}

080062e2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062e2:	b480      	push	{r7}
 80062e4:	b083      	sub	sp, #12
 80062e6:	af00      	add	r7, sp, #0
 80062e8:	6078      	str	r0, [r7, #4]
 80062ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	2b20      	cmp	r3, #32
 80062f6:	d138      	bne.n	800636a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d101      	bne.n	8006306 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006302:	2302      	movs	r3, #2
 8006304:	e032      	b.n	800636c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2224      	movs	r2, #36	@ 0x24
 8006312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f022 0201 	bic.w	r2, r2, #1
 8006324:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006334:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	6819      	ldr	r1, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	683a      	ldr	r2, [r7, #0]
 8006342:	430a      	orrs	r2, r1
 8006344:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f042 0201 	orr.w	r2, r2, #1
 8006354:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2220      	movs	r2, #32
 800635a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006366:	2300      	movs	r3, #0
 8006368:	e000      	b.n	800636c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800636a:	2302      	movs	r3, #2
  }
}
 800636c:	4618      	mov	r0, r3
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b20      	cmp	r3, #32
 800638c:	d139      	bne.n	8006402 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006394:	2b01      	cmp	r3, #1
 8006396:	d101      	bne.n	800639c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006398:	2302      	movs	r3, #2
 800639a:	e033      	b.n	8006404 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2224      	movs	r2, #36	@ 0x24
 80063a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 0201 	bic.w	r2, r2, #1
 80063ba:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80063ca:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	021b      	lsls	r3, r3, #8
 80063d0:	68fa      	ldr	r2, [r7, #12]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68fa      	ldr	r2, [r7, #12]
 80063dc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f042 0201 	orr.w	r2, r2, #1
 80063ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80063fe:	2300      	movs	r3, #0
 8006400:	e000      	b.n	8006404 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006402:	2302      	movs	r3, #2
  }
}
 8006404:	4618      	mov	r0, r3
 8006406:	3714      	adds	r7, #20
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr

08006410 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006410:	b480      	push	{r7}
 8006412:	b085      	sub	sp, #20
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d141      	bne.n	80064a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800641e:	4b4b      	ldr	r3, [pc, #300]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006426:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800642a:	d131      	bne.n	8006490 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800642c:	4b47      	ldr	r3, [pc, #284]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800642e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006432:	4a46      	ldr	r2, [pc, #280]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006434:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006438:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800643c:	4b43      	ldr	r3, [pc, #268]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006444:	4a41      	ldr	r2, [pc, #260]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006446:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800644a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800644c:	4b40      	ldr	r3, [pc, #256]	@ (8006550 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2232      	movs	r2, #50	@ 0x32
 8006452:	fb02 f303 	mul.w	r3, r2, r3
 8006456:	4a3f      	ldr	r2, [pc, #252]	@ (8006554 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006458:	fba2 2303 	umull	r2, r3, r2, r3
 800645c:	0c9b      	lsrs	r3, r3, #18
 800645e:	3301      	adds	r3, #1
 8006460:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006462:	e002      	b.n	800646a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	3b01      	subs	r3, #1
 8006468:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800646a:	4b38      	ldr	r3, [pc, #224]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006472:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006476:	d102      	bne.n	800647e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1f2      	bne.n	8006464 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800647e:	4b33      	ldr	r3, [pc, #204]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006480:	695b      	ldr	r3, [r3, #20]
 8006482:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006486:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800648a:	d158      	bne.n	800653e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800648c:	2303      	movs	r3, #3
 800648e:	e057      	b.n	8006540 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006490:	4b2e      	ldr	r3, [pc, #184]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006496:	4a2d      	ldr	r2, [pc, #180]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800649c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80064a0:	e04d      	b.n	800653e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80064a8:	d141      	bne.n	800652e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80064aa:	4b28      	ldr	r3, [pc, #160]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80064b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064b6:	d131      	bne.n	800651c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80064b8:	4b24      	ldr	r3, [pc, #144]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064be:	4a23      	ldr	r2, [pc, #140]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80064c8:	4b20      	ldr	r3, [pc, #128]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80064d0:	4a1e      	ldr	r2, [pc, #120]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80064d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80064d8:	4b1d      	ldr	r3, [pc, #116]	@ (8006550 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2232      	movs	r2, #50	@ 0x32
 80064de:	fb02 f303 	mul.w	r3, r2, r3
 80064e2:	4a1c      	ldr	r2, [pc, #112]	@ (8006554 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80064e4:	fba2 2303 	umull	r2, r3, r2, r3
 80064e8:	0c9b      	lsrs	r3, r3, #18
 80064ea:	3301      	adds	r3, #1
 80064ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064ee:	e002      	b.n	80064f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	3b01      	subs	r3, #1
 80064f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80064f6:	4b15      	ldr	r3, [pc, #84]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006502:	d102      	bne.n	800650a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d1f2      	bne.n	80064f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800650a:	4b10      	ldr	r3, [pc, #64]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800650c:	695b      	ldr	r3, [r3, #20]
 800650e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006512:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006516:	d112      	bne.n	800653e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	e011      	b.n	8006540 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800651c:	4b0b      	ldr	r3, [pc, #44]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800651e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006522:	4a0a      	ldr	r2, [pc, #40]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006524:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006528:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800652c:	e007      	b.n	800653e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800652e:	4b07      	ldr	r3, [pc, #28]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006536:	4a05      	ldr	r2, [pc, #20]	@ (800654c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006538:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800653c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3714      	adds	r7, #20
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr
 800654c:	40007000 	.word	0x40007000
 8006550:	20000000 	.word	0x20000000
 8006554:	431bde83 	.word	0x431bde83

08006558 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006558:	b480      	push	{r7}
 800655a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800655c:	4b05      	ldr	r3, [pc, #20]	@ (8006574 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	4a04      	ldr	r2, [pc, #16]	@ (8006574 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006562:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006566:	6093      	str	r3, [r2, #8]
}
 8006568:	bf00      	nop
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
 8006572:	bf00      	nop
 8006574:	40007000 	.word	0x40007000

08006578 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b088      	sub	sp, #32
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e2fe      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0301 	and.w	r3, r3, #1
 8006592:	2b00      	cmp	r3, #0
 8006594:	d075      	beq.n	8006682 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006596:	4b97      	ldr	r3, [pc, #604]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006598:	689b      	ldr	r3, [r3, #8]
 800659a:	f003 030c 	and.w	r3, r3, #12
 800659e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065a0:	4b94      	ldr	r3, [pc, #592]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80065a2:	68db      	ldr	r3, [r3, #12]
 80065a4:	f003 0303 	and.w	r3, r3, #3
 80065a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80065aa:	69bb      	ldr	r3, [r7, #24]
 80065ac:	2b0c      	cmp	r3, #12
 80065ae:	d102      	bne.n	80065b6 <HAL_RCC_OscConfig+0x3e>
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	2b03      	cmp	r3, #3
 80065b4:	d002      	beq.n	80065bc <HAL_RCC_OscConfig+0x44>
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	2b08      	cmp	r3, #8
 80065ba:	d10b      	bne.n	80065d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065bc:	4b8d      	ldr	r3, [pc, #564]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d05b      	beq.n	8006680 <HAL_RCC_OscConfig+0x108>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d157      	bne.n	8006680 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e2d9      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065dc:	d106      	bne.n	80065ec <HAL_RCC_OscConfig+0x74>
 80065de:	4b85      	ldr	r3, [pc, #532]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a84      	ldr	r2, [pc, #528]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80065e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065e8:	6013      	str	r3, [r2, #0]
 80065ea:	e01d      	b.n	8006628 <HAL_RCC_OscConfig+0xb0>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065f4:	d10c      	bne.n	8006610 <HAL_RCC_OscConfig+0x98>
 80065f6:	4b7f      	ldr	r3, [pc, #508]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a7e      	ldr	r2, [pc, #504]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80065fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006600:	6013      	str	r3, [r2, #0]
 8006602:	4b7c      	ldr	r3, [pc, #496]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a7b      	ldr	r2, [pc, #492]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006608:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800660c:	6013      	str	r3, [r2, #0]
 800660e:	e00b      	b.n	8006628 <HAL_RCC_OscConfig+0xb0>
 8006610:	4b78      	ldr	r3, [pc, #480]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a77      	ldr	r2, [pc, #476]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006616:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800661a:	6013      	str	r3, [r2, #0]
 800661c:	4b75      	ldr	r3, [pc, #468]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a74      	ldr	r2, [pc, #464]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006622:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006626:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d013      	beq.n	8006658 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006630:	f7fd f920 	bl	8003874 <HAL_GetTick>
 8006634:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006636:	e008      	b.n	800664a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006638:	f7fd f91c 	bl	8003874 <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	2b64      	cmp	r3, #100	@ 0x64
 8006644:	d901      	bls.n	800664a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	e29e      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800664a:	4b6a      	ldr	r3, [pc, #424]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006652:	2b00      	cmp	r3, #0
 8006654:	d0f0      	beq.n	8006638 <HAL_RCC_OscConfig+0xc0>
 8006656:	e014      	b.n	8006682 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006658:	f7fd f90c 	bl	8003874 <HAL_GetTick>
 800665c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800665e:	e008      	b.n	8006672 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006660:	f7fd f908 	bl	8003874 <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	2b64      	cmp	r3, #100	@ 0x64
 800666c:	d901      	bls.n	8006672 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e28a      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006672:	4b60      	ldr	r3, [pc, #384]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1f0      	bne.n	8006660 <HAL_RCC_OscConfig+0xe8>
 800667e:	e000      	b.n	8006682 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006680:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f003 0302 	and.w	r3, r3, #2
 800668a:	2b00      	cmp	r3, #0
 800668c:	d075      	beq.n	800677a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800668e:	4b59      	ldr	r3, [pc, #356]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	f003 030c 	and.w	r3, r3, #12
 8006696:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006698:	4b56      	ldr	r3, [pc, #344]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	f003 0303 	and.w	r3, r3, #3
 80066a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	2b0c      	cmp	r3, #12
 80066a6:	d102      	bne.n	80066ae <HAL_RCC_OscConfig+0x136>
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d002      	beq.n	80066b4 <HAL_RCC_OscConfig+0x13c>
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	2b04      	cmp	r3, #4
 80066b2:	d11f      	bne.n	80066f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066b4:	4b4f      	ldr	r3, [pc, #316]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d005      	beq.n	80066cc <HAL_RCC_OscConfig+0x154>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d101      	bne.n	80066cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80066c8:	2301      	movs	r3, #1
 80066ca:	e25d      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066cc:	4b49      	ldr	r3, [pc, #292]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	061b      	lsls	r3, r3, #24
 80066da:	4946      	ldr	r1, [pc, #280]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80066dc:	4313      	orrs	r3, r2
 80066de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80066e0:	4b45      	ldr	r3, [pc, #276]	@ (80067f8 <HAL_RCC_OscConfig+0x280>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4618      	mov	r0, r3
 80066e6:	f7fb f837 	bl	8001758 <HAL_InitTick>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d043      	beq.n	8006778 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e249      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d023      	beq.n	8006744 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066fc:	4b3d      	ldr	r3, [pc, #244]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a3c      	ldr	r2, [pc, #240]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006702:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006706:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006708:	f7fd f8b4 	bl	8003874 <HAL_GetTick>
 800670c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800670e:	e008      	b.n	8006722 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006710:	f7fd f8b0 	bl	8003874 <HAL_GetTick>
 8006714:	4602      	mov	r2, r0
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	2b02      	cmp	r3, #2
 800671c:	d901      	bls.n	8006722 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e232      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006722:	4b34      	ldr	r3, [pc, #208]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800672a:	2b00      	cmp	r3, #0
 800672c:	d0f0      	beq.n	8006710 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800672e:	4b31      	ldr	r3, [pc, #196]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	061b      	lsls	r3, r3, #24
 800673c:	492d      	ldr	r1, [pc, #180]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 800673e:	4313      	orrs	r3, r2
 8006740:	604b      	str	r3, [r1, #4]
 8006742:	e01a      	b.n	800677a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006744:	4b2b      	ldr	r3, [pc, #172]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a2a      	ldr	r2, [pc, #168]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 800674a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800674e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006750:	f7fd f890 	bl	8003874 <HAL_GetTick>
 8006754:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006756:	e008      	b.n	800676a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006758:	f7fd f88c 	bl	8003874 <HAL_GetTick>
 800675c:	4602      	mov	r2, r0
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	1ad3      	subs	r3, r2, r3
 8006762:	2b02      	cmp	r3, #2
 8006764:	d901      	bls.n	800676a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	e20e      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800676a:	4b22      	ldr	r3, [pc, #136]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1f0      	bne.n	8006758 <HAL_RCC_OscConfig+0x1e0>
 8006776:	e000      	b.n	800677a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006778:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f003 0308 	and.w	r3, r3, #8
 8006782:	2b00      	cmp	r3, #0
 8006784:	d041      	beq.n	800680a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d01c      	beq.n	80067c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800678e:	4b19      	ldr	r3, [pc, #100]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006790:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006794:	4a17      	ldr	r2, [pc, #92]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 8006796:	f043 0301 	orr.w	r3, r3, #1
 800679a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800679e:	f7fd f869 	bl	8003874 <HAL_GetTick>
 80067a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80067a4:	e008      	b.n	80067b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067a6:	f7fd f865 	bl	8003874 <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d901      	bls.n	80067b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e1e7      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80067b8:	4b0e      	ldr	r3, [pc, #56]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80067ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067be:	f003 0302 	and.w	r3, r3, #2
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d0ef      	beq.n	80067a6 <HAL_RCC_OscConfig+0x22e>
 80067c6:	e020      	b.n	800680a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067c8:	4b0a      	ldr	r3, [pc, #40]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80067ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80067ce:	4a09      	ldr	r2, [pc, #36]	@ (80067f4 <HAL_RCC_OscConfig+0x27c>)
 80067d0:	f023 0301 	bic.w	r3, r3, #1
 80067d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d8:	f7fd f84c 	bl	8003874 <HAL_GetTick>
 80067dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067de:	e00d      	b.n	80067fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067e0:	f7fd f848 	bl	8003874 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d906      	bls.n	80067fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e1ca      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
 80067f2:	bf00      	nop
 80067f4:	40021000 	.word	0x40021000
 80067f8:	2000126c 	.word	0x2000126c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80067fc:	4b8c      	ldr	r3, [pc, #560]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80067fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006802:	f003 0302 	and.w	r3, r3, #2
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1ea      	bne.n	80067e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f003 0304 	and.w	r3, r3, #4
 8006812:	2b00      	cmp	r3, #0
 8006814:	f000 80a6 	beq.w	8006964 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006818:	2300      	movs	r3, #0
 800681a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800681c:	4b84      	ldr	r3, [pc, #528]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 800681e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006824:	2b00      	cmp	r3, #0
 8006826:	d101      	bne.n	800682c <HAL_RCC_OscConfig+0x2b4>
 8006828:	2301      	movs	r3, #1
 800682a:	e000      	b.n	800682e <HAL_RCC_OscConfig+0x2b6>
 800682c:	2300      	movs	r3, #0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d00d      	beq.n	800684e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006832:	4b7f      	ldr	r3, [pc, #508]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 8006834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006836:	4a7e      	ldr	r2, [pc, #504]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 8006838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800683c:	6593      	str	r3, [r2, #88]	@ 0x58
 800683e:	4b7c      	ldr	r3, [pc, #496]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 8006840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006846:	60fb      	str	r3, [r7, #12]
 8006848:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800684a:	2301      	movs	r3, #1
 800684c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800684e:	4b79      	ldr	r3, [pc, #484]	@ (8006a34 <HAL_RCC_OscConfig+0x4bc>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006856:	2b00      	cmp	r3, #0
 8006858:	d118      	bne.n	800688c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800685a:	4b76      	ldr	r3, [pc, #472]	@ (8006a34 <HAL_RCC_OscConfig+0x4bc>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a75      	ldr	r2, [pc, #468]	@ (8006a34 <HAL_RCC_OscConfig+0x4bc>)
 8006860:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006864:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006866:	f7fd f805 	bl	8003874 <HAL_GetTick>
 800686a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800686c:	e008      	b.n	8006880 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800686e:	f7fd f801 	bl	8003874 <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	693b      	ldr	r3, [r7, #16]
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	2b02      	cmp	r3, #2
 800687a:	d901      	bls.n	8006880 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800687c:	2303      	movs	r3, #3
 800687e:	e183      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006880:	4b6c      	ldr	r3, [pc, #432]	@ (8006a34 <HAL_RCC_OscConfig+0x4bc>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006888:	2b00      	cmp	r3, #0
 800688a:	d0f0      	beq.n	800686e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	2b01      	cmp	r3, #1
 8006892:	d108      	bne.n	80068a6 <HAL_RCC_OscConfig+0x32e>
 8006894:	4b66      	ldr	r3, [pc, #408]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 8006896:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800689a:	4a65      	ldr	r2, [pc, #404]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 800689c:	f043 0301 	orr.w	r3, r3, #1
 80068a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068a4:	e024      	b.n	80068f0 <HAL_RCC_OscConfig+0x378>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	2b05      	cmp	r3, #5
 80068ac:	d110      	bne.n	80068d0 <HAL_RCC_OscConfig+0x358>
 80068ae:	4b60      	ldr	r3, [pc, #384]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80068b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068b4:	4a5e      	ldr	r2, [pc, #376]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80068b6:	f043 0304 	orr.w	r3, r3, #4
 80068ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068be:	4b5c      	ldr	r3, [pc, #368]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80068c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068c4:	4a5a      	ldr	r2, [pc, #360]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80068c6:	f043 0301 	orr.w	r3, r3, #1
 80068ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068ce:	e00f      	b.n	80068f0 <HAL_RCC_OscConfig+0x378>
 80068d0:	4b57      	ldr	r3, [pc, #348]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80068d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068d6:	4a56      	ldr	r2, [pc, #344]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80068d8:	f023 0301 	bic.w	r3, r3, #1
 80068dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80068e0:	4b53      	ldr	r3, [pc, #332]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80068e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80068e6:	4a52      	ldr	r2, [pc, #328]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80068e8:	f023 0304 	bic.w	r3, r3, #4
 80068ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d016      	beq.n	8006926 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f8:	f7fc ffbc 	bl	8003874 <HAL_GetTick>
 80068fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068fe:	e00a      	b.n	8006916 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006900:	f7fc ffb8 	bl	8003874 <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800690e:	4293      	cmp	r3, r2
 8006910:	d901      	bls.n	8006916 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e138      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006916:	4b46      	ldr	r3, [pc, #280]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 8006918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800691c:	f003 0302 	and.w	r3, r3, #2
 8006920:	2b00      	cmp	r3, #0
 8006922:	d0ed      	beq.n	8006900 <HAL_RCC_OscConfig+0x388>
 8006924:	e015      	b.n	8006952 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006926:	f7fc ffa5 	bl	8003874 <HAL_GetTick>
 800692a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800692c:	e00a      	b.n	8006944 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800692e:	f7fc ffa1 	bl	8003874 <HAL_GetTick>
 8006932:	4602      	mov	r2, r0
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800693c:	4293      	cmp	r3, r2
 800693e:	d901      	bls.n	8006944 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e121      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006944:	4b3a      	ldr	r3, [pc, #232]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 8006946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800694a:	f003 0302 	and.w	r3, r3, #2
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1ed      	bne.n	800692e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006952:	7ffb      	ldrb	r3, [r7, #31]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d105      	bne.n	8006964 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006958:	4b35      	ldr	r3, [pc, #212]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 800695a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800695c:	4a34      	ldr	r2, [pc, #208]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 800695e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006962:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f003 0320 	and.w	r3, r3, #32
 800696c:	2b00      	cmp	r3, #0
 800696e:	d03c      	beq.n	80069ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	699b      	ldr	r3, [r3, #24]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d01c      	beq.n	80069b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006978:	4b2d      	ldr	r3, [pc, #180]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 800697a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800697e:	4a2c      	ldr	r2, [pc, #176]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 8006980:	f043 0301 	orr.w	r3, r3, #1
 8006984:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006988:	f7fc ff74 	bl	8003874 <HAL_GetTick>
 800698c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800698e:	e008      	b.n	80069a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006990:	f7fc ff70 	bl	8003874 <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	2b02      	cmp	r3, #2
 800699c:	d901      	bls.n	80069a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800699e:	2303      	movs	r3, #3
 80069a0:	e0f2      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80069a2:	4b23      	ldr	r3, [pc, #140]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80069a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069a8:	f003 0302 	and.w	r3, r3, #2
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d0ef      	beq.n	8006990 <HAL_RCC_OscConfig+0x418>
 80069b0:	e01b      	b.n	80069ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80069b2:	4b1f      	ldr	r3, [pc, #124]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80069b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80069ba:	f023 0301 	bic.w	r3, r3, #1
 80069be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069c2:	f7fc ff57 	bl	8003874 <HAL_GetTick>
 80069c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80069c8:	e008      	b.n	80069dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80069ca:	f7fc ff53 	bl	8003874 <HAL_GetTick>
 80069ce:	4602      	mov	r2, r0
 80069d0:	693b      	ldr	r3, [r7, #16]
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	2b02      	cmp	r3, #2
 80069d6:	d901      	bls.n	80069dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80069d8:	2303      	movs	r3, #3
 80069da:	e0d5      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80069dc:	4b14      	ldr	r3, [pc, #80]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80069de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1ef      	bne.n	80069ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	69db      	ldr	r3, [r3, #28]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	f000 80c9 	beq.w	8006b86 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069f4:	4b0e      	ldr	r3, [pc, #56]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f003 030c 	and.w	r3, r3, #12
 80069fc:	2b0c      	cmp	r3, #12
 80069fe:	f000 8083 	beq.w	8006b08 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	69db      	ldr	r3, [r3, #28]
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d15e      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a0a:	4b09      	ldr	r3, [pc, #36]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a08      	ldr	r2, [pc, #32]	@ (8006a30 <HAL_RCC_OscConfig+0x4b8>)
 8006a10:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a16:	f7fc ff2d 	bl	8003874 <HAL_GetTick>
 8006a1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a1c:	e00c      	b.n	8006a38 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a1e:	f7fc ff29 	bl	8003874 <HAL_GetTick>
 8006a22:	4602      	mov	r2, r0
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	1ad3      	subs	r3, r2, r3
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d905      	bls.n	8006a38 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006a2c:	2303      	movs	r3, #3
 8006a2e:	e0ab      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
 8006a30:	40021000 	.word	0x40021000
 8006a34:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a38:	4b55      	ldr	r3, [pc, #340]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1ec      	bne.n	8006a1e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a44:	4b52      	ldr	r3, [pc, #328]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006a46:	68da      	ldr	r2, [r3, #12]
 8006a48:	4b52      	ldr	r3, [pc, #328]	@ (8006b94 <HAL_RCC_OscConfig+0x61c>)
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	6a11      	ldr	r1, [r2, #32]
 8006a50:	687a      	ldr	r2, [r7, #4]
 8006a52:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a54:	3a01      	subs	r2, #1
 8006a56:	0112      	lsls	r2, r2, #4
 8006a58:	4311      	orrs	r1, r2
 8006a5a:	687a      	ldr	r2, [r7, #4]
 8006a5c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006a5e:	0212      	lsls	r2, r2, #8
 8006a60:	4311      	orrs	r1, r2
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006a66:	0852      	lsrs	r2, r2, #1
 8006a68:	3a01      	subs	r2, #1
 8006a6a:	0552      	lsls	r2, r2, #21
 8006a6c:	4311      	orrs	r1, r2
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006a72:	0852      	lsrs	r2, r2, #1
 8006a74:	3a01      	subs	r2, #1
 8006a76:	0652      	lsls	r2, r2, #25
 8006a78:	4311      	orrs	r1, r2
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006a7e:	06d2      	lsls	r2, r2, #27
 8006a80:	430a      	orrs	r2, r1
 8006a82:	4943      	ldr	r1, [pc, #268]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006a84:	4313      	orrs	r3, r2
 8006a86:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a88:	4b41      	ldr	r3, [pc, #260]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a40      	ldr	r2, [pc, #256]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006a8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a92:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006a94:	4b3e      	ldr	r3, [pc, #248]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006a96:	68db      	ldr	r3, [r3, #12]
 8006a98:	4a3d      	ldr	r2, [pc, #244]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006a9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aa0:	f7fc fee8 	bl	8003874 <HAL_GetTick>
 8006aa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006aa6:	e008      	b.n	8006aba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006aa8:	f7fc fee4 	bl	8003874 <HAL_GetTick>
 8006aac:	4602      	mov	r2, r0
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	d901      	bls.n	8006aba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006ab6:	2303      	movs	r3, #3
 8006ab8:	e066      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006aba:	4b35      	ldr	r3, [pc, #212]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d0f0      	beq.n	8006aa8 <HAL_RCC_OscConfig+0x530>
 8006ac6:	e05e      	b.n	8006b86 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ac8:	4b31      	ldr	r3, [pc, #196]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a30      	ldr	r2, [pc, #192]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006ace:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ad2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ad4:	f7fc fece 	bl	8003874 <HAL_GetTick>
 8006ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ada:	e008      	b.n	8006aee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006adc:	f7fc feca 	bl	8003874 <HAL_GetTick>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	2b02      	cmp	r3, #2
 8006ae8:	d901      	bls.n	8006aee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006aea:	2303      	movs	r3, #3
 8006aec:	e04c      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006aee:	4b28      	ldr	r3, [pc, #160]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1f0      	bne.n	8006adc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006afa:	4b25      	ldr	r3, [pc, #148]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006afc:	68da      	ldr	r2, [r3, #12]
 8006afe:	4924      	ldr	r1, [pc, #144]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006b00:	4b25      	ldr	r3, [pc, #148]	@ (8006b98 <HAL_RCC_OscConfig+0x620>)
 8006b02:	4013      	ands	r3, r2
 8006b04:	60cb      	str	r3, [r1, #12]
 8006b06:	e03e      	b.n	8006b86 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	69db      	ldr	r3, [r3, #28]
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d101      	bne.n	8006b14 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e039      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006b14:	4b1e      	ldr	r3, [pc, #120]	@ (8006b90 <HAL_RCC_OscConfig+0x618>)
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f003 0203 	and.w	r2, r3, #3
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6a1b      	ldr	r3, [r3, #32]
 8006b24:	429a      	cmp	r2, r3
 8006b26:	d12c      	bne.n	8006b82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b32:	3b01      	subs	r3, #1
 8006b34:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b36:	429a      	cmp	r2, r3
 8006b38:	d123      	bne.n	8006b82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b3a:	697b      	ldr	r3, [r7, #20]
 8006b3c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b44:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d11b      	bne.n	8006b82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b54:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d113      	bne.n	8006b82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b64:	085b      	lsrs	r3, r3, #1
 8006b66:	3b01      	subs	r3, #1
 8006b68:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d109      	bne.n	8006b82 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b78:	085b      	lsrs	r3, r3, #1
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d001      	beq.n	8006b86 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e000      	b.n	8006b88 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3720      	adds	r7, #32
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	40021000 	.word	0x40021000
 8006b94:	019f800c 	.word	0x019f800c
 8006b98:	feeefffc 	.word	0xfeeefffc

08006b9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b086      	sub	sp, #24
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d101      	bne.n	8006bb4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e11e      	b.n	8006df2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bb4:	4b91      	ldr	r3, [pc, #580]	@ (8006dfc <HAL_RCC_ClockConfig+0x260>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f003 030f 	and.w	r3, r3, #15
 8006bbc:	683a      	ldr	r2, [r7, #0]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d910      	bls.n	8006be4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bc2:	4b8e      	ldr	r3, [pc, #568]	@ (8006dfc <HAL_RCC_ClockConfig+0x260>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f023 020f 	bic.w	r2, r3, #15
 8006bca:	498c      	ldr	r1, [pc, #560]	@ (8006dfc <HAL_RCC_ClockConfig+0x260>)
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bd2:	4b8a      	ldr	r3, [pc, #552]	@ (8006dfc <HAL_RCC_ClockConfig+0x260>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 030f 	and.w	r3, r3, #15
 8006bda:	683a      	ldr	r2, [r7, #0]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d001      	beq.n	8006be4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e106      	b.n	8006df2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f003 0301 	and.w	r3, r3, #1
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d073      	beq.n	8006cd8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	2b03      	cmp	r3, #3
 8006bf6:	d129      	bne.n	8006c4c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006bf8:	4b81      	ldr	r3, [pc, #516]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d101      	bne.n	8006c08 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	e0f4      	b.n	8006df2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006c08:	f000 f9d0 	bl	8006fac <RCC_GetSysClockFreqFromPLLSource>
 8006c0c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	4a7c      	ldr	r2, [pc, #496]	@ (8006e04 <HAL_RCC_ClockConfig+0x268>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d93f      	bls.n	8006c96 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006c16:	4b7a      	ldr	r3, [pc, #488]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d009      	beq.n	8006c36 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d033      	beq.n	8006c96 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d12f      	bne.n	8006c96 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006c36:	4b72      	ldr	r3, [pc, #456]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c3e:	4a70      	ldr	r2, [pc, #448]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006c40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c44:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006c46:	2380      	movs	r3, #128	@ 0x80
 8006c48:	617b      	str	r3, [r7, #20]
 8006c4a:	e024      	b.n	8006c96 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	2b02      	cmp	r3, #2
 8006c52:	d107      	bne.n	8006c64 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c54:	4b6a      	ldr	r3, [pc, #424]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d109      	bne.n	8006c74 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	e0c6      	b.n	8006df2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c64:	4b66      	ldr	r3, [pc, #408]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d101      	bne.n	8006c74 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	e0be      	b.n	8006df2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006c74:	f000 f8ce 	bl	8006e14 <HAL_RCC_GetSysClockFreq>
 8006c78:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	4a61      	ldr	r2, [pc, #388]	@ (8006e04 <HAL_RCC_ClockConfig+0x268>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d909      	bls.n	8006c96 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006c82:	4b5f      	ldr	r3, [pc, #380]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c8a:	4a5d      	ldr	r2, [pc, #372]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006c8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c90:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006c92:	2380      	movs	r3, #128	@ 0x80
 8006c94:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006c96:	4b5a      	ldr	r3, [pc, #360]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	f023 0203 	bic.w	r2, r3, #3
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	4957      	ldr	r1, [pc, #348]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ca8:	f7fc fde4 	bl	8003874 <HAL_GetTick>
 8006cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cae:	e00a      	b.n	8006cc6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cb0:	f7fc fde0 	bl	8003874 <HAL_GetTick>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cbe:	4293      	cmp	r3, r2
 8006cc0:	d901      	bls.n	8006cc6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	e095      	b.n	8006df2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cc6:	4b4e      	ldr	r3, [pc, #312]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f003 020c 	and.w	r2, r3, #12
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	009b      	lsls	r3, r3, #2
 8006cd4:	429a      	cmp	r2, r3
 8006cd6:	d1eb      	bne.n	8006cb0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0302 	and.w	r3, r3, #2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d023      	beq.n	8006d2c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 0304 	and.w	r3, r3, #4
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d005      	beq.n	8006cfc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006cf0:	4b43      	ldr	r3, [pc, #268]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	4a42      	ldr	r2, [pc, #264]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006cf6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006cfa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 0308 	and.w	r3, r3, #8
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d007      	beq.n	8006d18 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006d08:	4b3d      	ldr	r3, [pc, #244]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006d10:	4a3b      	ldr	r2, [pc, #236]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006d12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006d16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d18:	4b39      	ldr	r3, [pc, #228]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006d1a:	689b      	ldr	r3, [r3, #8]
 8006d1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	4936      	ldr	r1, [pc, #216]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	608b      	str	r3, [r1, #8]
 8006d2a:	e008      	b.n	8006d3e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	2b80      	cmp	r3, #128	@ 0x80
 8006d30:	d105      	bne.n	8006d3e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006d32:	4b33      	ldr	r3, [pc, #204]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	4a32      	ldr	r2, [pc, #200]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006d38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d3c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d3e:	4b2f      	ldr	r3, [pc, #188]	@ (8006dfc <HAL_RCC_ClockConfig+0x260>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 030f 	and.w	r3, r3, #15
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d21d      	bcs.n	8006d88 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8006dfc <HAL_RCC_ClockConfig+0x260>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f023 020f 	bic.w	r2, r3, #15
 8006d54:	4929      	ldr	r1, [pc, #164]	@ (8006dfc <HAL_RCC_ClockConfig+0x260>)
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006d5c:	f7fc fd8a 	bl	8003874 <HAL_GetTick>
 8006d60:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d62:	e00a      	b.n	8006d7a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d64:	f7fc fd86 	bl	8003874 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d901      	bls.n	8006d7a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006d76:	2303      	movs	r3, #3
 8006d78:	e03b      	b.n	8006df2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d7a:	4b20      	ldr	r3, [pc, #128]	@ (8006dfc <HAL_RCC_ClockConfig+0x260>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 030f 	and.w	r3, r3, #15
 8006d82:	683a      	ldr	r2, [r7, #0]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d1ed      	bne.n	8006d64 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0304 	and.w	r3, r3, #4
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d008      	beq.n	8006da6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d94:	4b1a      	ldr	r3, [pc, #104]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	4917      	ldr	r1, [pc, #92]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006da2:	4313      	orrs	r3, r2
 8006da4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0308 	and.w	r3, r3, #8
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d009      	beq.n	8006dc6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006db2:	4b13      	ldr	r3, [pc, #76]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	00db      	lsls	r3, r3, #3
 8006dc0:	490f      	ldr	r1, [pc, #60]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006dc6:	f000 f825 	bl	8006e14 <HAL_RCC_GetSysClockFreq>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8006e00 <HAL_RCC_ClockConfig+0x264>)
 8006dce:	689b      	ldr	r3, [r3, #8]
 8006dd0:	091b      	lsrs	r3, r3, #4
 8006dd2:	f003 030f 	and.w	r3, r3, #15
 8006dd6:	490c      	ldr	r1, [pc, #48]	@ (8006e08 <HAL_RCC_ClockConfig+0x26c>)
 8006dd8:	5ccb      	ldrb	r3, [r1, r3]
 8006dda:	f003 031f 	and.w	r3, r3, #31
 8006dde:	fa22 f303 	lsr.w	r3, r2, r3
 8006de2:	4a0a      	ldr	r2, [pc, #40]	@ (8006e0c <HAL_RCC_ClockConfig+0x270>)
 8006de4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006de6:	4b0a      	ldr	r3, [pc, #40]	@ (8006e10 <HAL_RCC_ClockConfig+0x274>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7fa fcb4 	bl	8001758 <HAL_InitTick>
 8006df0:	4603      	mov	r3, r0
}
 8006df2:	4618      	mov	r0, r3
 8006df4:	3718      	adds	r7, #24
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	40022000 	.word	0x40022000
 8006e00:	40021000 	.word	0x40021000
 8006e04:	04c4b400 	.word	0x04c4b400
 8006e08:	0800c8e4 	.word	0x0800c8e4
 8006e0c:	20000000 	.word	0x20000000
 8006e10:	2000126c 	.word	0x2000126c

08006e14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b087      	sub	sp, #28
 8006e18:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006e1a:	4b2c      	ldr	r3, [pc, #176]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	f003 030c 	and.w	r3, r3, #12
 8006e22:	2b04      	cmp	r3, #4
 8006e24:	d102      	bne.n	8006e2c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006e26:	4b2a      	ldr	r3, [pc, #168]	@ (8006ed0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006e28:	613b      	str	r3, [r7, #16]
 8006e2a:	e047      	b.n	8006ebc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006e2c:	4b27      	ldr	r3, [pc, #156]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e2e:	689b      	ldr	r3, [r3, #8]
 8006e30:	f003 030c 	and.w	r3, r3, #12
 8006e34:	2b08      	cmp	r3, #8
 8006e36:	d102      	bne.n	8006e3e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006e38:	4b26      	ldr	r3, [pc, #152]	@ (8006ed4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006e3a:	613b      	str	r3, [r7, #16]
 8006e3c:	e03e      	b.n	8006ebc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006e3e:	4b23      	ldr	r3, [pc, #140]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f003 030c 	and.w	r3, r3, #12
 8006e46:	2b0c      	cmp	r3, #12
 8006e48:	d136      	bne.n	8006eb8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006e4a:	4b20      	ldr	r3, [pc, #128]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	f003 0303 	and.w	r3, r3, #3
 8006e52:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e54:	4b1d      	ldr	r3, [pc, #116]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	091b      	lsrs	r3, r3, #4
 8006e5a:	f003 030f 	and.w	r3, r3, #15
 8006e5e:	3301      	adds	r3, #1
 8006e60:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2b03      	cmp	r3, #3
 8006e66:	d10c      	bne.n	8006e82 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e68:	4a1a      	ldr	r2, [pc, #104]	@ (8006ed4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e70:	4a16      	ldr	r2, [pc, #88]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e72:	68d2      	ldr	r2, [r2, #12]
 8006e74:	0a12      	lsrs	r2, r2, #8
 8006e76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006e7a:	fb02 f303 	mul.w	r3, r2, r3
 8006e7e:	617b      	str	r3, [r7, #20]
      break;
 8006e80:	e00c      	b.n	8006e9c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006e82:	4a13      	ldr	r2, [pc, #76]	@ (8006ed0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e8a:	4a10      	ldr	r2, [pc, #64]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e8c:	68d2      	ldr	r2, [r2, #12]
 8006e8e:	0a12      	lsrs	r2, r2, #8
 8006e90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006e94:	fb02 f303 	mul.w	r3, r2, r3
 8006e98:	617b      	str	r3, [r7, #20]
      break;
 8006e9a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8006ecc <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	0e5b      	lsrs	r3, r3, #25
 8006ea2:	f003 0303 	and.w	r3, r3, #3
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb4:	613b      	str	r3, [r7, #16]
 8006eb6:	e001      	b.n	8006ebc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006ebc:	693b      	ldr	r3, [r7, #16]
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	371c      	adds	r7, #28
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	40021000 	.word	0x40021000
 8006ed0:	00f42400 	.word	0x00f42400
 8006ed4:	016e3600 	.word	0x016e3600

08006ed8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006edc:	4b03      	ldr	r3, [pc, #12]	@ (8006eec <HAL_RCC_GetHCLKFreq+0x14>)
 8006ede:	681b      	ldr	r3, [r3, #0]
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	20000000 	.word	0x20000000

08006ef0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006ef4:	f7ff fff0 	bl	8006ed8 <HAL_RCC_GetHCLKFreq>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	4b06      	ldr	r3, [pc, #24]	@ (8006f14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	0a1b      	lsrs	r3, r3, #8
 8006f00:	f003 0307 	and.w	r3, r3, #7
 8006f04:	4904      	ldr	r1, [pc, #16]	@ (8006f18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006f06:	5ccb      	ldrb	r3, [r1, r3]
 8006f08:	f003 031f 	and.w	r3, r3, #31
 8006f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	40021000 	.word	0x40021000
 8006f18:	0800c8f4 	.word	0x0800c8f4

08006f1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006f20:	f7ff ffda 	bl	8006ed8 <HAL_RCC_GetHCLKFreq>
 8006f24:	4602      	mov	r2, r0
 8006f26:	4b06      	ldr	r3, [pc, #24]	@ (8006f40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	0adb      	lsrs	r3, r3, #11
 8006f2c:	f003 0307 	and.w	r3, r3, #7
 8006f30:	4904      	ldr	r1, [pc, #16]	@ (8006f44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006f32:	5ccb      	ldrb	r3, [r1, r3]
 8006f34:	f003 031f 	and.w	r3, r3, #31
 8006f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	40021000 	.word	0x40021000
 8006f44:	0800c8f4 	.word	0x0800c8f4

08006f48 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	220f      	movs	r2, #15
 8006f56:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006f58:	4b12      	ldr	r3, [pc, #72]	@ (8006fa4 <HAL_RCC_GetClockConfig+0x5c>)
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f003 0203 	and.w	r2, r3, #3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006f64:	4b0f      	ldr	r3, [pc, #60]	@ (8006fa4 <HAL_RCC_GetClockConfig+0x5c>)
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006f70:	4b0c      	ldr	r3, [pc, #48]	@ (8006fa4 <HAL_RCC_GetClockConfig+0x5c>)
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006f7c:	4b09      	ldr	r3, [pc, #36]	@ (8006fa4 <HAL_RCC_GetClockConfig+0x5c>)
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	08db      	lsrs	r3, r3, #3
 8006f82:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006f8a:	4b07      	ldr	r3, [pc, #28]	@ (8006fa8 <HAL_RCC_GetClockConfig+0x60>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 020f 	and.w	r2, r3, #15
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	601a      	str	r2, [r3, #0]
}
 8006f96:	bf00      	nop
 8006f98:	370c      	adds	r7, #12
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	40021000 	.word	0x40021000
 8006fa8:	40022000 	.word	0x40022000

08006fac <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006fac:	b480      	push	{r7}
 8006fae:	b087      	sub	sp, #28
 8006fb0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800702c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fb4:	68db      	ldr	r3, [r3, #12]
 8006fb6:	f003 0303 	and.w	r3, r3, #3
 8006fba:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006fbc:	4b1b      	ldr	r3, [pc, #108]	@ (800702c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fbe:	68db      	ldr	r3, [r3, #12]
 8006fc0:	091b      	lsrs	r3, r3, #4
 8006fc2:	f003 030f 	and.w	r3, r3, #15
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	2b03      	cmp	r3, #3
 8006fce:	d10c      	bne.n	8006fea <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006fd0:	4a17      	ldr	r2, [pc, #92]	@ (8007030 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fd8:	4a14      	ldr	r2, [pc, #80]	@ (800702c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006fda:	68d2      	ldr	r2, [r2, #12]
 8006fdc:	0a12      	lsrs	r2, r2, #8
 8006fde:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006fe2:	fb02 f303 	mul.w	r3, r2, r3
 8006fe6:	617b      	str	r3, [r7, #20]
    break;
 8006fe8:	e00c      	b.n	8007004 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006fea:	4a12      	ldr	r2, [pc, #72]	@ (8007034 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ff2:	4a0e      	ldr	r2, [pc, #56]	@ (800702c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006ff4:	68d2      	ldr	r2, [r2, #12]
 8006ff6:	0a12      	lsrs	r2, r2, #8
 8006ff8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006ffc:	fb02 f303 	mul.w	r3, r2, r3
 8007000:	617b      	str	r3, [r7, #20]
    break;
 8007002:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007004:	4b09      	ldr	r3, [pc, #36]	@ (800702c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	0e5b      	lsrs	r3, r3, #25
 800700a:	f003 0303 	and.w	r3, r3, #3
 800700e:	3301      	adds	r3, #1
 8007010:	005b      	lsls	r3, r3, #1
 8007012:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007014:	697a      	ldr	r2, [r7, #20]
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	fbb2 f3f3 	udiv	r3, r2, r3
 800701c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800701e:	687b      	ldr	r3, [r7, #4]
}
 8007020:	4618      	mov	r0, r3
 8007022:	371c      	adds	r7, #28
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr
 800702c:	40021000 	.word	0x40021000
 8007030:	016e3600 	.word	0x016e3600
 8007034:	00f42400 	.word	0x00f42400

08007038 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b086      	sub	sp, #24
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007040:	2300      	movs	r3, #0
 8007042:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007044:	2300      	movs	r3, #0
 8007046:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007050:	2b00      	cmp	r3, #0
 8007052:	f000 8098 	beq.w	8007186 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007056:	2300      	movs	r3, #0
 8007058:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800705a:	4b43      	ldr	r3, [pc, #268]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800705c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800705e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10d      	bne.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007066:	4b40      	ldr	r3, [pc, #256]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800706a:	4a3f      	ldr	r2, [pc, #252]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800706c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007070:	6593      	str	r3, [r2, #88]	@ 0x58
 8007072:	4b3d      	ldr	r3, [pc, #244]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800707a:	60bb      	str	r3, [r7, #8]
 800707c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800707e:	2301      	movs	r3, #1
 8007080:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007082:	4b3a      	ldr	r3, [pc, #232]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a39      	ldr	r2, [pc, #228]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007088:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800708c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800708e:	f7fc fbf1 	bl	8003874 <HAL_GetTick>
 8007092:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007094:	e009      	b.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007096:	f7fc fbed 	bl	8003874 <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	2b02      	cmp	r3, #2
 80070a2:	d902      	bls.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80070a4:	2303      	movs	r3, #3
 80070a6:	74fb      	strb	r3, [r7, #19]
        break;
 80070a8:	e005      	b.n	80070b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070aa:	4b30      	ldr	r3, [pc, #192]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d0ef      	beq.n	8007096 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80070b6:	7cfb      	ldrb	r3, [r7, #19]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d159      	bne.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80070bc:	4b2a      	ldr	r3, [pc, #168]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070c6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d01e      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070d2:	697a      	ldr	r2, [r7, #20]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d019      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80070d8:	4b23      	ldr	r3, [pc, #140]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80070e4:	4b20      	ldr	r3, [pc, #128]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ea:	4a1f      	ldr	r2, [pc, #124]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80070f4:	4b1c      	ldr	r3, [pc, #112]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070fa:	4a1b      	ldr	r2, [pc, #108]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80070fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007100:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007104:	4a18      	ldr	r2, [pc, #96]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800710c:	697b      	ldr	r3, [r7, #20]
 800710e:	f003 0301 	and.w	r3, r3, #1
 8007112:	2b00      	cmp	r3, #0
 8007114:	d016      	beq.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007116:	f7fc fbad 	bl	8003874 <HAL_GetTick>
 800711a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800711c:	e00b      	b.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800711e:	f7fc fba9 	bl	8003874 <HAL_GetTick>
 8007122:	4602      	mov	r2, r0
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800712c:	4293      	cmp	r3, r2
 800712e:	d902      	bls.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007130:	2303      	movs	r3, #3
 8007132:	74fb      	strb	r3, [r7, #19]
            break;
 8007134:	e006      	b.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007136:	4b0c      	ldr	r3, [pc, #48]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800713c:	f003 0302 	and.w	r3, r3, #2
 8007140:	2b00      	cmp	r3, #0
 8007142:	d0ec      	beq.n	800711e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007144:	7cfb      	ldrb	r3, [r7, #19]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d10b      	bne.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800714a:	4b07      	ldr	r3, [pc, #28]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800714c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007150:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007158:	4903      	ldr	r1, [pc, #12]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800715a:	4313      	orrs	r3, r2
 800715c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007160:	e008      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007162:	7cfb      	ldrb	r3, [r7, #19]
 8007164:	74bb      	strb	r3, [r7, #18]
 8007166:	e005      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007168:	40021000 	.word	0x40021000
 800716c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007170:	7cfb      	ldrb	r3, [r7, #19]
 8007172:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007174:	7c7b      	ldrb	r3, [r7, #17]
 8007176:	2b01      	cmp	r3, #1
 8007178:	d105      	bne.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800717a:	4ba6      	ldr	r3, [pc, #664]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800717c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800717e:	4aa5      	ldr	r2, [pc, #660]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007180:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007184:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0301 	and.w	r3, r3, #1
 800718e:	2b00      	cmp	r3, #0
 8007190:	d00a      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007192:	4ba0      	ldr	r3, [pc, #640]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007194:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007198:	f023 0203 	bic.w	r2, r3, #3
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	499c      	ldr	r1, [pc, #624]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071a2:	4313      	orrs	r3, r2
 80071a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f003 0302 	and.w	r3, r3, #2
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00a      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80071b4:	4b97      	ldr	r3, [pc, #604]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071ba:	f023 020c 	bic.w	r2, r3, #12
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	4994      	ldr	r1, [pc, #592]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071c4:	4313      	orrs	r3, r2
 80071c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0304 	and.w	r3, r3, #4
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d00a      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80071d6:	4b8f      	ldr	r3, [pc, #572]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	498b      	ldr	r1, [pc, #556]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071e6:	4313      	orrs	r3, r2
 80071e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 0308 	and.w	r3, r3, #8
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00a      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80071f8:	4b86      	ldr	r3, [pc, #536]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	4983      	ldr	r1, [pc, #524]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007208:	4313      	orrs	r3, r2
 800720a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 0320 	and.w	r3, r3, #32
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00a      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800721a:	4b7e      	ldr	r3, [pc, #504]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800721c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007220:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	695b      	ldr	r3, [r3, #20]
 8007228:	497a      	ldr	r1, [pc, #488]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800722a:	4313      	orrs	r3, r2
 800722c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00a      	beq.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800723c:	4b75      	ldr	r3, [pc, #468]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800723e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007242:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	4972      	ldr	r1, [pc, #456]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800724c:	4313      	orrs	r3, r2
 800724e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800725a:	2b00      	cmp	r3, #0
 800725c:	d00a      	beq.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800725e:	4b6d      	ldr	r3, [pc, #436]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007264:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	69db      	ldr	r3, [r3, #28]
 800726c:	4969      	ldr	r1, [pc, #420]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800726e:	4313      	orrs	r3, r2
 8007270:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00a      	beq.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007280:	4b64      	ldr	r3, [pc, #400]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007286:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a1b      	ldr	r3, [r3, #32]
 800728e:	4961      	ldr	r1, [pc, #388]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007290:	4313      	orrs	r3, r2
 8007292:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d00a      	beq.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80072a2:	4b5c      	ldr	r3, [pc, #368]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072b0:	4958      	ldr	r1, [pc, #352]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072b2:	4313      	orrs	r3, r2
 80072b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d015      	beq.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072c4:	4b53      	ldr	r3, [pc, #332]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d2:	4950      	ldr	r1, [pc, #320]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072d4:	4313      	orrs	r3, r2
 80072d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072e2:	d105      	bne.n	80072f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072e4:	4b4b      	ldr	r3, [pc, #300]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	4a4a      	ldr	r2, [pc, #296]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072ee:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d015      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80072fc:	4b45      	ldr	r3, [pc, #276]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007302:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730a:	4942      	ldr	r1, [pc, #264]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800730c:	4313      	orrs	r3, r2
 800730e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007316:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800731a:	d105      	bne.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800731c:	4b3d      	ldr	r3, [pc, #244]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	4a3c      	ldr	r2, [pc, #240]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007326:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d015      	beq.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007334:	4b37      	ldr	r3, [pc, #220]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800733a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007342:	4934      	ldr	r1, [pc, #208]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007344:	4313      	orrs	r3, r2
 8007346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800734e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007352:	d105      	bne.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007354:	4b2f      	ldr	r3, [pc, #188]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	4a2e      	ldr	r2, [pc, #184]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800735a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800735e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d015      	beq.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800736c:	4b29      	ldr	r3, [pc, #164]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800736e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007372:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800737a:	4926      	ldr	r1, [pc, #152]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800737c:	4313      	orrs	r3, r2
 800737e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007386:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800738a:	d105      	bne.n	8007398 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800738c:	4b21      	ldr	r3, [pc, #132]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	4a20      	ldr	r2, [pc, #128]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007392:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007396:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d015      	beq.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80073a4:	4b1b      	ldr	r3, [pc, #108]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b2:	4918      	ldr	r1, [pc, #96]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073b4:	4313      	orrs	r3, r2
 80073b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073c2:	d105      	bne.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80073c4:	4b13      	ldr	r3, [pc, #76]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	4a12      	ldr	r2, [pc, #72]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80073ce:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d015      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80073dc:	4b0d      	ldr	r3, [pc, #52]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ea:	490a      	ldr	r1, [pc, #40]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073ec:	4313      	orrs	r3, r2
 80073ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073fa:	d105      	bne.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80073fc:	4b05      	ldr	r3, [pc, #20]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	4a04      	ldr	r2, [pc, #16]	@ (8007414 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007402:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007406:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007408:	7cbb      	ldrb	r3, [r7, #18]
}
 800740a:	4618      	mov	r0, r3
 800740c:	3718      	adds	r7, #24
 800740e:	46bd      	mov	sp, r7
 8007410:	bd80      	pop	{r7, pc}
 8007412:	bf00      	nop
 8007414:	40021000 	.word	0x40021000

08007418 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b082      	sub	sp, #8
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d101      	bne.n	800742a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e049      	b.n	80074be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007430:	b2db      	uxtb	r3, r3
 8007432:	2b00      	cmp	r3, #0
 8007434:	d106      	bne.n	8007444 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2200      	movs	r2, #0
 800743a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f841 	bl	80074c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2202      	movs	r2, #2
 8007448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	3304      	adds	r3, #4
 8007454:	4619      	mov	r1, r3
 8007456:	4610      	mov	r0, r2
 8007458:	f000 fdc0 	bl	8007fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2201      	movs	r2, #1
 8007468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2201      	movs	r2, #1
 8007488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2201      	movs	r2, #1
 8007490:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2201      	movs	r2, #1
 8007498:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2201      	movs	r2, #1
 80074b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3708      	adds	r7, #8
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80074c6:	b480      	push	{r7}
 80074c8:	b083      	sub	sp, #12
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80074ce:	bf00      	nop
 80074d0:	370c      	adds	r7, #12
 80074d2:	46bd      	mov	sp, r7
 80074d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d8:	4770      	bx	lr
	...

080074dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d001      	beq.n	80074f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e042      	b.n	800757a <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2202      	movs	r2, #2
 80074f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a21      	ldr	r2, [pc, #132]	@ (8007588 <HAL_TIM_Base_Start+0xac>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d018      	beq.n	8007538 <HAL_TIM_Base_Start+0x5c>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800750e:	d013      	beq.n	8007538 <HAL_TIM_Base_Start+0x5c>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a1d      	ldr	r2, [pc, #116]	@ (800758c <HAL_TIM_Base_Start+0xb0>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d00e      	beq.n	8007538 <HAL_TIM_Base_Start+0x5c>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a1c      	ldr	r2, [pc, #112]	@ (8007590 <HAL_TIM_Base_Start+0xb4>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d009      	beq.n	8007538 <HAL_TIM_Base_Start+0x5c>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a1a      	ldr	r2, [pc, #104]	@ (8007594 <HAL_TIM_Base_Start+0xb8>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d004      	beq.n	8007538 <HAL_TIM_Base_Start+0x5c>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a19      	ldr	r2, [pc, #100]	@ (8007598 <HAL_TIM_Base_Start+0xbc>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d115      	bne.n	8007564 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	689a      	ldr	r2, [r3, #8]
 800753e:	4b17      	ldr	r3, [pc, #92]	@ (800759c <HAL_TIM_Base_Start+0xc0>)
 8007540:	4013      	ands	r3, r2
 8007542:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2b06      	cmp	r3, #6
 8007548:	d015      	beq.n	8007576 <HAL_TIM_Base_Start+0x9a>
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007550:	d011      	beq.n	8007576 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f042 0201 	orr.w	r2, r2, #1
 8007560:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007562:	e008      	b.n	8007576 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f042 0201 	orr.w	r2, r2, #1
 8007572:	601a      	str	r2, [r3, #0]
 8007574:	e000      	b.n	8007578 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007576:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007578:	2300      	movs	r3, #0
}
 800757a:	4618      	mov	r0, r3
 800757c:	3714      	adds	r7, #20
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr
 8007586:	bf00      	nop
 8007588:	40012c00 	.word	0x40012c00
 800758c:	40000400 	.word	0x40000400
 8007590:	40000800 	.word	0x40000800
 8007594:	40013400 	.word	0x40013400
 8007598:	40014000 	.word	0x40014000
 800759c:	00010007 	.word	0x00010007

080075a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	2b01      	cmp	r3, #1
 80075b2:	d001      	beq.n	80075b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e04a      	b.n	800764e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2202      	movs	r2, #2
 80075bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	68da      	ldr	r2, [r3, #12]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f042 0201 	orr.w	r2, r2, #1
 80075ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a21      	ldr	r2, [pc, #132]	@ (800765c <HAL_TIM_Base_Start_IT+0xbc>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d018      	beq.n	800760c <HAL_TIM_Base_Start_IT+0x6c>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075e2:	d013      	beq.n	800760c <HAL_TIM_Base_Start_IT+0x6c>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007660 <HAL_TIM_Base_Start_IT+0xc0>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d00e      	beq.n	800760c <HAL_TIM_Base_Start_IT+0x6c>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a1c      	ldr	r2, [pc, #112]	@ (8007664 <HAL_TIM_Base_Start_IT+0xc4>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d009      	beq.n	800760c <HAL_TIM_Base_Start_IT+0x6c>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a1a      	ldr	r2, [pc, #104]	@ (8007668 <HAL_TIM_Base_Start_IT+0xc8>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d004      	beq.n	800760c <HAL_TIM_Base_Start_IT+0x6c>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a19      	ldr	r2, [pc, #100]	@ (800766c <HAL_TIM_Base_Start_IT+0xcc>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d115      	bne.n	8007638 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	689a      	ldr	r2, [r3, #8]
 8007612:	4b17      	ldr	r3, [pc, #92]	@ (8007670 <HAL_TIM_Base_Start_IT+0xd0>)
 8007614:	4013      	ands	r3, r2
 8007616:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2b06      	cmp	r3, #6
 800761c:	d015      	beq.n	800764a <HAL_TIM_Base_Start_IT+0xaa>
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007624:	d011      	beq.n	800764a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	681a      	ldr	r2, [r3, #0]
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f042 0201 	orr.w	r2, r2, #1
 8007634:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007636:	e008      	b.n	800764a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f042 0201 	orr.w	r2, r2, #1
 8007646:	601a      	str	r2, [r3, #0]
 8007648:	e000      	b.n	800764c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800764a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3714      	adds	r7, #20
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	40012c00 	.word	0x40012c00
 8007660:	40000400 	.word	0x40000400
 8007664:	40000800 	.word	0x40000800
 8007668:	40013400 	.word	0x40013400
 800766c:	40014000 	.word	0x40014000
 8007670:	00010007 	.word	0x00010007

08007674 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b082      	sub	sp, #8
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d101      	bne.n	8007686 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007682:	2301      	movs	r3, #1
 8007684:	e049      	b.n	800771a <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800768c:	b2db      	uxtb	r3, r3
 800768e:	2b00      	cmp	r3, #0
 8007690:	d106      	bne.n	80076a0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7fa fa68 	bl	8001b70 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2202      	movs	r2, #2
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681a      	ldr	r2, [r3, #0]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	3304      	adds	r3, #4
 80076b0:	4619      	mov	r1, r3
 80076b2:	4610      	mov	r0, r2
 80076b4:	f000 fc92 	bl	8007fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2201      	movs	r2, #1
 80076dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2201      	movs	r2, #1
 80076f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3708      	adds	r7, #8
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}

08007722 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007722:	b580      	push	{r7, lr}
 8007724:	b082      	sub	sp, #8
 8007726:	af00      	add	r7, sp, #0
 8007728:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d101      	bne.n	8007734 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007730:	2301      	movs	r3, #1
 8007732:	e049      	b.n	80077c8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800773a:	b2db      	uxtb	r3, r3
 800773c:	2b00      	cmp	r3, #0
 800773e:	d106      	bne.n	800774e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f7fa f9eb 	bl	8001b24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2202      	movs	r2, #2
 8007752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681a      	ldr	r2, [r3, #0]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	3304      	adds	r3, #4
 800775e:	4619      	mov	r1, r3
 8007760:	4610      	mov	r0, r2
 8007762:	f000 fc3b 	bl	8007fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2201      	movs	r2, #1
 800776a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2201      	movs	r2, #1
 8007772:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2201      	movs	r2, #1
 800777a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2201      	movs	r2, #1
 800778a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	2201      	movs	r2, #1
 8007792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2201      	movs	r2, #1
 800779a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2201      	movs	r2, #1
 80077a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2201      	movs	r2, #1
 80077aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2201      	movs	r2, #1
 80077b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2201      	movs	r2, #1
 80077ba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2201      	movs	r2, #1
 80077c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077c6:	2300      	movs	r3, #0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3708      	adds	r7, #8
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d109      	bne.n	80077f4 <HAL_TIM_PWM_Start+0x24>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	bf14      	ite	ne
 80077ec:	2301      	movne	r3, #1
 80077ee:	2300      	moveq	r3, #0
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	e03c      	b.n	800786e <HAL_TIM_PWM_Start+0x9e>
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	2b04      	cmp	r3, #4
 80077f8:	d109      	bne.n	800780e <HAL_TIM_PWM_Start+0x3e>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b01      	cmp	r3, #1
 8007804:	bf14      	ite	ne
 8007806:	2301      	movne	r3, #1
 8007808:	2300      	moveq	r3, #0
 800780a:	b2db      	uxtb	r3, r3
 800780c:	e02f      	b.n	800786e <HAL_TIM_PWM_Start+0x9e>
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	2b08      	cmp	r3, #8
 8007812:	d109      	bne.n	8007828 <HAL_TIM_PWM_Start+0x58>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800781a:	b2db      	uxtb	r3, r3
 800781c:	2b01      	cmp	r3, #1
 800781e:	bf14      	ite	ne
 8007820:	2301      	movne	r3, #1
 8007822:	2300      	moveq	r3, #0
 8007824:	b2db      	uxtb	r3, r3
 8007826:	e022      	b.n	800786e <HAL_TIM_PWM_Start+0x9e>
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	2b0c      	cmp	r3, #12
 800782c:	d109      	bne.n	8007842 <HAL_TIM_PWM_Start+0x72>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007834:	b2db      	uxtb	r3, r3
 8007836:	2b01      	cmp	r3, #1
 8007838:	bf14      	ite	ne
 800783a:	2301      	movne	r3, #1
 800783c:	2300      	moveq	r3, #0
 800783e:	b2db      	uxtb	r3, r3
 8007840:	e015      	b.n	800786e <HAL_TIM_PWM_Start+0x9e>
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	2b10      	cmp	r3, #16
 8007846:	d109      	bne.n	800785c <HAL_TIM_PWM_Start+0x8c>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800784e:	b2db      	uxtb	r3, r3
 8007850:	2b01      	cmp	r3, #1
 8007852:	bf14      	ite	ne
 8007854:	2301      	movne	r3, #1
 8007856:	2300      	moveq	r3, #0
 8007858:	b2db      	uxtb	r3, r3
 800785a:	e008      	b.n	800786e <HAL_TIM_PWM_Start+0x9e>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007862:	b2db      	uxtb	r3, r3
 8007864:	2b01      	cmp	r3, #1
 8007866:	bf14      	ite	ne
 8007868:	2301      	movne	r3, #1
 800786a:	2300      	moveq	r3, #0
 800786c:	b2db      	uxtb	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d001      	beq.n	8007876 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e097      	b.n	80079a6 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d104      	bne.n	8007886 <HAL_TIM_PWM_Start+0xb6>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2202      	movs	r2, #2
 8007880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007884:	e023      	b.n	80078ce <HAL_TIM_PWM_Start+0xfe>
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	2b04      	cmp	r3, #4
 800788a:	d104      	bne.n	8007896 <HAL_TIM_PWM_Start+0xc6>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2202      	movs	r2, #2
 8007890:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007894:	e01b      	b.n	80078ce <HAL_TIM_PWM_Start+0xfe>
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	2b08      	cmp	r3, #8
 800789a:	d104      	bne.n	80078a6 <HAL_TIM_PWM_Start+0xd6>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2202      	movs	r2, #2
 80078a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078a4:	e013      	b.n	80078ce <HAL_TIM_PWM_Start+0xfe>
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	2b0c      	cmp	r3, #12
 80078aa:	d104      	bne.n	80078b6 <HAL_TIM_PWM_Start+0xe6>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2202      	movs	r2, #2
 80078b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078b4:	e00b      	b.n	80078ce <HAL_TIM_PWM_Start+0xfe>
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	2b10      	cmp	r3, #16
 80078ba:	d104      	bne.n	80078c6 <HAL_TIM_PWM_Start+0xf6>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2202      	movs	r2, #2
 80078c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078c4:	e003      	b.n	80078ce <HAL_TIM_PWM_Start+0xfe>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2202      	movs	r2, #2
 80078ca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	2201      	movs	r2, #1
 80078d4:	6839      	ldr	r1, [r7, #0]
 80078d6:	4618      	mov	r0, r3
 80078d8:	f000 ff12 	bl	8008700 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a33      	ldr	r2, [pc, #204]	@ (80079b0 <HAL_TIM_PWM_Start+0x1e0>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d013      	beq.n	800790e <HAL_TIM_PWM_Start+0x13e>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a32      	ldr	r2, [pc, #200]	@ (80079b4 <HAL_TIM_PWM_Start+0x1e4>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d00e      	beq.n	800790e <HAL_TIM_PWM_Start+0x13e>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a30      	ldr	r2, [pc, #192]	@ (80079b8 <HAL_TIM_PWM_Start+0x1e8>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d009      	beq.n	800790e <HAL_TIM_PWM_Start+0x13e>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a2f      	ldr	r2, [pc, #188]	@ (80079bc <HAL_TIM_PWM_Start+0x1ec>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d004      	beq.n	800790e <HAL_TIM_PWM_Start+0x13e>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a2d      	ldr	r2, [pc, #180]	@ (80079c0 <HAL_TIM_PWM_Start+0x1f0>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d101      	bne.n	8007912 <HAL_TIM_PWM_Start+0x142>
 800790e:	2301      	movs	r3, #1
 8007910:	e000      	b.n	8007914 <HAL_TIM_PWM_Start+0x144>
 8007912:	2300      	movs	r3, #0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d007      	beq.n	8007928 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007926:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a20      	ldr	r2, [pc, #128]	@ (80079b0 <HAL_TIM_PWM_Start+0x1e0>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d018      	beq.n	8007964 <HAL_TIM_PWM_Start+0x194>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800793a:	d013      	beq.n	8007964 <HAL_TIM_PWM_Start+0x194>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a20      	ldr	r2, [pc, #128]	@ (80079c4 <HAL_TIM_PWM_Start+0x1f4>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d00e      	beq.n	8007964 <HAL_TIM_PWM_Start+0x194>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a1f      	ldr	r2, [pc, #124]	@ (80079c8 <HAL_TIM_PWM_Start+0x1f8>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d009      	beq.n	8007964 <HAL_TIM_PWM_Start+0x194>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	4a17      	ldr	r2, [pc, #92]	@ (80079b4 <HAL_TIM_PWM_Start+0x1e4>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d004      	beq.n	8007964 <HAL_TIM_PWM_Start+0x194>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a16      	ldr	r2, [pc, #88]	@ (80079b8 <HAL_TIM_PWM_Start+0x1e8>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d115      	bne.n	8007990 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	689a      	ldr	r2, [r3, #8]
 800796a:	4b18      	ldr	r3, [pc, #96]	@ (80079cc <HAL_TIM_PWM_Start+0x1fc>)
 800796c:	4013      	ands	r3, r2
 800796e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2b06      	cmp	r3, #6
 8007974:	d015      	beq.n	80079a2 <HAL_TIM_PWM_Start+0x1d2>
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800797c:	d011      	beq.n	80079a2 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f042 0201 	orr.w	r2, r2, #1
 800798c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800798e:	e008      	b.n	80079a2 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f042 0201 	orr.w	r2, r2, #1
 800799e:	601a      	str	r2, [r3, #0]
 80079a0:	e000      	b.n	80079a4 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80079a4:	2300      	movs	r3, #0
}
 80079a6:	4618      	mov	r0, r3
 80079a8:	3710      	adds	r7, #16
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	40012c00 	.word	0x40012c00
 80079b4:	40013400 	.word	0x40013400
 80079b8:	40014000 	.word	0x40014000
 80079bc:	40014400 	.word	0x40014400
 80079c0:	40014800 	.word	0x40014800
 80079c4:	40000400 	.word	0x40000400
 80079c8:	40000800 	.word	0x40000800
 80079cc:	00010007 	.word	0x00010007

080079d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	68db      	ldr	r3, [r3, #12]
 80079de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	691b      	ldr	r3, [r3, #16]
 80079e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	f003 0302 	and.w	r3, r3, #2
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d020      	beq.n	8007a34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f003 0302 	and.w	r3, r3, #2
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d01b      	beq.n	8007a34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f06f 0202 	mvn.w	r2, #2
 8007a04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	699b      	ldr	r3, [r3, #24]
 8007a12:	f003 0303 	and.w	r3, r3, #3
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d003      	beq.n	8007a22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f000 fac0 	bl	8007fa0 <HAL_TIM_IC_CaptureCallback>
 8007a20:	e005      	b.n	8007a2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 fab2 	bl	8007f8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	f000 fac3 	bl	8007fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	f003 0304 	and.w	r3, r3, #4
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d020      	beq.n	8007a80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f003 0304 	and.w	r3, r3, #4
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d01b      	beq.n	8007a80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f06f 0204 	mvn.w	r2, #4
 8007a50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2202      	movs	r2, #2
 8007a56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	699b      	ldr	r3, [r3, #24]
 8007a5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d003      	beq.n	8007a6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 fa9a 	bl	8007fa0 <HAL_TIM_IC_CaptureCallback>
 8007a6c:	e005      	b.n	8007a7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 fa8c 	bl	8007f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 fa9d 	bl	8007fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	f003 0308 	and.w	r3, r3, #8
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d020      	beq.n	8007acc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f003 0308 	and.w	r3, r3, #8
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d01b      	beq.n	8007acc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f06f 0208 	mvn.w	r2, #8
 8007a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2204      	movs	r2, #4
 8007aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	69db      	ldr	r3, [r3, #28]
 8007aaa:	f003 0303 	and.w	r3, r3, #3
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d003      	beq.n	8007aba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f000 fa74 	bl	8007fa0 <HAL_TIM_IC_CaptureCallback>
 8007ab8:	e005      	b.n	8007ac6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 fa66 	bl	8007f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 fa77 	bl	8007fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	f003 0310 	and.w	r3, r3, #16
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d020      	beq.n	8007b18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	f003 0310 	and.w	r3, r3, #16
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d01b      	beq.n	8007b18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f06f 0210 	mvn.w	r2, #16
 8007ae8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2208      	movs	r2, #8
 8007aee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	69db      	ldr	r3, [r3, #28]
 8007af6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d003      	beq.n	8007b06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 fa4e 	bl	8007fa0 <HAL_TIM_IC_CaptureCallback>
 8007b04:	e005      	b.n	8007b12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f000 fa40 	bl	8007f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f000 fa51 	bl	8007fb4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2200      	movs	r2, #0
 8007b16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	f003 0301 	and.w	r3, r3, #1
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00c      	beq.n	8007b3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f003 0301 	and.w	r3, r3, #1
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d007      	beq.n	8007b3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f06f 0201 	mvn.w	r2, #1
 8007b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f7f9 fdca 	bl	80016d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d104      	bne.n	8007b50 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d00c      	beq.n	8007b6a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d007      	beq.n	8007b6a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007b62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 ffd0 	bl	8008b0a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007b6a:	68bb      	ldr	r3, [r7, #8]
 8007b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d00c      	beq.n	8007b8e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d007      	beq.n	8007b8e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007b86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 ffc8 	bl	8008b1e <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d00c      	beq.n	8007bb2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d007      	beq.n	8007bb2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007baa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f000 fa0b 	bl	8007fc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	f003 0320 	and.w	r3, r3, #32
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00c      	beq.n	8007bd6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f003 0320 	and.w	r3, r3, #32
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d007      	beq.n	8007bd6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f06f 0220 	mvn.w	r2, #32
 8007bce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 ff90 	bl	8008af6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d00c      	beq.n	8007bfa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d007      	beq.n	8007bfa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007bf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 ff9c 	bl	8008b32 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d00c      	beq.n	8007c1e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d007      	beq.n	8007c1e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007c16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 ff94 	bl	8008b46 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d00c      	beq.n	8007c42 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d007      	beq.n	8007c42 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007c3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 ff8c 	bl	8008b5a <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d00c      	beq.n	8007c66 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d007      	beq.n	8007c66 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007c5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 ff84 	bl	8008b6e <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c66:	bf00      	nop
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
	...

08007c70 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b086      	sub	sp, #24
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d101      	bne.n	8007c8e <HAL_TIM_OC_ConfigChannel+0x1e>
 8007c8a:	2302      	movs	r3, #2
 8007c8c:	e066      	b.n	8007d5c <HAL_TIM_OC_ConfigChannel+0xec>
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2201      	movs	r2, #1
 8007c92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2b14      	cmp	r3, #20
 8007c9a:	d857      	bhi.n	8007d4c <HAL_TIM_OC_ConfigChannel+0xdc>
 8007c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8007c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca2:	bf00      	nop
 8007ca4:	08007cf9 	.word	0x08007cf9
 8007ca8:	08007d4d 	.word	0x08007d4d
 8007cac:	08007d4d 	.word	0x08007d4d
 8007cb0:	08007d4d 	.word	0x08007d4d
 8007cb4:	08007d07 	.word	0x08007d07
 8007cb8:	08007d4d 	.word	0x08007d4d
 8007cbc:	08007d4d 	.word	0x08007d4d
 8007cc0:	08007d4d 	.word	0x08007d4d
 8007cc4:	08007d15 	.word	0x08007d15
 8007cc8:	08007d4d 	.word	0x08007d4d
 8007ccc:	08007d4d 	.word	0x08007d4d
 8007cd0:	08007d4d 	.word	0x08007d4d
 8007cd4:	08007d23 	.word	0x08007d23
 8007cd8:	08007d4d 	.word	0x08007d4d
 8007cdc:	08007d4d 	.word	0x08007d4d
 8007ce0:	08007d4d 	.word	0x08007d4d
 8007ce4:	08007d31 	.word	0x08007d31
 8007ce8:	08007d4d 	.word	0x08007d4d
 8007cec:	08007d4d 	.word	0x08007d4d
 8007cf0:	08007d4d 	.word	0x08007d4d
 8007cf4:	08007d3f 	.word	0x08007d3f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	68b9      	ldr	r1, [r7, #8]
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f000 fa08 	bl	8008114 <TIM_OC1_SetConfig>
      break;
 8007d04:	e025      	b.n	8007d52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	68b9      	ldr	r1, [r7, #8]
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f000 fa91 	bl	8008234 <TIM_OC2_SetConfig>
      break;
 8007d12:	e01e      	b.n	8007d52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68b9      	ldr	r1, [r7, #8]
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f000 fb14 	bl	8008348 <TIM_OC3_SetConfig>
      break;
 8007d20:	e017      	b.n	8007d52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	68b9      	ldr	r1, [r7, #8]
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f000 fb95 	bl	8008458 <TIM_OC4_SetConfig>
      break;
 8007d2e:	e010      	b.n	8007d52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	68b9      	ldr	r1, [r7, #8]
 8007d36:	4618      	mov	r0, r3
 8007d38:	f000 fc18 	bl	800856c <TIM_OC5_SetConfig>
      break;
 8007d3c:	e009      	b.n	8007d52 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	68b9      	ldr	r1, [r7, #8]
 8007d44:	4618      	mov	r0, r3
 8007d46:	f000 fc75 	bl	8008634 <TIM_OC6_SetConfig>
      break;
 8007d4a:	e002      	b.n	8007d52 <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	75fb      	strb	r3, [r7, #23]
      break;
 8007d50:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3718      	adds	r7, #24
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}

08007d64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007d64:	b580      	push	{r7, lr}
 8007d66:	b086      	sub	sp, #24
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	60f8      	str	r0, [r7, #12]
 8007d6c:	60b9      	str	r1, [r7, #8]
 8007d6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d70:	2300      	movs	r3, #0
 8007d72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d101      	bne.n	8007d82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007d7e:	2302      	movs	r3, #2
 8007d80:	e0ff      	b.n	8007f82 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2201      	movs	r2, #1
 8007d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2b14      	cmp	r3, #20
 8007d8e:	f200 80f0 	bhi.w	8007f72 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007d92:	a201      	add	r2, pc, #4	@ (adr r2, 8007d98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d98:	08007ded 	.word	0x08007ded
 8007d9c:	08007f73 	.word	0x08007f73
 8007da0:	08007f73 	.word	0x08007f73
 8007da4:	08007f73 	.word	0x08007f73
 8007da8:	08007e2d 	.word	0x08007e2d
 8007dac:	08007f73 	.word	0x08007f73
 8007db0:	08007f73 	.word	0x08007f73
 8007db4:	08007f73 	.word	0x08007f73
 8007db8:	08007e6f 	.word	0x08007e6f
 8007dbc:	08007f73 	.word	0x08007f73
 8007dc0:	08007f73 	.word	0x08007f73
 8007dc4:	08007f73 	.word	0x08007f73
 8007dc8:	08007eaf 	.word	0x08007eaf
 8007dcc:	08007f73 	.word	0x08007f73
 8007dd0:	08007f73 	.word	0x08007f73
 8007dd4:	08007f73 	.word	0x08007f73
 8007dd8:	08007ef1 	.word	0x08007ef1
 8007ddc:	08007f73 	.word	0x08007f73
 8007de0:	08007f73 	.word	0x08007f73
 8007de4:	08007f73 	.word	0x08007f73
 8007de8:	08007f31 	.word	0x08007f31
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68b9      	ldr	r1, [r7, #8]
 8007df2:	4618      	mov	r0, r3
 8007df4:	f000 f98e 	bl	8008114 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	699a      	ldr	r2, [r3, #24]
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f042 0208 	orr.w	r2, r2, #8
 8007e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	699a      	ldr	r2, [r3, #24]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f022 0204 	bic.w	r2, r2, #4
 8007e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	6999      	ldr	r1, [r3, #24]
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	691a      	ldr	r2, [r3, #16]
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	430a      	orrs	r2, r1
 8007e28:	619a      	str	r2, [r3, #24]
      break;
 8007e2a:	e0a5      	b.n	8007f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	68b9      	ldr	r1, [r7, #8]
 8007e32:	4618      	mov	r0, r3
 8007e34:	f000 f9fe 	bl	8008234 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	699a      	ldr	r2, [r3, #24]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	699a      	ldr	r2, [r3, #24]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	6999      	ldr	r1, [r3, #24]
 8007e5e:	68bb      	ldr	r3, [r7, #8]
 8007e60:	691b      	ldr	r3, [r3, #16]
 8007e62:	021a      	lsls	r2, r3, #8
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	430a      	orrs	r2, r1
 8007e6a:	619a      	str	r2, [r3, #24]
      break;
 8007e6c:	e084      	b.n	8007f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	68b9      	ldr	r1, [r7, #8]
 8007e74:	4618      	mov	r0, r3
 8007e76:	f000 fa67 	bl	8008348 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	69da      	ldr	r2, [r3, #28]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f042 0208 	orr.w	r2, r2, #8
 8007e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	69da      	ldr	r2, [r3, #28]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f022 0204 	bic.w	r2, r2, #4
 8007e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	69d9      	ldr	r1, [r3, #28]
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	691a      	ldr	r2, [r3, #16]
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	430a      	orrs	r2, r1
 8007eaa:	61da      	str	r2, [r3, #28]
      break;
 8007eac:	e064      	b.n	8007f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	68b9      	ldr	r1, [r7, #8]
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	f000 facf 	bl	8008458 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	69da      	ldr	r2, [r3, #28]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	69da      	ldr	r2, [r3, #28]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	69d9      	ldr	r1, [r3, #28]
 8007ee0:	68bb      	ldr	r3, [r7, #8]
 8007ee2:	691b      	ldr	r3, [r3, #16]
 8007ee4:	021a      	lsls	r2, r3, #8
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	430a      	orrs	r2, r1
 8007eec:	61da      	str	r2, [r3, #28]
      break;
 8007eee:	e043      	b.n	8007f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	68b9      	ldr	r1, [r7, #8]
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f000 fb38 	bl	800856c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f042 0208 	orr.w	r2, r2, #8
 8007f0a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f022 0204 	bic.w	r2, r2, #4
 8007f1a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	691a      	ldr	r2, [r3, #16]
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	430a      	orrs	r2, r1
 8007f2c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007f2e:	e023      	b.n	8007f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	68b9      	ldr	r1, [r7, #8]
 8007f36:	4618      	mov	r0, r3
 8007f38:	f000 fb7c 	bl	8008634 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f4a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f5a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	021a      	lsls	r2, r3, #8
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	430a      	orrs	r2, r1
 8007f6e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007f70:	e002      	b.n	8007f78 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	75fb      	strb	r3, [r7, #23]
      break;
 8007f76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3718      	adds	r7, #24
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop

08007f8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007fa8:	bf00      	nop
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b083      	sub	sp, #12
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007fbc:	bf00      	nop
 8007fbe:	370c      	adds	r7, #12
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc6:	4770      	bx	lr

08007fc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b085      	sub	sp, #20
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
 8007fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	4a42      	ldr	r2, [pc, #264]	@ (80080f8 <TIM_Base_SetConfig+0x11c>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d00f      	beq.n	8008014 <TIM_Base_SetConfig+0x38>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ffa:	d00b      	beq.n	8008014 <TIM_Base_SetConfig+0x38>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4a3f      	ldr	r2, [pc, #252]	@ (80080fc <TIM_Base_SetConfig+0x120>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d007      	beq.n	8008014 <TIM_Base_SetConfig+0x38>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	4a3e      	ldr	r2, [pc, #248]	@ (8008100 <TIM_Base_SetConfig+0x124>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d003      	beq.n	8008014 <TIM_Base_SetConfig+0x38>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	4a3d      	ldr	r2, [pc, #244]	@ (8008104 <TIM_Base_SetConfig+0x128>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d108      	bne.n	8008026 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800801a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	68fa      	ldr	r2, [r7, #12]
 8008022:	4313      	orrs	r3, r2
 8008024:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4a33      	ldr	r2, [pc, #204]	@ (80080f8 <TIM_Base_SetConfig+0x11c>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d01b      	beq.n	8008066 <TIM_Base_SetConfig+0x8a>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008034:	d017      	beq.n	8008066 <TIM_Base_SetConfig+0x8a>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a30      	ldr	r2, [pc, #192]	@ (80080fc <TIM_Base_SetConfig+0x120>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d013      	beq.n	8008066 <TIM_Base_SetConfig+0x8a>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4a2f      	ldr	r2, [pc, #188]	@ (8008100 <TIM_Base_SetConfig+0x124>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d00f      	beq.n	8008066 <TIM_Base_SetConfig+0x8a>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	4a2e      	ldr	r2, [pc, #184]	@ (8008104 <TIM_Base_SetConfig+0x128>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d00b      	beq.n	8008066 <TIM_Base_SetConfig+0x8a>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	4a2d      	ldr	r2, [pc, #180]	@ (8008108 <TIM_Base_SetConfig+0x12c>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d007      	beq.n	8008066 <TIM_Base_SetConfig+0x8a>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	4a2c      	ldr	r2, [pc, #176]	@ (800810c <TIM_Base_SetConfig+0x130>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d003      	beq.n	8008066 <TIM_Base_SetConfig+0x8a>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	4a2b      	ldr	r2, [pc, #172]	@ (8008110 <TIM_Base_SetConfig+0x134>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d108      	bne.n	8008078 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800806c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	68db      	ldr	r3, [r3, #12]
 8008072:	68fa      	ldr	r2, [r7, #12]
 8008074:	4313      	orrs	r3, r2
 8008076:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800807e:	683b      	ldr	r3, [r7, #0]
 8008080:	695b      	ldr	r3, [r3, #20]
 8008082:	4313      	orrs	r3, r2
 8008084:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	68fa      	ldr	r2, [r7, #12]
 800808a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	689a      	ldr	r2, [r3, #8]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	681a      	ldr	r2, [r3, #0]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	4a16      	ldr	r2, [pc, #88]	@ (80080f8 <TIM_Base_SetConfig+0x11c>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d00f      	beq.n	80080c4 <TIM_Base_SetConfig+0xe8>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	4a17      	ldr	r2, [pc, #92]	@ (8008104 <TIM_Base_SetConfig+0x128>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d00b      	beq.n	80080c4 <TIM_Base_SetConfig+0xe8>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	4a16      	ldr	r2, [pc, #88]	@ (8008108 <TIM_Base_SetConfig+0x12c>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d007      	beq.n	80080c4 <TIM_Base_SetConfig+0xe8>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	4a15      	ldr	r2, [pc, #84]	@ (800810c <TIM_Base_SetConfig+0x130>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d003      	beq.n	80080c4 <TIM_Base_SetConfig+0xe8>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4a14      	ldr	r2, [pc, #80]	@ (8008110 <TIM_Base_SetConfig+0x134>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d103      	bne.n	80080cc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	691a      	ldr	r2, [r3, #16]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2201      	movs	r2, #1
 80080d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	691b      	ldr	r3, [r3, #16]
 80080d6:	f003 0301 	and.w	r3, r3, #1
 80080da:	2b01      	cmp	r3, #1
 80080dc:	d105      	bne.n	80080ea <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	691b      	ldr	r3, [r3, #16]
 80080e2:	f023 0201 	bic.w	r2, r3, #1
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	611a      	str	r2, [r3, #16]
  }
}
 80080ea:	bf00      	nop
 80080ec:	3714      	adds	r7, #20
 80080ee:	46bd      	mov	sp, r7
 80080f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f4:	4770      	bx	lr
 80080f6:	bf00      	nop
 80080f8:	40012c00 	.word	0x40012c00
 80080fc:	40000400 	.word	0x40000400
 8008100:	40000800 	.word	0x40000800
 8008104:	40013400 	.word	0x40013400
 8008108:	40014000 	.word	0x40014000
 800810c:	40014400 	.word	0x40014400
 8008110:	40014800 	.word	0x40014800

08008114 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008114:	b480      	push	{r7}
 8008116:	b087      	sub	sp, #28
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6a1b      	ldr	r3, [r3, #32]
 8008122:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6a1b      	ldr	r3, [r3, #32]
 8008128:	f023 0201 	bic.w	r2, r3, #1
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	699b      	ldr	r3, [r3, #24]
 800813a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f023 0303 	bic.w	r3, r3, #3
 800814e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	68fa      	ldr	r2, [r7, #12]
 8008156:	4313      	orrs	r3, r2
 8008158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	f023 0302 	bic.w	r3, r3, #2
 8008160:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	697a      	ldr	r2, [r7, #20]
 8008168:	4313      	orrs	r3, r2
 800816a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	4a2c      	ldr	r2, [pc, #176]	@ (8008220 <TIM_OC1_SetConfig+0x10c>)
 8008170:	4293      	cmp	r3, r2
 8008172:	d00f      	beq.n	8008194 <TIM_OC1_SetConfig+0x80>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4a2b      	ldr	r2, [pc, #172]	@ (8008224 <TIM_OC1_SetConfig+0x110>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d00b      	beq.n	8008194 <TIM_OC1_SetConfig+0x80>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a2a      	ldr	r2, [pc, #168]	@ (8008228 <TIM_OC1_SetConfig+0x114>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d007      	beq.n	8008194 <TIM_OC1_SetConfig+0x80>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	4a29      	ldr	r2, [pc, #164]	@ (800822c <TIM_OC1_SetConfig+0x118>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d003      	beq.n	8008194 <TIM_OC1_SetConfig+0x80>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4a28      	ldr	r2, [pc, #160]	@ (8008230 <TIM_OC1_SetConfig+0x11c>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d10c      	bne.n	80081ae <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	f023 0308 	bic.w	r3, r3, #8
 800819a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	68db      	ldr	r3, [r3, #12]
 80081a0:	697a      	ldr	r2, [r7, #20]
 80081a2:	4313      	orrs	r3, r2
 80081a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	f023 0304 	bic.w	r3, r3, #4
 80081ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4a1b      	ldr	r2, [pc, #108]	@ (8008220 <TIM_OC1_SetConfig+0x10c>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d00f      	beq.n	80081d6 <TIM_OC1_SetConfig+0xc2>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	4a1a      	ldr	r2, [pc, #104]	@ (8008224 <TIM_OC1_SetConfig+0x110>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d00b      	beq.n	80081d6 <TIM_OC1_SetConfig+0xc2>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4a19      	ldr	r2, [pc, #100]	@ (8008228 <TIM_OC1_SetConfig+0x114>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d007      	beq.n	80081d6 <TIM_OC1_SetConfig+0xc2>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	4a18      	ldr	r2, [pc, #96]	@ (800822c <TIM_OC1_SetConfig+0x118>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d003      	beq.n	80081d6 <TIM_OC1_SetConfig+0xc2>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	4a17      	ldr	r2, [pc, #92]	@ (8008230 <TIM_OC1_SetConfig+0x11c>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d111      	bne.n	80081fa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80081d6:	693b      	ldr	r3, [r7, #16]
 80081d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80081dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80081e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	695b      	ldr	r3, [r3, #20]
 80081ea:	693a      	ldr	r2, [r7, #16]
 80081ec:	4313      	orrs	r3, r2
 80081ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	699b      	ldr	r3, [r3, #24]
 80081f4:	693a      	ldr	r2, [r7, #16]
 80081f6:	4313      	orrs	r3, r2
 80081f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	693a      	ldr	r2, [r7, #16]
 80081fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	68fa      	ldr	r2, [r7, #12]
 8008204:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	685a      	ldr	r2, [r3, #4]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	621a      	str	r2, [r3, #32]
}
 8008214:	bf00      	nop
 8008216:	371c      	adds	r7, #28
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr
 8008220:	40012c00 	.word	0x40012c00
 8008224:	40013400 	.word	0x40013400
 8008228:	40014000 	.word	0x40014000
 800822c:	40014400 	.word	0x40014400
 8008230:	40014800 	.word	0x40014800

08008234 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008234:	b480      	push	{r7}
 8008236:	b087      	sub	sp, #28
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6a1b      	ldr	r3, [r3, #32]
 8008242:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a1b      	ldr	r3, [r3, #32]
 8008248:	f023 0210 	bic.w	r2, r3, #16
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008262:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008266:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800826e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	021b      	lsls	r3, r3, #8
 8008276:	68fa      	ldr	r2, [r7, #12]
 8008278:	4313      	orrs	r3, r2
 800827a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	f023 0320 	bic.w	r3, r3, #32
 8008282:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008284:	683b      	ldr	r3, [r7, #0]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	011b      	lsls	r3, r3, #4
 800828a:	697a      	ldr	r2, [r7, #20]
 800828c:	4313      	orrs	r3, r2
 800828e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	4a28      	ldr	r2, [pc, #160]	@ (8008334 <TIM_OC2_SetConfig+0x100>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d003      	beq.n	80082a0 <TIM_OC2_SetConfig+0x6c>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	4a27      	ldr	r2, [pc, #156]	@ (8008338 <TIM_OC2_SetConfig+0x104>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d10d      	bne.n	80082bc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80082a0:	697b      	ldr	r3, [r7, #20]
 80082a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	68db      	ldr	r3, [r3, #12]
 80082ac:	011b      	lsls	r3, r3, #4
 80082ae:	697a      	ldr	r2, [r7, #20]
 80082b0:	4313      	orrs	r3, r2
 80082b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80082b4:	697b      	ldr	r3, [r7, #20]
 80082b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a1d      	ldr	r2, [pc, #116]	@ (8008334 <TIM_OC2_SetConfig+0x100>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d00f      	beq.n	80082e4 <TIM_OC2_SetConfig+0xb0>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	4a1c      	ldr	r2, [pc, #112]	@ (8008338 <TIM_OC2_SetConfig+0x104>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d00b      	beq.n	80082e4 <TIM_OC2_SetConfig+0xb0>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4a1b      	ldr	r2, [pc, #108]	@ (800833c <TIM_OC2_SetConfig+0x108>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d007      	beq.n	80082e4 <TIM_OC2_SetConfig+0xb0>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	4a1a      	ldr	r2, [pc, #104]	@ (8008340 <TIM_OC2_SetConfig+0x10c>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d003      	beq.n	80082e4 <TIM_OC2_SetConfig+0xb0>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	4a19      	ldr	r2, [pc, #100]	@ (8008344 <TIM_OC2_SetConfig+0x110>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d113      	bne.n	800830c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80082ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80082f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	695b      	ldr	r3, [r3, #20]
 80082f8:	009b      	lsls	r3, r3, #2
 80082fa:	693a      	ldr	r2, [r7, #16]
 80082fc:	4313      	orrs	r3, r2
 80082fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	699b      	ldr	r3, [r3, #24]
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	693a      	ldr	r2, [r7, #16]
 8008308:	4313      	orrs	r3, r2
 800830a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	693a      	ldr	r2, [r7, #16]
 8008310:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	697a      	ldr	r2, [r7, #20]
 8008324:	621a      	str	r2, [r3, #32]
}
 8008326:	bf00      	nop
 8008328:	371c      	adds	r7, #28
 800832a:	46bd      	mov	sp, r7
 800832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008330:	4770      	bx	lr
 8008332:	bf00      	nop
 8008334:	40012c00 	.word	0x40012c00
 8008338:	40013400 	.word	0x40013400
 800833c:	40014000 	.word	0x40014000
 8008340:	40014400 	.word	0x40014400
 8008344:	40014800 	.word	0x40014800

08008348 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008348:	b480      	push	{r7}
 800834a:	b087      	sub	sp, #28
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
 8008350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a1b      	ldr	r3, [r3, #32]
 8008356:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a1b      	ldr	r3, [r3, #32]
 800835c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	69db      	ldr	r3, [r3, #28]
 800836e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008376:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800837a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f023 0303 	bic.w	r3, r3, #3
 8008382:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	68fa      	ldr	r2, [r7, #12]
 800838a:	4313      	orrs	r3, r2
 800838c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008394:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	021b      	lsls	r3, r3, #8
 800839c:	697a      	ldr	r2, [r7, #20]
 800839e:	4313      	orrs	r3, r2
 80083a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	4a27      	ldr	r2, [pc, #156]	@ (8008444 <TIM_OC3_SetConfig+0xfc>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d003      	beq.n	80083b2 <TIM_OC3_SetConfig+0x6a>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	4a26      	ldr	r2, [pc, #152]	@ (8008448 <TIM_OC3_SetConfig+0x100>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d10d      	bne.n	80083ce <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80083b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	68db      	ldr	r3, [r3, #12]
 80083be:	021b      	lsls	r3, r3, #8
 80083c0:	697a      	ldr	r2, [r7, #20]
 80083c2:	4313      	orrs	r3, r2
 80083c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80083cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a1c      	ldr	r2, [pc, #112]	@ (8008444 <TIM_OC3_SetConfig+0xfc>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d00f      	beq.n	80083f6 <TIM_OC3_SetConfig+0xae>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	4a1b      	ldr	r2, [pc, #108]	@ (8008448 <TIM_OC3_SetConfig+0x100>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d00b      	beq.n	80083f6 <TIM_OC3_SetConfig+0xae>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	4a1a      	ldr	r2, [pc, #104]	@ (800844c <TIM_OC3_SetConfig+0x104>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d007      	beq.n	80083f6 <TIM_OC3_SetConfig+0xae>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	4a19      	ldr	r2, [pc, #100]	@ (8008450 <TIM_OC3_SetConfig+0x108>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d003      	beq.n	80083f6 <TIM_OC3_SetConfig+0xae>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	4a18      	ldr	r2, [pc, #96]	@ (8008454 <TIM_OC3_SetConfig+0x10c>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d113      	bne.n	800841e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80083fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80083fe:	693b      	ldr	r3, [r7, #16]
 8008400:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008404:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	695b      	ldr	r3, [r3, #20]
 800840a:	011b      	lsls	r3, r3, #4
 800840c:	693a      	ldr	r2, [r7, #16]
 800840e:	4313      	orrs	r3, r2
 8008410:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	699b      	ldr	r3, [r3, #24]
 8008416:	011b      	lsls	r3, r3, #4
 8008418:	693a      	ldr	r2, [r7, #16]
 800841a:	4313      	orrs	r3, r2
 800841c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	68fa      	ldr	r2, [r7, #12]
 8008428:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	685a      	ldr	r2, [r3, #4]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	697a      	ldr	r2, [r7, #20]
 8008436:	621a      	str	r2, [r3, #32]
}
 8008438:	bf00      	nop
 800843a:	371c      	adds	r7, #28
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr
 8008444:	40012c00 	.word	0x40012c00
 8008448:	40013400 	.word	0x40013400
 800844c:	40014000 	.word	0x40014000
 8008450:	40014400 	.word	0x40014400
 8008454:	40014800 	.word	0x40014800

08008458 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008458:	b480      	push	{r7}
 800845a:	b087      	sub	sp, #28
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6a1b      	ldr	r3, [r3, #32]
 8008466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6a1b      	ldr	r3, [r3, #32]
 800846c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	69db      	ldr	r3, [r3, #28]
 800847e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008486:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800848a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008492:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	021b      	lsls	r3, r3, #8
 800849a:	68fa      	ldr	r2, [r7, #12]
 800849c:	4313      	orrs	r3, r2
 800849e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80084a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	031b      	lsls	r3, r3, #12
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	4a28      	ldr	r2, [pc, #160]	@ (8008558 <TIM_OC4_SetConfig+0x100>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d003      	beq.n	80084c4 <TIM_OC4_SetConfig+0x6c>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4a27      	ldr	r2, [pc, #156]	@ (800855c <TIM_OC4_SetConfig+0x104>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d10d      	bne.n	80084e0 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80084ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	031b      	lsls	r3, r3, #12
 80084d2:	697a      	ldr	r2, [r7, #20]
 80084d4:	4313      	orrs	r3, r2
 80084d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80084de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	4a1d      	ldr	r2, [pc, #116]	@ (8008558 <TIM_OC4_SetConfig+0x100>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d00f      	beq.n	8008508 <TIM_OC4_SetConfig+0xb0>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	4a1c      	ldr	r2, [pc, #112]	@ (800855c <TIM_OC4_SetConfig+0x104>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d00b      	beq.n	8008508 <TIM_OC4_SetConfig+0xb0>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4a1b      	ldr	r2, [pc, #108]	@ (8008560 <TIM_OC4_SetConfig+0x108>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d007      	beq.n	8008508 <TIM_OC4_SetConfig+0xb0>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	4a1a      	ldr	r2, [pc, #104]	@ (8008564 <TIM_OC4_SetConfig+0x10c>)
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d003      	beq.n	8008508 <TIM_OC4_SetConfig+0xb0>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	4a19      	ldr	r2, [pc, #100]	@ (8008568 <TIM_OC4_SetConfig+0x110>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d113      	bne.n	8008530 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800850e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008516:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	695b      	ldr	r3, [r3, #20]
 800851c:	019b      	lsls	r3, r3, #6
 800851e:	693a      	ldr	r2, [r7, #16]
 8008520:	4313      	orrs	r3, r2
 8008522:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	699b      	ldr	r3, [r3, #24]
 8008528:	019b      	lsls	r3, r3, #6
 800852a:	693a      	ldr	r2, [r7, #16]
 800852c:	4313      	orrs	r3, r2
 800852e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	693a      	ldr	r2, [r7, #16]
 8008534:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	68fa      	ldr	r2, [r7, #12]
 800853a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	685a      	ldr	r2, [r3, #4]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	697a      	ldr	r2, [r7, #20]
 8008548:	621a      	str	r2, [r3, #32]
}
 800854a:	bf00      	nop
 800854c:	371c      	adds	r7, #28
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr
 8008556:	bf00      	nop
 8008558:	40012c00 	.word	0x40012c00
 800855c:	40013400 	.word	0x40013400
 8008560:	40014000 	.word	0x40014000
 8008564:	40014400 	.word	0x40014400
 8008568:	40014800 	.word	0x40014800

0800856c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800856c:	b480      	push	{r7}
 800856e:	b087      	sub	sp, #28
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6a1b      	ldr	r3, [r3, #32]
 800857a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6a1b      	ldr	r3, [r3, #32]
 8008580:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008592:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800859a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800859e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	68fa      	ldr	r2, [r7, #12]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80085b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	689b      	ldr	r3, [r3, #8]
 80085b6:	041b      	lsls	r3, r3, #16
 80085b8:	693a      	ldr	r2, [r7, #16]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4a17      	ldr	r2, [pc, #92]	@ (8008620 <TIM_OC5_SetConfig+0xb4>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d00f      	beq.n	80085e6 <TIM_OC5_SetConfig+0x7a>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4a16      	ldr	r2, [pc, #88]	@ (8008624 <TIM_OC5_SetConfig+0xb8>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d00b      	beq.n	80085e6 <TIM_OC5_SetConfig+0x7a>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	4a15      	ldr	r2, [pc, #84]	@ (8008628 <TIM_OC5_SetConfig+0xbc>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d007      	beq.n	80085e6 <TIM_OC5_SetConfig+0x7a>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	4a14      	ldr	r2, [pc, #80]	@ (800862c <TIM_OC5_SetConfig+0xc0>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d003      	beq.n	80085e6 <TIM_OC5_SetConfig+0x7a>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a13      	ldr	r2, [pc, #76]	@ (8008630 <TIM_OC5_SetConfig+0xc4>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d109      	bne.n	80085fa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80085e6:	697b      	ldr	r3, [r7, #20]
 80085e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	021b      	lsls	r3, r3, #8
 80085f4:	697a      	ldr	r2, [r7, #20]
 80085f6:	4313      	orrs	r3, r2
 80085f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	697a      	ldr	r2, [r7, #20]
 80085fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	68fa      	ldr	r2, [r7, #12]
 8008604:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	685a      	ldr	r2, [r3, #4]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	693a      	ldr	r2, [r7, #16]
 8008612:	621a      	str	r2, [r3, #32]
}
 8008614:	bf00      	nop
 8008616:	371c      	adds	r7, #28
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr
 8008620:	40012c00 	.word	0x40012c00
 8008624:	40013400 	.word	0x40013400
 8008628:	40014000 	.word	0x40014000
 800862c:	40014400 	.word	0x40014400
 8008630:	40014800 	.word	0x40014800

08008634 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008634:	b480      	push	{r7}
 8008636:	b087      	sub	sp, #28
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6a1b      	ldr	r3, [r3, #32]
 8008648:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800865a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008662:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008666:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	021b      	lsls	r3, r3, #8
 800866e:	68fa      	ldr	r2, [r7, #12]
 8008670:	4313      	orrs	r3, r2
 8008672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800867a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	051b      	lsls	r3, r3, #20
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	4313      	orrs	r3, r2
 8008686:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4a18      	ldr	r2, [pc, #96]	@ (80086ec <TIM_OC6_SetConfig+0xb8>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d00f      	beq.n	80086b0 <TIM_OC6_SetConfig+0x7c>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4a17      	ldr	r2, [pc, #92]	@ (80086f0 <TIM_OC6_SetConfig+0xbc>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d00b      	beq.n	80086b0 <TIM_OC6_SetConfig+0x7c>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4a16      	ldr	r2, [pc, #88]	@ (80086f4 <TIM_OC6_SetConfig+0xc0>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d007      	beq.n	80086b0 <TIM_OC6_SetConfig+0x7c>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	4a15      	ldr	r2, [pc, #84]	@ (80086f8 <TIM_OC6_SetConfig+0xc4>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d003      	beq.n	80086b0 <TIM_OC6_SetConfig+0x7c>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4a14      	ldr	r2, [pc, #80]	@ (80086fc <TIM_OC6_SetConfig+0xc8>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d109      	bne.n	80086c4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80086b6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	695b      	ldr	r3, [r3, #20]
 80086bc:	029b      	lsls	r3, r3, #10
 80086be:	697a      	ldr	r2, [r7, #20]
 80086c0:	4313      	orrs	r3, r2
 80086c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	697a      	ldr	r2, [r7, #20]
 80086c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	68fa      	ldr	r2, [r7, #12]
 80086ce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	685a      	ldr	r2, [r3, #4]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	693a      	ldr	r2, [r7, #16]
 80086dc:	621a      	str	r2, [r3, #32]
}
 80086de:	bf00      	nop
 80086e0:	371c      	adds	r7, #28
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr
 80086ea:	bf00      	nop
 80086ec:	40012c00 	.word	0x40012c00
 80086f0:	40013400 	.word	0x40013400
 80086f4:	40014000 	.word	0x40014000
 80086f8:	40014400 	.word	0x40014400
 80086fc:	40014800 	.word	0x40014800

08008700 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008700:	b480      	push	{r7}
 8008702:	b087      	sub	sp, #28
 8008704:	af00      	add	r7, sp, #0
 8008706:	60f8      	str	r0, [r7, #12]
 8008708:	60b9      	str	r1, [r7, #8]
 800870a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	f003 031f 	and.w	r3, r3, #31
 8008712:	2201      	movs	r2, #1
 8008714:	fa02 f303 	lsl.w	r3, r2, r3
 8008718:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	6a1a      	ldr	r2, [r3, #32]
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	43db      	mvns	r3, r3
 8008722:	401a      	ands	r2, r3
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	6a1a      	ldr	r2, [r3, #32]
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	f003 031f 	and.w	r3, r3, #31
 8008732:	6879      	ldr	r1, [r7, #4]
 8008734:	fa01 f303 	lsl.w	r3, r1, r3
 8008738:	431a      	orrs	r2, r3
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	621a      	str	r2, [r3, #32]
}
 800873e:	bf00      	nop
 8008740:	371c      	adds	r7, #28
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
	...

0800874c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b084      	sub	sp, #16
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d109      	bne.n	8008770 <HAL_TIMEx_PWMN_Start+0x24>
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008762:	b2db      	uxtb	r3, r3
 8008764:	2b01      	cmp	r3, #1
 8008766:	bf14      	ite	ne
 8008768:	2301      	movne	r3, #1
 800876a:	2300      	moveq	r3, #0
 800876c:	b2db      	uxtb	r3, r3
 800876e:	e022      	b.n	80087b6 <HAL_TIMEx_PWMN_Start+0x6a>
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	2b04      	cmp	r3, #4
 8008774:	d109      	bne.n	800878a <HAL_TIMEx_PWMN_Start+0x3e>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800877c:	b2db      	uxtb	r3, r3
 800877e:	2b01      	cmp	r3, #1
 8008780:	bf14      	ite	ne
 8008782:	2301      	movne	r3, #1
 8008784:	2300      	moveq	r3, #0
 8008786:	b2db      	uxtb	r3, r3
 8008788:	e015      	b.n	80087b6 <HAL_TIMEx_PWMN_Start+0x6a>
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	2b08      	cmp	r3, #8
 800878e:	d109      	bne.n	80087a4 <HAL_TIMEx_PWMN_Start+0x58>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008796:	b2db      	uxtb	r3, r3
 8008798:	2b01      	cmp	r3, #1
 800879a:	bf14      	ite	ne
 800879c:	2301      	movne	r3, #1
 800879e:	2300      	moveq	r3, #0
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	e008      	b.n	80087b6 <HAL_TIMEx_PWMN_Start+0x6a>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	bf14      	ite	ne
 80087b0:	2301      	movne	r3, #1
 80087b2:	2300      	moveq	r3, #0
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d001      	beq.n	80087be <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	e069      	b.n	8008892 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d104      	bne.n	80087ce <HAL_TIMEx_PWMN_Start+0x82>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2202      	movs	r2, #2
 80087c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087cc:	e013      	b.n	80087f6 <HAL_TIMEx_PWMN_Start+0xaa>
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	2b04      	cmp	r3, #4
 80087d2:	d104      	bne.n	80087de <HAL_TIMEx_PWMN_Start+0x92>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	2202      	movs	r2, #2
 80087d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80087dc:	e00b      	b.n	80087f6 <HAL_TIMEx_PWMN_Start+0xaa>
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	2b08      	cmp	r3, #8
 80087e2:	d104      	bne.n	80087ee <HAL_TIMEx_PWMN_Start+0xa2>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2202      	movs	r2, #2
 80087e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80087ec:	e003      	b.n	80087f6 <HAL_TIMEx_PWMN_Start+0xaa>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2202      	movs	r2, #2
 80087f2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2204      	movs	r2, #4
 80087fc:	6839      	ldr	r1, [r7, #0]
 80087fe:	4618      	mov	r0, r3
 8008800:	f000 f9bf 	bl	8008b82 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008812:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a20      	ldr	r2, [pc, #128]	@ (800889c <HAL_TIMEx_PWMN_Start+0x150>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d018      	beq.n	8008850 <HAL_TIMEx_PWMN_Start+0x104>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008826:	d013      	beq.n	8008850 <HAL_TIMEx_PWMN_Start+0x104>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a1c      	ldr	r2, [pc, #112]	@ (80088a0 <HAL_TIMEx_PWMN_Start+0x154>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d00e      	beq.n	8008850 <HAL_TIMEx_PWMN_Start+0x104>
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a1b      	ldr	r2, [pc, #108]	@ (80088a4 <HAL_TIMEx_PWMN_Start+0x158>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d009      	beq.n	8008850 <HAL_TIMEx_PWMN_Start+0x104>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a19      	ldr	r2, [pc, #100]	@ (80088a8 <HAL_TIMEx_PWMN_Start+0x15c>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d004      	beq.n	8008850 <HAL_TIMEx_PWMN_Start+0x104>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a18      	ldr	r2, [pc, #96]	@ (80088ac <HAL_TIMEx_PWMN_Start+0x160>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d115      	bne.n	800887c <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	689a      	ldr	r2, [r3, #8]
 8008856:	4b16      	ldr	r3, [pc, #88]	@ (80088b0 <HAL_TIMEx_PWMN_Start+0x164>)
 8008858:	4013      	ands	r3, r2
 800885a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2b06      	cmp	r3, #6
 8008860:	d015      	beq.n	800888e <HAL_TIMEx_PWMN_Start+0x142>
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008868:	d011      	beq.n	800888e <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f042 0201 	orr.w	r2, r2, #1
 8008878:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800887a:	e008      	b.n	800888e <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	681a      	ldr	r2, [r3, #0]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f042 0201 	orr.w	r2, r2, #1
 800888a:	601a      	str	r2, [r3, #0]
 800888c:	e000      	b.n	8008890 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800888e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	3710      	adds	r7, #16
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	40012c00 	.word	0x40012c00
 80088a0:	40000400 	.word	0x40000400
 80088a4:	40000800 	.word	0x40000800
 80088a8:	40013400 	.word	0x40013400
 80088ac:	40014000 	.word	0x40014000
 80088b0:	00010007 	.word	0x00010007

080088b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b085      	sub	sp, #20
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d101      	bne.n	80088cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80088c8:	2302      	movs	r3, #2
 80088ca:	e065      	b.n	8008998 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2202      	movs	r2, #2
 80088d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	685b      	ldr	r3, [r3, #4]
 80088e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	689b      	ldr	r3, [r3, #8]
 80088ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a2c      	ldr	r2, [pc, #176]	@ (80089a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d004      	beq.n	8008900 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4a2b      	ldr	r2, [pc, #172]	@ (80089a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d108      	bne.n	8008912 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008906:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	4313      	orrs	r3, r2
 8008910:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008918:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800891c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	68fa      	ldr	r2, [r7, #12]
 8008924:	4313      	orrs	r3, r2
 8008926:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	68fa      	ldr	r2, [r7, #12]
 800892e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a1b      	ldr	r2, [pc, #108]	@ (80089a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d018      	beq.n	800896c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008942:	d013      	beq.n	800896c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a18      	ldr	r2, [pc, #96]	@ (80089ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d00e      	beq.n	800896c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a17      	ldr	r2, [pc, #92]	@ (80089b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d009      	beq.n	800896c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a12      	ldr	r2, [pc, #72]	@ (80089a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d004      	beq.n	800896c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a13      	ldr	r2, [pc, #76]	@ (80089b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d10c      	bne.n	8008986 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008972:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	689b      	ldr	r3, [r3, #8]
 8008978:	68ba      	ldr	r2, [r7, #8]
 800897a:	4313      	orrs	r3, r2
 800897c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68ba      	ldr	r2, [r7, #8]
 8008984:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2201      	movs	r2, #1
 800898a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008996:	2300      	movs	r3, #0
}
 8008998:	4618      	mov	r0, r3
 800899a:	3714      	adds	r7, #20
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr
 80089a4:	40012c00 	.word	0x40012c00
 80089a8:	40013400 	.word	0x40013400
 80089ac:	40000400 	.word	0x40000400
 80089b0:	40000800 	.word	0x40000800
 80089b4:	40014000 	.word	0x40014000

080089b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b085      	sub	sp, #20
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
 80089c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80089c2:	2300      	movs	r3, #0
 80089c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089cc:	2b01      	cmp	r3, #1
 80089ce:	d101      	bne.n	80089d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80089d0:	2302      	movs	r3, #2
 80089d2:	e073      	b.n	8008abc <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2201      	movs	r2, #1
 80089d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	68db      	ldr	r3, [r3, #12]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	4313      	orrs	r3, r2
 80089f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4313      	orrs	r3, r2
 8008a12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	691b      	ldr	r3, [r3, #16]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	695b      	ldr	r3, [r3, #20]
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	041b      	lsls	r3, r3, #16
 8008a4a:	4313      	orrs	r3, r2
 8008a4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	69db      	ldr	r3, [r3, #28]
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a19      	ldr	r2, [pc, #100]	@ (8008ac8 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d004      	beq.n	8008a70 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a18      	ldr	r2, [pc, #96]	@ (8008acc <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d11c      	bne.n	8008aaa <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a7a:	051b      	lsls	r3, r3, #20
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	6a1b      	ldr	r3, [r3, #32]
 8008a8a:	4313      	orrs	r3, r2
 8008a8c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	68fa      	ldr	r2, [r7, #12]
 8008ab0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008aba:	2300      	movs	r3, #0
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3714      	adds	r7, #20
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac6:	4770      	bx	lr
 8008ac8:	40012c00 	.word	0x40012c00
 8008acc:	40013400 	.word	0x40013400

08008ad0 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b083      	sub	sp, #12
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8008ae6:	655a      	str	r2, [r3, #84]	@ 0x54
  return HAL_OK;
 8008ae8:	2300      	movs	r3, #0
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	370c      	adds	r7, #12
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr

08008af6 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008af6:	b480      	push	{r7}
 8008af8:	b083      	sub	sp, #12
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008afe:	bf00      	nop
 8008b00:	370c      	adds	r7, #12
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr

08008b0a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b0a:	b480      	push	{r7}
 8008b0c:	b083      	sub	sp, #12
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b12:	bf00      	nop
 8008b14:	370c      	adds	r7, #12
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008b1e:	b480      	push	{r7}
 8008b20:	b083      	sub	sp, #12
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008b26:	bf00      	nop
 8008b28:	370c      	adds	r7, #12
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr

08008b32 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008b32:	b480      	push	{r7}
 8008b34:	b083      	sub	sp, #12
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008b3a:	bf00      	nop
 8008b3c:	370c      	adds	r7, #12
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b44:	4770      	bx	lr

08008b46 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008b46:	b480      	push	{r7}
 8008b48:	b083      	sub	sp, #12
 8008b4a:	af00      	add	r7, sp, #0
 8008b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008b4e:	bf00      	nop
 8008b50:	370c      	adds	r7, #12
 8008b52:	46bd      	mov	sp, r7
 8008b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b58:	4770      	bx	lr

08008b5a <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008b5a:	b480      	push	{r7}
 8008b5c:	b083      	sub	sp, #12
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008b62:	bf00      	nop
 8008b64:	370c      	adds	r7, #12
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr

08008b6e <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008b6e:	b480      	push	{r7}
 8008b70:	b083      	sub	sp, #12
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008b76:	bf00      	nop
 8008b78:	370c      	adds	r7, #12
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b80:	4770      	bx	lr

08008b82 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008b82:	b480      	push	{r7}
 8008b84:	b087      	sub	sp, #28
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	60f8      	str	r0, [r7, #12]
 8008b8a:	60b9      	str	r1, [r7, #8]
 8008b8c:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	f003 030f 	and.w	r3, r3, #15
 8008b94:	2204      	movs	r2, #4
 8008b96:	fa02 f303 	lsl.w	r3, r2, r3
 8008b9a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	6a1a      	ldr	r2, [r3, #32]
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	43db      	mvns	r3, r3
 8008ba4:	401a      	ands	r2, r3
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	6a1a      	ldr	r2, [r3, #32]
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	f003 030f 	and.w	r3, r3, #15
 8008bb4:	6879      	ldr	r1, [r7, #4]
 8008bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8008bba:	431a      	orrs	r2, r3
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	621a      	str	r2, [r3, #32]
}
 8008bc0:	bf00      	nop
 8008bc2:	371c      	adds	r7, #28
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b082      	sub	sp, #8
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d101      	bne.n	8008bde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	e042      	b.n	8008c64 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d106      	bne.n	8008bf6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2200      	movs	r2, #0
 8008bec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f000 f83b 	bl	8008c6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2224      	movs	r2, #36	@ 0x24
 8008bfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f022 0201 	bic.w	r2, r2, #1
 8008c0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d002      	beq.n	8008c1c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 fafe 	bl	8009218 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f000 f82f 	bl	8008c80 <UART_SetConfig>
 8008c22:	4603      	mov	r3, r0
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d101      	bne.n	8008c2c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008c28:	2301      	movs	r3, #1
 8008c2a:	e01b      	b.n	8008c64 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	685a      	ldr	r2, [r3, #4]
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008c3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	689a      	ldr	r2, [r3, #8]
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008c4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	681a      	ldr	r2, [r3, #0]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f042 0201 	orr.w	r2, r2, #1
 8008c5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 fb7d 	bl	800935c <UART_CheckIdleState>
 8008c62:	4603      	mov	r3, r0
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3708      	adds	r7, #8
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b083      	sub	sp, #12
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8008c74:	bf00      	nop
 8008c76:	370c      	adds	r7, #12
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7e:	4770      	bx	lr

08008c80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c84:	b08c      	sub	sp, #48	@ 0x30
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	689a      	ldr	r2, [r3, #8]
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	691b      	ldr	r3, [r3, #16]
 8008c98:	431a      	orrs	r2, r3
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	695b      	ldr	r3, [r3, #20]
 8008c9e:	431a      	orrs	r2, r3
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	69db      	ldr	r3, [r3, #28]
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	4bab      	ldr	r3, [pc, #684]	@ (8008f5c <UART_SetConfig+0x2dc>)
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	697a      	ldr	r2, [r7, #20]
 8008cb4:	6812      	ldr	r2, [r2, #0]
 8008cb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cb8:	430b      	orrs	r3, r1
 8008cba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	68da      	ldr	r2, [r3, #12]
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	430a      	orrs	r2, r1
 8008cd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	699b      	ldr	r3, [r3, #24]
 8008cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	4aa0      	ldr	r2, [pc, #640]	@ (8008f60 <UART_SetConfig+0x2e0>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d004      	beq.n	8008cec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	6a1b      	ldr	r3, [r3, #32]
 8008ce6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008cf6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008cfa:	697a      	ldr	r2, [r7, #20]
 8008cfc:	6812      	ldr	r2, [r2, #0]
 8008cfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d00:	430b      	orrs	r3, r1
 8008d02:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d0a:	f023 010f 	bic.w	r1, r3, #15
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	430a      	orrs	r2, r1
 8008d18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4a91      	ldr	r2, [pc, #580]	@ (8008f64 <UART_SetConfig+0x2e4>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d125      	bne.n	8008d70 <UART_SetConfig+0xf0>
 8008d24:	4b90      	ldr	r3, [pc, #576]	@ (8008f68 <UART_SetConfig+0x2e8>)
 8008d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d2a:	f003 0303 	and.w	r3, r3, #3
 8008d2e:	2b03      	cmp	r3, #3
 8008d30:	d81a      	bhi.n	8008d68 <UART_SetConfig+0xe8>
 8008d32:	a201      	add	r2, pc, #4	@ (adr r2, 8008d38 <UART_SetConfig+0xb8>)
 8008d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d38:	08008d49 	.word	0x08008d49
 8008d3c:	08008d59 	.word	0x08008d59
 8008d40:	08008d51 	.word	0x08008d51
 8008d44:	08008d61 	.word	0x08008d61
 8008d48:	2301      	movs	r3, #1
 8008d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d4e:	e0d6      	b.n	8008efe <UART_SetConfig+0x27e>
 8008d50:	2302      	movs	r3, #2
 8008d52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d56:	e0d2      	b.n	8008efe <UART_SetConfig+0x27e>
 8008d58:	2304      	movs	r3, #4
 8008d5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d5e:	e0ce      	b.n	8008efe <UART_SetConfig+0x27e>
 8008d60:	2308      	movs	r3, #8
 8008d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d66:	e0ca      	b.n	8008efe <UART_SetConfig+0x27e>
 8008d68:	2310      	movs	r3, #16
 8008d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d6e:	e0c6      	b.n	8008efe <UART_SetConfig+0x27e>
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a7d      	ldr	r2, [pc, #500]	@ (8008f6c <UART_SetConfig+0x2ec>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d138      	bne.n	8008dec <UART_SetConfig+0x16c>
 8008d7a:	4b7b      	ldr	r3, [pc, #492]	@ (8008f68 <UART_SetConfig+0x2e8>)
 8008d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d80:	f003 030c 	and.w	r3, r3, #12
 8008d84:	2b0c      	cmp	r3, #12
 8008d86:	d82d      	bhi.n	8008de4 <UART_SetConfig+0x164>
 8008d88:	a201      	add	r2, pc, #4	@ (adr r2, 8008d90 <UART_SetConfig+0x110>)
 8008d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d8e:	bf00      	nop
 8008d90:	08008dc5 	.word	0x08008dc5
 8008d94:	08008de5 	.word	0x08008de5
 8008d98:	08008de5 	.word	0x08008de5
 8008d9c:	08008de5 	.word	0x08008de5
 8008da0:	08008dd5 	.word	0x08008dd5
 8008da4:	08008de5 	.word	0x08008de5
 8008da8:	08008de5 	.word	0x08008de5
 8008dac:	08008de5 	.word	0x08008de5
 8008db0:	08008dcd 	.word	0x08008dcd
 8008db4:	08008de5 	.word	0x08008de5
 8008db8:	08008de5 	.word	0x08008de5
 8008dbc:	08008de5 	.word	0x08008de5
 8008dc0:	08008ddd 	.word	0x08008ddd
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dca:	e098      	b.n	8008efe <UART_SetConfig+0x27e>
 8008dcc:	2302      	movs	r3, #2
 8008dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dd2:	e094      	b.n	8008efe <UART_SetConfig+0x27e>
 8008dd4:	2304      	movs	r3, #4
 8008dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dda:	e090      	b.n	8008efe <UART_SetConfig+0x27e>
 8008ddc:	2308      	movs	r3, #8
 8008dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008de2:	e08c      	b.n	8008efe <UART_SetConfig+0x27e>
 8008de4:	2310      	movs	r3, #16
 8008de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dea:	e088      	b.n	8008efe <UART_SetConfig+0x27e>
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a5f      	ldr	r2, [pc, #380]	@ (8008f70 <UART_SetConfig+0x2f0>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d125      	bne.n	8008e42 <UART_SetConfig+0x1c2>
 8008df6:	4b5c      	ldr	r3, [pc, #368]	@ (8008f68 <UART_SetConfig+0x2e8>)
 8008df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dfc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008e00:	2b30      	cmp	r3, #48	@ 0x30
 8008e02:	d016      	beq.n	8008e32 <UART_SetConfig+0x1b2>
 8008e04:	2b30      	cmp	r3, #48	@ 0x30
 8008e06:	d818      	bhi.n	8008e3a <UART_SetConfig+0x1ba>
 8008e08:	2b20      	cmp	r3, #32
 8008e0a:	d00a      	beq.n	8008e22 <UART_SetConfig+0x1a2>
 8008e0c:	2b20      	cmp	r3, #32
 8008e0e:	d814      	bhi.n	8008e3a <UART_SetConfig+0x1ba>
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d002      	beq.n	8008e1a <UART_SetConfig+0x19a>
 8008e14:	2b10      	cmp	r3, #16
 8008e16:	d008      	beq.n	8008e2a <UART_SetConfig+0x1aa>
 8008e18:	e00f      	b.n	8008e3a <UART_SetConfig+0x1ba>
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e20:	e06d      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e22:	2302      	movs	r3, #2
 8008e24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e28:	e069      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e2a:	2304      	movs	r3, #4
 8008e2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e30:	e065      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e32:	2308      	movs	r3, #8
 8008e34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e38:	e061      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e3a:	2310      	movs	r3, #16
 8008e3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e40:	e05d      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4a4b      	ldr	r2, [pc, #300]	@ (8008f74 <UART_SetConfig+0x2f4>)
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d125      	bne.n	8008e98 <UART_SetConfig+0x218>
 8008e4c:	4b46      	ldr	r3, [pc, #280]	@ (8008f68 <UART_SetConfig+0x2e8>)
 8008e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e52:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008e56:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e58:	d016      	beq.n	8008e88 <UART_SetConfig+0x208>
 8008e5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e5c:	d818      	bhi.n	8008e90 <UART_SetConfig+0x210>
 8008e5e:	2b80      	cmp	r3, #128	@ 0x80
 8008e60:	d00a      	beq.n	8008e78 <UART_SetConfig+0x1f8>
 8008e62:	2b80      	cmp	r3, #128	@ 0x80
 8008e64:	d814      	bhi.n	8008e90 <UART_SetConfig+0x210>
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d002      	beq.n	8008e70 <UART_SetConfig+0x1f0>
 8008e6a:	2b40      	cmp	r3, #64	@ 0x40
 8008e6c:	d008      	beq.n	8008e80 <UART_SetConfig+0x200>
 8008e6e:	e00f      	b.n	8008e90 <UART_SetConfig+0x210>
 8008e70:	2300      	movs	r3, #0
 8008e72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e76:	e042      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e78:	2302      	movs	r3, #2
 8008e7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e7e:	e03e      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e80:	2304      	movs	r3, #4
 8008e82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e86:	e03a      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e88:	2308      	movs	r3, #8
 8008e8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e8e:	e036      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e90:	2310      	movs	r3, #16
 8008e92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e96:	e032      	b.n	8008efe <UART_SetConfig+0x27e>
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a30      	ldr	r2, [pc, #192]	@ (8008f60 <UART_SetConfig+0x2e0>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d12a      	bne.n	8008ef8 <UART_SetConfig+0x278>
 8008ea2:	4b31      	ldr	r3, [pc, #196]	@ (8008f68 <UART_SetConfig+0x2e8>)
 8008ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ea8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008eac:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008eb0:	d01a      	beq.n	8008ee8 <UART_SetConfig+0x268>
 8008eb2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008eb6:	d81b      	bhi.n	8008ef0 <UART_SetConfig+0x270>
 8008eb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ebc:	d00c      	beq.n	8008ed8 <UART_SetConfig+0x258>
 8008ebe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008ec2:	d815      	bhi.n	8008ef0 <UART_SetConfig+0x270>
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d003      	beq.n	8008ed0 <UART_SetConfig+0x250>
 8008ec8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ecc:	d008      	beq.n	8008ee0 <UART_SetConfig+0x260>
 8008ece:	e00f      	b.n	8008ef0 <UART_SetConfig+0x270>
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ed6:	e012      	b.n	8008efe <UART_SetConfig+0x27e>
 8008ed8:	2302      	movs	r3, #2
 8008eda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ede:	e00e      	b.n	8008efe <UART_SetConfig+0x27e>
 8008ee0:	2304      	movs	r3, #4
 8008ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ee6:	e00a      	b.n	8008efe <UART_SetConfig+0x27e>
 8008ee8:	2308      	movs	r3, #8
 8008eea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008eee:	e006      	b.n	8008efe <UART_SetConfig+0x27e>
 8008ef0:	2310      	movs	r3, #16
 8008ef2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ef6:	e002      	b.n	8008efe <UART_SetConfig+0x27e>
 8008ef8:	2310      	movs	r3, #16
 8008efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a17      	ldr	r2, [pc, #92]	@ (8008f60 <UART_SetConfig+0x2e0>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	f040 80a8 	bne.w	800905a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008f0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008f0e:	2b08      	cmp	r3, #8
 8008f10:	d834      	bhi.n	8008f7c <UART_SetConfig+0x2fc>
 8008f12:	a201      	add	r2, pc, #4	@ (adr r2, 8008f18 <UART_SetConfig+0x298>)
 8008f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f18:	08008f3d 	.word	0x08008f3d
 8008f1c:	08008f7d 	.word	0x08008f7d
 8008f20:	08008f45 	.word	0x08008f45
 8008f24:	08008f7d 	.word	0x08008f7d
 8008f28:	08008f4b 	.word	0x08008f4b
 8008f2c:	08008f7d 	.word	0x08008f7d
 8008f30:	08008f7d 	.word	0x08008f7d
 8008f34:	08008f7d 	.word	0x08008f7d
 8008f38:	08008f53 	.word	0x08008f53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f3c:	f7fd ffd8 	bl	8006ef0 <HAL_RCC_GetPCLK1Freq>
 8008f40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f42:	e021      	b.n	8008f88 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008f44:	4b0c      	ldr	r3, [pc, #48]	@ (8008f78 <UART_SetConfig+0x2f8>)
 8008f46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f48:	e01e      	b.n	8008f88 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008f4a:	f7fd ff63 	bl	8006e14 <HAL_RCC_GetSysClockFreq>
 8008f4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008f50:	e01a      	b.n	8008f88 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008f58:	e016      	b.n	8008f88 <UART_SetConfig+0x308>
 8008f5a:	bf00      	nop
 8008f5c:	cfff69f3 	.word	0xcfff69f3
 8008f60:	40008000 	.word	0x40008000
 8008f64:	40013800 	.word	0x40013800
 8008f68:	40021000 	.word	0x40021000
 8008f6c:	40004400 	.word	0x40004400
 8008f70:	40004800 	.word	0x40004800
 8008f74:	40004c00 	.word	0x40004c00
 8008f78:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008f80:	2301      	movs	r3, #1
 8008f82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008f86:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	f000 812a 	beq.w	80091e4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f94:	4a9e      	ldr	r2, [pc, #632]	@ (8009210 <UART_SetConfig+0x590>)
 8008f96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008fa2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	685a      	ldr	r2, [r3, #4]
 8008fa8:	4613      	mov	r3, r2
 8008faa:	005b      	lsls	r3, r3, #1
 8008fac:	4413      	add	r3, r2
 8008fae:	69ba      	ldr	r2, [r7, #24]
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d305      	bcc.n	8008fc0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008fb4:	697b      	ldr	r3, [r7, #20]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008fba:	69ba      	ldr	r2, [r7, #24]
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d903      	bls.n	8008fc8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008fc6:	e10d      	b.n	80091e4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fca:	2200      	movs	r2, #0
 8008fcc:	60bb      	str	r3, [r7, #8]
 8008fce:	60fa      	str	r2, [r7, #12]
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fd4:	4a8e      	ldr	r2, [pc, #568]	@ (8009210 <UART_SetConfig+0x590>)
 8008fd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	2200      	movs	r2, #0
 8008fde:	603b      	str	r3, [r7, #0]
 8008fe0:	607a      	str	r2, [r7, #4]
 8008fe2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fe6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008fea:	f7f7 fdd5 	bl	8000b98 <__aeabi_uldivmod>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	4610      	mov	r0, r2
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	f04f 0200 	mov.w	r2, #0
 8008ffa:	f04f 0300 	mov.w	r3, #0
 8008ffe:	020b      	lsls	r3, r1, #8
 8009000:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009004:	0202      	lsls	r2, r0, #8
 8009006:	6979      	ldr	r1, [r7, #20]
 8009008:	6849      	ldr	r1, [r1, #4]
 800900a:	0849      	lsrs	r1, r1, #1
 800900c:	2000      	movs	r0, #0
 800900e:	460c      	mov	r4, r1
 8009010:	4605      	mov	r5, r0
 8009012:	eb12 0804 	adds.w	r8, r2, r4
 8009016:	eb43 0905 	adc.w	r9, r3, r5
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	2200      	movs	r2, #0
 8009020:	469a      	mov	sl, r3
 8009022:	4693      	mov	fp, r2
 8009024:	4652      	mov	r2, sl
 8009026:	465b      	mov	r3, fp
 8009028:	4640      	mov	r0, r8
 800902a:	4649      	mov	r1, r9
 800902c:	f7f7 fdb4 	bl	8000b98 <__aeabi_uldivmod>
 8009030:	4602      	mov	r2, r0
 8009032:	460b      	mov	r3, r1
 8009034:	4613      	mov	r3, r2
 8009036:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009038:	6a3b      	ldr	r3, [r7, #32]
 800903a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800903e:	d308      	bcc.n	8009052 <UART_SetConfig+0x3d2>
 8009040:	6a3b      	ldr	r3, [r7, #32]
 8009042:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009046:	d204      	bcs.n	8009052 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	6a3a      	ldr	r2, [r7, #32]
 800904e:	60da      	str	r2, [r3, #12]
 8009050:	e0c8      	b.n	80091e4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009052:	2301      	movs	r3, #1
 8009054:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009058:	e0c4      	b.n	80091e4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	69db      	ldr	r3, [r3, #28]
 800905e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009062:	d167      	bne.n	8009134 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009064:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009068:	2b08      	cmp	r3, #8
 800906a:	d828      	bhi.n	80090be <UART_SetConfig+0x43e>
 800906c:	a201      	add	r2, pc, #4	@ (adr r2, 8009074 <UART_SetConfig+0x3f4>)
 800906e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009072:	bf00      	nop
 8009074:	08009099 	.word	0x08009099
 8009078:	080090a1 	.word	0x080090a1
 800907c:	080090a9 	.word	0x080090a9
 8009080:	080090bf 	.word	0x080090bf
 8009084:	080090af 	.word	0x080090af
 8009088:	080090bf 	.word	0x080090bf
 800908c:	080090bf 	.word	0x080090bf
 8009090:	080090bf 	.word	0x080090bf
 8009094:	080090b7 	.word	0x080090b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009098:	f7fd ff2a 	bl	8006ef0 <HAL_RCC_GetPCLK1Freq>
 800909c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800909e:	e014      	b.n	80090ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80090a0:	f7fd ff3c 	bl	8006f1c <HAL_RCC_GetPCLK2Freq>
 80090a4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090a6:	e010      	b.n	80090ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80090a8:	4b5a      	ldr	r3, [pc, #360]	@ (8009214 <UART_SetConfig+0x594>)
 80090aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090ac:	e00d      	b.n	80090ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80090ae:	f7fd feb1 	bl	8006e14 <HAL_RCC_GetSysClockFreq>
 80090b2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80090b4:	e009      	b.n	80090ca <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80090b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80090bc:	e005      	b.n	80090ca <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80090be:	2300      	movs	r3, #0
 80090c0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80090c2:	2301      	movs	r3, #1
 80090c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80090c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80090ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	f000 8089 	beq.w	80091e4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090d6:	4a4e      	ldr	r2, [pc, #312]	@ (8009210 <UART_SetConfig+0x590>)
 80090d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80090dc:	461a      	mov	r2, r3
 80090de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80090e4:	005a      	lsls	r2, r3, #1
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	085b      	lsrs	r3, r3, #1
 80090ec:	441a      	add	r2, r3
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80090f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090f8:	6a3b      	ldr	r3, [r7, #32]
 80090fa:	2b0f      	cmp	r3, #15
 80090fc:	d916      	bls.n	800912c <UART_SetConfig+0x4ac>
 80090fe:	6a3b      	ldr	r3, [r7, #32]
 8009100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009104:	d212      	bcs.n	800912c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009106:	6a3b      	ldr	r3, [r7, #32]
 8009108:	b29b      	uxth	r3, r3
 800910a:	f023 030f 	bic.w	r3, r3, #15
 800910e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009110:	6a3b      	ldr	r3, [r7, #32]
 8009112:	085b      	lsrs	r3, r3, #1
 8009114:	b29b      	uxth	r3, r3
 8009116:	f003 0307 	and.w	r3, r3, #7
 800911a:	b29a      	uxth	r2, r3
 800911c:	8bfb      	ldrh	r3, [r7, #30]
 800911e:	4313      	orrs	r3, r2
 8009120:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	8bfa      	ldrh	r2, [r7, #30]
 8009128:	60da      	str	r2, [r3, #12]
 800912a:	e05b      	b.n	80091e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800912c:	2301      	movs	r3, #1
 800912e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009132:	e057      	b.n	80091e4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009134:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009138:	2b08      	cmp	r3, #8
 800913a:	d828      	bhi.n	800918e <UART_SetConfig+0x50e>
 800913c:	a201      	add	r2, pc, #4	@ (adr r2, 8009144 <UART_SetConfig+0x4c4>)
 800913e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009142:	bf00      	nop
 8009144:	08009169 	.word	0x08009169
 8009148:	08009171 	.word	0x08009171
 800914c:	08009179 	.word	0x08009179
 8009150:	0800918f 	.word	0x0800918f
 8009154:	0800917f 	.word	0x0800917f
 8009158:	0800918f 	.word	0x0800918f
 800915c:	0800918f 	.word	0x0800918f
 8009160:	0800918f 	.word	0x0800918f
 8009164:	08009187 	.word	0x08009187
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009168:	f7fd fec2 	bl	8006ef0 <HAL_RCC_GetPCLK1Freq>
 800916c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800916e:	e014      	b.n	800919a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009170:	f7fd fed4 	bl	8006f1c <HAL_RCC_GetPCLK2Freq>
 8009174:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009176:	e010      	b.n	800919a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009178:	4b26      	ldr	r3, [pc, #152]	@ (8009214 <UART_SetConfig+0x594>)
 800917a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800917c:	e00d      	b.n	800919a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800917e:	f7fd fe49 	bl	8006e14 <HAL_RCC_GetSysClockFreq>
 8009182:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009184:	e009      	b.n	800919a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009186:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800918a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800918c:	e005      	b.n	800919a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800918e:	2300      	movs	r3, #0
 8009190:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009198:	bf00      	nop
    }

    if (pclk != 0U)
 800919a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800919c:	2b00      	cmp	r3, #0
 800919e:	d021      	beq.n	80091e4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091a4:	4a1a      	ldr	r2, [pc, #104]	@ (8009210 <UART_SetConfig+0x590>)
 80091a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80091aa:	461a      	mov	r2, r3
 80091ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	685b      	ldr	r3, [r3, #4]
 80091b6:	085b      	lsrs	r3, r3, #1
 80091b8:	441a      	add	r2, r3
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	fbb2 f3f3 	udiv	r3, r2, r3
 80091c2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80091c4:	6a3b      	ldr	r3, [r7, #32]
 80091c6:	2b0f      	cmp	r3, #15
 80091c8:	d909      	bls.n	80091de <UART_SetConfig+0x55e>
 80091ca:	6a3b      	ldr	r3, [r7, #32]
 80091cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091d0:	d205      	bcs.n	80091de <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80091d2:	6a3b      	ldr	r3, [r7, #32]
 80091d4:	b29a      	uxth	r2, r3
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	60da      	str	r2, [r3, #12]
 80091dc:	e002      	b.n	80091e4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80091de:	2301      	movs	r3, #1
 80091e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80091f4:	697b      	ldr	r3, [r7, #20]
 80091f6:	2200      	movs	r2, #0
 80091f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	2200      	movs	r2, #0
 80091fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009200:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009204:	4618      	mov	r0, r3
 8009206:	3730      	adds	r7, #48	@ 0x30
 8009208:	46bd      	mov	sp, r7
 800920a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800920e:	bf00      	nop
 8009210:	0800c920 	.word	0x0800c920
 8009214:	00f42400 	.word	0x00f42400

08009218 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009218:	b480      	push	{r7}
 800921a:	b083      	sub	sp, #12
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009224:	f003 0308 	and.w	r3, r3, #8
 8009228:	2b00      	cmp	r3, #0
 800922a:	d00a      	beq.n	8009242 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	430a      	orrs	r2, r1
 8009240:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009246:	f003 0301 	and.w	r3, r3, #1
 800924a:	2b00      	cmp	r3, #0
 800924c:	d00a      	beq.n	8009264 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	430a      	orrs	r2, r1
 8009262:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009268:	f003 0302 	and.w	r3, r3, #2
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00a      	beq.n	8009286 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	685b      	ldr	r3, [r3, #4]
 8009276:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	430a      	orrs	r2, r1
 8009284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800928a:	f003 0304 	and.w	r3, r3, #4
 800928e:	2b00      	cmp	r3, #0
 8009290:	d00a      	beq.n	80092a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	430a      	orrs	r2, r1
 80092a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ac:	f003 0310 	and.w	r3, r3, #16
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d00a      	beq.n	80092ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	430a      	orrs	r2, r1
 80092c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ce:	f003 0320 	and.w	r3, r3, #32
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d00a      	beq.n	80092ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	689b      	ldr	r3, [r3, #8]
 80092dc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	430a      	orrs	r2, r1
 80092ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d01a      	beq.n	800932e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	430a      	orrs	r2, r1
 800930c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009312:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009316:	d10a      	bne.n	800932e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	685b      	ldr	r3, [r3, #4]
 800931e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	430a      	orrs	r2, r1
 800932c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009336:	2b00      	cmp	r3, #0
 8009338:	d00a      	beq.n	8009350 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	430a      	orrs	r2, r1
 800934e:	605a      	str	r2, [r3, #4]
  }
}
 8009350:	bf00      	nop
 8009352:	370c      	adds	r7, #12
 8009354:	46bd      	mov	sp, r7
 8009356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935a:	4770      	bx	lr

0800935c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b098      	sub	sp, #96	@ 0x60
 8009360:	af02      	add	r7, sp, #8
 8009362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800936c:	f7fa fa82 	bl	8003874 <HAL_GetTick>
 8009370:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f003 0308 	and.w	r3, r3, #8
 800937c:	2b08      	cmp	r3, #8
 800937e:	d12f      	bne.n	80093e0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009380:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009384:	9300      	str	r3, [sp, #0]
 8009386:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009388:	2200      	movs	r2, #0
 800938a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 f88e 	bl	80094b0 <UART_WaitOnFlagUntilTimeout>
 8009394:	4603      	mov	r3, r0
 8009396:	2b00      	cmp	r3, #0
 8009398:	d022      	beq.n	80093e0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a2:	e853 3f00 	ldrex	r3, [r3]
 80093a6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80093a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093aa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80093ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	461a      	mov	r2, r3
 80093b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80093ba:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80093be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80093c0:	e841 2300 	strex	r3, r2, [r1]
 80093c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80093c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d1e6      	bne.n	800939a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2220      	movs	r2, #32
 80093d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2200      	movs	r2, #0
 80093d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80093dc:	2303      	movs	r3, #3
 80093de:	e063      	b.n	80094a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	f003 0304 	and.w	r3, r3, #4
 80093ea:	2b04      	cmp	r3, #4
 80093ec:	d149      	bne.n	8009482 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093ee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093f6:	2200      	movs	r2, #0
 80093f8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f000 f857 	bl	80094b0 <UART_WaitOnFlagUntilTimeout>
 8009402:	4603      	mov	r3, r0
 8009404:	2b00      	cmp	r3, #0
 8009406:	d03c      	beq.n	8009482 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009410:	e853 3f00 	ldrex	r3, [r3]
 8009414:	623b      	str	r3, [r7, #32]
   return(result);
 8009416:	6a3b      	ldr	r3, [r7, #32]
 8009418:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800941c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	461a      	mov	r2, r3
 8009424:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009426:	633b      	str	r3, [r7, #48]	@ 0x30
 8009428:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800942c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800942e:	e841 2300 	strex	r3, r2, [r1]
 8009432:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009436:	2b00      	cmp	r3, #0
 8009438:	d1e6      	bne.n	8009408 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	3308      	adds	r3, #8
 8009440:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	e853 3f00 	ldrex	r3, [r3]
 8009448:	60fb      	str	r3, [r7, #12]
   return(result);
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f023 0301 	bic.w	r3, r3, #1
 8009450:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	3308      	adds	r3, #8
 8009458:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800945a:	61fa      	str	r2, [r7, #28]
 800945c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800945e:	69b9      	ldr	r1, [r7, #24]
 8009460:	69fa      	ldr	r2, [r7, #28]
 8009462:	e841 2300 	strex	r3, r2, [r1]
 8009466:	617b      	str	r3, [r7, #20]
   return(result);
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1e5      	bne.n	800943a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2220      	movs	r2, #32
 8009472:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2200      	movs	r2, #0
 800947a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800947e:	2303      	movs	r3, #3
 8009480:	e012      	b.n	80094a8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2220      	movs	r2, #32
 8009486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2220      	movs	r2, #32
 800948e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2200      	movs	r2, #0
 8009496:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2200      	movs	r2, #0
 800949c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2200      	movs	r2, #0
 80094a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80094a6:	2300      	movs	r3, #0
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	3758      	adds	r7, #88	@ 0x58
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	603b      	str	r3, [r7, #0]
 80094bc:	4613      	mov	r3, r2
 80094be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094c0:	e04f      	b.n	8009562 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094c8:	d04b      	beq.n	8009562 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094ca:	f7fa f9d3 	bl	8003874 <HAL_GetTick>
 80094ce:	4602      	mov	r2, r0
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	1ad3      	subs	r3, r2, r3
 80094d4:	69ba      	ldr	r2, [r7, #24]
 80094d6:	429a      	cmp	r2, r3
 80094d8:	d302      	bcc.n	80094e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80094da:	69bb      	ldr	r3, [r7, #24]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d101      	bne.n	80094e4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80094e0:	2303      	movs	r3, #3
 80094e2:	e04e      	b.n	8009582 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f003 0304 	and.w	r3, r3, #4
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d037      	beq.n	8009562 <UART_WaitOnFlagUntilTimeout+0xb2>
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	2b80      	cmp	r3, #128	@ 0x80
 80094f6:	d034      	beq.n	8009562 <UART_WaitOnFlagUntilTimeout+0xb2>
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	2b40      	cmp	r3, #64	@ 0x40
 80094fc:	d031      	beq.n	8009562 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	69db      	ldr	r3, [r3, #28]
 8009504:	f003 0308 	and.w	r3, r3, #8
 8009508:	2b08      	cmp	r3, #8
 800950a:	d110      	bne.n	800952e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	2208      	movs	r2, #8
 8009512:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009514:	68f8      	ldr	r0, [r7, #12]
 8009516:	f000 f838 	bl	800958a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	2208      	movs	r2, #8
 800951e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2200      	movs	r2, #0
 8009526:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800952a:	2301      	movs	r3, #1
 800952c:	e029      	b.n	8009582 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	69db      	ldr	r3, [r3, #28]
 8009534:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009538:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800953c:	d111      	bne.n	8009562 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009546:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009548:	68f8      	ldr	r0, [r7, #12]
 800954a:	f000 f81e 	bl	800958a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2220      	movs	r2, #32
 8009552:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2200      	movs	r2, #0
 800955a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800955e:	2303      	movs	r3, #3
 8009560:	e00f      	b.n	8009582 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	69da      	ldr	r2, [r3, #28]
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	4013      	ands	r3, r2
 800956c:	68ba      	ldr	r2, [r7, #8]
 800956e:	429a      	cmp	r2, r3
 8009570:	bf0c      	ite	eq
 8009572:	2301      	moveq	r3, #1
 8009574:	2300      	movne	r3, #0
 8009576:	b2db      	uxtb	r3, r3
 8009578:	461a      	mov	r2, r3
 800957a:	79fb      	ldrb	r3, [r7, #7]
 800957c:	429a      	cmp	r2, r3
 800957e:	d0a0      	beq.n	80094c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009580:	2300      	movs	r3, #0
}
 8009582:	4618      	mov	r0, r3
 8009584:	3710      	adds	r7, #16
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}

0800958a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800958a:	b480      	push	{r7}
 800958c:	b095      	sub	sp, #84	@ 0x54
 800958e:	af00      	add	r7, sp, #0
 8009590:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009598:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800959a:	e853 3f00 	ldrex	r3, [r3]
 800959e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	461a      	mov	r2, r3
 80095ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095b0:	643b      	str	r3, [r7, #64]	@ 0x40
 80095b2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095b8:	e841 2300 	strex	r3, r2, [r1]
 80095bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d1e6      	bne.n	8009592 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	3308      	adds	r3, #8
 80095ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095cc:	6a3b      	ldr	r3, [r7, #32]
 80095ce:	e853 3f00 	ldrex	r3, [r3]
 80095d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80095d4:	69fb      	ldr	r3, [r7, #28]
 80095d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80095da:	f023 0301 	bic.w	r3, r3, #1
 80095de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	3308      	adds	r3, #8
 80095e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80095ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095f0:	e841 2300 	strex	r3, r2, [r1]
 80095f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80095f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d1e3      	bne.n	80095c4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009600:	2b01      	cmp	r3, #1
 8009602:	d118      	bne.n	8009636 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	e853 3f00 	ldrex	r3, [r3]
 8009610:	60bb      	str	r3, [r7, #8]
   return(result);
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	f023 0310 	bic.w	r3, r3, #16
 8009618:	647b      	str	r3, [r7, #68]	@ 0x44
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	461a      	mov	r2, r3
 8009620:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009622:	61bb      	str	r3, [r7, #24]
 8009624:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009626:	6979      	ldr	r1, [r7, #20]
 8009628:	69ba      	ldr	r2, [r7, #24]
 800962a:	e841 2300 	strex	r3, r2, [r1]
 800962e:	613b      	str	r3, [r7, #16]
   return(result);
 8009630:	693b      	ldr	r3, [r7, #16]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d1e6      	bne.n	8009604 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2220      	movs	r2, #32
 800963a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2200      	movs	r2, #0
 8009642:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2200      	movs	r2, #0
 8009648:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800964a:	bf00      	nop
 800964c:	3754      	adds	r7, #84	@ 0x54
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr
	...

08009658 <__NVIC_SetPriority>:
{
 8009658:	b480      	push	{r7}
 800965a:	b083      	sub	sp, #12
 800965c:	af00      	add	r7, sp, #0
 800965e:	4603      	mov	r3, r0
 8009660:	6039      	str	r1, [r7, #0]
 8009662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009668:	2b00      	cmp	r3, #0
 800966a:	db0a      	blt.n	8009682 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	b2da      	uxtb	r2, r3
 8009670:	490c      	ldr	r1, [pc, #48]	@ (80096a4 <__NVIC_SetPriority+0x4c>)
 8009672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009676:	0112      	lsls	r2, r2, #4
 8009678:	b2d2      	uxtb	r2, r2
 800967a:	440b      	add	r3, r1
 800967c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009680:	e00a      	b.n	8009698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	b2da      	uxtb	r2, r3
 8009686:	4908      	ldr	r1, [pc, #32]	@ (80096a8 <__NVIC_SetPriority+0x50>)
 8009688:	79fb      	ldrb	r3, [r7, #7]
 800968a:	f003 030f 	and.w	r3, r3, #15
 800968e:	3b04      	subs	r3, #4
 8009690:	0112      	lsls	r2, r2, #4
 8009692:	b2d2      	uxtb	r2, r2
 8009694:	440b      	add	r3, r1
 8009696:	761a      	strb	r2, [r3, #24]
}
 8009698:	bf00      	nop
 800969a:	370c      	adds	r7, #12
 800969c:	46bd      	mov	sp, r7
 800969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a2:	4770      	bx	lr
 80096a4:	e000e100 	.word	0xe000e100
 80096a8:	e000ed00 	.word	0xe000ed00

080096ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80096ac:	b580      	push	{r7, lr}
 80096ae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80096b0:	4b05      	ldr	r3, [pc, #20]	@ (80096c8 <SysTick_Handler+0x1c>)
 80096b2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80096b4:	f001 fe44 	bl	800b340 <xTaskGetSchedulerState>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d001      	beq.n	80096c2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80096be:	f002 fc3b 	bl	800bf38 <xPortSysTickHandler>
  }
}
 80096c2:	bf00      	nop
 80096c4:	bd80      	pop	{r7, pc}
 80096c6:	bf00      	nop
 80096c8:	e000e010 	.word	0xe000e010

080096cc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80096cc:	b580      	push	{r7, lr}
 80096ce:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80096d0:	2100      	movs	r1, #0
 80096d2:	f06f 0004 	mvn.w	r0, #4
 80096d6:	f7ff ffbf 	bl	8009658 <__NVIC_SetPriority>
#endif
}
 80096da:	bf00      	nop
 80096dc:	bd80      	pop	{r7, pc}
	...

080096e0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80096e6:	f3ef 8305 	mrs	r3, IPSR
 80096ea:	603b      	str	r3, [r7, #0]
  return(result);
 80096ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d003      	beq.n	80096fa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80096f2:	f06f 0305 	mvn.w	r3, #5
 80096f6:	607b      	str	r3, [r7, #4]
 80096f8:	e00c      	b.n	8009714 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80096fa:	4b0a      	ldr	r3, [pc, #40]	@ (8009724 <osKernelInitialize+0x44>)
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d105      	bne.n	800970e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009702:	4b08      	ldr	r3, [pc, #32]	@ (8009724 <osKernelInitialize+0x44>)
 8009704:	2201      	movs	r2, #1
 8009706:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009708:	2300      	movs	r3, #0
 800970a:	607b      	str	r3, [r7, #4]
 800970c:	e002      	b.n	8009714 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800970e:	f04f 33ff 	mov.w	r3, #4294967295
 8009712:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009714:	687b      	ldr	r3, [r7, #4]
}
 8009716:	4618      	mov	r0, r3
 8009718:	370c      	adds	r7, #12
 800971a:	46bd      	mov	sp, r7
 800971c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009720:	4770      	bx	lr
 8009722:	bf00      	nop
 8009724:	20001950 	.word	0x20001950

08009728 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800972e:	f3ef 8305 	mrs	r3, IPSR
 8009732:	603b      	str	r3, [r7, #0]
  return(result);
 8009734:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009736:	2b00      	cmp	r3, #0
 8009738:	d003      	beq.n	8009742 <osKernelStart+0x1a>
    stat = osErrorISR;
 800973a:	f06f 0305 	mvn.w	r3, #5
 800973e:	607b      	str	r3, [r7, #4]
 8009740:	e010      	b.n	8009764 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009742:	4b0b      	ldr	r3, [pc, #44]	@ (8009770 <osKernelStart+0x48>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2b01      	cmp	r3, #1
 8009748:	d109      	bne.n	800975e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800974a:	f7ff ffbf 	bl	80096cc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800974e:	4b08      	ldr	r3, [pc, #32]	@ (8009770 <osKernelStart+0x48>)
 8009750:	2202      	movs	r2, #2
 8009752:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009754:	f001 f97e 	bl	800aa54 <vTaskStartScheduler>
      stat = osOK;
 8009758:	2300      	movs	r3, #0
 800975a:	607b      	str	r3, [r7, #4]
 800975c:	e002      	b.n	8009764 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800975e:	f04f 33ff 	mov.w	r3, #4294967295
 8009762:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009764:	687b      	ldr	r3, [r7, #4]
}
 8009766:	4618      	mov	r0, r3
 8009768:	3708      	adds	r7, #8
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
 800976e:	bf00      	nop
 8009770:	20001950 	.word	0x20001950

08009774 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009774:	b580      	push	{r7, lr}
 8009776:	b082      	sub	sp, #8
 8009778:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800977a:	f3ef 8305 	mrs	r3, IPSR
 800977e:	603b      	str	r3, [r7, #0]
  return(result);
 8009780:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8009782:	2b00      	cmp	r3, #0
 8009784:	d003      	beq.n	800978e <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8009786:	f001 fa91 	bl	800acac <xTaskGetTickCountFromISR>
 800978a:	6078      	str	r0, [r7, #4]
 800978c:	e002      	b.n	8009794 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800978e:	f001 fa7d 	bl	800ac8c <xTaskGetTickCount>
 8009792:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8009794:	687b      	ldr	r3, [r7, #4]
}
 8009796:	4618      	mov	r0, r3
 8009798:	3708      	adds	r7, #8
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}

0800979e <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800979e:	b580      	push	{r7, lr}
 80097a0:	b08e      	sub	sp, #56	@ 0x38
 80097a2:	af04      	add	r7, sp, #16
 80097a4:	60f8      	str	r0, [r7, #12]
 80097a6:	60b9      	str	r1, [r7, #8]
 80097a8:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80097aa:	2300      	movs	r3, #0
 80097ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097ae:	f3ef 8305 	mrs	r3, IPSR
 80097b2:	617b      	str	r3, [r7, #20]
  return(result);
 80097b4:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d17e      	bne.n	80098b8 <osThreadNew+0x11a>
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d07b      	beq.n	80098b8 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80097c0:	2380      	movs	r3, #128	@ 0x80
 80097c2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80097c4:	2318      	movs	r3, #24
 80097c6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80097c8:	2300      	movs	r3, #0
 80097ca:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80097cc:	f04f 33ff 	mov.w	r3, #4294967295
 80097d0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d045      	beq.n	8009864 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d002      	beq.n	80097e6 <osThreadNew+0x48>
        name = attr->name;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	699b      	ldr	r3, [r3, #24]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d002      	beq.n	80097f4 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	699b      	ldr	r3, [r3, #24]
 80097f2:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80097f4:	69fb      	ldr	r3, [r7, #28]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d008      	beq.n	800980c <osThreadNew+0x6e>
 80097fa:	69fb      	ldr	r3, [r7, #28]
 80097fc:	2b38      	cmp	r3, #56	@ 0x38
 80097fe:	d805      	bhi.n	800980c <osThreadNew+0x6e>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	f003 0301 	and.w	r3, r3, #1
 8009808:	2b00      	cmp	r3, #0
 800980a:	d001      	beq.n	8009810 <osThreadNew+0x72>
        return (NULL);
 800980c:	2300      	movs	r3, #0
 800980e:	e054      	b.n	80098ba <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	695b      	ldr	r3, [r3, #20]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d003      	beq.n	8009820 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	695b      	ldr	r3, [r3, #20]
 800981c:	089b      	lsrs	r3, r3, #2
 800981e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00e      	beq.n	8009846 <osThreadNew+0xa8>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	68db      	ldr	r3, [r3, #12]
 800982c:	2ba7      	cmp	r3, #167	@ 0xa7
 800982e:	d90a      	bls.n	8009846 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009834:	2b00      	cmp	r3, #0
 8009836:	d006      	beq.n	8009846 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	695b      	ldr	r3, [r3, #20]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d002      	beq.n	8009846 <osThreadNew+0xa8>
        mem = 1;
 8009840:	2301      	movs	r3, #1
 8009842:	61bb      	str	r3, [r7, #24]
 8009844:	e010      	b.n	8009868 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	689b      	ldr	r3, [r3, #8]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d10c      	bne.n	8009868 <osThreadNew+0xca>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	68db      	ldr	r3, [r3, #12]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d108      	bne.n	8009868 <osThreadNew+0xca>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	691b      	ldr	r3, [r3, #16]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d104      	bne.n	8009868 <osThreadNew+0xca>
          mem = 0;
 800985e:	2300      	movs	r3, #0
 8009860:	61bb      	str	r3, [r7, #24]
 8009862:	e001      	b.n	8009868 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009864:	2300      	movs	r3, #0
 8009866:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009868:	69bb      	ldr	r3, [r7, #24]
 800986a:	2b01      	cmp	r3, #1
 800986c:	d110      	bne.n	8009890 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009876:	9202      	str	r2, [sp, #8]
 8009878:	9301      	str	r3, [sp, #4]
 800987a:	69fb      	ldr	r3, [r7, #28]
 800987c:	9300      	str	r3, [sp, #0]
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	6a3a      	ldr	r2, [r7, #32]
 8009882:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009884:	68f8      	ldr	r0, [r7, #12]
 8009886:	f000 fe33 	bl	800a4f0 <xTaskCreateStatic>
 800988a:	4603      	mov	r3, r0
 800988c:	613b      	str	r3, [r7, #16]
 800988e:	e013      	b.n	80098b8 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009890:	69bb      	ldr	r3, [r7, #24]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d110      	bne.n	80098b8 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009896:	6a3b      	ldr	r3, [r7, #32]
 8009898:	b29a      	uxth	r2, r3
 800989a:	f107 0310 	add.w	r3, r7, #16
 800989e:	9301      	str	r3, [sp, #4]
 80098a0:	69fb      	ldr	r3, [r7, #28]
 80098a2:	9300      	str	r3, [sp, #0]
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80098a8:	68f8      	ldr	r0, [r7, #12]
 80098aa:	f000 fe81 	bl	800a5b0 <xTaskCreate>
 80098ae:	4603      	mov	r3, r0
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d001      	beq.n	80098b8 <osThreadNew+0x11a>
            hTask = NULL;
 80098b4:	2300      	movs	r3, #0
 80098b6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80098b8:	693b      	ldr	r3, [r7, #16]
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	3728      	adds	r7, #40	@ 0x28
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}

080098c2 <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 80098c2:	b580      	push	{r7, lr}
 80098c4:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 80098c6:	2000      	movs	r0, #0
 80098c8:	f000 ffd0 	bl	800a86c <vTaskDelete>
#endif
  for (;;);
 80098cc:	bf00      	nop
 80098ce:	e7fd      	b.n	80098cc <osThreadExit+0xa>

080098d0 <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b086      	sub	sp, #24
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098d8:	f3ef 8305 	mrs	r3, IPSR
 80098dc:	60fb      	str	r3, [r7, #12]
  return(result);
 80098de:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d003      	beq.n	80098ec <osDelayUntil+0x1c>
    stat = osErrorISR;
 80098e4:	f06f 0305 	mvn.w	r3, #5
 80098e8:	617b      	str	r3, [r7, #20]
 80098ea:	e019      	b.n	8009920 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 80098ec:	2300      	movs	r3, #0
 80098ee:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 80098f0:	f001 f9cc 	bl	800ac8c <xTaskGetTickCount>
 80098f4:	4603      	mov	r3, r0
 80098f6:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	1ad3      	subs	r3, r2, r3
 80098fe:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d009      	beq.n	800991a <osDelayUntil+0x4a>
 8009906:	693b      	ldr	r3, [r7, #16]
 8009908:	2b00      	cmp	r3, #0
 800990a:	db06      	blt.n	800991a <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800990c:	f107 0308 	add.w	r3, r7, #8
 8009910:	6939      	ldr	r1, [r7, #16]
 8009912:	4618      	mov	r0, r3
 8009914:	f001 f81e 	bl	800a954 <vTaskDelayUntil>
 8009918:	e002      	b.n	8009920 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800991a:	f06f 0303 	mvn.w	r3, #3
 800991e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009920:	697b      	ldr	r3, [r7, #20]
}
 8009922:	4618      	mov	r0, r3
 8009924:	3718      	adds	r7, #24
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
	...

0800992c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800992c:	b480      	push	{r7}
 800992e:	b085      	sub	sp, #20
 8009930:	af00      	add	r7, sp, #0
 8009932:	60f8      	str	r0, [r7, #12]
 8009934:	60b9      	str	r1, [r7, #8]
 8009936:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	4a07      	ldr	r2, [pc, #28]	@ (8009958 <vApplicationGetIdleTaskMemory+0x2c>)
 800993c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	4a06      	ldr	r2, [pc, #24]	@ (800995c <vApplicationGetIdleTaskMemory+0x30>)
 8009942:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2280      	movs	r2, #128	@ 0x80
 8009948:	601a      	str	r2, [r3, #0]
}
 800994a:	bf00      	nop
 800994c:	3714      	adds	r7, #20
 800994e:	46bd      	mov	sp, r7
 8009950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop
 8009958:	20001954 	.word	0x20001954
 800995c:	200019fc 	.word	0x200019fc

08009960 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009960:	b480      	push	{r7}
 8009962:	b085      	sub	sp, #20
 8009964:	af00      	add	r7, sp, #0
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	60b9      	str	r1, [r7, #8]
 800996a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	4a07      	ldr	r2, [pc, #28]	@ (800998c <vApplicationGetTimerTaskMemory+0x2c>)
 8009970:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009972:	68bb      	ldr	r3, [r7, #8]
 8009974:	4a06      	ldr	r2, [pc, #24]	@ (8009990 <vApplicationGetTimerTaskMemory+0x30>)
 8009976:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800997e:	601a      	str	r2, [r3, #0]
}
 8009980:	bf00      	nop
 8009982:	3714      	adds	r7, #20
 8009984:	46bd      	mov	sp, r7
 8009986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998a:	4770      	bx	lr
 800998c:	20001bfc 	.word	0x20001bfc
 8009990:	20001ca4 	.word	0x20001ca4

08009994 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009994:	b480      	push	{r7}
 8009996:	b083      	sub	sp, #12
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	f103 0208 	add.w	r2, r3, #8
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f04f 32ff 	mov.w	r2, #4294967295
 80099ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	f103 0208 	add.w	r2, r3, #8
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f103 0208 	add.w	r2, r3, #8
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2200      	movs	r2, #0
 80099c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80099c8:	bf00      	nop
 80099ca:	370c      	adds	r7, #12
 80099cc:	46bd      	mov	sp, r7
 80099ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d2:	4770      	bx	lr

080099d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80099d4:	b480      	push	{r7}
 80099d6:	b083      	sub	sp, #12
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2200      	movs	r2, #0
 80099e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80099e2:	bf00      	nop
 80099e4:	370c      	adds	r7, #12
 80099e6:	46bd      	mov	sp, r7
 80099e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ec:	4770      	bx	lr

080099ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80099ee:	b480      	push	{r7}
 80099f0:	b085      	sub	sp, #20
 80099f2:	af00      	add	r7, sp, #0
 80099f4:	6078      	str	r0, [r7, #4]
 80099f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	68fa      	ldr	r2, [r7, #12]
 8009a02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	689a      	ldr	r2, [r3, #8]
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	689b      	ldr	r3, [r3, #8]
 8009a10:	683a      	ldr	r2, [r7, #0]
 8009a12:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009a1a:	683b      	ldr	r3, [r7, #0]
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	1c5a      	adds	r2, r3, #1
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	601a      	str	r2, [r3, #0]
}
 8009a2a:	bf00      	nop
 8009a2c:	3714      	adds	r7, #20
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a34:	4770      	bx	lr

08009a36 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a36:	b480      	push	{r7}
 8009a38:	b085      	sub	sp, #20
 8009a3a:	af00      	add	r7, sp, #0
 8009a3c:	6078      	str	r0, [r7, #4]
 8009a3e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a4c:	d103      	bne.n	8009a56 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	691b      	ldr	r3, [r3, #16]
 8009a52:	60fb      	str	r3, [r7, #12]
 8009a54:	e00c      	b.n	8009a70 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	3308      	adds	r3, #8
 8009a5a:	60fb      	str	r3, [r7, #12]
 8009a5c:	e002      	b.n	8009a64 <vListInsert+0x2e>
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	685b      	ldr	r3, [r3, #4]
 8009a62:	60fb      	str	r3, [r7, #12]
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	68ba      	ldr	r2, [r7, #8]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d2f6      	bcs.n	8009a5e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	685a      	ldr	r2, [r3, #4]
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009a78:	683b      	ldr	r3, [r7, #0]
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	683a      	ldr	r2, [r7, #0]
 8009a7e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	68fa      	ldr	r2, [r7, #12]
 8009a84:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	683a      	ldr	r2, [r7, #0]
 8009a8a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	1c5a      	adds	r2, r3, #1
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	601a      	str	r2, [r3, #0]
}
 8009a9c:	bf00      	nop
 8009a9e:	3714      	adds	r7, #20
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa6:	4770      	bx	lr

08009aa8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009aa8:	b480      	push	{r7}
 8009aaa:	b085      	sub	sp, #20
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	691b      	ldr	r3, [r3, #16]
 8009ab4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	687a      	ldr	r2, [r7, #4]
 8009abc:	6892      	ldr	r2, [r2, #8]
 8009abe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	689b      	ldr	r3, [r3, #8]
 8009ac4:	687a      	ldr	r2, [r7, #4]
 8009ac6:	6852      	ldr	r2, [r2, #4]
 8009ac8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	687a      	ldr	r2, [r7, #4]
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	d103      	bne.n	8009adc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	689a      	ldr	r2, [r3, #8]
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	1e5a      	subs	r2, r3, #1
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3714      	adds	r7, #20
 8009af4:	46bd      	mov	sp, r7
 8009af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afa:	4770      	bx	lr

08009afc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b084      	sub	sp, #16
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d10b      	bne.n	8009b28 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
 8009b20:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009b22:	bf00      	nop
 8009b24:	bf00      	nop
 8009b26:	e7fd      	b.n	8009b24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009b28:	f002 f976 	bl	800be18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681a      	ldr	r2, [r3, #0]
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b34:	68f9      	ldr	r1, [r7, #12]
 8009b36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009b38:	fb01 f303 	mul.w	r3, r1, r3
 8009b3c:	441a      	add	r2, r3
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681a      	ldr	r2, [r3, #0]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b58:	3b01      	subs	r3, #1
 8009b5a:	68f9      	ldr	r1, [r7, #12]
 8009b5c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009b5e:	fb01 f303 	mul.w	r3, r1, r3
 8009b62:	441a      	add	r2, r3
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	22ff      	movs	r2, #255	@ 0xff
 8009b6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	22ff      	movs	r2, #255	@ 0xff
 8009b74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d114      	bne.n	8009ba8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	691b      	ldr	r3, [r3, #16]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d01a      	beq.n	8009bbc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	3310      	adds	r3, #16
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	f001 fa12 	bl	800afb4 <xTaskRemoveFromEventList>
 8009b90:	4603      	mov	r3, r0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d012      	beq.n	8009bbc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009b96:	4b0d      	ldr	r3, [pc, #52]	@ (8009bcc <xQueueGenericReset+0xd0>)
 8009b98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b9c:	601a      	str	r2, [r3, #0]
 8009b9e:	f3bf 8f4f 	dsb	sy
 8009ba2:	f3bf 8f6f 	isb	sy
 8009ba6:	e009      	b.n	8009bbc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	3310      	adds	r3, #16
 8009bac:	4618      	mov	r0, r3
 8009bae:	f7ff fef1 	bl	8009994 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	3324      	adds	r3, #36	@ 0x24
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f7ff feec 	bl	8009994 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009bbc:	f002 f95e 	bl	800be7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009bc0:	2301      	movs	r3, #1
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	e000ed04 	.word	0xe000ed04

08009bd0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b08e      	sub	sp, #56	@ 0x38
 8009bd4:	af02      	add	r7, sp, #8
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
 8009bdc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d10b      	bne.n	8009bfc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009be8:	f383 8811 	msr	BASEPRI, r3
 8009bec:	f3bf 8f6f 	isb	sy
 8009bf0:	f3bf 8f4f 	dsb	sy
 8009bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009bf6:	bf00      	nop
 8009bf8:	bf00      	nop
 8009bfa:	e7fd      	b.n	8009bf8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d10b      	bne.n	8009c1a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c06:	f383 8811 	msr	BASEPRI, r3
 8009c0a:	f3bf 8f6f 	isb	sy
 8009c0e:	f3bf 8f4f 	dsb	sy
 8009c12:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009c14:	bf00      	nop
 8009c16:	bf00      	nop
 8009c18:	e7fd      	b.n	8009c16 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d002      	beq.n	8009c26 <xQueueGenericCreateStatic+0x56>
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d001      	beq.n	8009c2a <xQueueGenericCreateStatic+0x5a>
 8009c26:	2301      	movs	r3, #1
 8009c28:	e000      	b.n	8009c2c <xQueueGenericCreateStatic+0x5c>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d10b      	bne.n	8009c48 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c34:	f383 8811 	msr	BASEPRI, r3
 8009c38:	f3bf 8f6f 	isb	sy
 8009c3c:	f3bf 8f4f 	dsb	sy
 8009c40:	623b      	str	r3, [r7, #32]
}
 8009c42:	bf00      	nop
 8009c44:	bf00      	nop
 8009c46:	e7fd      	b.n	8009c44 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d102      	bne.n	8009c54 <xQueueGenericCreateStatic+0x84>
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d101      	bne.n	8009c58 <xQueueGenericCreateStatic+0x88>
 8009c54:	2301      	movs	r3, #1
 8009c56:	e000      	b.n	8009c5a <xQueueGenericCreateStatic+0x8a>
 8009c58:	2300      	movs	r3, #0
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d10b      	bne.n	8009c76 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c62:	f383 8811 	msr	BASEPRI, r3
 8009c66:	f3bf 8f6f 	isb	sy
 8009c6a:	f3bf 8f4f 	dsb	sy
 8009c6e:	61fb      	str	r3, [r7, #28]
}
 8009c70:	bf00      	nop
 8009c72:	bf00      	nop
 8009c74:	e7fd      	b.n	8009c72 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009c76:	2350      	movs	r3, #80	@ 0x50
 8009c78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	2b50      	cmp	r3, #80	@ 0x50
 8009c7e:	d00b      	beq.n	8009c98 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c84:	f383 8811 	msr	BASEPRI, r3
 8009c88:	f3bf 8f6f 	isb	sy
 8009c8c:	f3bf 8f4f 	dsb	sy
 8009c90:	61bb      	str	r3, [r7, #24]
}
 8009c92:	bf00      	nop
 8009c94:	bf00      	nop
 8009c96:	e7fd      	b.n	8009c94 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009c98:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d00d      	beq.n	8009cc0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ca6:	2201      	movs	r2, #1
 8009ca8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009cac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb2:	9300      	str	r3, [sp, #0]
 8009cb4:	4613      	mov	r3, r2
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	68b9      	ldr	r1, [r7, #8]
 8009cba:	68f8      	ldr	r0, [r7, #12]
 8009cbc:	f000 f805 	bl	8009cca <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	3730      	adds	r7, #48	@ 0x30
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	bd80      	pop	{r7, pc}

08009cca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009cca:	b580      	push	{r7, lr}
 8009ccc:	b084      	sub	sp, #16
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	60f8      	str	r0, [r7, #12]
 8009cd2:	60b9      	str	r1, [r7, #8]
 8009cd4:	607a      	str	r2, [r7, #4]
 8009cd6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d103      	bne.n	8009ce6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009cde:	69bb      	ldr	r3, [r7, #24]
 8009ce0:	69ba      	ldr	r2, [r7, #24]
 8009ce2:	601a      	str	r2, [r3, #0]
 8009ce4:	e002      	b.n	8009cec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009cec:	69bb      	ldr	r3, [r7, #24]
 8009cee:	68fa      	ldr	r2, [r7, #12]
 8009cf0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009cf2:	69bb      	ldr	r3, [r7, #24]
 8009cf4:	68ba      	ldr	r2, [r7, #8]
 8009cf6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009cf8:	2101      	movs	r1, #1
 8009cfa:	69b8      	ldr	r0, [r7, #24]
 8009cfc:	f7ff fefe 	bl	8009afc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009d00:	69bb      	ldr	r3, [r7, #24]
 8009d02:	78fa      	ldrb	r2, [r7, #3]
 8009d04:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009d08:	bf00      	nop
 8009d0a:	3710      	adds	r7, #16
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}

08009d10 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b08e      	sub	sp, #56	@ 0x38
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	60f8      	str	r0, [r7, #12]
 8009d18:	60b9      	str	r1, [r7, #8]
 8009d1a:	607a      	str	r2, [r7, #4]
 8009d1c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d10b      	bne.n	8009d44 <xQueueGenericSend+0x34>
	__asm volatile
 8009d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d30:	f383 8811 	msr	BASEPRI, r3
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	f3bf 8f4f 	dsb	sy
 8009d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009d3e:	bf00      	nop
 8009d40:	bf00      	nop
 8009d42:	e7fd      	b.n	8009d40 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d103      	bne.n	8009d52 <xQueueGenericSend+0x42>
 8009d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d101      	bne.n	8009d56 <xQueueGenericSend+0x46>
 8009d52:	2301      	movs	r3, #1
 8009d54:	e000      	b.n	8009d58 <xQueueGenericSend+0x48>
 8009d56:	2300      	movs	r3, #0
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d10b      	bne.n	8009d74 <xQueueGenericSend+0x64>
	__asm volatile
 8009d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d60:	f383 8811 	msr	BASEPRI, r3
 8009d64:	f3bf 8f6f 	isb	sy
 8009d68:	f3bf 8f4f 	dsb	sy
 8009d6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009d6e:	bf00      	nop
 8009d70:	bf00      	nop
 8009d72:	e7fd      	b.n	8009d70 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	2b02      	cmp	r3, #2
 8009d78:	d103      	bne.n	8009d82 <xQueueGenericSend+0x72>
 8009d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d7e:	2b01      	cmp	r3, #1
 8009d80:	d101      	bne.n	8009d86 <xQueueGenericSend+0x76>
 8009d82:	2301      	movs	r3, #1
 8009d84:	e000      	b.n	8009d88 <xQueueGenericSend+0x78>
 8009d86:	2300      	movs	r3, #0
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d10b      	bne.n	8009da4 <xQueueGenericSend+0x94>
	__asm volatile
 8009d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d90:	f383 8811 	msr	BASEPRI, r3
 8009d94:	f3bf 8f6f 	isb	sy
 8009d98:	f3bf 8f4f 	dsb	sy
 8009d9c:	623b      	str	r3, [r7, #32]
}
 8009d9e:	bf00      	nop
 8009da0:	bf00      	nop
 8009da2:	e7fd      	b.n	8009da0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009da4:	f001 facc 	bl	800b340 <xTaskGetSchedulerState>
 8009da8:	4603      	mov	r3, r0
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d102      	bne.n	8009db4 <xQueueGenericSend+0xa4>
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d101      	bne.n	8009db8 <xQueueGenericSend+0xa8>
 8009db4:	2301      	movs	r3, #1
 8009db6:	e000      	b.n	8009dba <xQueueGenericSend+0xaa>
 8009db8:	2300      	movs	r3, #0
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d10b      	bne.n	8009dd6 <xQueueGenericSend+0xc6>
	__asm volatile
 8009dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc2:	f383 8811 	msr	BASEPRI, r3
 8009dc6:	f3bf 8f6f 	isb	sy
 8009dca:	f3bf 8f4f 	dsb	sy
 8009dce:	61fb      	str	r3, [r7, #28]
}
 8009dd0:	bf00      	nop
 8009dd2:	bf00      	nop
 8009dd4:	e7fd      	b.n	8009dd2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009dd6:	f002 f81f 	bl	800be18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ddc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009de2:	429a      	cmp	r2, r3
 8009de4:	d302      	bcc.n	8009dec <xQueueGenericSend+0xdc>
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	2b02      	cmp	r3, #2
 8009dea:	d129      	bne.n	8009e40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009dec:	683a      	ldr	r2, [r7, #0]
 8009dee:	68b9      	ldr	r1, [r7, #8]
 8009df0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009df2:	f000 fa0f 	bl	800a214 <prvCopyDataToQueue>
 8009df6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d010      	beq.n	8009e22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e02:	3324      	adds	r3, #36	@ 0x24
 8009e04:	4618      	mov	r0, r3
 8009e06:	f001 f8d5 	bl	800afb4 <xTaskRemoveFromEventList>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d013      	beq.n	8009e38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009e10:	4b3f      	ldr	r3, [pc, #252]	@ (8009f10 <xQueueGenericSend+0x200>)
 8009e12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e16:	601a      	str	r2, [r3, #0]
 8009e18:	f3bf 8f4f 	dsb	sy
 8009e1c:	f3bf 8f6f 	isb	sy
 8009e20:	e00a      	b.n	8009e38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d007      	beq.n	8009e38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009e28:	4b39      	ldr	r3, [pc, #228]	@ (8009f10 <xQueueGenericSend+0x200>)
 8009e2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e2e:	601a      	str	r2, [r3, #0]
 8009e30:	f3bf 8f4f 	dsb	sy
 8009e34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009e38:	f002 f820 	bl	800be7c <vPortExitCritical>
				return pdPASS;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	e063      	b.n	8009f08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d103      	bne.n	8009e4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e46:	f002 f819 	bl	800be7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	e05c      	b.n	8009f08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d106      	bne.n	8009e62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e54:	f107 0314 	add.w	r3, r7, #20
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f001 f90f 	bl	800b07c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e62:	f002 f80b 	bl	800be7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e66:	f000 fe65 	bl	800ab34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e6a:	f001 ffd5 	bl	800be18 <vPortEnterCritical>
 8009e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e74:	b25b      	sxtb	r3, r3
 8009e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e7a:	d103      	bne.n	8009e84 <xQueueGenericSend+0x174>
 8009e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e7e:	2200      	movs	r2, #0
 8009e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009e8a:	b25b      	sxtb	r3, r3
 8009e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e90:	d103      	bne.n	8009e9a <xQueueGenericSend+0x18a>
 8009e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e94:	2200      	movs	r2, #0
 8009e96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009e9a:	f001 ffef 	bl	800be7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009e9e:	1d3a      	adds	r2, r7, #4
 8009ea0:	f107 0314 	add.w	r3, r7, #20
 8009ea4:	4611      	mov	r1, r2
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	f001 f8fe 	bl	800b0a8 <xTaskCheckForTimeOut>
 8009eac:	4603      	mov	r3, r0
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d124      	bne.n	8009efc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009eb2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009eb4:	f000 faa6 	bl	800a404 <prvIsQueueFull>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d018      	beq.n	8009ef0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec0:	3310      	adds	r3, #16
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	4611      	mov	r1, r2
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f001 f822 	bl	800af10 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009ecc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ece:	f000 fa31 	bl	800a334 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009ed2:	f000 fe3d 	bl	800ab50 <xTaskResumeAll>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	f47f af7c 	bne.w	8009dd6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009ede:	4b0c      	ldr	r3, [pc, #48]	@ (8009f10 <xQueueGenericSend+0x200>)
 8009ee0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ee4:	601a      	str	r2, [r3, #0]
 8009ee6:	f3bf 8f4f 	dsb	sy
 8009eea:	f3bf 8f6f 	isb	sy
 8009eee:	e772      	b.n	8009dd6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009ef0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ef2:	f000 fa1f 	bl	800a334 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009ef6:	f000 fe2b 	bl	800ab50 <xTaskResumeAll>
 8009efa:	e76c      	b.n	8009dd6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009efc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009efe:	f000 fa19 	bl	800a334 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f02:	f000 fe25 	bl	800ab50 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009f06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3738      	adds	r7, #56	@ 0x38
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	e000ed04 	.word	0xe000ed04

08009f14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b090      	sub	sp, #64	@ 0x40
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	607a      	str	r2, [r7, #4]
 8009f20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d10b      	bne.n	8009f44 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009f2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f30:	f383 8811 	msr	BASEPRI, r3
 8009f34:	f3bf 8f6f 	isb	sy
 8009f38:	f3bf 8f4f 	dsb	sy
 8009f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009f3e:	bf00      	nop
 8009f40:	bf00      	nop
 8009f42:	e7fd      	b.n	8009f40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d103      	bne.n	8009f52 <xQueueGenericSendFromISR+0x3e>
 8009f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d101      	bne.n	8009f56 <xQueueGenericSendFromISR+0x42>
 8009f52:	2301      	movs	r3, #1
 8009f54:	e000      	b.n	8009f58 <xQueueGenericSendFromISR+0x44>
 8009f56:	2300      	movs	r3, #0
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d10b      	bne.n	8009f74 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f60:	f383 8811 	msr	BASEPRI, r3
 8009f64:	f3bf 8f6f 	isb	sy
 8009f68:	f3bf 8f4f 	dsb	sy
 8009f6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009f6e:	bf00      	nop
 8009f70:	bf00      	nop
 8009f72:	e7fd      	b.n	8009f70 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	2b02      	cmp	r3, #2
 8009f78:	d103      	bne.n	8009f82 <xQueueGenericSendFromISR+0x6e>
 8009f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f7e:	2b01      	cmp	r3, #1
 8009f80:	d101      	bne.n	8009f86 <xQueueGenericSendFromISR+0x72>
 8009f82:	2301      	movs	r3, #1
 8009f84:	e000      	b.n	8009f88 <xQueueGenericSendFromISR+0x74>
 8009f86:	2300      	movs	r3, #0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d10b      	bne.n	8009fa4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009f8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f90:	f383 8811 	msr	BASEPRI, r3
 8009f94:	f3bf 8f6f 	isb	sy
 8009f98:	f3bf 8f4f 	dsb	sy
 8009f9c:	623b      	str	r3, [r7, #32]
}
 8009f9e:	bf00      	nop
 8009fa0:	bf00      	nop
 8009fa2:	e7fd      	b.n	8009fa0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009fa4:	f002 f818 	bl	800bfd8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009fa8:	f3ef 8211 	mrs	r2, BASEPRI
 8009fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fb0:	f383 8811 	msr	BASEPRI, r3
 8009fb4:	f3bf 8f6f 	isb	sy
 8009fb8:	f3bf 8f4f 	dsb	sy
 8009fbc:	61fa      	str	r2, [r7, #28]
 8009fbe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009fc0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009fc2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009fc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d302      	bcc.n	8009fd6 <xQueueGenericSendFromISR+0xc2>
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	2b02      	cmp	r3, #2
 8009fd4:	d12f      	bne.n	800a036 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009fdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009fe6:	683a      	ldr	r2, [r7, #0]
 8009fe8:	68b9      	ldr	r1, [r7, #8]
 8009fea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009fec:	f000 f912 	bl	800a214 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009ff0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ff8:	d112      	bne.n	800a020 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d016      	beq.n	800a030 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a004:	3324      	adds	r3, #36	@ 0x24
 800a006:	4618      	mov	r0, r3
 800a008:	f000 ffd4 	bl	800afb4 <xTaskRemoveFromEventList>
 800a00c:	4603      	mov	r3, r0
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d00e      	beq.n	800a030 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d00b      	beq.n	800a030 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2201      	movs	r2, #1
 800a01c:	601a      	str	r2, [r3, #0]
 800a01e:	e007      	b.n	800a030 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a020:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a024:	3301      	adds	r3, #1
 800a026:	b2db      	uxtb	r3, r3
 800a028:	b25a      	sxtb	r2, r3
 800a02a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a02c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a030:	2301      	movs	r3, #1
 800a032:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a034:	e001      	b.n	800a03a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a036:	2300      	movs	r3, #0
 800a038:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a03a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a03c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a044:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a046:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3740      	adds	r7, #64	@ 0x40
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bd80      	pop	{r7, pc}

0800a050 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b08c      	sub	sp, #48	@ 0x30
 800a054:	af00      	add	r7, sp, #0
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	60b9      	str	r1, [r7, #8]
 800a05a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a05c:	2300      	movs	r3, #0
 800a05e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a066:	2b00      	cmp	r3, #0
 800a068:	d10b      	bne.n	800a082 <xQueueReceive+0x32>
	__asm volatile
 800a06a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a06e:	f383 8811 	msr	BASEPRI, r3
 800a072:	f3bf 8f6f 	isb	sy
 800a076:	f3bf 8f4f 	dsb	sy
 800a07a:	623b      	str	r3, [r7, #32]
}
 800a07c:	bf00      	nop
 800a07e:	bf00      	nop
 800a080:	e7fd      	b.n	800a07e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a082:	68bb      	ldr	r3, [r7, #8]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d103      	bne.n	800a090 <xQueueReceive+0x40>
 800a088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a08a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d101      	bne.n	800a094 <xQueueReceive+0x44>
 800a090:	2301      	movs	r3, #1
 800a092:	e000      	b.n	800a096 <xQueueReceive+0x46>
 800a094:	2300      	movs	r3, #0
 800a096:	2b00      	cmp	r3, #0
 800a098:	d10b      	bne.n	800a0b2 <xQueueReceive+0x62>
	__asm volatile
 800a09a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a09e:	f383 8811 	msr	BASEPRI, r3
 800a0a2:	f3bf 8f6f 	isb	sy
 800a0a6:	f3bf 8f4f 	dsb	sy
 800a0aa:	61fb      	str	r3, [r7, #28]
}
 800a0ac:	bf00      	nop
 800a0ae:	bf00      	nop
 800a0b0:	e7fd      	b.n	800a0ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a0b2:	f001 f945 	bl	800b340 <xTaskGetSchedulerState>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d102      	bne.n	800a0c2 <xQueueReceive+0x72>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d101      	bne.n	800a0c6 <xQueueReceive+0x76>
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e000      	b.n	800a0c8 <xQueueReceive+0x78>
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d10b      	bne.n	800a0e4 <xQueueReceive+0x94>
	__asm volatile
 800a0cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d0:	f383 8811 	msr	BASEPRI, r3
 800a0d4:	f3bf 8f6f 	isb	sy
 800a0d8:	f3bf 8f4f 	dsb	sy
 800a0dc:	61bb      	str	r3, [r7, #24]
}
 800a0de:	bf00      	nop
 800a0e0:	bf00      	nop
 800a0e2:	e7fd      	b.n	800a0e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a0e4:	f001 fe98 	bl	800be18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a0e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d01f      	beq.n	800a134 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a0f4:	68b9      	ldr	r1, [r7, #8]
 800a0f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0f8:	f000 f8f6 	bl	800a2e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a0fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fe:	1e5a      	subs	r2, r3, #1
 800a100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a102:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a106:	691b      	ldr	r3, [r3, #16]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d00f      	beq.n	800a12c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a10c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a10e:	3310      	adds	r3, #16
 800a110:	4618      	mov	r0, r3
 800a112:	f000 ff4f 	bl	800afb4 <xTaskRemoveFromEventList>
 800a116:	4603      	mov	r3, r0
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d007      	beq.n	800a12c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a11c:	4b3c      	ldr	r3, [pc, #240]	@ (800a210 <xQueueReceive+0x1c0>)
 800a11e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a122:	601a      	str	r2, [r3, #0]
 800a124:	f3bf 8f4f 	dsb	sy
 800a128:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a12c:	f001 fea6 	bl	800be7c <vPortExitCritical>
				return pdPASS;
 800a130:	2301      	movs	r3, #1
 800a132:	e069      	b.n	800a208 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d103      	bne.n	800a142 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a13a:	f001 fe9f 	bl	800be7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a13e:	2300      	movs	r3, #0
 800a140:	e062      	b.n	800a208 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a144:	2b00      	cmp	r3, #0
 800a146:	d106      	bne.n	800a156 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a148:	f107 0310 	add.w	r3, r7, #16
 800a14c:	4618      	mov	r0, r3
 800a14e:	f000 ff95 	bl	800b07c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a152:	2301      	movs	r3, #1
 800a154:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a156:	f001 fe91 	bl	800be7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a15a:	f000 fceb 	bl	800ab34 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a15e:	f001 fe5b 	bl	800be18 <vPortEnterCritical>
 800a162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a164:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a168:	b25b      	sxtb	r3, r3
 800a16a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a16e:	d103      	bne.n	800a178 <xQueueReceive+0x128>
 800a170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a172:	2200      	movs	r2, #0
 800a174:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a17e:	b25b      	sxtb	r3, r3
 800a180:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a184:	d103      	bne.n	800a18e <xQueueReceive+0x13e>
 800a186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a188:	2200      	movs	r2, #0
 800a18a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a18e:	f001 fe75 	bl	800be7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a192:	1d3a      	adds	r2, r7, #4
 800a194:	f107 0310 	add.w	r3, r7, #16
 800a198:	4611      	mov	r1, r2
 800a19a:	4618      	mov	r0, r3
 800a19c:	f000 ff84 	bl	800b0a8 <xTaskCheckForTimeOut>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d123      	bne.n	800a1ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a1a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1a8:	f000 f916 	bl	800a3d8 <prvIsQueueEmpty>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d017      	beq.n	800a1e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a1b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1b4:	3324      	adds	r3, #36	@ 0x24
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	4611      	mov	r1, r2
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	f000 fea8 	bl	800af10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a1c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1c2:	f000 f8b7 	bl	800a334 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a1c6:	f000 fcc3 	bl	800ab50 <xTaskResumeAll>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d189      	bne.n	800a0e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a1d0:	4b0f      	ldr	r3, [pc, #60]	@ (800a210 <xQueueReceive+0x1c0>)
 800a1d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1d6:	601a      	str	r2, [r3, #0]
 800a1d8:	f3bf 8f4f 	dsb	sy
 800a1dc:	f3bf 8f6f 	isb	sy
 800a1e0:	e780      	b.n	800a0e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a1e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1e4:	f000 f8a6 	bl	800a334 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a1e8:	f000 fcb2 	bl	800ab50 <xTaskResumeAll>
 800a1ec:	e77a      	b.n	800a0e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a1ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1f0:	f000 f8a0 	bl	800a334 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a1f4:	f000 fcac 	bl	800ab50 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a1f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1fa:	f000 f8ed 	bl	800a3d8 <prvIsQueueEmpty>
 800a1fe:	4603      	mov	r3, r0
 800a200:	2b00      	cmp	r3, #0
 800a202:	f43f af6f 	beq.w	800a0e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a206:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3730      	adds	r7, #48	@ 0x30
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}
 800a210:	e000ed04 	.word	0xe000ed04

0800a214 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b086      	sub	sp, #24
 800a218:	af00      	add	r7, sp, #0
 800a21a:	60f8      	str	r0, [r7, #12]
 800a21c:	60b9      	str	r1, [r7, #8]
 800a21e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a220:	2300      	movs	r3, #0
 800a222:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a228:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d10d      	bne.n	800a24e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d14d      	bne.n	800a2d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	689b      	ldr	r3, [r3, #8]
 800a23e:	4618      	mov	r0, r3
 800a240:	f001 f89c 	bl	800b37c <xTaskPriorityDisinherit>
 800a244:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	2200      	movs	r2, #0
 800a24a:	609a      	str	r2, [r3, #8]
 800a24c:	e043      	b.n	800a2d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d119      	bne.n	800a288 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	6858      	ldr	r0, [r3, #4]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a25c:	461a      	mov	r2, r3
 800a25e:	68b9      	ldr	r1, [r7, #8]
 800a260:	f002 f97c 	bl	800c55c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	685a      	ldr	r2, [r3, #4]
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a26c:	441a      	add	r2, r3
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	685a      	ldr	r2, [r3, #4]
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	689b      	ldr	r3, [r3, #8]
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d32b      	bcc.n	800a2d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681a      	ldr	r2, [r3, #0]
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	605a      	str	r2, [r3, #4]
 800a286:	e026      	b.n	800a2d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	68d8      	ldr	r0, [r3, #12]
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a290:	461a      	mov	r2, r3
 800a292:	68b9      	ldr	r1, [r7, #8]
 800a294:	f002 f962 	bl	800c55c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	68da      	ldr	r2, [r3, #12]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2a0:	425b      	negs	r3, r3
 800a2a2:	441a      	add	r2, r3
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	68da      	ldr	r2, [r3, #12]
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d207      	bcs.n	800a2c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	689a      	ldr	r2, [r3, #8]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2bc:	425b      	negs	r3, r3
 800a2be:	441a      	add	r2, r3
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2b02      	cmp	r3, #2
 800a2c8:	d105      	bne.n	800a2d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d002      	beq.n	800a2d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	3b01      	subs	r3, #1
 800a2d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	1c5a      	adds	r2, r3, #1
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a2de:	697b      	ldr	r3, [r7, #20]
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3718      	adds	r7, #24
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}

0800a2e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b082      	sub	sp, #8
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d018      	beq.n	800a32c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	68da      	ldr	r2, [r3, #12]
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a302:	441a      	add	r2, r3
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	68da      	ldr	r2, [r3, #12]
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	689b      	ldr	r3, [r3, #8]
 800a310:	429a      	cmp	r2, r3
 800a312:	d303      	bcc.n	800a31c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681a      	ldr	r2, [r3, #0]
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	68d9      	ldr	r1, [r3, #12]
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a324:	461a      	mov	r2, r3
 800a326:	6838      	ldr	r0, [r7, #0]
 800a328:	f002 f918 	bl	800c55c <memcpy>
	}
}
 800a32c:	bf00      	nop
 800a32e:	3708      	adds	r7, #8
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b084      	sub	sp, #16
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a33c:	f001 fd6c 	bl	800be18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a346:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a348:	e011      	b.n	800a36e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d012      	beq.n	800a378 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	3324      	adds	r3, #36	@ 0x24
 800a356:	4618      	mov	r0, r3
 800a358:	f000 fe2c 	bl	800afb4 <xTaskRemoveFromEventList>
 800a35c:	4603      	mov	r3, r0
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d001      	beq.n	800a366 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a362:	f000 ff05 	bl	800b170 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a366:	7bfb      	ldrb	r3, [r7, #15]
 800a368:	3b01      	subs	r3, #1
 800a36a:	b2db      	uxtb	r3, r3
 800a36c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a36e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a372:	2b00      	cmp	r3, #0
 800a374:	dce9      	bgt.n	800a34a <prvUnlockQueue+0x16>
 800a376:	e000      	b.n	800a37a <prvUnlockQueue+0x46>
					break;
 800a378:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	22ff      	movs	r2, #255	@ 0xff
 800a37e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a382:	f001 fd7b 	bl	800be7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a386:	f001 fd47 	bl	800be18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a390:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a392:	e011      	b.n	800a3b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	691b      	ldr	r3, [r3, #16]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d012      	beq.n	800a3c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	3310      	adds	r3, #16
 800a3a0:	4618      	mov	r0, r3
 800a3a2:	f000 fe07 	bl	800afb4 <xTaskRemoveFromEventList>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d001      	beq.n	800a3b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a3ac:	f000 fee0 	bl	800b170 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a3b0:	7bbb      	ldrb	r3, [r7, #14]
 800a3b2:	3b01      	subs	r3, #1
 800a3b4:	b2db      	uxtb	r3, r3
 800a3b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a3b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	dce9      	bgt.n	800a394 <prvUnlockQueue+0x60>
 800a3c0:	e000      	b.n	800a3c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a3c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	22ff      	movs	r2, #255	@ 0xff
 800a3c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a3cc:	f001 fd56 	bl	800be7c <vPortExitCritical>
}
 800a3d0:	bf00      	nop
 800a3d2:	3710      	adds	r7, #16
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	bd80      	pop	{r7, pc}

0800a3d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a3d8:	b580      	push	{r7, lr}
 800a3da:	b084      	sub	sp, #16
 800a3dc:	af00      	add	r7, sp, #0
 800a3de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a3e0:	f001 fd1a 	bl	800be18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d102      	bne.n	800a3f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	60fb      	str	r3, [r7, #12]
 800a3f0:	e001      	b.n	800a3f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a3f6:	f001 fd41 	bl	800be7c <vPortExitCritical>

	return xReturn;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}

0800a404 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b084      	sub	sp, #16
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a40c:	f001 fd04 	bl	800be18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a418:	429a      	cmp	r2, r3
 800a41a:	d102      	bne.n	800a422 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a41c:	2301      	movs	r3, #1
 800a41e:	60fb      	str	r3, [r7, #12]
 800a420:	e001      	b.n	800a426 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a422:	2300      	movs	r3, #0
 800a424:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a426:	f001 fd29 	bl	800be7c <vPortExitCritical>

	return xReturn;
 800a42a:	68fb      	ldr	r3, [r7, #12]
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3710      	adds	r7, #16
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a434:	b480      	push	{r7}
 800a436:	b085      	sub	sp, #20
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a43e:	2300      	movs	r3, #0
 800a440:	60fb      	str	r3, [r7, #12]
 800a442:	e014      	b.n	800a46e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a444:	4a0f      	ldr	r2, [pc, #60]	@ (800a484 <vQueueAddToRegistry+0x50>)
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d10b      	bne.n	800a468 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a450:	490c      	ldr	r1, [pc, #48]	@ (800a484 <vQueueAddToRegistry+0x50>)
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	683a      	ldr	r2, [r7, #0]
 800a456:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a45a:	4a0a      	ldr	r2, [pc, #40]	@ (800a484 <vQueueAddToRegistry+0x50>)
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	00db      	lsls	r3, r3, #3
 800a460:	4413      	add	r3, r2
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a466:	e006      	b.n	800a476 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	3301      	adds	r3, #1
 800a46c:	60fb      	str	r3, [r7, #12]
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	2b07      	cmp	r3, #7
 800a472:	d9e7      	bls.n	800a444 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a474:	bf00      	nop
 800a476:	bf00      	nop
 800a478:	3714      	adds	r7, #20
 800a47a:	46bd      	mov	sp, r7
 800a47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a480:	4770      	bx	lr
 800a482:	bf00      	nop
 800a484:	200020a4 	.word	0x200020a4

0800a488 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b086      	sub	sp, #24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	60f8      	str	r0, [r7, #12]
 800a490:	60b9      	str	r1, [r7, #8]
 800a492:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a498:	f001 fcbe 	bl	800be18 <vPortEnterCritical>
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a4a2:	b25b      	sxtb	r3, r3
 800a4a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4a8:	d103      	bne.n	800a4b2 <vQueueWaitForMessageRestricted+0x2a>
 800a4aa:	697b      	ldr	r3, [r7, #20]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4b8:	b25b      	sxtb	r3, r3
 800a4ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4be:	d103      	bne.n	800a4c8 <vQueueWaitForMessageRestricted+0x40>
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4c8:	f001 fcd8 	bl	800be7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d106      	bne.n	800a4e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	3324      	adds	r3, #36	@ 0x24
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	68b9      	ldr	r1, [r7, #8]
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f000 fd3d 	bl	800af5c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a4e2:	6978      	ldr	r0, [r7, #20]
 800a4e4:	f7ff ff26 	bl	800a334 <prvUnlockQueue>
	}
 800a4e8:	bf00      	nop
 800a4ea:	3718      	adds	r7, #24
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}

0800a4f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b08e      	sub	sp, #56	@ 0x38
 800a4f4:	af04      	add	r7, sp, #16
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	60b9      	str	r1, [r7, #8]
 800a4fa:	607a      	str	r2, [r7, #4]
 800a4fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a4fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a500:	2b00      	cmp	r3, #0
 800a502:	d10b      	bne.n	800a51c <xTaskCreateStatic+0x2c>
	__asm volatile
 800a504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a508:	f383 8811 	msr	BASEPRI, r3
 800a50c:	f3bf 8f6f 	isb	sy
 800a510:	f3bf 8f4f 	dsb	sy
 800a514:	623b      	str	r3, [r7, #32]
}
 800a516:	bf00      	nop
 800a518:	bf00      	nop
 800a51a:	e7fd      	b.n	800a518 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a51c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10b      	bne.n	800a53a <xTaskCreateStatic+0x4a>
	__asm volatile
 800a522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a526:	f383 8811 	msr	BASEPRI, r3
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	61fb      	str	r3, [r7, #28]
}
 800a534:	bf00      	nop
 800a536:	bf00      	nop
 800a538:	e7fd      	b.n	800a536 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a53a:	23a8      	movs	r3, #168	@ 0xa8
 800a53c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	2ba8      	cmp	r3, #168	@ 0xa8
 800a542:	d00b      	beq.n	800a55c <xTaskCreateStatic+0x6c>
	__asm volatile
 800a544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a548:	f383 8811 	msr	BASEPRI, r3
 800a54c:	f3bf 8f6f 	isb	sy
 800a550:	f3bf 8f4f 	dsb	sy
 800a554:	61bb      	str	r3, [r7, #24]
}
 800a556:	bf00      	nop
 800a558:	bf00      	nop
 800a55a:	e7fd      	b.n	800a558 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a55c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a55e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a560:	2b00      	cmp	r3, #0
 800a562:	d01e      	beq.n	800a5a2 <xTaskCreateStatic+0xb2>
 800a564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a566:	2b00      	cmp	r3, #0
 800a568:	d01b      	beq.n	800a5a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a56a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a56c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a570:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a572:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a576:	2202      	movs	r2, #2
 800a578:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a57c:	2300      	movs	r3, #0
 800a57e:	9303      	str	r3, [sp, #12]
 800a580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a582:	9302      	str	r3, [sp, #8]
 800a584:	f107 0314 	add.w	r3, r7, #20
 800a588:	9301      	str	r3, [sp, #4]
 800a58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a58c:	9300      	str	r3, [sp, #0]
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	687a      	ldr	r2, [r7, #4]
 800a592:	68b9      	ldr	r1, [r7, #8]
 800a594:	68f8      	ldr	r0, [r7, #12]
 800a596:	f000 f851 	bl	800a63c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a59a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a59c:	f000 f8f6 	bl	800a78c <prvAddNewTaskToReadyList>
 800a5a0:	e001      	b.n	800a5a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a5a6:	697b      	ldr	r3, [r7, #20]
	}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3728      	adds	r7, #40	@ 0x28
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b08c      	sub	sp, #48	@ 0x30
 800a5b4:	af04      	add	r7, sp, #16
 800a5b6:	60f8      	str	r0, [r7, #12]
 800a5b8:	60b9      	str	r1, [r7, #8]
 800a5ba:	603b      	str	r3, [r7, #0]
 800a5bc:	4613      	mov	r3, r2
 800a5be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a5c0:	88fb      	ldrh	r3, [r7, #6]
 800a5c2:	009b      	lsls	r3, r3, #2
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	f001 fd49 	bl	800c05c <pvPortMalloc>
 800a5ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d00e      	beq.n	800a5f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a5d2:	20a8      	movs	r0, #168	@ 0xa8
 800a5d4:	f001 fd42 	bl	800c05c <pvPortMalloc>
 800a5d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a5da:	69fb      	ldr	r3, [r7, #28]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d003      	beq.n	800a5e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a5e0:	69fb      	ldr	r3, [r7, #28]
 800a5e2:	697a      	ldr	r2, [r7, #20]
 800a5e4:	631a      	str	r2, [r3, #48]	@ 0x30
 800a5e6:	e005      	b.n	800a5f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a5e8:	6978      	ldr	r0, [r7, #20]
 800a5ea:	f001 fe05 	bl	800c1f8 <vPortFree>
 800a5ee:	e001      	b.n	800a5f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a5f4:	69fb      	ldr	r3, [r7, #28]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d017      	beq.n	800a62a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a5fa:	69fb      	ldr	r3, [r7, #28]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a602:	88fa      	ldrh	r2, [r7, #6]
 800a604:	2300      	movs	r3, #0
 800a606:	9303      	str	r3, [sp, #12]
 800a608:	69fb      	ldr	r3, [r7, #28]
 800a60a:	9302      	str	r3, [sp, #8]
 800a60c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a60e:	9301      	str	r3, [sp, #4]
 800a610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	68b9      	ldr	r1, [r7, #8]
 800a618:	68f8      	ldr	r0, [r7, #12]
 800a61a:	f000 f80f 	bl	800a63c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a61e:	69f8      	ldr	r0, [r7, #28]
 800a620:	f000 f8b4 	bl	800a78c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a624:	2301      	movs	r3, #1
 800a626:	61bb      	str	r3, [r7, #24]
 800a628:	e002      	b.n	800a630 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a62a:	f04f 33ff 	mov.w	r3, #4294967295
 800a62e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a630:	69bb      	ldr	r3, [r7, #24]
	}
 800a632:	4618      	mov	r0, r3
 800a634:	3720      	adds	r7, #32
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
	...

0800a63c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b088      	sub	sp, #32
 800a640:	af00      	add	r7, sp, #0
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	607a      	str	r2, [r7, #4]
 800a648:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	009b      	lsls	r3, r3, #2
 800a652:	461a      	mov	r2, r3
 800a654:	21a5      	movs	r1, #165	@ 0xa5
 800a656:	f001 feef 	bl	800c438 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a65c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a664:	3b01      	subs	r3, #1
 800a666:	009b      	lsls	r3, r3, #2
 800a668:	4413      	add	r3, r2
 800a66a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a66c:	69bb      	ldr	r3, [r7, #24]
 800a66e:	f023 0307 	bic.w	r3, r3, #7
 800a672:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a674:	69bb      	ldr	r3, [r7, #24]
 800a676:	f003 0307 	and.w	r3, r3, #7
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d00b      	beq.n	800a696 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a682:	f383 8811 	msr	BASEPRI, r3
 800a686:	f3bf 8f6f 	isb	sy
 800a68a:	f3bf 8f4f 	dsb	sy
 800a68e:	617b      	str	r3, [r7, #20]
}
 800a690:	bf00      	nop
 800a692:	bf00      	nop
 800a694:	e7fd      	b.n	800a692 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d01f      	beq.n	800a6dc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a69c:	2300      	movs	r3, #0
 800a69e:	61fb      	str	r3, [r7, #28]
 800a6a0:	e012      	b.n	800a6c8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a6a2:	68ba      	ldr	r2, [r7, #8]
 800a6a4:	69fb      	ldr	r3, [r7, #28]
 800a6a6:	4413      	add	r3, r2
 800a6a8:	7819      	ldrb	r1, [r3, #0]
 800a6aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6ac:	69fb      	ldr	r3, [r7, #28]
 800a6ae:	4413      	add	r3, r2
 800a6b0:	3334      	adds	r3, #52	@ 0x34
 800a6b2:	460a      	mov	r2, r1
 800a6b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a6b6:	68ba      	ldr	r2, [r7, #8]
 800a6b8:	69fb      	ldr	r3, [r7, #28]
 800a6ba:	4413      	add	r3, r2
 800a6bc:	781b      	ldrb	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d006      	beq.n	800a6d0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a6c2:	69fb      	ldr	r3, [r7, #28]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	61fb      	str	r3, [r7, #28]
 800a6c8:	69fb      	ldr	r3, [r7, #28]
 800a6ca:	2b0f      	cmp	r3, #15
 800a6cc:	d9e9      	bls.n	800a6a2 <prvInitialiseNewTask+0x66>
 800a6ce:	e000      	b.n	800a6d2 <prvInitialiseNewTask+0x96>
			{
				break;
 800a6d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a6da:	e003      	b.n	800a6e4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a6e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e6:	2b37      	cmp	r3, #55	@ 0x37
 800a6e8:	d901      	bls.n	800a6ee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a6ea:	2337      	movs	r3, #55	@ 0x37
 800a6ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a6f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6f8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a702:	3304      	adds	r3, #4
 800a704:	4618      	mov	r0, r3
 800a706:	f7ff f965 	bl	80099d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70c:	3318      	adds	r3, #24
 800a70e:	4618      	mov	r0, r3
 800a710:	f7ff f960 	bl	80099d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a718:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a71c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a722:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a728:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a72a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a72c:	2200      	movs	r2, #0
 800a72e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a734:	2200      	movs	r2, #0
 800a736:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a73a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73c:	3354      	adds	r3, #84	@ 0x54
 800a73e:	224c      	movs	r2, #76	@ 0x4c
 800a740:	2100      	movs	r1, #0
 800a742:	4618      	mov	r0, r3
 800a744:	f001 fe78 	bl	800c438 <memset>
 800a748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a74a:	4a0d      	ldr	r2, [pc, #52]	@ (800a780 <prvInitialiseNewTask+0x144>)
 800a74c:	659a      	str	r2, [r3, #88]	@ 0x58
 800a74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a750:	4a0c      	ldr	r2, [pc, #48]	@ (800a784 <prvInitialiseNewTask+0x148>)
 800a752:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a756:	4a0c      	ldr	r2, [pc, #48]	@ (800a788 <prvInitialiseNewTask+0x14c>)
 800a758:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a75a:	683a      	ldr	r2, [r7, #0]
 800a75c:	68f9      	ldr	r1, [r7, #12]
 800a75e:	69b8      	ldr	r0, [r7, #24]
 800a760:	f001 fa2a 	bl	800bbb8 <pxPortInitialiseStack>
 800a764:	4602      	mov	r2, r0
 800a766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a768:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a76a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d002      	beq.n	800a776 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a774:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a776:	bf00      	nop
 800a778:	3720      	adds	r7, #32
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
 800a77e:	bf00      	nop
 800a780:	20003338 	.word	0x20003338
 800a784:	200033a0 	.word	0x200033a0
 800a788:	20003408 	.word	0x20003408

0800a78c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a794:	f001 fb40 	bl	800be18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a798:	4b2d      	ldr	r3, [pc, #180]	@ (800a850 <prvAddNewTaskToReadyList+0xc4>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	3301      	adds	r3, #1
 800a79e:	4a2c      	ldr	r2, [pc, #176]	@ (800a850 <prvAddNewTaskToReadyList+0xc4>)
 800a7a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a7a2:	4b2c      	ldr	r3, [pc, #176]	@ (800a854 <prvAddNewTaskToReadyList+0xc8>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d109      	bne.n	800a7be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a7aa:	4a2a      	ldr	r2, [pc, #168]	@ (800a854 <prvAddNewTaskToReadyList+0xc8>)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a7b0:	4b27      	ldr	r3, [pc, #156]	@ (800a850 <prvAddNewTaskToReadyList+0xc4>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	2b01      	cmp	r3, #1
 800a7b6:	d110      	bne.n	800a7da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a7b8:	f000 fcfe 	bl	800b1b8 <prvInitialiseTaskLists>
 800a7bc:	e00d      	b.n	800a7da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a7be:	4b26      	ldr	r3, [pc, #152]	@ (800a858 <prvAddNewTaskToReadyList+0xcc>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d109      	bne.n	800a7da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a7c6:	4b23      	ldr	r3, [pc, #140]	@ (800a854 <prvAddNewTaskToReadyList+0xc8>)
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	d802      	bhi.n	800a7da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a7d4:	4a1f      	ldr	r2, [pc, #124]	@ (800a854 <prvAddNewTaskToReadyList+0xc8>)
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a7da:	4b20      	ldr	r3, [pc, #128]	@ (800a85c <prvAddNewTaskToReadyList+0xd0>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	3301      	adds	r3, #1
 800a7e0:	4a1e      	ldr	r2, [pc, #120]	@ (800a85c <prvAddNewTaskToReadyList+0xd0>)
 800a7e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a7e4:	4b1d      	ldr	r3, [pc, #116]	@ (800a85c <prvAddNewTaskToReadyList+0xd0>)
 800a7e6:	681a      	ldr	r2, [r3, #0]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7f0:	4b1b      	ldr	r3, [pc, #108]	@ (800a860 <prvAddNewTaskToReadyList+0xd4>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	d903      	bls.n	800a800 <prvAddNewTaskToReadyList+0x74>
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7fc:	4a18      	ldr	r2, [pc, #96]	@ (800a860 <prvAddNewTaskToReadyList+0xd4>)
 800a7fe:	6013      	str	r3, [r2, #0]
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a804:	4613      	mov	r3, r2
 800a806:	009b      	lsls	r3, r3, #2
 800a808:	4413      	add	r3, r2
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	4a15      	ldr	r2, [pc, #84]	@ (800a864 <prvAddNewTaskToReadyList+0xd8>)
 800a80e:	441a      	add	r2, r3
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	3304      	adds	r3, #4
 800a814:	4619      	mov	r1, r3
 800a816:	4610      	mov	r0, r2
 800a818:	f7ff f8e9 	bl	80099ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a81c:	f001 fb2e 	bl	800be7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a820:	4b0d      	ldr	r3, [pc, #52]	@ (800a858 <prvAddNewTaskToReadyList+0xcc>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d00e      	beq.n	800a846 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a828:	4b0a      	ldr	r3, [pc, #40]	@ (800a854 <prvAddNewTaskToReadyList+0xc8>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a832:	429a      	cmp	r2, r3
 800a834:	d207      	bcs.n	800a846 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a836:	4b0c      	ldr	r3, [pc, #48]	@ (800a868 <prvAddNewTaskToReadyList+0xdc>)
 800a838:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a83c:	601a      	str	r2, [r3, #0]
 800a83e:	f3bf 8f4f 	dsb	sy
 800a842:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a846:	bf00      	nop
 800a848:	3708      	adds	r7, #8
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}
 800a84e:	bf00      	nop
 800a850:	200025b8 	.word	0x200025b8
 800a854:	200020e4 	.word	0x200020e4
 800a858:	200025c4 	.word	0x200025c4
 800a85c:	200025d4 	.word	0x200025d4
 800a860:	200025c0 	.word	0x200025c0
 800a864:	200020e8 	.word	0x200020e8
 800a868:	e000ed04 	.word	0xe000ed04

0800a86c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b084      	sub	sp, #16
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a874:	f001 fad0 	bl	800be18 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d102      	bne.n	800a884 <vTaskDelete+0x18>
 800a87e:	4b2d      	ldr	r3, [pc, #180]	@ (800a934 <vTaskDelete+0xc8>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	e000      	b.n	800a886 <vTaskDelete+0x1a>
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	3304      	adds	r3, #4
 800a88c:	4618      	mov	r0, r3
 800a88e:	f7ff f90b 	bl	8009aa8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a896:	2b00      	cmp	r3, #0
 800a898:	d004      	beq.n	800a8a4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	3318      	adds	r3, #24
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7ff f902 	bl	8009aa8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800a8a4:	4b24      	ldr	r3, [pc, #144]	@ (800a938 <vTaskDelete+0xcc>)
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	3301      	adds	r3, #1
 800a8aa:	4a23      	ldr	r2, [pc, #140]	@ (800a938 <vTaskDelete+0xcc>)
 800a8ac:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800a8ae:	4b21      	ldr	r3, [pc, #132]	@ (800a934 <vTaskDelete+0xc8>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	68fa      	ldr	r2, [r7, #12]
 800a8b4:	429a      	cmp	r2, r3
 800a8b6:	d10b      	bne.n	800a8d0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	3304      	adds	r3, #4
 800a8bc:	4619      	mov	r1, r3
 800a8be:	481f      	ldr	r0, [pc, #124]	@ (800a93c <vTaskDelete+0xd0>)
 800a8c0:	f7ff f895 	bl	80099ee <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800a8c4:	4b1e      	ldr	r3, [pc, #120]	@ (800a940 <vTaskDelete+0xd4>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	3301      	adds	r3, #1
 800a8ca:	4a1d      	ldr	r2, [pc, #116]	@ (800a940 <vTaskDelete+0xd4>)
 800a8cc:	6013      	str	r3, [r2, #0]
 800a8ce:	e009      	b.n	800a8e4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800a8d0:	4b1c      	ldr	r3, [pc, #112]	@ (800a944 <vTaskDelete+0xd8>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	3b01      	subs	r3, #1
 800a8d6:	4a1b      	ldr	r2, [pc, #108]	@ (800a944 <vTaskDelete+0xd8>)
 800a8d8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800a8da:	68f8      	ldr	r0, [r7, #12]
 800a8dc:	f000 fcda 	bl	800b294 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800a8e0:	f000 fd0e 	bl	800b300 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800a8e4:	f001 faca 	bl	800be7c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800a8e8:	4b17      	ldr	r3, [pc, #92]	@ (800a948 <vTaskDelete+0xdc>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d01c      	beq.n	800a92a <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800a8f0:	4b10      	ldr	r3, [pc, #64]	@ (800a934 <vTaskDelete+0xc8>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	68fa      	ldr	r2, [r7, #12]
 800a8f6:	429a      	cmp	r2, r3
 800a8f8:	d117      	bne.n	800a92a <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800a8fa:	4b14      	ldr	r3, [pc, #80]	@ (800a94c <vTaskDelete+0xe0>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d00b      	beq.n	800a91a <vTaskDelete+0xae>
	__asm volatile
 800a902:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a906:	f383 8811 	msr	BASEPRI, r3
 800a90a:	f3bf 8f6f 	isb	sy
 800a90e:	f3bf 8f4f 	dsb	sy
 800a912:	60bb      	str	r3, [r7, #8]
}
 800a914:	bf00      	nop
 800a916:	bf00      	nop
 800a918:	e7fd      	b.n	800a916 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800a91a:	4b0d      	ldr	r3, [pc, #52]	@ (800a950 <vTaskDelete+0xe4>)
 800a91c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a920:	601a      	str	r2, [r3, #0]
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a92a:	bf00      	nop
 800a92c:	3710      	adds	r7, #16
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	200020e4 	.word	0x200020e4
 800a938:	200025d4 	.word	0x200025d4
 800a93c:	2000258c 	.word	0x2000258c
 800a940:	200025a0 	.word	0x200025a0
 800a944:	200025b8 	.word	0x200025b8
 800a948:	200025c4 	.word	0x200025c4
 800a94c:	200025e0 	.word	0x200025e0
 800a950:	e000ed04 	.word	0xe000ed04

0800a954 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a954:	b580      	push	{r7, lr}
 800a956:	b08a      	sub	sp, #40	@ 0x28
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a95e:	2300      	movs	r3, #0
 800a960:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d10b      	bne.n	800a980 <vTaskDelayUntil+0x2c>
	__asm volatile
 800a968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a96c:	f383 8811 	msr	BASEPRI, r3
 800a970:	f3bf 8f6f 	isb	sy
 800a974:	f3bf 8f4f 	dsb	sy
 800a978:	617b      	str	r3, [r7, #20]
}
 800a97a:	bf00      	nop
 800a97c:	bf00      	nop
 800a97e:	e7fd      	b.n	800a97c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d10b      	bne.n	800a99e <vTaskDelayUntil+0x4a>
	__asm volatile
 800a986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a98a:	f383 8811 	msr	BASEPRI, r3
 800a98e:	f3bf 8f6f 	isb	sy
 800a992:	f3bf 8f4f 	dsb	sy
 800a996:	613b      	str	r3, [r7, #16]
}
 800a998:	bf00      	nop
 800a99a:	bf00      	nop
 800a99c:	e7fd      	b.n	800a99a <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800a99e:	4b2a      	ldr	r3, [pc, #168]	@ (800aa48 <vTaskDelayUntil+0xf4>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d00b      	beq.n	800a9be <vTaskDelayUntil+0x6a>
	__asm volatile
 800a9a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9aa:	f383 8811 	msr	BASEPRI, r3
 800a9ae:	f3bf 8f6f 	isb	sy
 800a9b2:	f3bf 8f4f 	dsb	sy
 800a9b6:	60fb      	str	r3, [r7, #12]
}
 800a9b8:	bf00      	nop
 800a9ba:	bf00      	nop
 800a9bc:	e7fd      	b.n	800a9ba <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800a9be:	f000 f8b9 	bl	800ab34 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a9c2:	4b22      	ldr	r3, [pc, #136]	@ (800aa4c <vTaskDelayUntil+0xf8>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	683a      	ldr	r2, [r7, #0]
 800a9ce:	4413      	add	r3, r2
 800a9d0:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	6a3a      	ldr	r2, [r7, #32]
 800a9d8:	429a      	cmp	r2, r3
 800a9da:	d20b      	bcs.n	800a9f4 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	69fa      	ldr	r2, [r7, #28]
 800a9e2:	429a      	cmp	r2, r3
 800a9e4:	d211      	bcs.n	800aa0a <vTaskDelayUntil+0xb6>
 800a9e6:	69fa      	ldr	r2, [r7, #28]
 800a9e8:	6a3b      	ldr	r3, [r7, #32]
 800a9ea:	429a      	cmp	r2, r3
 800a9ec:	d90d      	bls.n	800aa0a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a9ee:	2301      	movs	r3, #1
 800a9f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9f2:	e00a      	b.n	800aa0a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	69fa      	ldr	r2, [r7, #28]
 800a9fa:	429a      	cmp	r2, r3
 800a9fc:	d303      	bcc.n	800aa06 <vTaskDelayUntil+0xb2>
 800a9fe:	69fa      	ldr	r2, [r7, #28]
 800aa00:	6a3b      	ldr	r3, [r7, #32]
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d901      	bls.n	800aa0a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800aa06:	2301      	movs	r3, #1
 800aa08:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	69fa      	ldr	r2, [r7, #28]
 800aa0e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800aa10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d006      	beq.n	800aa24 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800aa16:	69fa      	ldr	r2, [r7, #28]
 800aa18:	6a3b      	ldr	r3, [r7, #32]
 800aa1a:	1ad3      	subs	r3, r2, r3
 800aa1c:	2100      	movs	r1, #0
 800aa1e:	4618      	mov	r0, r3
 800aa20:	f000 fd1c 	bl	800b45c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800aa24:	f000 f894 	bl	800ab50 <xTaskResumeAll>
 800aa28:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aa2a:	69bb      	ldr	r3, [r7, #24]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d107      	bne.n	800aa40 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800aa30:	4b07      	ldr	r3, [pc, #28]	@ (800aa50 <vTaskDelayUntil+0xfc>)
 800aa32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa36:	601a      	str	r2, [r3, #0]
 800aa38:	f3bf 8f4f 	dsb	sy
 800aa3c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aa40:	bf00      	nop
 800aa42:	3728      	adds	r7, #40	@ 0x28
 800aa44:	46bd      	mov	sp, r7
 800aa46:	bd80      	pop	{r7, pc}
 800aa48:	200025e0 	.word	0x200025e0
 800aa4c:	200025bc 	.word	0x200025bc
 800aa50:	e000ed04 	.word	0xe000ed04

0800aa54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b08a      	sub	sp, #40	@ 0x28
 800aa58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aa5e:	2300      	movs	r3, #0
 800aa60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aa62:	463a      	mov	r2, r7
 800aa64:	1d39      	adds	r1, r7, #4
 800aa66:	f107 0308 	add.w	r3, r7, #8
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f7fe ff5e 	bl	800992c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800aa70:	6839      	ldr	r1, [r7, #0]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	68ba      	ldr	r2, [r7, #8]
 800aa76:	9202      	str	r2, [sp, #8]
 800aa78:	9301      	str	r3, [sp, #4]
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	9300      	str	r3, [sp, #0]
 800aa7e:	2300      	movs	r3, #0
 800aa80:	460a      	mov	r2, r1
 800aa82:	4924      	ldr	r1, [pc, #144]	@ (800ab14 <vTaskStartScheduler+0xc0>)
 800aa84:	4824      	ldr	r0, [pc, #144]	@ (800ab18 <vTaskStartScheduler+0xc4>)
 800aa86:	f7ff fd33 	bl	800a4f0 <xTaskCreateStatic>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	4a23      	ldr	r2, [pc, #140]	@ (800ab1c <vTaskStartScheduler+0xc8>)
 800aa8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aa90:	4b22      	ldr	r3, [pc, #136]	@ (800ab1c <vTaskStartScheduler+0xc8>)
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d002      	beq.n	800aa9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aa98:	2301      	movs	r3, #1
 800aa9a:	617b      	str	r3, [r7, #20]
 800aa9c:	e001      	b.n	800aaa2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d102      	bne.n	800aaae <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800aaa8:	f000 fd2c 	bl	800b504 <xTimerCreateTimerTask>
 800aaac:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	2b01      	cmp	r3, #1
 800aab2:	d11b      	bne.n	800aaec <vTaskStartScheduler+0x98>
	__asm volatile
 800aab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aab8:	f383 8811 	msr	BASEPRI, r3
 800aabc:	f3bf 8f6f 	isb	sy
 800aac0:	f3bf 8f4f 	dsb	sy
 800aac4:	613b      	str	r3, [r7, #16]
}
 800aac6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aac8:	4b15      	ldr	r3, [pc, #84]	@ (800ab20 <vTaskStartScheduler+0xcc>)
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	3354      	adds	r3, #84	@ 0x54
 800aace:	4a15      	ldr	r2, [pc, #84]	@ (800ab24 <vTaskStartScheduler+0xd0>)
 800aad0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aad2:	4b15      	ldr	r3, [pc, #84]	@ (800ab28 <vTaskStartScheduler+0xd4>)
 800aad4:	f04f 32ff 	mov.w	r2, #4294967295
 800aad8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aada:	4b14      	ldr	r3, [pc, #80]	@ (800ab2c <vTaskStartScheduler+0xd8>)
 800aadc:	2201      	movs	r2, #1
 800aade:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aae0:	4b13      	ldr	r3, [pc, #76]	@ (800ab30 <vTaskStartScheduler+0xdc>)
 800aae2:	2200      	movs	r2, #0
 800aae4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aae6:	f001 f8f3 	bl	800bcd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aaea:	e00f      	b.n	800ab0c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aaec:	697b      	ldr	r3, [r7, #20]
 800aaee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaf2:	d10b      	bne.n	800ab0c <vTaskStartScheduler+0xb8>
	__asm volatile
 800aaf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaf8:	f383 8811 	msr	BASEPRI, r3
 800aafc:	f3bf 8f6f 	isb	sy
 800ab00:	f3bf 8f4f 	dsb	sy
 800ab04:	60fb      	str	r3, [r7, #12]
}
 800ab06:	bf00      	nop
 800ab08:	bf00      	nop
 800ab0a:	e7fd      	b.n	800ab08 <vTaskStartScheduler+0xb4>
}
 800ab0c:	bf00      	nop
 800ab0e:	3718      	adds	r7, #24
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	0800c860 	.word	0x0800c860
 800ab18:	0800b189 	.word	0x0800b189
 800ab1c:	200025dc 	.word	0x200025dc
 800ab20:	200020e4 	.word	0x200020e4
 800ab24:	20001278 	.word	0x20001278
 800ab28:	200025d8 	.word	0x200025d8
 800ab2c:	200025c4 	.word	0x200025c4
 800ab30:	200025bc 	.word	0x200025bc

0800ab34 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ab34:	b480      	push	{r7}
 800ab36:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ab38:	4b04      	ldr	r3, [pc, #16]	@ (800ab4c <vTaskSuspendAll+0x18>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	3301      	adds	r3, #1
 800ab3e:	4a03      	ldr	r2, [pc, #12]	@ (800ab4c <vTaskSuspendAll+0x18>)
 800ab40:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ab42:	bf00      	nop
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr
 800ab4c:	200025e0 	.word	0x200025e0

0800ab50 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b084      	sub	sp, #16
 800ab54:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ab56:	2300      	movs	r3, #0
 800ab58:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ab5e:	4b42      	ldr	r3, [pc, #264]	@ (800ac68 <xTaskResumeAll+0x118>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d10b      	bne.n	800ab7e <xTaskResumeAll+0x2e>
	__asm volatile
 800ab66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab6a:	f383 8811 	msr	BASEPRI, r3
 800ab6e:	f3bf 8f6f 	isb	sy
 800ab72:	f3bf 8f4f 	dsb	sy
 800ab76:	603b      	str	r3, [r7, #0]
}
 800ab78:	bf00      	nop
 800ab7a:	bf00      	nop
 800ab7c:	e7fd      	b.n	800ab7a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ab7e:	f001 f94b 	bl	800be18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ab82:	4b39      	ldr	r3, [pc, #228]	@ (800ac68 <xTaskResumeAll+0x118>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	3b01      	subs	r3, #1
 800ab88:	4a37      	ldr	r2, [pc, #220]	@ (800ac68 <xTaskResumeAll+0x118>)
 800ab8a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab8c:	4b36      	ldr	r3, [pc, #216]	@ (800ac68 <xTaskResumeAll+0x118>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d162      	bne.n	800ac5a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ab94:	4b35      	ldr	r3, [pc, #212]	@ (800ac6c <xTaskResumeAll+0x11c>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d05e      	beq.n	800ac5a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab9c:	e02f      	b.n	800abfe <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab9e:	4b34      	ldr	r3, [pc, #208]	@ (800ac70 <xTaskResumeAll+0x120>)
 800aba0:	68db      	ldr	r3, [r3, #12]
 800aba2:	68db      	ldr	r3, [r3, #12]
 800aba4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	3318      	adds	r3, #24
 800abaa:	4618      	mov	r0, r3
 800abac:	f7fe ff7c 	bl	8009aa8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	3304      	adds	r3, #4
 800abb4:	4618      	mov	r0, r3
 800abb6:	f7fe ff77 	bl	8009aa8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abbe:	4b2d      	ldr	r3, [pc, #180]	@ (800ac74 <xTaskResumeAll+0x124>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d903      	bls.n	800abce <xTaskResumeAll+0x7e>
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abca:	4a2a      	ldr	r2, [pc, #168]	@ (800ac74 <xTaskResumeAll+0x124>)
 800abcc:	6013      	str	r3, [r2, #0]
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abd2:	4613      	mov	r3, r2
 800abd4:	009b      	lsls	r3, r3, #2
 800abd6:	4413      	add	r3, r2
 800abd8:	009b      	lsls	r3, r3, #2
 800abda:	4a27      	ldr	r2, [pc, #156]	@ (800ac78 <xTaskResumeAll+0x128>)
 800abdc:	441a      	add	r2, r3
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	3304      	adds	r3, #4
 800abe2:	4619      	mov	r1, r3
 800abe4:	4610      	mov	r0, r2
 800abe6:	f7fe ff02 	bl	80099ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abee:	4b23      	ldr	r3, [pc, #140]	@ (800ac7c <xTaskResumeAll+0x12c>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abf4:	429a      	cmp	r2, r3
 800abf6:	d302      	bcc.n	800abfe <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800abf8:	4b21      	ldr	r3, [pc, #132]	@ (800ac80 <xTaskResumeAll+0x130>)
 800abfa:	2201      	movs	r2, #1
 800abfc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800abfe:	4b1c      	ldr	r3, [pc, #112]	@ (800ac70 <xTaskResumeAll+0x120>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d1cb      	bne.n	800ab9e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d001      	beq.n	800ac10 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ac0c:	f000 fb78 	bl	800b300 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ac10:	4b1c      	ldr	r3, [pc, #112]	@ (800ac84 <xTaskResumeAll+0x134>)
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d010      	beq.n	800ac3e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ac1c:	f000 f858 	bl	800acd0 <xTaskIncrementTick>
 800ac20:	4603      	mov	r3, r0
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d002      	beq.n	800ac2c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800ac26:	4b16      	ldr	r3, [pc, #88]	@ (800ac80 <xTaskResumeAll+0x130>)
 800ac28:	2201      	movs	r2, #1
 800ac2a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	3b01      	subs	r3, #1
 800ac30:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d1f1      	bne.n	800ac1c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800ac38:	4b12      	ldr	r3, [pc, #72]	@ (800ac84 <xTaskResumeAll+0x134>)
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ac3e:	4b10      	ldr	r3, [pc, #64]	@ (800ac80 <xTaskResumeAll+0x130>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d009      	beq.n	800ac5a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ac46:	2301      	movs	r3, #1
 800ac48:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ac4a:	4b0f      	ldr	r3, [pc, #60]	@ (800ac88 <xTaskResumeAll+0x138>)
 800ac4c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac50:	601a      	str	r2, [r3, #0]
 800ac52:	f3bf 8f4f 	dsb	sy
 800ac56:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac5a:	f001 f90f 	bl	800be7c <vPortExitCritical>

	return xAlreadyYielded;
 800ac5e:	68bb      	ldr	r3, [r7, #8]
}
 800ac60:	4618      	mov	r0, r3
 800ac62:	3710      	adds	r7, #16
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}
 800ac68:	200025e0 	.word	0x200025e0
 800ac6c:	200025b8 	.word	0x200025b8
 800ac70:	20002578 	.word	0x20002578
 800ac74:	200025c0 	.word	0x200025c0
 800ac78:	200020e8 	.word	0x200020e8
 800ac7c:	200020e4 	.word	0x200020e4
 800ac80:	200025cc 	.word	0x200025cc
 800ac84:	200025c8 	.word	0x200025c8
 800ac88:	e000ed04 	.word	0xe000ed04

0800ac8c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b083      	sub	sp, #12
 800ac90:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ac92:	4b05      	ldr	r3, [pc, #20]	@ (800aca8 <xTaskGetTickCount+0x1c>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ac98:	687b      	ldr	r3, [r7, #4]
}
 800ac9a:	4618      	mov	r0, r3
 800ac9c:	370c      	adds	r7, #12
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca4:	4770      	bx	lr
 800aca6:	bf00      	nop
 800aca8:	200025bc 	.word	0x200025bc

0800acac <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b082      	sub	sp, #8
 800acb0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800acb2:	f001 f991 	bl	800bfd8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800acb6:	2300      	movs	r3, #0
 800acb8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800acba:	4b04      	ldr	r3, [pc, #16]	@ (800accc <xTaskGetTickCountFromISR+0x20>)
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800acc0:	683b      	ldr	r3, [r7, #0]
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	3708      	adds	r7, #8
 800acc6:	46bd      	mov	sp, r7
 800acc8:	bd80      	pop	{r7, pc}
 800acca:	bf00      	nop
 800accc:	200025bc 	.word	0x200025bc

0800acd0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b086      	sub	sp, #24
 800acd4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800acd6:	2300      	movs	r3, #0
 800acd8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acda:	4b4f      	ldr	r3, [pc, #316]	@ (800ae18 <xTaskIncrementTick+0x148>)
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	f040 8090 	bne.w	800ae04 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ace4:	4b4d      	ldr	r3, [pc, #308]	@ (800ae1c <xTaskIncrementTick+0x14c>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	3301      	adds	r3, #1
 800acea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800acec:	4a4b      	ldr	r2, [pc, #300]	@ (800ae1c <xTaskIncrementTick+0x14c>)
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800acf2:	693b      	ldr	r3, [r7, #16]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d121      	bne.n	800ad3c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800acf8:	4b49      	ldr	r3, [pc, #292]	@ (800ae20 <xTaskIncrementTick+0x150>)
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d00b      	beq.n	800ad1a <xTaskIncrementTick+0x4a>
	__asm volatile
 800ad02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad06:	f383 8811 	msr	BASEPRI, r3
 800ad0a:	f3bf 8f6f 	isb	sy
 800ad0e:	f3bf 8f4f 	dsb	sy
 800ad12:	603b      	str	r3, [r7, #0]
}
 800ad14:	bf00      	nop
 800ad16:	bf00      	nop
 800ad18:	e7fd      	b.n	800ad16 <xTaskIncrementTick+0x46>
 800ad1a:	4b41      	ldr	r3, [pc, #260]	@ (800ae20 <xTaskIncrementTick+0x150>)
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	60fb      	str	r3, [r7, #12]
 800ad20:	4b40      	ldr	r3, [pc, #256]	@ (800ae24 <xTaskIncrementTick+0x154>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	4a3e      	ldr	r2, [pc, #248]	@ (800ae20 <xTaskIncrementTick+0x150>)
 800ad26:	6013      	str	r3, [r2, #0]
 800ad28:	4a3e      	ldr	r2, [pc, #248]	@ (800ae24 <xTaskIncrementTick+0x154>)
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	6013      	str	r3, [r2, #0]
 800ad2e:	4b3e      	ldr	r3, [pc, #248]	@ (800ae28 <xTaskIncrementTick+0x158>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	3301      	adds	r3, #1
 800ad34:	4a3c      	ldr	r2, [pc, #240]	@ (800ae28 <xTaskIncrementTick+0x158>)
 800ad36:	6013      	str	r3, [r2, #0]
 800ad38:	f000 fae2 	bl	800b300 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ad3c:	4b3b      	ldr	r3, [pc, #236]	@ (800ae2c <xTaskIncrementTick+0x15c>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	693a      	ldr	r2, [r7, #16]
 800ad42:	429a      	cmp	r2, r3
 800ad44:	d349      	bcc.n	800adda <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad46:	4b36      	ldr	r3, [pc, #216]	@ (800ae20 <xTaskIncrementTick+0x150>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d104      	bne.n	800ad5a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad50:	4b36      	ldr	r3, [pc, #216]	@ (800ae2c <xTaskIncrementTick+0x15c>)
 800ad52:	f04f 32ff 	mov.w	r2, #4294967295
 800ad56:	601a      	str	r2, [r3, #0]
					break;
 800ad58:	e03f      	b.n	800adda <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad5a:	4b31      	ldr	r3, [pc, #196]	@ (800ae20 <xTaskIncrementTick+0x150>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	68db      	ldr	r3, [r3, #12]
 800ad60:	68db      	ldr	r3, [r3, #12]
 800ad62:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ad6a:	693a      	ldr	r2, [r7, #16]
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	429a      	cmp	r2, r3
 800ad70:	d203      	bcs.n	800ad7a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ad72:	4a2e      	ldr	r2, [pc, #184]	@ (800ae2c <xTaskIncrementTick+0x15c>)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ad78:	e02f      	b.n	800adda <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	3304      	adds	r3, #4
 800ad7e:	4618      	mov	r0, r3
 800ad80:	f7fe fe92 	bl	8009aa8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d004      	beq.n	800ad96 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	3318      	adds	r3, #24
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7fe fe89 	bl	8009aa8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad9a:	4b25      	ldr	r3, [pc, #148]	@ (800ae30 <xTaskIncrementTick+0x160>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	429a      	cmp	r2, r3
 800ada0:	d903      	bls.n	800adaa <xTaskIncrementTick+0xda>
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ada6:	4a22      	ldr	r2, [pc, #136]	@ (800ae30 <xTaskIncrementTick+0x160>)
 800ada8:	6013      	str	r3, [r2, #0]
 800adaa:	68bb      	ldr	r3, [r7, #8]
 800adac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adae:	4613      	mov	r3, r2
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	4413      	add	r3, r2
 800adb4:	009b      	lsls	r3, r3, #2
 800adb6:	4a1f      	ldr	r2, [pc, #124]	@ (800ae34 <xTaskIncrementTick+0x164>)
 800adb8:	441a      	add	r2, r3
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	3304      	adds	r3, #4
 800adbe:	4619      	mov	r1, r3
 800adc0:	4610      	mov	r0, r2
 800adc2:	f7fe fe14 	bl	80099ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adca:	4b1b      	ldr	r3, [pc, #108]	@ (800ae38 <xTaskIncrementTick+0x168>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add0:	429a      	cmp	r2, r3
 800add2:	d3b8      	bcc.n	800ad46 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800add4:	2301      	movs	r3, #1
 800add6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800add8:	e7b5      	b.n	800ad46 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800adda:	4b17      	ldr	r3, [pc, #92]	@ (800ae38 <xTaskIncrementTick+0x168>)
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ade0:	4914      	ldr	r1, [pc, #80]	@ (800ae34 <xTaskIncrementTick+0x164>)
 800ade2:	4613      	mov	r3, r2
 800ade4:	009b      	lsls	r3, r3, #2
 800ade6:	4413      	add	r3, r2
 800ade8:	009b      	lsls	r3, r3, #2
 800adea:	440b      	add	r3, r1
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	2b01      	cmp	r3, #1
 800adf0:	d901      	bls.n	800adf6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800adf2:	2301      	movs	r3, #1
 800adf4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800adf6:	4b11      	ldr	r3, [pc, #68]	@ (800ae3c <xTaskIncrementTick+0x16c>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d007      	beq.n	800ae0e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800adfe:	2301      	movs	r3, #1
 800ae00:	617b      	str	r3, [r7, #20]
 800ae02:	e004      	b.n	800ae0e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ae04:	4b0e      	ldr	r3, [pc, #56]	@ (800ae40 <xTaskIncrementTick+0x170>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	3301      	adds	r3, #1
 800ae0a:	4a0d      	ldr	r2, [pc, #52]	@ (800ae40 <xTaskIncrementTick+0x170>)
 800ae0c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ae0e:	697b      	ldr	r3, [r7, #20]
}
 800ae10:	4618      	mov	r0, r3
 800ae12:	3718      	adds	r7, #24
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}
 800ae18:	200025e0 	.word	0x200025e0
 800ae1c:	200025bc 	.word	0x200025bc
 800ae20:	20002570 	.word	0x20002570
 800ae24:	20002574 	.word	0x20002574
 800ae28:	200025d0 	.word	0x200025d0
 800ae2c:	200025d8 	.word	0x200025d8
 800ae30:	200025c0 	.word	0x200025c0
 800ae34:	200020e8 	.word	0x200020e8
 800ae38:	200020e4 	.word	0x200020e4
 800ae3c:	200025cc 	.word	0x200025cc
 800ae40:	200025c8 	.word	0x200025c8

0800ae44 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ae44:	b480      	push	{r7}
 800ae46:	b085      	sub	sp, #20
 800ae48:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ae4a:	4b2b      	ldr	r3, [pc, #172]	@ (800aef8 <vTaskSwitchContext+0xb4>)
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d003      	beq.n	800ae5a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ae52:	4b2a      	ldr	r3, [pc, #168]	@ (800aefc <vTaskSwitchContext+0xb8>)
 800ae54:	2201      	movs	r2, #1
 800ae56:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ae58:	e047      	b.n	800aeea <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800ae5a:	4b28      	ldr	r3, [pc, #160]	@ (800aefc <vTaskSwitchContext+0xb8>)
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae60:	4b27      	ldr	r3, [pc, #156]	@ (800af00 <vTaskSwitchContext+0xbc>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	60fb      	str	r3, [r7, #12]
 800ae66:	e011      	b.n	800ae8c <vTaskSwitchContext+0x48>
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d10b      	bne.n	800ae86 <vTaskSwitchContext+0x42>
	__asm volatile
 800ae6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae72:	f383 8811 	msr	BASEPRI, r3
 800ae76:	f3bf 8f6f 	isb	sy
 800ae7a:	f3bf 8f4f 	dsb	sy
 800ae7e:	607b      	str	r3, [r7, #4]
}
 800ae80:	bf00      	nop
 800ae82:	bf00      	nop
 800ae84:	e7fd      	b.n	800ae82 <vTaskSwitchContext+0x3e>
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	3b01      	subs	r3, #1
 800ae8a:	60fb      	str	r3, [r7, #12]
 800ae8c:	491d      	ldr	r1, [pc, #116]	@ (800af04 <vTaskSwitchContext+0xc0>)
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	4613      	mov	r3, r2
 800ae92:	009b      	lsls	r3, r3, #2
 800ae94:	4413      	add	r3, r2
 800ae96:	009b      	lsls	r3, r3, #2
 800ae98:	440b      	add	r3, r1
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d0e3      	beq.n	800ae68 <vTaskSwitchContext+0x24>
 800aea0:	68fa      	ldr	r2, [r7, #12]
 800aea2:	4613      	mov	r3, r2
 800aea4:	009b      	lsls	r3, r3, #2
 800aea6:	4413      	add	r3, r2
 800aea8:	009b      	lsls	r3, r3, #2
 800aeaa:	4a16      	ldr	r2, [pc, #88]	@ (800af04 <vTaskSwitchContext+0xc0>)
 800aeac:	4413      	add	r3, r2
 800aeae:	60bb      	str	r3, [r7, #8]
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	685a      	ldr	r2, [r3, #4]
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	605a      	str	r2, [r3, #4]
 800aeba:	68bb      	ldr	r3, [r7, #8]
 800aebc:	685a      	ldr	r2, [r3, #4]
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	3308      	adds	r3, #8
 800aec2:	429a      	cmp	r2, r3
 800aec4:	d104      	bne.n	800aed0 <vTaskSwitchContext+0x8c>
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	685b      	ldr	r3, [r3, #4]
 800aeca:	685a      	ldr	r2, [r3, #4]
 800aecc:	68bb      	ldr	r3, [r7, #8]
 800aece:	605a      	str	r2, [r3, #4]
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	685b      	ldr	r3, [r3, #4]
 800aed4:	68db      	ldr	r3, [r3, #12]
 800aed6:	4a0c      	ldr	r2, [pc, #48]	@ (800af08 <vTaskSwitchContext+0xc4>)
 800aed8:	6013      	str	r3, [r2, #0]
 800aeda:	4a09      	ldr	r2, [pc, #36]	@ (800af00 <vTaskSwitchContext+0xbc>)
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aee0:	4b09      	ldr	r3, [pc, #36]	@ (800af08 <vTaskSwitchContext+0xc4>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	3354      	adds	r3, #84	@ 0x54
 800aee6:	4a09      	ldr	r2, [pc, #36]	@ (800af0c <vTaskSwitchContext+0xc8>)
 800aee8:	6013      	str	r3, [r2, #0]
}
 800aeea:	bf00      	nop
 800aeec:	3714      	adds	r7, #20
 800aeee:	46bd      	mov	sp, r7
 800aef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef4:	4770      	bx	lr
 800aef6:	bf00      	nop
 800aef8:	200025e0 	.word	0x200025e0
 800aefc:	200025cc 	.word	0x200025cc
 800af00:	200025c0 	.word	0x200025c0
 800af04:	200020e8 	.word	0x200020e8
 800af08:	200020e4 	.word	0x200020e4
 800af0c:	20001278 	.word	0x20001278

0800af10 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b084      	sub	sp, #16
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
 800af18:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d10b      	bne.n	800af38 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800af20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af24:	f383 8811 	msr	BASEPRI, r3
 800af28:	f3bf 8f6f 	isb	sy
 800af2c:	f3bf 8f4f 	dsb	sy
 800af30:	60fb      	str	r3, [r7, #12]
}
 800af32:	bf00      	nop
 800af34:	bf00      	nop
 800af36:	e7fd      	b.n	800af34 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800af38:	4b07      	ldr	r3, [pc, #28]	@ (800af58 <vTaskPlaceOnEventList+0x48>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	3318      	adds	r3, #24
 800af3e:	4619      	mov	r1, r3
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f7fe fd78 	bl	8009a36 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800af46:	2101      	movs	r1, #1
 800af48:	6838      	ldr	r0, [r7, #0]
 800af4a:	f000 fa87 	bl	800b45c <prvAddCurrentTaskToDelayedList>
}
 800af4e:	bf00      	nop
 800af50:	3710      	adds	r7, #16
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}
 800af56:	bf00      	nop
 800af58:	200020e4 	.word	0x200020e4

0800af5c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b086      	sub	sp, #24
 800af60:	af00      	add	r7, sp, #0
 800af62:	60f8      	str	r0, [r7, #12]
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d10b      	bne.n	800af86 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800af6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af72:	f383 8811 	msr	BASEPRI, r3
 800af76:	f3bf 8f6f 	isb	sy
 800af7a:	f3bf 8f4f 	dsb	sy
 800af7e:	617b      	str	r3, [r7, #20]
}
 800af80:	bf00      	nop
 800af82:	bf00      	nop
 800af84:	e7fd      	b.n	800af82 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800af86:	4b0a      	ldr	r3, [pc, #40]	@ (800afb0 <vTaskPlaceOnEventListRestricted+0x54>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	3318      	adds	r3, #24
 800af8c:	4619      	mov	r1, r3
 800af8e:	68f8      	ldr	r0, [r7, #12]
 800af90:	f7fe fd2d 	bl	80099ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d002      	beq.n	800afa0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800af9a:	f04f 33ff 	mov.w	r3, #4294967295
 800af9e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800afa0:	6879      	ldr	r1, [r7, #4]
 800afa2:	68b8      	ldr	r0, [r7, #8]
 800afa4:	f000 fa5a 	bl	800b45c <prvAddCurrentTaskToDelayedList>
	}
 800afa8:	bf00      	nop
 800afaa:	3718      	adds	r7, #24
 800afac:	46bd      	mov	sp, r7
 800afae:	bd80      	pop	{r7, pc}
 800afb0:	200020e4 	.word	0x200020e4

0800afb4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	b086      	sub	sp, #24
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	68db      	ldr	r3, [r3, #12]
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800afc4:	693b      	ldr	r3, [r7, #16]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d10b      	bne.n	800afe2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800afca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afce:	f383 8811 	msr	BASEPRI, r3
 800afd2:	f3bf 8f6f 	isb	sy
 800afd6:	f3bf 8f4f 	dsb	sy
 800afda:	60fb      	str	r3, [r7, #12]
}
 800afdc:	bf00      	nop
 800afde:	bf00      	nop
 800afe0:	e7fd      	b.n	800afde <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	3318      	adds	r3, #24
 800afe6:	4618      	mov	r0, r3
 800afe8:	f7fe fd5e 	bl	8009aa8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800afec:	4b1d      	ldr	r3, [pc, #116]	@ (800b064 <xTaskRemoveFromEventList+0xb0>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d11d      	bne.n	800b030 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	3304      	adds	r3, #4
 800aff8:	4618      	mov	r0, r3
 800affa:	f7fe fd55 	bl	8009aa8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800affe:	693b      	ldr	r3, [r7, #16]
 800b000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b002:	4b19      	ldr	r3, [pc, #100]	@ (800b068 <xTaskRemoveFromEventList+0xb4>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	429a      	cmp	r2, r3
 800b008:	d903      	bls.n	800b012 <xTaskRemoveFromEventList+0x5e>
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b00e:	4a16      	ldr	r2, [pc, #88]	@ (800b068 <xTaskRemoveFromEventList+0xb4>)
 800b010:	6013      	str	r3, [r2, #0]
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b016:	4613      	mov	r3, r2
 800b018:	009b      	lsls	r3, r3, #2
 800b01a:	4413      	add	r3, r2
 800b01c:	009b      	lsls	r3, r3, #2
 800b01e:	4a13      	ldr	r2, [pc, #76]	@ (800b06c <xTaskRemoveFromEventList+0xb8>)
 800b020:	441a      	add	r2, r3
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	3304      	adds	r3, #4
 800b026:	4619      	mov	r1, r3
 800b028:	4610      	mov	r0, r2
 800b02a:	f7fe fce0 	bl	80099ee <vListInsertEnd>
 800b02e:	e005      	b.n	800b03c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	3318      	adds	r3, #24
 800b034:	4619      	mov	r1, r3
 800b036:	480e      	ldr	r0, [pc, #56]	@ (800b070 <xTaskRemoveFromEventList+0xbc>)
 800b038:	f7fe fcd9 	bl	80099ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b03c:	693b      	ldr	r3, [r7, #16]
 800b03e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b040:	4b0c      	ldr	r3, [pc, #48]	@ (800b074 <xTaskRemoveFromEventList+0xc0>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b046:	429a      	cmp	r2, r3
 800b048:	d905      	bls.n	800b056 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b04a:	2301      	movs	r3, #1
 800b04c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b04e:	4b0a      	ldr	r3, [pc, #40]	@ (800b078 <xTaskRemoveFromEventList+0xc4>)
 800b050:	2201      	movs	r2, #1
 800b052:	601a      	str	r2, [r3, #0]
 800b054:	e001      	b.n	800b05a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b056:	2300      	movs	r3, #0
 800b058:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b05a:	697b      	ldr	r3, [r7, #20]
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3718      	adds	r7, #24
 800b060:	46bd      	mov	sp, r7
 800b062:	bd80      	pop	{r7, pc}
 800b064:	200025e0 	.word	0x200025e0
 800b068:	200025c0 	.word	0x200025c0
 800b06c:	200020e8 	.word	0x200020e8
 800b070:	20002578 	.word	0x20002578
 800b074:	200020e4 	.word	0x200020e4
 800b078:	200025cc 	.word	0x200025cc

0800b07c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b07c:	b480      	push	{r7}
 800b07e:	b083      	sub	sp, #12
 800b080:	af00      	add	r7, sp, #0
 800b082:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b084:	4b06      	ldr	r3, [pc, #24]	@ (800b0a0 <vTaskInternalSetTimeOutState+0x24>)
 800b086:	681a      	ldr	r2, [r3, #0]
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b08c:	4b05      	ldr	r3, [pc, #20]	@ (800b0a4 <vTaskInternalSetTimeOutState+0x28>)
 800b08e:	681a      	ldr	r2, [r3, #0]
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	605a      	str	r2, [r3, #4]
}
 800b094:	bf00      	nop
 800b096:	370c      	adds	r7, #12
 800b098:	46bd      	mov	sp, r7
 800b09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09e:	4770      	bx	lr
 800b0a0:	200025d0 	.word	0x200025d0
 800b0a4:	200025bc 	.word	0x200025bc

0800b0a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b088      	sub	sp, #32
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d10b      	bne.n	800b0d0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b0b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0bc:	f383 8811 	msr	BASEPRI, r3
 800b0c0:	f3bf 8f6f 	isb	sy
 800b0c4:	f3bf 8f4f 	dsb	sy
 800b0c8:	613b      	str	r3, [r7, #16]
}
 800b0ca:	bf00      	nop
 800b0cc:	bf00      	nop
 800b0ce:	e7fd      	b.n	800b0cc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d10b      	bne.n	800b0ee <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b0d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0da:	f383 8811 	msr	BASEPRI, r3
 800b0de:	f3bf 8f6f 	isb	sy
 800b0e2:	f3bf 8f4f 	dsb	sy
 800b0e6:	60fb      	str	r3, [r7, #12]
}
 800b0e8:	bf00      	nop
 800b0ea:	bf00      	nop
 800b0ec:	e7fd      	b.n	800b0ea <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b0ee:	f000 fe93 	bl	800be18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b0f2:	4b1d      	ldr	r3, [pc, #116]	@ (800b168 <xTaskCheckForTimeOut+0xc0>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	685b      	ldr	r3, [r3, #4]
 800b0fc:	69ba      	ldr	r2, [r7, #24]
 800b0fe:	1ad3      	subs	r3, r2, r3
 800b100:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b10a:	d102      	bne.n	800b112 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b10c:	2300      	movs	r3, #0
 800b10e:	61fb      	str	r3, [r7, #28]
 800b110:	e023      	b.n	800b15a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681a      	ldr	r2, [r3, #0]
 800b116:	4b15      	ldr	r3, [pc, #84]	@ (800b16c <xTaskCheckForTimeOut+0xc4>)
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	429a      	cmp	r2, r3
 800b11c:	d007      	beq.n	800b12e <xTaskCheckForTimeOut+0x86>
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	685b      	ldr	r3, [r3, #4]
 800b122:	69ba      	ldr	r2, [r7, #24]
 800b124:	429a      	cmp	r2, r3
 800b126:	d302      	bcc.n	800b12e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b128:	2301      	movs	r3, #1
 800b12a:	61fb      	str	r3, [r7, #28]
 800b12c:	e015      	b.n	800b15a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	697a      	ldr	r2, [r7, #20]
 800b134:	429a      	cmp	r2, r3
 800b136:	d20b      	bcs.n	800b150 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	681a      	ldr	r2, [r3, #0]
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	1ad2      	subs	r2, r2, r3
 800b140:	683b      	ldr	r3, [r7, #0]
 800b142:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f7ff ff99 	bl	800b07c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b14a:	2300      	movs	r3, #0
 800b14c:	61fb      	str	r3, [r7, #28]
 800b14e:	e004      	b.n	800b15a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	2200      	movs	r2, #0
 800b154:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b156:	2301      	movs	r3, #1
 800b158:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b15a:	f000 fe8f 	bl	800be7c <vPortExitCritical>

	return xReturn;
 800b15e:	69fb      	ldr	r3, [r7, #28]
}
 800b160:	4618      	mov	r0, r3
 800b162:	3720      	adds	r7, #32
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}
 800b168:	200025bc 	.word	0x200025bc
 800b16c:	200025d0 	.word	0x200025d0

0800b170 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b170:	b480      	push	{r7}
 800b172:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b174:	4b03      	ldr	r3, [pc, #12]	@ (800b184 <vTaskMissedYield+0x14>)
 800b176:	2201      	movs	r2, #1
 800b178:	601a      	str	r2, [r3, #0]
}
 800b17a:	bf00      	nop
 800b17c:	46bd      	mov	sp, r7
 800b17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b182:	4770      	bx	lr
 800b184:	200025cc 	.word	0x200025cc

0800b188 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b190:	f000 f852 	bl	800b238 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b194:	4b06      	ldr	r3, [pc, #24]	@ (800b1b0 <prvIdleTask+0x28>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	2b01      	cmp	r3, #1
 800b19a:	d9f9      	bls.n	800b190 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b19c:	4b05      	ldr	r3, [pc, #20]	@ (800b1b4 <prvIdleTask+0x2c>)
 800b19e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b1a2:	601a      	str	r2, [r3, #0]
 800b1a4:	f3bf 8f4f 	dsb	sy
 800b1a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b1ac:	e7f0      	b.n	800b190 <prvIdleTask+0x8>
 800b1ae:	bf00      	nop
 800b1b0:	200020e8 	.word	0x200020e8
 800b1b4:	e000ed04 	.word	0xe000ed04

0800b1b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b082      	sub	sp, #8
 800b1bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b1be:	2300      	movs	r3, #0
 800b1c0:	607b      	str	r3, [r7, #4]
 800b1c2:	e00c      	b.n	800b1de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b1c4:	687a      	ldr	r2, [r7, #4]
 800b1c6:	4613      	mov	r3, r2
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	4413      	add	r3, r2
 800b1cc:	009b      	lsls	r3, r3, #2
 800b1ce:	4a12      	ldr	r2, [pc, #72]	@ (800b218 <prvInitialiseTaskLists+0x60>)
 800b1d0:	4413      	add	r3, r2
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	f7fe fbde 	bl	8009994 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	3301      	adds	r3, #1
 800b1dc:	607b      	str	r3, [r7, #4]
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	2b37      	cmp	r3, #55	@ 0x37
 800b1e2:	d9ef      	bls.n	800b1c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b1e4:	480d      	ldr	r0, [pc, #52]	@ (800b21c <prvInitialiseTaskLists+0x64>)
 800b1e6:	f7fe fbd5 	bl	8009994 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b1ea:	480d      	ldr	r0, [pc, #52]	@ (800b220 <prvInitialiseTaskLists+0x68>)
 800b1ec:	f7fe fbd2 	bl	8009994 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b1f0:	480c      	ldr	r0, [pc, #48]	@ (800b224 <prvInitialiseTaskLists+0x6c>)
 800b1f2:	f7fe fbcf 	bl	8009994 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b1f6:	480c      	ldr	r0, [pc, #48]	@ (800b228 <prvInitialiseTaskLists+0x70>)
 800b1f8:	f7fe fbcc 	bl	8009994 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b1fc:	480b      	ldr	r0, [pc, #44]	@ (800b22c <prvInitialiseTaskLists+0x74>)
 800b1fe:	f7fe fbc9 	bl	8009994 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b202:	4b0b      	ldr	r3, [pc, #44]	@ (800b230 <prvInitialiseTaskLists+0x78>)
 800b204:	4a05      	ldr	r2, [pc, #20]	@ (800b21c <prvInitialiseTaskLists+0x64>)
 800b206:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b208:	4b0a      	ldr	r3, [pc, #40]	@ (800b234 <prvInitialiseTaskLists+0x7c>)
 800b20a:	4a05      	ldr	r2, [pc, #20]	@ (800b220 <prvInitialiseTaskLists+0x68>)
 800b20c:	601a      	str	r2, [r3, #0]
}
 800b20e:	bf00      	nop
 800b210:	3708      	adds	r7, #8
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	200020e8 	.word	0x200020e8
 800b21c:	20002548 	.word	0x20002548
 800b220:	2000255c 	.word	0x2000255c
 800b224:	20002578 	.word	0x20002578
 800b228:	2000258c 	.word	0x2000258c
 800b22c:	200025a4 	.word	0x200025a4
 800b230:	20002570 	.word	0x20002570
 800b234:	20002574 	.word	0x20002574

0800b238 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b082      	sub	sp, #8
 800b23c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b23e:	e019      	b.n	800b274 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b240:	f000 fdea 	bl	800be18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b244:	4b10      	ldr	r3, [pc, #64]	@ (800b288 <prvCheckTasksWaitingTermination+0x50>)
 800b246:	68db      	ldr	r3, [r3, #12]
 800b248:	68db      	ldr	r3, [r3, #12]
 800b24a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	3304      	adds	r3, #4
 800b250:	4618      	mov	r0, r3
 800b252:	f7fe fc29 	bl	8009aa8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b256:	4b0d      	ldr	r3, [pc, #52]	@ (800b28c <prvCheckTasksWaitingTermination+0x54>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	3b01      	subs	r3, #1
 800b25c:	4a0b      	ldr	r2, [pc, #44]	@ (800b28c <prvCheckTasksWaitingTermination+0x54>)
 800b25e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b260:	4b0b      	ldr	r3, [pc, #44]	@ (800b290 <prvCheckTasksWaitingTermination+0x58>)
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	3b01      	subs	r3, #1
 800b266:	4a0a      	ldr	r2, [pc, #40]	@ (800b290 <prvCheckTasksWaitingTermination+0x58>)
 800b268:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b26a:	f000 fe07 	bl	800be7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f000 f810 	bl	800b294 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b274:	4b06      	ldr	r3, [pc, #24]	@ (800b290 <prvCheckTasksWaitingTermination+0x58>)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d1e1      	bne.n	800b240 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b27c:	bf00      	nop
 800b27e:	bf00      	nop
 800b280:	3708      	adds	r7, #8
 800b282:	46bd      	mov	sp, r7
 800b284:	bd80      	pop	{r7, pc}
 800b286:	bf00      	nop
 800b288:	2000258c 	.word	0x2000258c
 800b28c:	200025b8 	.word	0x200025b8
 800b290:	200025a0 	.word	0x200025a0

0800b294 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b294:	b580      	push	{r7, lr}
 800b296:	b084      	sub	sp, #16
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	3354      	adds	r3, #84	@ 0x54
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	f001 f8d1 	bl	800c448 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d108      	bne.n	800b2c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f000 ff9f 	bl	800c1f8 <vPortFree>
				vPortFree( pxTCB );
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f000 ff9c 	bl	800c1f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b2c0:	e019      	b.n	800b2f6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d103      	bne.n	800b2d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 ff93 	bl	800c1f8 <vPortFree>
	}
 800b2d2:	e010      	b.n	800b2f6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b2da:	2b02      	cmp	r3, #2
 800b2dc:	d00b      	beq.n	800b2f6 <prvDeleteTCB+0x62>
	__asm volatile
 800b2de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2e2:	f383 8811 	msr	BASEPRI, r3
 800b2e6:	f3bf 8f6f 	isb	sy
 800b2ea:	f3bf 8f4f 	dsb	sy
 800b2ee:	60fb      	str	r3, [r7, #12]
}
 800b2f0:	bf00      	nop
 800b2f2:	bf00      	nop
 800b2f4:	e7fd      	b.n	800b2f2 <prvDeleteTCB+0x5e>
	}
 800b2f6:	bf00      	nop
 800b2f8:	3710      	adds	r7, #16
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
	...

0800b300 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b300:	b480      	push	{r7}
 800b302:	b083      	sub	sp, #12
 800b304:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b306:	4b0c      	ldr	r3, [pc, #48]	@ (800b338 <prvResetNextTaskUnblockTime+0x38>)
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d104      	bne.n	800b31a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b310:	4b0a      	ldr	r3, [pc, #40]	@ (800b33c <prvResetNextTaskUnblockTime+0x3c>)
 800b312:	f04f 32ff 	mov.w	r2, #4294967295
 800b316:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b318:	e008      	b.n	800b32c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b31a:	4b07      	ldr	r3, [pc, #28]	@ (800b338 <prvResetNextTaskUnblockTime+0x38>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	68db      	ldr	r3, [r3, #12]
 800b322:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	685b      	ldr	r3, [r3, #4]
 800b328:	4a04      	ldr	r2, [pc, #16]	@ (800b33c <prvResetNextTaskUnblockTime+0x3c>)
 800b32a:	6013      	str	r3, [r2, #0]
}
 800b32c:	bf00      	nop
 800b32e:	370c      	adds	r7, #12
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr
 800b338:	20002570 	.word	0x20002570
 800b33c:	200025d8 	.word	0x200025d8

0800b340 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b340:	b480      	push	{r7}
 800b342:	b083      	sub	sp, #12
 800b344:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b346:	4b0b      	ldr	r3, [pc, #44]	@ (800b374 <xTaskGetSchedulerState+0x34>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d102      	bne.n	800b354 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b34e:	2301      	movs	r3, #1
 800b350:	607b      	str	r3, [r7, #4]
 800b352:	e008      	b.n	800b366 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b354:	4b08      	ldr	r3, [pc, #32]	@ (800b378 <xTaskGetSchedulerState+0x38>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d102      	bne.n	800b362 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b35c:	2302      	movs	r3, #2
 800b35e:	607b      	str	r3, [r7, #4]
 800b360:	e001      	b.n	800b366 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b362:	2300      	movs	r3, #0
 800b364:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b366:	687b      	ldr	r3, [r7, #4]
	}
 800b368:	4618      	mov	r0, r3
 800b36a:	370c      	adds	r7, #12
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr
 800b374:	200025c4 	.word	0x200025c4
 800b378:	200025e0 	.word	0x200025e0

0800b37c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b086      	sub	sp, #24
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b388:	2300      	movs	r3, #0
 800b38a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d058      	beq.n	800b444 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b392:	4b2f      	ldr	r3, [pc, #188]	@ (800b450 <xTaskPriorityDisinherit+0xd4>)
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	693a      	ldr	r2, [r7, #16]
 800b398:	429a      	cmp	r2, r3
 800b39a:	d00b      	beq.n	800b3b4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b39c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3a0:	f383 8811 	msr	BASEPRI, r3
 800b3a4:	f3bf 8f6f 	isb	sy
 800b3a8:	f3bf 8f4f 	dsb	sy
 800b3ac:	60fb      	str	r3, [r7, #12]
}
 800b3ae:	bf00      	nop
 800b3b0:	bf00      	nop
 800b3b2:	e7fd      	b.n	800b3b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d10b      	bne.n	800b3d4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b3bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3c0:	f383 8811 	msr	BASEPRI, r3
 800b3c4:	f3bf 8f6f 	isb	sy
 800b3c8:	f3bf 8f4f 	dsb	sy
 800b3cc:	60bb      	str	r3, [r7, #8]
}
 800b3ce:	bf00      	nop
 800b3d0:	bf00      	nop
 800b3d2:	e7fd      	b.n	800b3d0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b3d4:	693b      	ldr	r3, [r7, #16]
 800b3d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3d8:	1e5a      	subs	r2, r3, #1
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b3de:	693b      	ldr	r3, [r7, #16]
 800b3e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d02c      	beq.n	800b444 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d128      	bne.n	800b444 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	3304      	adds	r3, #4
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	f7fe fb56 	bl	8009aa8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b3fc:	693b      	ldr	r3, [r7, #16]
 800b3fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b400:	693b      	ldr	r3, [r7, #16]
 800b402:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b404:	693b      	ldr	r3, [r7, #16]
 800b406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b408:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b410:	693b      	ldr	r3, [r7, #16]
 800b412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b414:	4b0f      	ldr	r3, [pc, #60]	@ (800b454 <xTaskPriorityDisinherit+0xd8>)
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	429a      	cmp	r2, r3
 800b41a:	d903      	bls.n	800b424 <xTaskPriorityDisinherit+0xa8>
 800b41c:	693b      	ldr	r3, [r7, #16]
 800b41e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b420:	4a0c      	ldr	r2, [pc, #48]	@ (800b454 <xTaskPriorityDisinherit+0xd8>)
 800b422:	6013      	str	r3, [r2, #0]
 800b424:	693b      	ldr	r3, [r7, #16]
 800b426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b428:	4613      	mov	r3, r2
 800b42a:	009b      	lsls	r3, r3, #2
 800b42c:	4413      	add	r3, r2
 800b42e:	009b      	lsls	r3, r3, #2
 800b430:	4a09      	ldr	r2, [pc, #36]	@ (800b458 <xTaskPriorityDisinherit+0xdc>)
 800b432:	441a      	add	r2, r3
 800b434:	693b      	ldr	r3, [r7, #16]
 800b436:	3304      	adds	r3, #4
 800b438:	4619      	mov	r1, r3
 800b43a:	4610      	mov	r0, r2
 800b43c:	f7fe fad7 	bl	80099ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b440:	2301      	movs	r3, #1
 800b442:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b444:	697b      	ldr	r3, [r7, #20]
	}
 800b446:	4618      	mov	r0, r3
 800b448:	3718      	adds	r7, #24
 800b44a:	46bd      	mov	sp, r7
 800b44c:	bd80      	pop	{r7, pc}
 800b44e:	bf00      	nop
 800b450:	200020e4 	.word	0x200020e4
 800b454:	200025c0 	.word	0x200025c0
 800b458:	200020e8 	.word	0x200020e8

0800b45c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b084      	sub	sp, #16
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
 800b464:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b466:	4b21      	ldr	r3, [pc, #132]	@ (800b4ec <prvAddCurrentTaskToDelayedList+0x90>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b46c:	4b20      	ldr	r3, [pc, #128]	@ (800b4f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	3304      	adds	r3, #4
 800b472:	4618      	mov	r0, r3
 800b474:	f7fe fb18 	bl	8009aa8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b47e:	d10a      	bne.n	800b496 <prvAddCurrentTaskToDelayedList+0x3a>
 800b480:	683b      	ldr	r3, [r7, #0]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d007      	beq.n	800b496 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b486:	4b1a      	ldr	r3, [pc, #104]	@ (800b4f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	3304      	adds	r3, #4
 800b48c:	4619      	mov	r1, r3
 800b48e:	4819      	ldr	r0, [pc, #100]	@ (800b4f4 <prvAddCurrentTaskToDelayedList+0x98>)
 800b490:	f7fe faad 	bl	80099ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b494:	e026      	b.n	800b4e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b496:	68fa      	ldr	r2, [r7, #12]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	4413      	add	r3, r2
 800b49c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b49e:	4b14      	ldr	r3, [pc, #80]	@ (800b4f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	68ba      	ldr	r2, [r7, #8]
 800b4a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b4a6:	68ba      	ldr	r2, [r7, #8]
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d209      	bcs.n	800b4c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b4ae:	4b12      	ldr	r3, [pc, #72]	@ (800b4f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b4b0:	681a      	ldr	r2, [r3, #0]
 800b4b2:	4b0f      	ldr	r3, [pc, #60]	@ (800b4f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	3304      	adds	r3, #4
 800b4b8:	4619      	mov	r1, r3
 800b4ba:	4610      	mov	r0, r2
 800b4bc:	f7fe fabb 	bl	8009a36 <vListInsert>
}
 800b4c0:	e010      	b.n	800b4e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b4c2:	4b0e      	ldr	r3, [pc, #56]	@ (800b4fc <prvAddCurrentTaskToDelayedList+0xa0>)
 800b4c4:	681a      	ldr	r2, [r3, #0]
 800b4c6:	4b0a      	ldr	r3, [pc, #40]	@ (800b4f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	3304      	adds	r3, #4
 800b4cc:	4619      	mov	r1, r3
 800b4ce:	4610      	mov	r0, r2
 800b4d0:	f7fe fab1 	bl	8009a36 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b4d4:	4b0a      	ldr	r3, [pc, #40]	@ (800b500 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	68ba      	ldr	r2, [r7, #8]
 800b4da:	429a      	cmp	r2, r3
 800b4dc:	d202      	bcs.n	800b4e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b4de:	4a08      	ldr	r2, [pc, #32]	@ (800b500 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b4e0:	68bb      	ldr	r3, [r7, #8]
 800b4e2:	6013      	str	r3, [r2, #0]
}
 800b4e4:	bf00      	nop
 800b4e6:	3710      	adds	r7, #16
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	bd80      	pop	{r7, pc}
 800b4ec:	200025bc 	.word	0x200025bc
 800b4f0:	200020e4 	.word	0x200020e4
 800b4f4:	200025a4 	.word	0x200025a4
 800b4f8:	20002574 	.word	0x20002574
 800b4fc:	20002570 	.word	0x20002570
 800b500:	200025d8 	.word	0x200025d8

0800b504 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b08a      	sub	sp, #40	@ 0x28
 800b508:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b50a:	2300      	movs	r3, #0
 800b50c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b50e:	f000 fb13 	bl	800bb38 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b512:	4b1d      	ldr	r3, [pc, #116]	@ (800b588 <xTimerCreateTimerTask+0x84>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d021      	beq.n	800b55e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b51a:	2300      	movs	r3, #0
 800b51c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b51e:	2300      	movs	r3, #0
 800b520:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b522:	1d3a      	adds	r2, r7, #4
 800b524:	f107 0108 	add.w	r1, r7, #8
 800b528:	f107 030c 	add.w	r3, r7, #12
 800b52c:	4618      	mov	r0, r3
 800b52e:	f7fe fa17 	bl	8009960 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b532:	6879      	ldr	r1, [r7, #4]
 800b534:	68bb      	ldr	r3, [r7, #8]
 800b536:	68fa      	ldr	r2, [r7, #12]
 800b538:	9202      	str	r2, [sp, #8]
 800b53a:	9301      	str	r3, [sp, #4]
 800b53c:	2302      	movs	r3, #2
 800b53e:	9300      	str	r3, [sp, #0]
 800b540:	2300      	movs	r3, #0
 800b542:	460a      	mov	r2, r1
 800b544:	4911      	ldr	r1, [pc, #68]	@ (800b58c <xTimerCreateTimerTask+0x88>)
 800b546:	4812      	ldr	r0, [pc, #72]	@ (800b590 <xTimerCreateTimerTask+0x8c>)
 800b548:	f7fe ffd2 	bl	800a4f0 <xTaskCreateStatic>
 800b54c:	4603      	mov	r3, r0
 800b54e:	4a11      	ldr	r2, [pc, #68]	@ (800b594 <xTimerCreateTimerTask+0x90>)
 800b550:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b552:	4b10      	ldr	r3, [pc, #64]	@ (800b594 <xTimerCreateTimerTask+0x90>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d001      	beq.n	800b55e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b55a:	2301      	movs	r3, #1
 800b55c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b55e:	697b      	ldr	r3, [r7, #20]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d10b      	bne.n	800b57c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b568:	f383 8811 	msr	BASEPRI, r3
 800b56c:	f3bf 8f6f 	isb	sy
 800b570:	f3bf 8f4f 	dsb	sy
 800b574:	613b      	str	r3, [r7, #16]
}
 800b576:	bf00      	nop
 800b578:	bf00      	nop
 800b57a:	e7fd      	b.n	800b578 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b57c:	697b      	ldr	r3, [r7, #20]
}
 800b57e:	4618      	mov	r0, r3
 800b580:	3718      	adds	r7, #24
 800b582:	46bd      	mov	sp, r7
 800b584:	bd80      	pop	{r7, pc}
 800b586:	bf00      	nop
 800b588:	20002614 	.word	0x20002614
 800b58c:	0800c868 	.word	0x0800c868
 800b590:	0800b6d1 	.word	0x0800b6d1
 800b594:	20002618 	.word	0x20002618

0800b598 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b08a      	sub	sp, #40	@ 0x28
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	60f8      	str	r0, [r7, #12]
 800b5a0:	60b9      	str	r1, [r7, #8]
 800b5a2:	607a      	str	r2, [r7, #4]
 800b5a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d10b      	bne.n	800b5c8 <xTimerGenericCommand+0x30>
	__asm volatile
 800b5b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5b4:	f383 8811 	msr	BASEPRI, r3
 800b5b8:	f3bf 8f6f 	isb	sy
 800b5bc:	f3bf 8f4f 	dsb	sy
 800b5c0:	623b      	str	r3, [r7, #32]
}
 800b5c2:	bf00      	nop
 800b5c4:	bf00      	nop
 800b5c6:	e7fd      	b.n	800b5c4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b5c8:	4b19      	ldr	r3, [pc, #100]	@ (800b630 <xTimerGenericCommand+0x98>)
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d02a      	beq.n	800b626 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	2b05      	cmp	r3, #5
 800b5e0:	dc18      	bgt.n	800b614 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b5e2:	f7ff fead 	bl	800b340 <xTaskGetSchedulerState>
 800b5e6:	4603      	mov	r3, r0
 800b5e8:	2b02      	cmp	r3, #2
 800b5ea:	d109      	bne.n	800b600 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b5ec:	4b10      	ldr	r3, [pc, #64]	@ (800b630 <xTimerGenericCommand+0x98>)
 800b5ee:	6818      	ldr	r0, [r3, #0]
 800b5f0:	f107 0110 	add.w	r1, r7, #16
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b5f8:	f7fe fb8a 	bl	8009d10 <xQueueGenericSend>
 800b5fc:	6278      	str	r0, [r7, #36]	@ 0x24
 800b5fe:	e012      	b.n	800b626 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b600:	4b0b      	ldr	r3, [pc, #44]	@ (800b630 <xTimerGenericCommand+0x98>)
 800b602:	6818      	ldr	r0, [r3, #0]
 800b604:	f107 0110 	add.w	r1, r7, #16
 800b608:	2300      	movs	r3, #0
 800b60a:	2200      	movs	r2, #0
 800b60c:	f7fe fb80 	bl	8009d10 <xQueueGenericSend>
 800b610:	6278      	str	r0, [r7, #36]	@ 0x24
 800b612:	e008      	b.n	800b626 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b614:	4b06      	ldr	r3, [pc, #24]	@ (800b630 <xTimerGenericCommand+0x98>)
 800b616:	6818      	ldr	r0, [r3, #0]
 800b618:	f107 0110 	add.w	r1, r7, #16
 800b61c:	2300      	movs	r3, #0
 800b61e:	683a      	ldr	r2, [r7, #0]
 800b620:	f7fe fc78 	bl	8009f14 <xQueueGenericSendFromISR>
 800b624:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3728      	adds	r7, #40	@ 0x28
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bd80      	pop	{r7, pc}
 800b630:	20002614 	.word	0x20002614

0800b634 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b088      	sub	sp, #32
 800b638:	af02      	add	r7, sp, #8
 800b63a:	6078      	str	r0, [r7, #4]
 800b63c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b63e:	4b23      	ldr	r3, [pc, #140]	@ (800b6cc <prvProcessExpiredTimer+0x98>)
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	68db      	ldr	r3, [r3, #12]
 800b644:	68db      	ldr	r3, [r3, #12]
 800b646:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b648:	697b      	ldr	r3, [r7, #20]
 800b64a:	3304      	adds	r3, #4
 800b64c:	4618      	mov	r0, r3
 800b64e:	f7fe fa2b 	bl	8009aa8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b658:	f003 0304 	and.w	r3, r3, #4
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d023      	beq.n	800b6a8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b660:	697b      	ldr	r3, [r7, #20]
 800b662:	699a      	ldr	r2, [r3, #24]
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	18d1      	adds	r1, r2, r3
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	683a      	ldr	r2, [r7, #0]
 800b66c:	6978      	ldr	r0, [r7, #20]
 800b66e:	f000 f8d5 	bl	800b81c <prvInsertTimerInActiveList>
 800b672:	4603      	mov	r3, r0
 800b674:	2b00      	cmp	r3, #0
 800b676:	d020      	beq.n	800b6ba <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b678:	2300      	movs	r3, #0
 800b67a:	9300      	str	r3, [sp, #0]
 800b67c:	2300      	movs	r3, #0
 800b67e:	687a      	ldr	r2, [r7, #4]
 800b680:	2100      	movs	r1, #0
 800b682:	6978      	ldr	r0, [r7, #20]
 800b684:	f7ff ff88 	bl	800b598 <xTimerGenericCommand>
 800b688:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b68a:	693b      	ldr	r3, [r7, #16]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d114      	bne.n	800b6ba <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b694:	f383 8811 	msr	BASEPRI, r3
 800b698:	f3bf 8f6f 	isb	sy
 800b69c:	f3bf 8f4f 	dsb	sy
 800b6a0:	60fb      	str	r3, [r7, #12]
}
 800b6a2:	bf00      	nop
 800b6a4:	bf00      	nop
 800b6a6:	e7fd      	b.n	800b6a4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6ae:	f023 0301 	bic.w	r3, r3, #1
 800b6b2:	b2da      	uxtb	r2, r3
 800b6b4:	697b      	ldr	r3, [r7, #20]
 800b6b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b6ba:	697b      	ldr	r3, [r7, #20]
 800b6bc:	6a1b      	ldr	r3, [r3, #32]
 800b6be:	6978      	ldr	r0, [r7, #20]
 800b6c0:	4798      	blx	r3
}
 800b6c2:	bf00      	nop
 800b6c4:	3718      	adds	r7, #24
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd80      	pop	{r7, pc}
 800b6ca:	bf00      	nop
 800b6cc:	2000260c 	.word	0x2000260c

0800b6d0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b6d0:	b580      	push	{r7, lr}
 800b6d2:	b084      	sub	sp, #16
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b6d8:	f107 0308 	add.w	r3, r7, #8
 800b6dc:	4618      	mov	r0, r3
 800b6de:	f000 f859 	bl	800b794 <prvGetNextExpireTime>
 800b6e2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	68f8      	ldr	r0, [r7, #12]
 800b6ea:	f000 f805 	bl	800b6f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b6ee:	f000 f8d7 	bl	800b8a0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b6f2:	bf00      	nop
 800b6f4:	e7f0      	b.n	800b6d8 <prvTimerTask+0x8>
	...

0800b6f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b084      	sub	sp, #16
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
 800b700:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b702:	f7ff fa17 	bl	800ab34 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b706:	f107 0308 	add.w	r3, r7, #8
 800b70a:	4618      	mov	r0, r3
 800b70c:	f000 f866 	bl	800b7dc <prvSampleTimeNow>
 800b710:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b712:	68bb      	ldr	r3, [r7, #8]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d130      	bne.n	800b77a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10a      	bne.n	800b734 <prvProcessTimerOrBlockTask+0x3c>
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	429a      	cmp	r2, r3
 800b724:	d806      	bhi.n	800b734 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b726:	f7ff fa13 	bl	800ab50 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b72a:	68f9      	ldr	r1, [r7, #12]
 800b72c:	6878      	ldr	r0, [r7, #4]
 800b72e:	f7ff ff81 	bl	800b634 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b732:	e024      	b.n	800b77e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	2b00      	cmp	r3, #0
 800b738:	d008      	beq.n	800b74c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b73a:	4b13      	ldr	r3, [pc, #76]	@ (800b788 <prvProcessTimerOrBlockTask+0x90>)
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d101      	bne.n	800b748 <prvProcessTimerOrBlockTask+0x50>
 800b744:	2301      	movs	r3, #1
 800b746:	e000      	b.n	800b74a <prvProcessTimerOrBlockTask+0x52>
 800b748:	2300      	movs	r3, #0
 800b74a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b74c:	4b0f      	ldr	r3, [pc, #60]	@ (800b78c <prvProcessTimerOrBlockTask+0x94>)
 800b74e:	6818      	ldr	r0, [r3, #0]
 800b750:	687a      	ldr	r2, [r7, #4]
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	1ad3      	subs	r3, r2, r3
 800b756:	683a      	ldr	r2, [r7, #0]
 800b758:	4619      	mov	r1, r3
 800b75a:	f7fe fe95 	bl	800a488 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b75e:	f7ff f9f7 	bl	800ab50 <xTaskResumeAll>
 800b762:	4603      	mov	r3, r0
 800b764:	2b00      	cmp	r3, #0
 800b766:	d10a      	bne.n	800b77e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b768:	4b09      	ldr	r3, [pc, #36]	@ (800b790 <prvProcessTimerOrBlockTask+0x98>)
 800b76a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b76e:	601a      	str	r2, [r3, #0]
 800b770:	f3bf 8f4f 	dsb	sy
 800b774:	f3bf 8f6f 	isb	sy
}
 800b778:	e001      	b.n	800b77e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b77a:	f7ff f9e9 	bl	800ab50 <xTaskResumeAll>
}
 800b77e:	bf00      	nop
 800b780:	3710      	adds	r7, #16
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}
 800b786:	bf00      	nop
 800b788:	20002610 	.word	0x20002610
 800b78c:	20002614 	.word	0x20002614
 800b790:	e000ed04 	.word	0xe000ed04

0800b794 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b794:	b480      	push	{r7}
 800b796:	b085      	sub	sp, #20
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b79c:	4b0e      	ldr	r3, [pc, #56]	@ (800b7d8 <prvGetNextExpireTime+0x44>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d101      	bne.n	800b7aa <prvGetNextExpireTime+0x16>
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	e000      	b.n	800b7ac <prvGetNextExpireTime+0x18>
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d105      	bne.n	800b7c4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b7b8:	4b07      	ldr	r3, [pc, #28]	@ (800b7d8 <prvGetNextExpireTime+0x44>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	68db      	ldr	r3, [r3, #12]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	60fb      	str	r3, [r7, #12]
 800b7c2:	e001      	b.n	800b7c8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3714      	adds	r7, #20
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d4:	4770      	bx	lr
 800b7d6:	bf00      	nop
 800b7d8:	2000260c 	.word	0x2000260c

0800b7dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b084      	sub	sp, #16
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b7e4:	f7ff fa52 	bl	800ac8c <xTaskGetTickCount>
 800b7e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b7ea:	4b0b      	ldr	r3, [pc, #44]	@ (800b818 <prvSampleTimeNow+0x3c>)
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	68fa      	ldr	r2, [r7, #12]
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	d205      	bcs.n	800b800 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b7f4:	f000 f93a 	bl	800ba6c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	601a      	str	r2, [r3, #0]
 800b7fe:	e002      	b.n	800b806 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	2200      	movs	r2, #0
 800b804:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b806:	4a04      	ldr	r2, [pc, #16]	@ (800b818 <prvSampleTimeNow+0x3c>)
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b80c:	68fb      	ldr	r3, [r7, #12]
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3710      	adds	r7, #16
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	2000261c 	.word	0x2000261c

0800b81c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b81c:	b580      	push	{r7, lr}
 800b81e:	b086      	sub	sp, #24
 800b820:	af00      	add	r7, sp, #0
 800b822:	60f8      	str	r0, [r7, #12]
 800b824:	60b9      	str	r1, [r7, #8]
 800b826:	607a      	str	r2, [r7, #4]
 800b828:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b82a:	2300      	movs	r3, #0
 800b82c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	68ba      	ldr	r2, [r7, #8]
 800b832:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	68fa      	ldr	r2, [r7, #12]
 800b838:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b83a:	68ba      	ldr	r2, [r7, #8]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	429a      	cmp	r2, r3
 800b840:	d812      	bhi.n	800b868 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b842:	687a      	ldr	r2, [r7, #4]
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	1ad2      	subs	r2, r2, r3
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	699b      	ldr	r3, [r3, #24]
 800b84c:	429a      	cmp	r2, r3
 800b84e:	d302      	bcc.n	800b856 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b850:	2301      	movs	r3, #1
 800b852:	617b      	str	r3, [r7, #20]
 800b854:	e01b      	b.n	800b88e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b856:	4b10      	ldr	r3, [pc, #64]	@ (800b898 <prvInsertTimerInActiveList+0x7c>)
 800b858:	681a      	ldr	r2, [r3, #0]
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	3304      	adds	r3, #4
 800b85e:	4619      	mov	r1, r3
 800b860:	4610      	mov	r0, r2
 800b862:	f7fe f8e8 	bl	8009a36 <vListInsert>
 800b866:	e012      	b.n	800b88e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b868:	687a      	ldr	r2, [r7, #4]
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	429a      	cmp	r2, r3
 800b86e:	d206      	bcs.n	800b87e <prvInsertTimerInActiveList+0x62>
 800b870:	68ba      	ldr	r2, [r7, #8]
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	429a      	cmp	r2, r3
 800b876:	d302      	bcc.n	800b87e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b878:	2301      	movs	r3, #1
 800b87a:	617b      	str	r3, [r7, #20]
 800b87c:	e007      	b.n	800b88e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b87e:	4b07      	ldr	r3, [pc, #28]	@ (800b89c <prvInsertTimerInActiveList+0x80>)
 800b880:	681a      	ldr	r2, [r3, #0]
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	3304      	adds	r3, #4
 800b886:	4619      	mov	r1, r3
 800b888:	4610      	mov	r0, r2
 800b88a:	f7fe f8d4 	bl	8009a36 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b88e:	697b      	ldr	r3, [r7, #20]
}
 800b890:	4618      	mov	r0, r3
 800b892:	3718      	adds	r7, #24
 800b894:	46bd      	mov	sp, r7
 800b896:	bd80      	pop	{r7, pc}
 800b898:	20002610 	.word	0x20002610
 800b89c:	2000260c 	.word	0x2000260c

0800b8a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b08e      	sub	sp, #56	@ 0x38
 800b8a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b8a6:	e0ce      	b.n	800ba46 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	da19      	bge.n	800b8e2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b8ae:	1d3b      	adds	r3, r7, #4
 800b8b0:	3304      	adds	r3, #4
 800b8b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b8b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	d10b      	bne.n	800b8d2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b8ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8be:	f383 8811 	msr	BASEPRI, r3
 800b8c2:	f3bf 8f6f 	isb	sy
 800b8c6:	f3bf 8f4f 	dsb	sy
 800b8ca:	61fb      	str	r3, [r7, #28]
}
 800b8cc:	bf00      	nop
 800b8ce:	bf00      	nop
 800b8d0:	e7fd      	b.n	800b8ce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b8d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8d8:	6850      	ldr	r0, [r2, #4]
 800b8da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8dc:	6892      	ldr	r2, [r2, #8]
 800b8de:	4611      	mov	r1, r2
 800b8e0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	f2c0 80ae 	blt.w	800ba46 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b8ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8f0:	695b      	ldr	r3, [r3, #20]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d004      	beq.n	800b900 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8f8:	3304      	adds	r3, #4
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f7fe f8d4 	bl	8009aa8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b900:	463b      	mov	r3, r7
 800b902:	4618      	mov	r0, r3
 800b904:	f7ff ff6a 	bl	800b7dc <prvSampleTimeNow>
 800b908:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2b09      	cmp	r3, #9
 800b90e:	f200 8097 	bhi.w	800ba40 <prvProcessReceivedCommands+0x1a0>
 800b912:	a201      	add	r2, pc, #4	@ (adr r2, 800b918 <prvProcessReceivedCommands+0x78>)
 800b914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b918:	0800b941 	.word	0x0800b941
 800b91c:	0800b941 	.word	0x0800b941
 800b920:	0800b941 	.word	0x0800b941
 800b924:	0800b9b7 	.word	0x0800b9b7
 800b928:	0800b9cb 	.word	0x0800b9cb
 800b92c:	0800ba17 	.word	0x0800ba17
 800b930:	0800b941 	.word	0x0800b941
 800b934:	0800b941 	.word	0x0800b941
 800b938:	0800b9b7 	.word	0x0800b9b7
 800b93c:	0800b9cb 	.word	0x0800b9cb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b940:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b942:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b946:	f043 0301 	orr.w	r3, r3, #1
 800b94a:	b2da      	uxtb	r2, r3
 800b94c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b94e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b952:	68ba      	ldr	r2, [r7, #8]
 800b954:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b956:	699b      	ldr	r3, [r3, #24]
 800b958:	18d1      	adds	r1, r2, r3
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b95e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b960:	f7ff ff5c 	bl	800b81c <prvInsertTimerInActiveList>
 800b964:	4603      	mov	r3, r0
 800b966:	2b00      	cmp	r3, #0
 800b968:	d06c      	beq.n	800ba44 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b96a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b96c:	6a1b      	ldr	r3, [r3, #32]
 800b96e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b970:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b974:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b978:	f003 0304 	and.w	r3, r3, #4
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d061      	beq.n	800ba44 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b980:	68ba      	ldr	r2, [r7, #8]
 800b982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b984:	699b      	ldr	r3, [r3, #24]
 800b986:	441a      	add	r2, r3
 800b988:	2300      	movs	r3, #0
 800b98a:	9300      	str	r3, [sp, #0]
 800b98c:	2300      	movs	r3, #0
 800b98e:	2100      	movs	r1, #0
 800b990:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b992:	f7ff fe01 	bl	800b598 <xTimerGenericCommand>
 800b996:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b998:	6a3b      	ldr	r3, [r7, #32]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d152      	bne.n	800ba44 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b99e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9a2:	f383 8811 	msr	BASEPRI, r3
 800b9a6:	f3bf 8f6f 	isb	sy
 800b9aa:	f3bf 8f4f 	dsb	sy
 800b9ae:	61bb      	str	r3, [r7, #24]
}
 800b9b0:	bf00      	nop
 800b9b2:	bf00      	nop
 800b9b4:	e7fd      	b.n	800b9b2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b9b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9bc:	f023 0301 	bic.w	r3, r3, #1
 800b9c0:	b2da      	uxtb	r2, r3
 800b9c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b9c8:	e03d      	b.n	800ba46 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b9d0:	f043 0301 	orr.w	r3, r3, #1
 800b9d4:	b2da      	uxtb	r2, r3
 800b9d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b9dc:	68ba      	ldr	r2, [r7, #8]
 800b9de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b9e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9e4:	699b      	ldr	r3, [r3, #24]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d10b      	bne.n	800ba02 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9ee:	f383 8811 	msr	BASEPRI, r3
 800b9f2:	f3bf 8f6f 	isb	sy
 800b9f6:	f3bf 8f4f 	dsb	sy
 800b9fa:	617b      	str	r3, [r7, #20]
}
 800b9fc:	bf00      	nop
 800b9fe:	bf00      	nop
 800ba00:	e7fd      	b.n	800b9fe <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ba02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba04:	699a      	ldr	r2, [r3, #24]
 800ba06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba08:	18d1      	adds	r1, r2, r3
 800ba0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba10:	f7ff ff04 	bl	800b81c <prvInsertTimerInActiveList>
					break;
 800ba14:	e017      	b.n	800ba46 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ba16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba1c:	f003 0302 	and.w	r3, r3, #2
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d103      	bne.n	800ba2c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ba24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ba26:	f000 fbe7 	bl	800c1f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ba2a:	e00c      	b.n	800ba46 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ba2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba32:	f023 0301 	bic.w	r3, r3, #1
 800ba36:	b2da      	uxtb	r2, r3
 800ba38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ba3e:	e002      	b.n	800ba46 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ba40:	bf00      	nop
 800ba42:	e000      	b.n	800ba46 <prvProcessReceivedCommands+0x1a6>
					break;
 800ba44:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ba46:	4b08      	ldr	r3, [pc, #32]	@ (800ba68 <prvProcessReceivedCommands+0x1c8>)
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	1d39      	adds	r1, r7, #4
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f7fe fafe 	bl	800a050 <xQueueReceive>
 800ba54:	4603      	mov	r3, r0
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	f47f af26 	bne.w	800b8a8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ba5c:	bf00      	nop
 800ba5e:	bf00      	nop
 800ba60:	3730      	adds	r7, #48	@ 0x30
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}
 800ba66:	bf00      	nop
 800ba68:	20002614 	.word	0x20002614

0800ba6c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b088      	sub	sp, #32
 800ba70:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ba72:	e049      	b.n	800bb08 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ba74:	4b2e      	ldr	r3, [pc, #184]	@ (800bb30 <prvSwitchTimerLists+0xc4>)
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	68db      	ldr	r3, [r3, #12]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba7e:	4b2c      	ldr	r3, [pc, #176]	@ (800bb30 <prvSwitchTimerLists+0xc4>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	68db      	ldr	r3, [r3, #12]
 800ba84:	68db      	ldr	r3, [r3, #12]
 800ba86:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	3304      	adds	r3, #4
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f7fe f80b 	bl	8009aa8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	6a1b      	ldr	r3, [r3, #32]
 800ba96:	68f8      	ldr	r0, [r7, #12]
 800ba98:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800baa0:	f003 0304 	and.w	r3, r3, #4
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d02f      	beq.n	800bb08 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	699b      	ldr	r3, [r3, #24]
 800baac:	693a      	ldr	r2, [r7, #16]
 800baae:	4413      	add	r3, r2
 800bab0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bab2:	68ba      	ldr	r2, [r7, #8]
 800bab4:	693b      	ldr	r3, [r7, #16]
 800bab6:	429a      	cmp	r2, r3
 800bab8:	d90e      	bls.n	800bad8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	68ba      	ldr	r2, [r7, #8]
 800babe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	68fa      	ldr	r2, [r7, #12]
 800bac4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bac6:	4b1a      	ldr	r3, [pc, #104]	@ (800bb30 <prvSwitchTimerLists+0xc4>)
 800bac8:	681a      	ldr	r2, [r3, #0]
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	3304      	adds	r3, #4
 800bace:	4619      	mov	r1, r3
 800bad0:	4610      	mov	r0, r2
 800bad2:	f7fd ffb0 	bl	8009a36 <vListInsert>
 800bad6:	e017      	b.n	800bb08 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bad8:	2300      	movs	r3, #0
 800bada:	9300      	str	r3, [sp, #0]
 800badc:	2300      	movs	r3, #0
 800bade:	693a      	ldr	r2, [r7, #16]
 800bae0:	2100      	movs	r1, #0
 800bae2:	68f8      	ldr	r0, [r7, #12]
 800bae4:	f7ff fd58 	bl	800b598 <xTimerGenericCommand>
 800bae8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2b00      	cmp	r3, #0
 800baee:	d10b      	bne.n	800bb08 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800baf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baf4:	f383 8811 	msr	BASEPRI, r3
 800baf8:	f3bf 8f6f 	isb	sy
 800bafc:	f3bf 8f4f 	dsb	sy
 800bb00:	603b      	str	r3, [r7, #0]
}
 800bb02:	bf00      	nop
 800bb04:	bf00      	nop
 800bb06:	e7fd      	b.n	800bb04 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bb08:	4b09      	ldr	r3, [pc, #36]	@ (800bb30 <prvSwitchTimerLists+0xc4>)
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d1b0      	bne.n	800ba74 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bb12:	4b07      	ldr	r3, [pc, #28]	@ (800bb30 <prvSwitchTimerLists+0xc4>)
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bb18:	4b06      	ldr	r3, [pc, #24]	@ (800bb34 <prvSwitchTimerLists+0xc8>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	4a04      	ldr	r2, [pc, #16]	@ (800bb30 <prvSwitchTimerLists+0xc4>)
 800bb1e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bb20:	4a04      	ldr	r2, [pc, #16]	@ (800bb34 <prvSwitchTimerLists+0xc8>)
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	6013      	str	r3, [r2, #0]
}
 800bb26:	bf00      	nop
 800bb28:	3718      	adds	r7, #24
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	2000260c 	.word	0x2000260c
 800bb34:	20002610 	.word	0x20002610

0800bb38 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bb3e:	f000 f96b 	bl	800be18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bb42:	4b15      	ldr	r3, [pc, #84]	@ (800bb98 <prvCheckForValidListAndQueue+0x60>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d120      	bne.n	800bb8c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bb4a:	4814      	ldr	r0, [pc, #80]	@ (800bb9c <prvCheckForValidListAndQueue+0x64>)
 800bb4c:	f7fd ff22 	bl	8009994 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bb50:	4813      	ldr	r0, [pc, #76]	@ (800bba0 <prvCheckForValidListAndQueue+0x68>)
 800bb52:	f7fd ff1f 	bl	8009994 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bb56:	4b13      	ldr	r3, [pc, #76]	@ (800bba4 <prvCheckForValidListAndQueue+0x6c>)
 800bb58:	4a10      	ldr	r2, [pc, #64]	@ (800bb9c <prvCheckForValidListAndQueue+0x64>)
 800bb5a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bb5c:	4b12      	ldr	r3, [pc, #72]	@ (800bba8 <prvCheckForValidListAndQueue+0x70>)
 800bb5e:	4a10      	ldr	r2, [pc, #64]	@ (800bba0 <prvCheckForValidListAndQueue+0x68>)
 800bb60:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bb62:	2300      	movs	r3, #0
 800bb64:	9300      	str	r3, [sp, #0]
 800bb66:	4b11      	ldr	r3, [pc, #68]	@ (800bbac <prvCheckForValidListAndQueue+0x74>)
 800bb68:	4a11      	ldr	r2, [pc, #68]	@ (800bbb0 <prvCheckForValidListAndQueue+0x78>)
 800bb6a:	2110      	movs	r1, #16
 800bb6c:	200a      	movs	r0, #10
 800bb6e:	f7fe f82f 	bl	8009bd0 <xQueueGenericCreateStatic>
 800bb72:	4603      	mov	r3, r0
 800bb74:	4a08      	ldr	r2, [pc, #32]	@ (800bb98 <prvCheckForValidListAndQueue+0x60>)
 800bb76:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bb78:	4b07      	ldr	r3, [pc, #28]	@ (800bb98 <prvCheckForValidListAndQueue+0x60>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d005      	beq.n	800bb8c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bb80:	4b05      	ldr	r3, [pc, #20]	@ (800bb98 <prvCheckForValidListAndQueue+0x60>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	490b      	ldr	r1, [pc, #44]	@ (800bbb4 <prvCheckForValidListAndQueue+0x7c>)
 800bb86:	4618      	mov	r0, r3
 800bb88:	f7fe fc54 	bl	800a434 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bb8c:	f000 f976 	bl	800be7c <vPortExitCritical>
}
 800bb90:	bf00      	nop
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}
 800bb96:	bf00      	nop
 800bb98:	20002614 	.word	0x20002614
 800bb9c:	200025e4 	.word	0x200025e4
 800bba0:	200025f8 	.word	0x200025f8
 800bba4:	2000260c 	.word	0x2000260c
 800bba8:	20002610 	.word	0x20002610
 800bbac:	200026c0 	.word	0x200026c0
 800bbb0:	20002620 	.word	0x20002620
 800bbb4:	0800c870 	.word	0x0800c870

0800bbb8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b085      	sub	sp, #20
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	60f8      	str	r0, [r7, #12]
 800bbc0:	60b9      	str	r1, [r7, #8]
 800bbc2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	3b04      	subs	r3, #4
 800bbc8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bbd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	3b04      	subs	r3, #4
 800bbd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	f023 0201 	bic.w	r2, r3, #1
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	3b04      	subs	r3, #4
 800bbe6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bbe8:	4a0c      	ldr	r2, [pc, #48]	@ (800bc1c <pxPortInitialiseStack+0x64>)
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	3b14      	subs	r3, #20
 800bbf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bbf4:	687a      	ldr	r2, [r7, #4]
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	3b04      	subs	r3, #4
 800bbfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	f06f 0202 	mvn.w	r2, #2
 800bc06:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	3b20      	subs	r3, #32
 800bc0c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bc0e:	68fb      	ldr	r3, [r7, #12]
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3714      	adds	r7, #20
 800bc14:	46bd      	mov	sp, r7
 800bc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1a:	4770      	bx	lr
 800bc1c:	0800bc21 	.word	0x0800bc21

0800bc20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bc20:	b480      	push	{r7}
 800bc22:	b085      	sub	sp, #20
 800bc24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bc26:	2300      	movs	r3, #0
 800bc28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bc2a:	4b13      	ldr	r3, [pc, #76]	@ (800bc78 <prvTaskExitError+0x58>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc32:	d00b      	beq.n	800bc4c <prvTaskExitError+0x2c>
	__asm volatile
 800bc34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc38:	f383 8811 	msr	BASEPRI, r3
 800bc3c:	f3bf 8f6f 	isb	sy
 800bc40:	f3bf 8f4f 	dsb	sy
 800bc44:	60fb      	str	r3, [r7, #12]
}
 800bc46:	bf00      	nop
 800bc48:	bf00      	nop
 800bc4a:	e7fd      	b.n	800bc48 <prvTaskExitError+0x28>
	__asm volatile
 800bc4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc50:	f383 8811 	msr	BASEPRI, r3
 800bc54:	f3bf 8f6f 	isb	sy
 800bc58:	f3bf 8f4f 	dsb	sy
 800bc5c:	60bb      	str	r3, [r7, #8]
}
 800bc5e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bc60:	bf00      	nop
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d0fc      	beq.n	800bc62 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bc68:	bf00      	nop
 800bc6a:	bf00      	nop
 800bc6c:	3714      	adds	r7, #20
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc74:	4770      	bx	lr
 800bc76:	bf00      	nop
 800bc78:	20001274 	.word	0x20001274
 800bc7c:	00000000 	.word	0x00000000

0800bc80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800bc80:	4b07      	ldr	r3, [pc, #28]	@ (800bca0 <pxCurrentTCBConst2>)
 800bc82:	6819      	ldr	r1, [r3, #0]
 800bc84:	6808      	ldr	r0, [r1, #0]
 800bc86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc8a:	f380 8809 	msr	PSP, r0
 800bc8e:	f3bf 8f6f 	isb	sy
 800bc92:	f04f 0000 	mov.w	r0, #0
 800bc96:	f380 8811 	msr	BASEPRI, r0
 800bc9a:	4770      	bx	lr
 800bc9c:	f3af 8000 	nop.w

0800bca0 <pxCurrentTCBConst2>:
 800bca0:	200020e4 	.word	0x200020e4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bca4:	bf00      	nop
 800bca6:	bf00      	nop

0800bca8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bca8:	4808      	ldr	r0, [pc, #32]	@ (800bccc <prvPortStartFirstTask+0x24>)
 800bcaa:	6800      	ldr	r0, [r0, #0]
 800bcac:	6800      	ldr	r0, [r0, #0]
 800bcae:	f380 8808 	msr	MSP, r0
 800bcb2:	f04f 0000 	mov.w	r0, #0
 800bcb6:	f380 8814 	msr	CONTROL, r0
 800bcba:	b662      	cpsie	i
 800bcbc:	b661      	cpsie	f
 800bcbe:	f3bf 8f4f 	dsb	sy
 800bcc2:	f3bf 8f6f 	isb	sy
 800bcc6:	df00      	svc	0
 800bcc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bcca:	bf00      	nop
 800bccc:	e000ed08 	.word	0xe000ed08

0800bcd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b086      	sub	sp, #24
 800bcd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bcd6:	4b47      	ldr	r3, [pc, #284]	@ (800bdf4 <xPortStartScheduler+0x124>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	4a47      	ldr	r2, [pc, #284]	@ (800bdf8 <xPortStartScheduler+0x128>)
 800bcdc:	4293      	cmp	r3, r2
 800bcde:	d10b      	bne.n	800bcf8 <xPortStartScheduler+0x28>
	__asm volatile
 800bce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bce4:	f383 8811 	msr	BASEPRI, r3
 800bce8:	f3bf 8f6f 	isb	sy
 800bcec:	f3bf 8f4f 	dsb	sy
 800bcf0:	60fb      	str	r3, [r7, #12]
}
 800bcf2:	bf00      	nop
 800bcf4:	bf00      	nop
 800bcf6:	e7fd      	b.n	800bcf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bcf8:	4b3e      	ldr	r3, [pc, #248]	@ (800bdf4 <xPortStartScheduler+0x124>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	4a3f      	ldr	r2, [pc, #252]	@ (800bdfc <xPortStartScheduler+0x12c>)
 800bcfe:	4293      	cmp	r3, r2
 800bd00:	d10b      	bne.n	800bd1a <xPortStartScheduler+0x4a>
	__asm volatile
 800bd02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd06:	f383 8811 	msr	BASEPRI, r3
 800bd0a:	f3bf 8f6f 	isb	sy
 800bd0e:	f3bf 8f4f 	dsb	sy
 800bd12:	613b      	str	r3, [r7, #16]
}
 800bd14:	bf00      	nop
 800bd16:	bf00      	nop
 800bd18:	e7fd      	b.n	800bd16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bd1a:	4b39      	ldr	r3, [pc, #228]	@ (800be00 <xPortStartScheduler+0x130>)
 800bd1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	781b      	ldrb	r3, [r3, #0]
 800bd22:	b2db      	uxtb	r3, r3
 800bd24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bd26:	697b      	ldr	r3, [r7, #20]
 800bd28:	22ff      	movs	r2, #255	@ 0xff
 800bd2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bd2c:	697b      	ldr	r3, [r7, #20]
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	b2db      	uxtb	r3, r3
 800bd32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bd34:	78fb      	ldrb	r3, [r7, #3]
 800bd36:	b2db      	uxtb	r3, r3
 800bd38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800bd3c:	b2da      	uxtb	r2, r3
 800bd3e:	4b31      	ldr	r3, [pc, #196]	@ (800be04 <xPortStartScheduler+0x134>)
 800bd40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bd42:	4b31      	ldr	r3, [pc, #196]	@ (800be08 <xPortStartScheduler+0x138>)
 800bd44:	2207      	movs	r2, #7
 800bd46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd48:	e009      	b.n	800bd5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800bd4a:	4b2f      	ldr	r3, [pc, #188]	@ (800be08 <xPortStartScheduler+0x138>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	3b01      	subs	r3, #1
 800bd50:	4a2d      	ldr	r2, [pc, #180]	@ (800be08 <xPortStartScheduler+0x138>)
 800bd52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bd54:	78fb      	ldrb	r3, [r7, #3]
 800bd56:	b2db      	uxtb	r3, r3
 800bd58:	005b      	lsls	r3, r3, #1
 800bd5a:	b2db      	uxtb	r3, r3
 800bd5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bd5e:	78fb      	ldrb	r3, [r7, #3]
 800bd60:	b2db      	uxtb	r3, r3
 800bd62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bd66:	2b80      	cmp	r3, #128	@ 0x80
 800bd68:	d0ef      	beq.n	800bd4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bd6a:	4b27      	ldr	r3, [pc, #156]	@ (800be08 <xPortStartScheduler+0x138>)
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	f1c3 0307 	rsb	r3, r3, #7
 800bd72:	2b04      	cmp	r3, #4
 800bd74:	d00b      	beq.n	800bd8e <xPortStartScheduler+0xbe>
	__asm volatile
 800bd76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd7a:	f383 8811 	msr	BASEPRI, r3
 800bd7e:	f3bf 8f6f 	isb	sy
 800bd82:	f3bf 8f4f 	dsb	sy
 800bd86:	60bb      	str	r3, [r7, #8]
}
 800bd88:	bf00      	nop
 800bd8a:	bf00      	nop
 800bd8c:	e7fd      	b.n	800bd8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bd8e:	4b1e      	ldr	r3, [pc, #120]	@ (800be08 <xPortStartScheduler+0x138>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	021b      	lsls	r3, r3, #8
 800bd94:	4a1c      	ldr	r2, [pc, #112]	@ (800be08 <xPortStartScheduler+0x138>)
 800bd96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bd98:	4b1b      	ldr	r3, [pc, #108]	@ (800be08 <xPortStartScheduler+0x138>)
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800bda0:	4a19      	ldr	r2, [pc, #100]	@ (800be08 <xPortStartScheduler+0x138>)
 800bda2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	b2da      	uxtb	r2, r3
 800bda8:	697b      	ldr	r3, [r7, #20]
 800bdaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bdac:	4b17      	ldr	r3, [pc, #92]	@ (800be0c <xPortStartScheduler+0x13c>)
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	4a16      	ldr	r2, [pc, #88]	@ (800be0c <xPortStartScheduler+0x13c>)
 800bdb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800bdb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bdb8:	4b14      	ldr	r3, [pc, #80]	@ (800be0c <xPortStartScheduler+0x13c>)
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	4a13      	ldr	r2, [pc, #76]	@ (800be0c <xPortStartScheduler+0x13c>)
 800bdbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800bdc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bdc4:	f000 f8da 	bl	800bf7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bdc8:	4b11      	ldr	r3, [pc, #68]	@ (800be10 <xPortStartScheduler+0x140>)
 800bdca:	2200      	movs	r2, #0
 800bdcc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bdce:	f000 f8f9 	bl	800bfc4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bdd2:	4b10      	ldr	r3, [pc, #64]	@ (800be14 <xPortStartScheduler+0x144>)
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	4a0f      	ldr	r2, [pc, #60]	@ (800be14 <xPortStartScheduler+0x144>)
 800bdd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800bddc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bdde:	f7ff ff63 	bl	800bca8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bde2:	f7ff f82f 	bl	800ae44 <vTaskSwitchContext>
	prvTaskExitError();
 800bde6:	f7ff ff1b 	bl	800bc20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bdea:	2300      	movs	r3, #0
}
 800bdec:	4618      	mov	r0, r3
 800bdee:	3718      	adds	r7, #24
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	bd80      	pop	{r7, pc}
 800bdf4:	e000ed00 	.word	0xe000ed00
 800bdf8:	410fc271 	.word	0x410fc271
 800bdfc:	410fc270 	.word	0x410fc270
 800be00:	e000e400 	.word	0xe000e400
 800be04:	20002710 	.word	0x20002710
 800be08:	20002714 	.word	0x20002714
 800be0c:	e000ed20 	.word	0xe000ed20
 800be10:	20001274 	.word	0x20001274
 800be14:	e000ef34 	.word	0xe000ef34

0800be18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800be18:	b480      	push	{r7}
 800be1a:	b083      	sub	sp, #12
 800be1c:	af00      	add	r7, sp, #0
	__asm volatile
 800be1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be22:	f383 8811 	msr	BASEPRI, r3
 800be26:	f3bf 8f6f 	isb	sy
 800be2a:	f3bf 8f4f 	dsb	sy
 800be2e:	607b      	str	r3, [r7, #4]
}
 800be30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800be32:	4b10      	ldr	r3, [pc, #64]	@ (800be74 <vPortEnterCritical+0x5c>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	3301      	adds	r3, #1
 800be38:	4a0e      	ldr	r2, [pc, #56]	@ (800be74 <vPortEnterCritical+0x5c>)
 800be3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800be3c:	4b0d      	ldr	r3, [pc, #52]	@ (800be74 <vPortEnterCritical+0x5c>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	2b01      	cmp	r3, #1
 800be42:	d110      	bne.n	800be66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800be44:	4b0c      	ldr	r3, [pc, #48]	@ (800be78 <vPortEnterCritical+0x60>)
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	b2db      	uxtb	r3, r3
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d00b      	beq.n	800be66 <vPortEnterCritical+0x4e>
	__asm volatile
 800be4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be52:	f383 8811 	msr	BASEPRI, r3
 800be56:	f3bf 8f6f 	isb	sy
 800be5a:	f3bf 8f4f 	dsb	sy
 800be5e:	603b      	str	r3, [r7, #0]
}
 800be60:	bf00      	nop
 800be62:	bf00      	nop
 800be64:	e7fd      	b.n	800be62 <vPortEnterCritical+0x4a>
	}
}
 800be66:	bf00      	nop
 800be68:	370c      	adds	r7, #12
 800be6a:	46bd      	mov	sp, r7
 800be6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be70:	4770      	bx	lr
 800be72:	bf00      	nop
 800be74:	20001274 	.word	0x20001274
 800be78:	e000ed04 	.word	0xe000ed04

0800be7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800be7c:	b480      	push	{r7}
 800be7e:	b083      	sub	sp, #12
 800be80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800be82:	4b12      	ldr	r3, [pc, #72]	@ (800becc <vPortExitCritical+0x50>)
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d10b      	bne.n	800bea2 <vPortExitCritical+0x26>
	__asm volatile
 800be8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be8e:	f383 8811 	msr	BASEPRI, r3
 800be92:	f3bf 8f6f 	isb	sy
 800be96:	f3bf 8f4f 	dsb	sy
 800be9a:	607b      	str	r3, [r7, #4]
}
 800be9c:	bf00      	nop
 800be9e:	bf00      	nop
 800bea0:	e7fd      	b.n	800be9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bea2:	4b0a      	ldr	r3, [pc, #40]	@ (800becc <vPortExitCritical+0x50>)
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	3b01      	subs	r3, #1
 800bea8:	4a08      	ldr	r2, [pc, #32]	@ (800becc <vPortExitCritical+0x50>)
 800beaa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800beac:	4b07      	ldr	r3, [pc, #28]	@ (800becc <vPortExitCritical+0x50>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d105      	bne.n	800bec0 <vPortExitCritical+0x44>
 800beb4:	2300      	movs	r3, #0
 800beb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	f383 8811 	msr	BASEPRI, r3
}
 800bebe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bec0:	bf00      	nop
 800bec2:	370c      	adds	r7, #12
 800bec4:	46bd      	mov	sp, r7
 800bec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beca:	4770      	bx	lr
 800becc:	20001274 	.word	0x20001274

0800bed0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bed0:	f3ef 8009 	mrs	r0, PSP
 800bed4:	f3bf 8f6f 	isb	sy
 800bed8:	4b15      	ldr	r3, [pc, #84]	@ (800bf30 <pxCurrentTCBConst>)
 800beda:	681a      	ldr	r2, [r3, #0]
 800bedc:	f01e 0f10 	tst.w	lr, #16
 800bee0:	bf08      	it	eq
 800bee2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bee6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beea:	6010      	str	r0, [r2, #0]
 800beec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bef0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bef4:	f380 8811 	msr	BASEPRI, r0
 800bef8:	f3bf 8f4f 	dsb	sy
 800befc:	f3bf 8f6f 	isb	sy
 800bf00:	f7fe ffa0 	bl	800ae44 <vTaskSwitchContext>
 800bf04:	f04f 0000 	mov.w	r0, #0
 800bf08:	f380 8811 	msr	BASEPRI, r0
 800bf0c:	bc09      	pop	{r0, r3}
 800bf0e:	6819      	ldr	r1, [r3, #0]
 800bf10:	6808      	ldr	r0, [r1, #0]
 800bf12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf16:	f01e 0f10 	tst.w	lr, #16
 800bf1a:	bf08      	it	eq
 800bf1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bf20:	f380 8809 	msr	PSP, r0
 800bf24:	f3bf 8f6f 	isb	sy
 800bf28:	4770      	bx	lr
 800bf2a:	bf00      	nop
 800bf2c:	f3af 8000 	nop.w

0800bf30 <pxCurrentTCBConst>:
 800bf30:	200020e4 	.word	0x200020e4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bf34:	bf00      	nop
 800bf36:	bf00      	nop

0800bf38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bf38:	b580      	push	{r7, lr}
 800bf3a:	b082      	sub	sp, #8
 800bf3c:	af00      	add	r7, sp, #0
	__asm volatile
 800bf3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf42:	f383 8811 	msr	BASEPRI, r3
 800bf46:	f3bf 8f6f 	isb	sy
 800bf4a:	f3bf 8f4f 	dsb	sy
 800bf4e:	607b      	str	r3, [r7, #4]
}
 800bf50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bf52:	f7fe febd 	bl	800acd0 <xTaskIncrementTick>
 800bf56:	4603      	mov	r3, r0
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d003      	beq.n	800bf64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bf5c:	4b06      	ldr	r3, [pc, #24]	@ (800bf78 <xPortSysTickHandler+0x40>)
 800bf5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf62:	601a      	str	r2, [r3, #0]
 800bf64:	2300      	movs	r3, #0
 800bf66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bf68:	683b      	ldr	r3, [r7, #0]
 800bf6a:	f383 8811 	msr	BASEPRI, r3
}
 800bf6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bf70:	bf00      	nop
 800bf72:	3708      	adds	r7, #8
 800bf74:	46bd      	mov	sp, r7
 800bf76:	bd80      	pop	{r7, pc}
 800bf78:	e000ed04 	.word	0xe000ed04

0800bf7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bf7c:	b480      	push	{r7}
 800bf7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bf80:	4b0b      	ldr	r3, [pc, #44]	@ (800bfb0 <vPortSetupTimerInterrupt+0x34>)
 800bf82:	2200      	movs	r2, #0
 800bf84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bf86:	4b0b      	ldr	r3, [pc, #44]	@ (800bfb4 <vPortSetupTimerInterrupt+0x38>)
 800bf88:	2200      	movs	r2, #0
 800bf8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bf8c:	4b0a      	ldr	r3, [pc, #40]	@ (800bfb8 <vPortSetupTimerInterrupt+0x3c>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	4a0a      	ldr	r2, [pc, #40]	@ (800bfbc <vPortSetupTimerInterrupt+0x40>)
 800bf92:	fba2 2303 	umull	r2, r3, r2, r3
 800bf96:	099b      	lsrs	r3, r3, #6
 800bf98:	4a09      	ldr	r2, [pc, #36]	@ (800bfc0 <vPortSetupTimerInterrupt+0x44>)
 800bf9a:	3b01      	subs	r3, #1
 800bf9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bf9e:	4b04      	ldr	r3, [pc, #16]	@ (800bfb0 <vPortSetupTimerInterrupt+0x34>)
 800bfa0:	2207      	movs	r2, #7
 800bfa2:	601a      	str	r2, [r3, #0]
}
 800bfa4:	bf00      	nop
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfac:	4770      	bx	lr
 800bfae:	bf00      	nop
 800bfb0:	e000e010 	.word	0xe000e010
 800bfb4:	e000e018 	.word	0xe000e018
 800bfb8:	20000000 	.word	0x20000000
 800bfbc:	10624dd3 	.word	0x10624dd3
 800bfc0:	e000e014 	.word	0xe000e014

0800bfc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bfc4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bfd4 <vPortEnableVFP+0x10>
 800bfc8:	6801      	ldr	r1, [r0, #0]
 800bfca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bfce:	6001      	str	r1, [r0, #0]
 800bfd0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bfd2:	bf00      	nop
 800bfd4:	e000ed88 	.word	0xe000ed88

0800bfd8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bfd8:	b480      	push	{r7}
 800bfda:	b085      	sub	sp, #20
 800bfdc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bfde:	f3ef 8305 	mrs	r3, IPSR
 800bfe2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	2b0f      	cmp	r3, #15
 800bfe8:	d915      	bls.n	800c016 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bfea:	4a18      	ldr	r2, [pc, #96]	@ (800c04c <vPortValidateInterruptPriority+0x74>)
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	4413      	add	r3, r2
 800bff0:	781b      	ldrb	r3, [r3, #0]
 800bff2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bff4:	4b16      	ldr	r3, [pc, #88]	@ (800c050 <vPortValidateInterruptPriority+0x78>)
 800bff6:	781b      	ldrb	r3, [r3, #0]
 800bff8:	7afa      	ldrb	r2, [r7, #11]
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d20b      	bcs.n	800c016 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c002:	f383 8811 	msr	BASEPRI, r3
 800c006:	f3bf 8f6f 	isb	sy
 800c00a:	f3bf 8f4f 	dsb	sy
 800c00e:	607b      	str	r3, [r7, #4]
}
 800c010:	bf00      	nop
 800c012:	bf00      	nop
 800c014:	e7fd      	b.n	800c012 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c016:	4b0f      	ldr	r3, [pc, #60]	@ (800c054 <vPortValidateInterruptPriority+0x7c>)
 800c018:	681b      	ldr	r3, [r3, #0]
 800c01a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c01e:	4b0e      	ldr	r3, [pc, #56]	@ (800c058 <vPortValidateInterruptPriority+0x80>)
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	429a      	cmp	r2, r3
 800c024:	d90b      	bls.n	800c03e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c02a:	f383 8811 	msr	BASEPRI, r3
 800c02e:	f3bf 8f6f 	isb	sy
 800c032:	f3bf 8f4f 	dsb	sy
 800c036:	603b      	str	r3, [r7, #0]
}
 800c038:	bf00      	nop
 800c03a:	bf00      	nop
 800c03c:	e7fd      	b.n	800c03a <vPortValidateInterruptPriority+0x62>
	}
 800c03e:	bf00      	nop
 800c040:	3714      	adds	r7, #20
 800c042:	46bd      	mov	sp, r7
 800c044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c048:	4770      	bx	lr
 800c04a:	bf00      	nop
 800c04c:	e000e3f0 	.word	0xe000e3f0
 800c050:	20002710 	.word	0x20002710
 800c054:	e000ed0c 	.word	0xe000ed0c
 800c058:	20002714 	.word	0x20002714

0800c05c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b08a      	sub	sp, #40	@ 0x28
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c064:	2300      	movs	r3, #0
 800c066:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c068:	f7fe fd64 	bl	800ab34 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c06c:	4b5c      	ldr	r3, [pc, #368]	@ (800c1e0 <pvPortMalloc+0x184>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d101      	bne.n	800c078 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c074:	f000 f924 	bl	800c2c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c078:	4b5a      	ldr	r3, [pc, #360]	@ (800c1e4 <pvPortMalloc+0x188>)
 800c07a:	681a      	ldr	r2, [r3, #0]
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	4013      	ands	r3, r2
 800c080:	2b00      	cmp	r3, #0
 800c082:	f040 8095 	bne.w	800c1b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d01e      	beq.n	800c0ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c08c:	2208      	movs	r2, #8
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	4413      	add	r3, r2
 800c092:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f003 0307 	and.w	r3, r3, #7
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	d015      	beq.n	800c0ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f023 0307 	bic.w	r3, r3, #7
 800c0a4:	3308      	adds	r3, #8
 800c0a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f003 0307 	and.w	r3, r3, #7
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d00b      	beq.n	800c0ca <pvPortMalloc+0x6e>
	__asm volatile
 800c0b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0b6:	f383 8811 	msr	BASEPRI, r3
 800c0ba:	f3bf 8f6f 	isb	sy
 800c0be:	f3bf 8f4f 	dsb	sy
 800c0c2:	617b      	str	r3, [r7, #20]
}
 800c0c4:	bf00      	nop
 800c0c6:	bf00      	nop
 800c0c8:	e7fd      	b.n	800c0c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d06f      	beq.n	800c1b0 <pvPortMalloc+0x154>
 800c0d0:	4b45      	ldr	r3, [pc, #276]	@ (800c1e8 <pvPortMalloc+0x18c>)
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	687a      	ldr	r2, [r7, #4]
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	d86a      	bhi.n	800c1b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c0da:	4b44      	ldr	r3, [pc, #272]	@ (800c1ec <pvPortMalloc+0x190>)
 800c0dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c0de:	4b43      	ldr	r3, [pc, #268]	@ (800c1ec <pvPortMalloc+0x190>)
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c0e4:	e004      	b.n	800c0f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0f2:	685b      	ldr	r3, [r3, #4]
 800c0f4:	687a      	ldr	r2, [r7, #4]
 800c0f6:	429a      	cmp	r2, r3
 800c0f8:	d903      	bls.n	800c102 <pvPortMalloc+0xa6>
 800c0fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d1f1      	bne.n	800c0e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c102:	4b37      	ldr	r3, [pc, #220]	@ (800c1e0 <pvPortMalloc+0x184>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c108:	429a      	cmp	r2, r3
 800c10a:	d051      	beq.n	800c1b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c10c:	6a3b      	ldr	r3, [r7, #32]
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	2208      	movs	r2, #8
 800c112:	4413      	add	r3, r2
 800c114:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c118:	681a      	ldr	r2, [r3, #0]
 800c11a:	6a3b      	ldr	r3, [r7, #32]
 800c11c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c11e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c120:	685a      	ldr	r2, [r3, #4]
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	1ad2      	subs	r2, r2, r3
 800c126:	2308      	movs	r3, #8
 800c128:	005b      	lsls	r3, r3, #1
 800c12a:	429a      	cmp	r2, r3
 800c12c:	d920      	bls.n	800c170 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c12e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	4413      	add	r3, r2
 800c134:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c136:	69bb      	ldr	r3, [r7, #24]
 800c138:	f003 0307 	and.w	r3, r3, #7
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d00b      	beq.n	800c158 <pvPortMalloc+0xfc>
	__asm volatile
 800c140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c144:	f383 8811 	msr	BASEPRI, r3
 800c148:	f3bf 8f6f 	isb	sy
 800c14c:	f3bf 8f4f 	dsb	sy
 800c150:	613b      	str	r3, [r7, #16]
}
 800c152:	bf00      	nop
 800c154:	bf00      	nop
 800c156:	e7fd      	b.n	800c154 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15a:	685a      	ldr	r2, [r3, #4]
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	1ad2      	subs	r2, r2, r3
 800c160:	69bb      	ldr	r3, [r7, #24]
 800c162:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c166:	687a      	ldr	r2, [r7, #4]
 800c168:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c16a:	69b8      	ldr	r0, [r7, #24]
 800c16c:	f000 f90a 	bl	800c384 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c170:	4b1d      	ldr	r3, [pc, #116]	@ (800c1e8 <pvPortMalloc+0x18c>)
 800c172:	681a      	ldr	r2, [r3, #0]
 800c174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c176:	685b      	ldr	r3, [r3, #4]
 800c178:	1ad3      	subs	r3, r2, r3
 800c17a:	4a1b      	ldr	r2, [pc, #108]	@ (800c1e8 <pvPortMalloc+0x18c>)
 800c17c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c17e:	4b1a      	ldr	r3, [pc, #104]	@ (800c1e8 <pvPortMalloc+0x18c>)
 800c180:	681a      	ldr	r2, [r3, #0]
 800c182:	4b1b      	ldr	r3, [pc, #108]	@ (800c1f0 <pvPortMalloc+0x194>)
 800c184:	681b      	ldr	r3, [r3, #0]
 800c186:	429a      	cmp	r2, r3
 800c188:	d203      	bcs.n	800c192 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c18a:	4b17      	ldr	r3, [pc, #92]	@ (800c1e8 <pvPortMalloc+0x18c>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	4a18      	ldr	r2, [pc, #96]	@ (800c1f0 <pvPortMalloc+0x194>)
 800c190:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c194:	685a      	ldr	r2, [r3, #4]
 800c196:	4b13      	ldr	r3, [pc, #76]	@ (800c1e4 <pvPortMalloc+0x188>)
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	431a      	orrs	r2, r3
 800c19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c19e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c1a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1a2:	2200      	movs	r2, #0
 800c1a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c1a6:	4b13      	ldr	r3, [pc, #76]	@ (800c1f4 <pvPortMalloc+0x198>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	3301      	adds	r3, #1
 800c1ac:	4a11      	ldr	r2, [pc, #68]	@ (800c1f4 <pvPortMalloc+0x198>)
 800c1ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c1b0:	f7fe fcce 	bl	800ab50 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c1b4:	69fb      	ldr	r3, [r7, #28]
 800c1b6:	f003 0307 	and.w	r3, r3, #7
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d00b      	beq.n	800c1d6 <pvPortMalloc+0x17a>
	__asm volatile
 800c1be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1c2:	f383 8811 	msr	BASEPRI, r3
 800c1c6:	f3bf 8f6f 	isb	sy
 800c1ca:	f3bf 8f4f 	dsb	sy
 800c1ce:	60fb      	str	r3, [r7, #12]
}
 800c1d0:	bf00      	nop
 800c1d2:	bf00      	nop
 800c1d4:	e7fd      	b.n	800c1d2 <pvPortMalloc+0x176>
	return pvReturn;
 800c1d6:	69fb      	ldr	r3, [r7, #28]
}
 800c1d8:	4618      	mov	r0, r3
 800c1da:	3728      	adds	r7, #40	@ 0x28
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	bd80      	pop	{r7, pc}
 800c1e0:	20003320 	.word	0x20003320
 800c1e4:	20003334 	.word	0x20003334
 800c1e8:	20003324 	.word	0x20003324
 800c1ec:	20003318 	.word	0x20003318
 800c1f0:	20003328 	.word	0x20003328
 800c1f4:	2000332c 	.word	0x2000332c

0800c1f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b086      	sub	sp, #24
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d04f      	beq.n	800c2aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c20a:	2308      	movs	r3, #8
 800c20c:	425b      	negs	r3, r3
 800c20e:	697a      	ldr	r2, [r7, #20]
 800c210:	4413      	add	r3, r2
 800c212:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c214:	697b      	ldr	r3, [r7, #20]
 800c216:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c218:	693b      	ldr	r3, [r7, #16]
 800c21a:	685a      	ldr	r2, [r3, #4]
 800c21c:	4b25      	ldr	r3, [pc, #148]	@ (800c2b4 <vPortFree+0xbc>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	4013      	ands	r3, r2
 800c222:	2b00      	cmp	r3, #0
 800c224:	d10b      	bne.n	800c23e <vPortFree+0x46>
	__asm volatile
 800c226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c22a:	f383 8811 	msr	BASEPRI, r3
 800c22e:	f3bf 8f6f 	isb	sy
 800c232:	f3bf 8f4f 	dsb	sy
 800c236:	60fb      	str	r3, [r7, #12]
}
 800c238:	bf00      	nop
 800c23a:	bf00      	nop
 800c23c:	e7fd      	b.n	800c23a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c23e:	693b      	ldr	r3, [r7, #16]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d00b      	beq.n	800c25e <vPortFree+0x66>
	__asm volatile
 800c246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c24a:	f383 8811 	msr	BASEPRI, r3
 800c24e:	f3bf 8f6f 	isb	sy
 800c252:	f3bf 8f4f 	dsb	sy
 800c256:	60bb      	str	r3, [r7, #8]
}
 800c258:	bf00      	nop
 800c25a:	bf00      	nop
 800c25c:	e7fd      	b.n	800c25a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	685a      	ldr	r2, [r3, #4]
 800c262:	4b14      	ldr	r3, [pc, #80]	@ (800c2b4 <vPortFree+0xbc>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	4013      	ands	r3, r2
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d01e      	beq.n	800c2aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d11a      	bne.n	800c2aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c274:	693b      	ldr	r3, [r7, #16]
 800c276:	685a      	ldr	r2, [r3, #4]
 800c278:	4b0e      	ldr	r3, [pc, #56]	@ (800c2b4 <vPortFree+0xbc>)
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	43db      	mvns	r3, r3
 800c27e:	401a      	ands	r2, r3
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c284:	f7fe fc56 	bl	800ab34 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c288:	693b      	ldr	r3, [r7, #16]
 800c28a:	685a      	ldr	r2, [r3, #4]
 800c28c:	4b0a      	ldr	r3, [pc, #40]	@ (800c2b8 <vPortFree+0xc0>)
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	4413      	add	r3, r2
 800c292:	4a09      	ldr	r2, [pc, #36]	@ (800c2b8 <vPortFree+0xc0>)
 800c294:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c296:	6938      	ldr	r0, [r7, #16]
 800c298:	f000 f874 	bl	800c384 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c29c:	4b07      	ldr	r3, [pc, #28]	@ (800c2bc <vPortFree+0xc4>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	4a06      	ldr	r2, [pc, #24]	@ (800c2bc <vPortFree+0xc4>)
 800c2a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c2a6:	f7fe fc53 	bl	800ab50 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c2aa:	bf00      	nop
 800c2ac:	3718      	adds	r7, #24
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	20003334 	.word	0x20003334
 800c2b8:	20003324 	.word	0x20003324
 800c2bc:	20003330 	.word	0x20003330

0800c2c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c2c0:	b480      	push	{r7}
 800c2c2:	b085      	sub	sp, #20
 800c2c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c2c6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800c2ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c2cc:	4b27      	ldr	r3, [pc, #156]	@ (800c36c <prvHeapInit+0xac>)
 800c2ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	f003 0307 	and.w	r3, r3, #7
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d00c      	beq.n	800c2f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	3307      	adds	r3, #7
 800c2de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	f023 0307 	bic.w	r3, r3, #7
 800c2e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c2e8:	68ba      	ldr	r2, [r7, #8]
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	1ad3      	subs	r3, r2, r3
 800c2ee:	4a1f      	ldr	r2, [pc, #124]	@ (800c36c <prvHeapInit+0xac>)
 800c2f0:	4413      	add	r3, r2
 800c2f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c2f8:	4a1d      	ldr	r2, [pc, #116]	@ (800c370 <prvHeapInit+0xb0>)
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c2fe:	4b1c      	ldr	r3, [pc, #112]	@ (800c370 <prvHeapInit+0xb0>)
 800c300:	2200      	movs	r2, #0
 800c302:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	68ba      	ldr	r2, [r7, #8]
 800c308:	4413      	add	r3, r2
 800c30a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c30c:	2208      	movs	r2, #8
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	1a9b      	subs	r3, r3, r2
 800c312:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	f023 0307 	bic.w	r3, r3, #7
 800c31a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	4a15      	ldr	r2, [pc, #84]	@ (800c374 <prvHeapInit+0xb4>)
 800c320:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c322:	4b14      	ldr	r3, [pc, #80]	@ (800c374 <prvHeapInit+0xb4>)
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	2200      	movs	r2, #0
 800c328:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c32a:	4b12      	ldr	r3, [pc, #72]	@ (800c374 <prvHeapInit+0xb4>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	2200      	movs	r2, #0
 800c330:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	68fa      	ldr	r2, [r7, #12]
 800c33a:	1ad2      	subs	r2, r2, r3
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c340:	4b0c      	ldr	r3, [pc, #48]	@ (800c374 <prvHeapInit+0xb4>)
 800c342:	681a      	ldr	r2, [r3, #0]
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c348:	683b      	ldr	r3, [r7, #0]
 800c34a:	685b      	ldr	r3, [r3, #4]
 800c34c:	4a0a      	ldr	r2, [pc, #40]	@ (800c378 <prvHeapInit+0xb8>)
 800c34e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	685b      	ldr	r3, [r3, #4]
 800c354:	4a09      	ldr	r2, [pc, #36]	@ (800c37c <prvHeapInit+0xbc>)
 800c356:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c358:	4b09      	ldr	r3, [pc, #36]	@ (800c380 <prvHeapInit+0xc0>)
 800c35a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c35e:	601a      	str	r2, [r3, #0]
}
 800c360:	bf00      	nop
 800c362:	3714      	adds	r7, #20
 800c364:	46bd      	mov	sp, r7
 800c366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36a:	4770      	bx	lr
 800c36c:	20002718 	.word	0x20002718
 800c370:	20003318 	.word	0x20003318
 800c374:	20003320 	.word	0x20003320
 800c378:	20003328 	.word	0x20003328
 800c37c:	20003324 	.word	0x20003324
 800c380:	20003334 	.word	0x20003334

0800c384 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c384:	b480      	push	{r7}
 800c386:	b085      	sub	sp, #20
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c38c:	4b28      	ldr	r3, [pc, #160]	@ (800c430 <prvInsertBlockIntoFreeList+0xac>)
 800c38e:	60fb      	str	r3, [r7, #12]
 800c390:	e002      	b.n	800c398 <prvInsertBlockIntoFreeList+0x14>
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	60fb      	str	r3, [r7, #12]
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	687a      	ldr	r2, [r7, #4]
 800c39e:	429a      	cmp	r2, r3
 800c3a0:	d8f7      	bhi.n	800c392 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	685b      	ldr	r3, [r3, #4]
 800c3aa:	68ba      	ldr	r2, [r7, #8]
 800c3ac:	4413      	add	r3, r2
 800c3ae:	687a      	ldr	r2, [r7, #4]
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d108      	bne.n	800c3c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	685a      	ldr	r2, [r3, #4]
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	685b      	ldr	r3, [r3, #4]
 800c3bc:	441a      	add	r2, r3
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	685b      	ldr	r3, [r3, #4]
 800c3ce:	68ba      	ldr	r2, [r7, #8]
 800c3d0:	441a      	add	r2, r3
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	429a      	cmp	r2, r3
 800c3d8:	d118      	bne.n	800c40c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681a      	ldr	r2, [r3, #0]
 800c3de:	4b15      	ldr	r3, [pc, #84]	@ (800c434 <prvInsertBlockIntoFreeList+0xb0>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	429a      	cmp	r2, r3
 800c3e4:	d00d      	beq.n	800c402 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	685a      	ldr	r2, [r3, #4]
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	685b      	ldr	r3, [r3, #4]
 800c3f0:	441a      	add	r2, r3
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	601a      	str	r2, [r3, #0]
 800c400:	e008      	b.n	800c414 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c402:	4b0c      	ldr	r3, [pc, #48]	@ (800c434 <prvInsertBlockIntoFreeList+0xb0>)
 800c404:	681a      	ldr	r2, [r3, #0]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	601a      	str	r2, [r3, #0]
 800c40a:	e003      	b.n	800c414 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	681a      	ldr	r2, [r3, #0]
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c414:	68fa      	ldr	r2, [r7, #12]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	429a      	cmp	r2, r3
 800c41a:	d002      	beq.n	800c422 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	687a      	ldr	r2, [r7, #4]
 800c420:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c422:	bf00      	nop
 800c424:	3714      	adds	r7, #20
 800c426:	46bd      	mov	sp, r7
 800c428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c42c:	4770      	bx	lr
 800c42e:	bf00      	nop
 800c430:	20003318 	.word	0x20003318
 800c434:	20003320 	.word	0x20003320

0800c438 <memset>:
 800c438:	4402      	add	r2, r0
 800c43a:	4603      	mov	r3, r0
 800c43c:	4293      	cmp	r3, r2
 800c43e:	d100      	bne.n	800c442 <memset+0xa>
 800c440:	4770      	bx	lr
 800c442:	f803 1b01 	strb.w	r1, [r3], #1
 800c446:	e7f9      	b.n	800c43c <memset+0x4>

0800c448 <_reclaim_reent>:
 800c448:	4b2d      	ldr	r3, [pc, #180]	@ (800c500 <_reclaim_reent+0xb8>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	4283      	cmp	r3, r0
 800c44e:	b570      	push	{r4, r5, r6, lr}
 800c450:	4604      	mov	r4, r0
 800c452:	d053      	beq.n	800c4fc <_reclaim_reent+0xb4>
 800c454:	69c3      	ldr	r3, [r0, #28]
 800c456:	b31b      	cbz	r3, 800c4a0 <_reclaim_reent+0x58>
 800c458:	68db      	ldr	r3, [r3, #12]
 800c45a:	b163      	cbz	r3, 800c476 <_reclaim_reent+0x2e>
 800c45c:	2500      	movs	r5, #0
 800c45e:	69e3      	ldr	r3, [r4, #28]
 800c460:	68db      	ldr	r3, [r3, #12]
 800c462:	5959      	ldr	r1, [r3, r5]
 800c464:	b9b1      	cbnz	r1, 800c494 <_reclaim_reent+0x4c>
 800c466:	3504      	adds	r5, #4
 800c468:	2d80      	cmp	r5, #128	@ 0x80
 800c46a:	d1f8      	bne.n	800c45e <_reclaim_reent+0x16>
 800c46c:	69e3      	ldr	r3, [r4, #28]
 800c46e:	4620      	mov	r0, r4
 800c470:	68d9      	ldr	r1, [r3, #12]
 800c472:	f000 f881 	bl	800c578 <_free_r>
 800c476:	69e3      	ldr	r3, [r4, #28]
 800c478:	6819      	ldr	r1, [r3, #0]
 800c47a:	b111      	cbz	r1, 800c482 <_reclaim_reent+0x3a>
 800c47c:	4620      	mov	r0, r4
 800c47e:	f000 f87b 	bl	800c578 <_free_r>
 800c482:	69e3      	ldr	r3, [r4, #28]
 800c484:	689d      	ldr	r5, [r3, #8]
 800c486:	b15d      	cbz	r5, 800c4a0 <_reclaim_reent+0x58>
 800c488:	4629      	mov	r1, r5
 800c48a:	4620      	mov	r0, r4
 800c48c:	682d      	ldr	r5, [r5, #0]
 800c48e:	f000 f873 	bl	800c578 <_free_r>
 800c492:	e7f8      	b.n	800c486 <_reclaim_reent+0x3e>
 800c494:	680e      	ldr	r6, [r1, #0]
 800c496:	4620      	mov	r0, r4
 800c498:	f000 f86e 	bl	800c578 <_free_r>
 800c49c:	4631      	mov	r1, r6
 800c49e:	e7e1      	b.n	800c464 <_reclaim_reent+0x1c>
 800c4a0:	6961      	ldr	r1, [r4, #20]
 800c4a2:	b111      	cbz	r1, 800c4aa <_reclaim_reent+0x62>
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	f000 f867 	bl	800c578 <_free_r>
 800c4aa:	69e1      	ldr	r1, [r4, #28]
 800c4ac:	b111      	cbz	r1, 800c4b4 <_reclaim_reent+0x6c>
 800c4ae:	4620      	mov	r0, r4
 800c4b0:	f000 f862 	bl	800c578 <_free_r>
 800c4b4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c4b6:	b111      	cbz	r1, 800c4be <_reclaim_reent+0x76>
 800c4b8:	4620      	mov	r0, r4
 800c4ba:	f000 f85d 	bl	800c578 <_free_r>
 800c4be:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c4c0:	b111      	cbz	r1, 800c4c8 <_reclaim_reent+0x80>
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	f000 f858 	bl	800c578 <_free_r>
 800c4c8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c4ca:	b111      	cbz	r1, 800c4d2 <_reclaim_reent+0x8a>
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	f000 f853 	bl	800c578 <_free_r>
 800c4d2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c4d4:	b111      	cbz	r1, 800c4dc <_reclaim_reent+0x94>
 800c4d6:	4620      	mov	r0, r4
 800c4d8:	f000 f84e 	bl	800c578 <_free_r>
 800c4dc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c4de:	b111      	cbz	r1, 800c4e6 <_reclaim_reent+0x9e>
 800c4e0:	4620      	mov	r0, r4
 800c4e2:	f000 f849 	bl	800c578 <_free_r>
 800c4e6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c4e8:	b111      	cbz	r1, 800c4f0 <_reclaim_reent+0xa8>
 800c4ea:	4620      	mov	r0, r4
 800c4ec:	f000 f844 	bl	800c578 <_free_r>
 800c4f0:	6a23      	ldr	r3, [r4, #32]
 800c4f2:	b11b      	cbz	r3, 800c4fc <_reclaim_reent+0xb4>
 800c4f4:	4620      	mov	r0, r4
 800c4f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c4fa:	4718      	bx	r3
 800c4fc:	bd70      	pop	{r4, r5, r6, pc}
 800c4fe:	bf00      	nop
 800c500:	20001278 	.word	0x20001278

0800c504 <__errno>:
 800c504:	4b01      	ldr	r3, [pc, #4]	@ (800c50c <__errno+0x8>)
 800c506:	6818      	ldr	r0, [r3, #0]
 800c508:	4770      	bx	lr
 800c50a:	bf00      	nop
 800c50c:	20001278 	.word	0x20001278

0800c510 <__libc_init_array>:
 800c510:	b570      	push	{r4, r5, r6, lr}
 800c512:	4d0d      	ldr	r5, [pc, #52]	@ (800c548 <__libc_init_array+0x38>)
 800c514:	4c0d      	ldr	r4, [pc, #52]	@ (800c54c <__libc_init_array+0x3c>)
 800c516:	1b64      	subs	r4, r4, r5
 800c518:	10a4      	asrs	r4, r4, #2
 800c51a:	2600      	movs	r6, #0
 800c51c:	42a6      	cmp	r6, r4
 800c51e:	d109      	bne.n	800c534 <__libc_init_array+0x24>
 800c520:	4d0b      	ldr	r5, [pc, #44]	@ (800c550 <__libc_init_array+0x40>)
 800c522:	4c0c      	ldr	r4, [pc, #48]	@ (800c554 <__libc_init_array+0x44>)
 800c524:	f000 f980 	bl	800c828 <_init>
 800c528:	1b64      	subs	r4, r4, r5
 800c52a:	10a4      	asrs	r4, r4, #2
 800c52c:	2600      	movs	r6, #0
 800c52e:	42a6      	cmp	r6, r4
 800c530:	d105      	bne.n	800c53e <__libc_init_array+0x2e>
 800c532:	bd70      	pop	{r4, r5, r6, pc}
 800c534:	f855 3b04 	ldr.w	r3, [r5], #4
 800c538:	4798      	blx	r3
 800c53a:	3601      	adds	r6, #1
 800c53c:	e7ee      	b.n	800c51c <__libc_init_array+0xc>
 800c53e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c542:	4798      	blx	r3
 800c544:	3601      	adds	r6, #1
 800c546:	e7f2      	b.n	800c52e <__libc_init_array+0x1e>
 800c548:	0800c950 	.word	0x0800c950
 800c54c:	0800c950 	.word	0x0800c950
 800c550:	0800c950 	.word	0x0800c950
 800c554:	0800c954 	.word	0x0800c954

0800c558 <__retarget_lock_acquire_recursive>:
 800c558:	4770      	bx	lr

0800c55a <__retarget_lock_release_recursive>:
 800c55a:	4770      	bx	lr

0800c55c <memcpy>:
 800c55c:	440a      	add	r2, r1
 800c55e:	4291      	cmp	r1, r2
 800c560:	f100 33ff 	add.w	r3, r0, #4294967295
 800c564:	d100      	bne.n	800c568 <memcpy+0xc>
 800c566:	4770      	bx	lr
 800c568:	b510      	push	{r4, lr}
 800c56a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c56e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c572:	4291      	cmp	r1, r2
 800c574:	d1f9      	bne.n	800c56a <memcpy+0xe>
 800c576:	bd10      	pop	{r4, pc}

0800c578 <_free_r>:
 800c578:	b538      	push	{r3, r4, r5, lr}
 800c57a:	4605      	mov	r5, r0
 800c57c:	2900      	cmp	r1, #0
 800c57e:	d041      	beq.n	800c604 <_free_r+0x8c>
 800c580:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c584:	1f0c      	subs	r4, r1, #4
 800c586:	2b00      	cmp	r3, #0
 800c588:	bfb8      	it	lt
 800c58a:	18e4      	addlt	r4, r4, r3
 800c58c:	f000 f83e 	bl	800c60c <__malloc_lock>
 800c590:	4a1d      	ldr	r2, [pc, #116]	@ (800c608 <_free_r+0x90>)
 800c592:	6813      	ldr	r3, [r2, #0]
 800c594:	b933      	cbnz	r3, 800c5a4 <_free_r+0x2c>
 800c596:	6063      	str	r3, [r4, #4]
 800c598:	6014      	str	r4, [r2, #0]
 800c59a:	4628      	mov	r0, r5
 800c59c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5a0:	f000 b83a 	b.w	800c618 <__malloc_unlock>
 800c5a4:	42a3      	cmp	r3, r4
 800c5a6:	d908      	bls.n	800c5ba <_free_r+0x42>
 800c5a8:	6820      	ldr	r0, [r4, #0]
 800c5aa:	1821      	adds	r1, r4, r0
 800c5ac:	428b      	cmp	r3, r1
 800c5ae:	bf01      	itttt	eq
 800c5b0:	6819      	ldreq	r1, [r3, #0]
 800c5b2:	685b      	ldreq	r3, [r3, #4]
 800c5b4:	1809      	addeq	r1, r1, r0
 800c5b6:	6021      	streq	r1, [r4, #0]
 800c5b8:	e7ed      	b.n	800c596 <_free_r+0x1e>
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	b10b      	cbz	r3, 800c5c4 <_free_r+0x4c>
 800c5c0:	42a3      	cmp	r3, r4
 800c5c2:	d9fa      	bls.n	800c5ba <_free_r+0x42>
 800c5c4:	6811      	ldr	r1, [r2, #0]
 800c5c6:	1850      	adds	r0, r2, r1
 800c5c8:	42a0      	cmp	r0, r4
 800c5ca:	d10b      	bne.n	800c5e4 <_free_r+0x6c>
 800c5cc:	6820      	ldr	r0, [r4, #0]
 800c5ce:	4401      	add	r1, r0
 800c5d0:	1850      	adds	r0, r2, r1
 800c5d2:	4283      	cmp	r3, r0
 800c5d4:	6011      	str	r1, [r2, #0]
 800c5d6:	d1e0      	bne.n	800c59a <_free_r+0x22>
 800c5d8:	6818      	ldr	r0, [r3, #0]
 800c5da:	685b      	ldr	r3, [r3, #4]
 800c5dc:	6053      	str	r3, [r2, #4]
 800c5de:	4408      	add	r0, r1
 800c5e0:	6010      	str	r0, [r2, #0]
 800c5e2:	e7da      	b.n	800c59a <_free_r+0x22>
 800c5e4:	d902      	bls.n	800c5ec <_free_r+0x74>
 800c5e6:	230c      	movs	r3, #12
 800c5e8:	602b      	str	r3, [r5, #0]
 800c5ea:	e7d6      	b.n	800c59a <_free_r+0x22>
 800c5ec:	6820      	ldr	r0, [r4, #0]
 800c5ee:	1821      	adds	r1, r4, r0
 800c5f0:	428b      	cmp	r3, r1
 800c5f2:	bf04      	itt	eq
 800c5f4:	6819      	ldreq	r1, [r3, #0]
 800c5f6:	685b      	ldreq	r3, [r3, #4]
 800c5f8:	6063      	str	r3, [r4, #4]
 800c5fa:	bf04      	itt	eq
 800c5fc:	1809      	addeq	r1, r1, r0
 800c5fe:	6021      	streq	r1, [r4, #0]
 800c600:	6054      	str	r4, [r2, #4]
 800c602:	e7ca      	b.n	800c59a <_free_r+0x22>
 800c604:	bd38      	pop	{r3, r4, r5, pc}
 800c606:	bf00      	nop
 800c608:	20003474 	.word	0x20003474

0800c60c <__malloc_lock>:
 800c60c:	4801      	ldr	r0, [pc, #4]	@ (800c614 <__malloc_lock+0x8>)
 800c60e:	f7ff bfa3 	b.w	800c558 <__retarget_lock_acquire_recursive>
 800c612:	bf00      	nop
 800c614:	20003470 	.word	0x20003470

0800c618 <__malloc_unlock>:
 800c618:	4801      	ldr	r0, [pc, #4]	@ (800c620 <__malloc_unlock+0x8>)
 800c61a:	f7ff bf9e 	b.w	800c55a <__retarget_lock_release_recursive>
 800c61e:	bf00      	nop
 800c620:	20003470 	.word	0x20003470

0800c624 <sqrt>:
 800c624:	b538      	push	{r3, r4, r5, lr}
 800c626:	ed2d 8b02 	vpush	{d8}
 800c62a:	ec55 4b10 	vmov	r4, r5, d0
 800c62e:	f000 f825 	bl	800c67c <__ieee754_sqrt>
 800c632:	4622      	mov	r2, r4
 800c634:	462b      	mov	r3, r5
 800c636:	4620      	mov	r0, r4
 800c638:	4629      	mov	r1, r5
 800c63a:	eeb0 8a40 	vmov.f32	s16, s0
 800c63e:	eef0 8a60 	vmov.f32	s17, s1
 800c642:	f7f4 fa43 	bl	8000acc <__aeabi_dcmpun>
 800c646:	b990      	cbnz	r0, 800c66e <sqrt+0x4a>
 800c648:	2200      	movs	r2, #0
 800c64a:	2300      	movs	r3, #0
 800c64c:	4620      	mov	r0, r4
 800c64e:	4629      	mov	r1, r5
 800c650:	f7f4 fa14 	bl	8000a7c <__aeabi_dcmplt>
 800c654:	b158      	cbz	r0, 800c66e <sqrt+0x4a>
 800c656:	f7ff ff55 	bl	800c504 <__errno>
 800c65a:	2321      	movs	r3, #33	@ 0x21
 800c65c:	6003      	str	r3, [r0, #0]
 800c65e:	2200      	movs	r2, #0
 800c660:	2300      	movs	r3, #0
 800c662:	4610      	mov	r0, r2
 800c664:	4619      	mov	r1, r3
 800c666:	f7f4 f8c1 	bl	80007ec <__aeabi_ddiv>
 800c66a:	ec41 0b18 	vmov	d8, r0, r1
 800c66e:	eeb0 0a48 	vmov.f32	s0, s16
 800c672:	eef0 0a68 	vmov.f32	s1, s17
 800c676:	ecbd 8b02 	vpop	{d8}
 800c67a:	bd38      	pop	{r3, r4, r5, pc}

0800c67c <__ieee754_sqrt>:
 800c67c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c680:	4a66      	ldr	r2, [pc, #408]	@ (800c81c <__ieee754_sqrt+0x1a0>)
 800c682:	ec55 4b10 	vmov	r4, r5, d0
 800c686:	43aa      	bics	r2, r5
 800c688:	462b      	mov	r3, r5
 800c68a:	4621      	mov	r1, r4
 800c68c:	d110      	bne.n	800c6b0 <__ieee754_sqrt+0x34>
 800c68e:	4622      	mov	r2, r4
 800c690:	4620      	mov	r0, r4
 800c692:	4629      	mov	r1, r5
 800c694:	f7f3 ff80 	bl	8000598 <__aeabi_dmul>
 800c698:	4602      	mov	r2, r0
 800c69a:	460b      	mov	r3, r1
 800c69c:	4620      	mov	r0, r4
 800c69e:	4629      	mov	r1, r5
 800c6a0:	f7f3 fdc4 	bl	800022c <__adddf3>
 800c6a4:	4604      	mov	r4, r0
 800c6a6:	460d      	mov	r5, r1
 800c6a8:	ec45 4b10 	vmov	d0, r4, r5
 800c6ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6b0:	2d00      	cmp	r5, #0
 800c6b2:	dc0e      	bgt.n	800c6d2 <__ieee754_sqrt+0x56>
 800c6b4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c6b8:	4322      	orrs	r2, r4
 800c6ba:	d0f5      	beq.n	800c6a8 <__ieee754_sqrt+0x2c>
 800c6bc:	b19d      	cbz	r5, 800c6e6 <__ieee754_sqrt+0x6a>
 800c6be:	4622      	mov	r2, r4
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	4629      	mov	r1, r5
 800c6c4:	f7f3 fdb0 	bl	8000228 <__aeabi_dsub>
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	460b      	mov	r3, r1
 800c6cc:	f7f4 f88e 	bl	80007ec <__aeabi_ddiv>
 800c6d0:	e7e8      	b.n	800c6a4 <__ieee754_sqrt+0x28>
 800c6d2:	152a      	asrs	r2, r5, #20
 800c6d4:	d115      	bne.n	800c702 <__ieee754_sqrt+0x86>
 800c6d6:	2000      	movs	r0, #0
 800c6d8:	e009      	b.n	800c6ee <__ieee754_sqrt+0x72>
 800c6da:	0acb      	lsrs	r3, r1, #11
 800c6dc:	3a15      	subs	r2, #21
 800c6de:	0549      	lsls	r1, r1, #21
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d0fa      	beq.n	800c6da <__ieee754_sqrt+0x5e>
 800c6e4:	e7f7      	b.n	800c6d6 <__ieee754_sqrt+0x5a>
 800c6e6:	462a      	mov	r2, r5
 800c6e8:	e7fa      	b.n	800c6e0 <__ieee754_sqrt+0x64>
 800c6ea:	005b      	lsls	r3, r3, #1
 800c6ec:	3001      	adds	r0, #1
 800c6ee:	02dc      	lsls	r4, r3, #11
 800c6f0:	d5fb      	bpl.n	800c6ea <__ieee754_sqrt+0x6e>
 800c6f2:	1e44      	subs	r4, r0, #1
 800c6f4:	1b12      	subs	r2, r2, r4
 800c6f6:	f1c0 0420 	rsb	r4, r0, #32
 800c6fa:	fa21 f404 	lsr.w	r4, r1, r4
 800c6fe:	4323      	orrs	r3, r4
 800c700:	4081      	lsls	r1, r0
 800c702:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c706:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800c70a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c70e:	07d2      	lsls	r2, r2, #31
 800c710:	bf5c      	itt	pl
 800c712:	005b      	lslpl	r3, r3, #1
 800c714:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c718:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c71c:	bf58      	it	pl
 800c71e:	0049      	lslpl	r1, r1, #1
 800c720:	2600      	movs	r6, #0
 800c722:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c726:	107f      	asrs	r7, r7, #1
 800c728:	0049      	lsls	r1, r1, #1
 800c72a:	2016      	movs	r0, #22
 800c72c:	4632      	mov	r2, r6
 800c72e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800c732:	1915      	adds	r5, r2, r4
 800c734:	429d      	cmp	r5, r3
 800c736:	bfde      	ittt	le
 800c738:	192a      	addle	r2, r5, r4
 800c73a:	1b5b      	suble	r3, r3, r5
 800c73c:	1936      	addle	r6, r6, r4
 800c73e:	0fcd      	lsrs	r5, r1, #31
 800c740:	3801      	subs	r0, #1
 800c742:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800c746:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c74a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c74e:	d1f0      	bne.n	800c732 <__ieee754_sqrt+0xb6>
 800c750:	4605      	mov	r5, r0
 800c752:	2420      	movs	r4, #32
 800c754:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c758:	4293      	cmp	r3, r2
 800c75a:	eb0c 0e00 	add.w	lr, ip, r0
 800c75e:	dc02      	bgt.n	800c766 <__ieee754_sqrt+0xea>
 800c760:	d113      	bne.n	800c78a <__ieee754_sqrt+0x10e>
 800c762:	458e      	cmp	lr, r1
 800c764:	d811      	bhi.n	800c78a <__ieee754_sqrt+0x10e>
 800c766:	f1be 0f00 	cmp.w	lr, #0
 800c76a:	eb0e 000c 	add.w	r0, lr, ip
 800c76e:	da3f      	bge.n	800c7f0 <__ieee754_sqrt+0x174>
 800c770:	2800      	cmp	r0, #0
 800c772:	db3d      	blt.n	800c7f0 <__ieee754_sqrt+0x174>
 800c774:	f102 0801 	add.w	r8, r2, #1
 800c778:	1a9b      	subs	r3, r3, r2
 800c77a:	458e      	cmp	lr, r1
 800c77c:	bf88      	it	hi
 800c77e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c782:	eba1 010e 	sub.w	r1, r1, lr
 800c786:	4465      	add	r5, ip
 800c788:	4642      	mov	r2, r8
 800c78a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800c78e:	3c01      	subs	r4, #1
 800c790:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800c794:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c798:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800c79c:	d1dc      	bne.n	800c758 <__ieee754_sqrt+0xdc>
 800c79e:	4319      	orrs	r1, r3
 800c7a0:	d01b      	beq.n	800c7da <__ieee754_sqrt+0x15e>
 800c7a2:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800c820 <__ieee754_sqrt+0x1a4>
 800c7a6:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800c824 <__ieee754_sqrt+0x1a8>
 800c7aa:	e9da 0100 	ldrd	r0, r1, [sl]
 800c7ae:	e9db 2300 	ldrd	r2, r3, [fp]
 800c7b2:	f7f3 fd39 	bl	8000228 <__aeabi_dsub>
 800c7b6:	e9da 8900 	ldrd	r8, r9, [sl]
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	460b      	mov	r3, r1
 800c7be:	4640      	mov	r0, r8
 800c7c0:	4649      	mov	r1, r9
 800c7c2:	f7f4 f965 	bl	8000a90 <__aeabi_dcmple>
 800c7c6:	b140      	cbz	r0, 800c7da <__ieee754_sqrt+0x15e>
 800c7c8:	f1b5 3fff 	cmp.w	r5, #4294967295
 800c7cc:	e9da 0100 	ldrd	r0, r1, [sl]
 800c7d0:	e9db 2300 	ldrd	r2, r3, [fp]
 800c7d4:	d10e      	bne.n	800c7f4 <__ieee754_sqrt+0x178>
 800c7d6:	3601      	adds	r6, #1
 800c7d8:	4625      	mov	r5, r4
 800c7da:	1073      	asrs	r3, r6, #1
 800c7dc:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800c7e0:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800c7e4:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800c7e8:	086b      	lsrs	r3, r5, #1
 800c7ea:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800c7ee:	e759      	b.n	800c6a4 <__ieee754_sqrt+0x28>
 800c7f0:	4690      	mov	r8, r2
 800c7f2:	e7c1      	b.n	800c778 <__ieee754_sqrt+0xfc>
 800c7f4:	f7f3 fd1a 	bl	800022c <__adddf3>
 800c7f8:	e9da 8900 	ldrd	r8, r9, [sl]
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	460b      	mov	r3, r1
 800c800:	4640      	mov	r0, r8
 800c802:	4649      	mov	r1, r9
 800c804:	f7f4 f93a 	bl	8000a7c <__aeabi_dcmplt>
 800c808:	b120      	cbz	r0, 800c814 <__ieee754_sqrt+0x198>
 800c80a:	1cab      	adds	r3, r5, #2
 800c80c:	bf08      	it	eq
 800c80e:	3601      	addeq	r6, #1
 800c810:	3502      	adds	r5, #2
 800c812:	e7e2      	b.n	800c7da <__ieee754_sqrt+0x15e>
 800c814:	1c6b      	adds	r3, r5, #1
 800c816:	f023 0501 	bic.w	r5, r3, #1
 800c81a:	e7de      	b.n	800c7da <__ieee754_sqrt+0x15e>
 800c81c:	7ff00000 	.word	0x7ff00000
 800c820:	0800c940 	.word	0x0800c940
 800c824:	0800c938 	.word	0x0800c938

0800c828 <_init>:
 800c828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c82a:	bf00      	nop
 800c82c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c82e:	bc08      	pop	{r3}
 800c830:	469e      	mov	lr, r3
 800c832:	4770      	bx	lr

0800c834 <_fini>:
 800c834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c836:	bf00      	nop
 800c838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c83a:	bc08      	pop	{r3}
 800c83c:	469e      	mov	lr, r3
 800c83e:	4770      	bx	lr
