\hypertarget{group___l_p_u_a_r_t___register___masks}{}\section{L\+P\+U\+A\+RT Register Masks}
\label{group___l_p_u_a_r_t___register___masks}\index{LPUART Register Masks@{LPUART Register Masks}}
\subsection*{B\+A\+UD -\/ L\+P\+U\+A\+RT Baud Rate Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaf5ebc9e0bbd9cfb0461c2e47c882dfd2}\label{group___l_p_u_a_r_t___register___masks_gaf5ebc9e0bbd9cfb0461c2e47c882dfd2}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+R\+\_\+\+M\+A\+SK}~(0x1\+F\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga1792ebb16e8fa96c046706414e68536b}\label{group___l_p_u_a_r_t___register___masks_ga1792ebb16e8fa96c046706414e68536b}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+R\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga2d4fd833faa90292e6098e9d0d618e8c}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+BR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga728723a3258162036c6f4665bce313f6}\label{group___l_p_u_a_r_t___register___masks_ga728723a3258162036c6f4665bce313f6}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+N\+S\+\_\+\+M\+A\+SK}~(0x2000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gace90162bfb929a75c628e763a2b48d64}\label{group___l_p_u_a_r_t___register___masks_gace90162bfb929a75c628e763a2b48d64}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+N\+S\+\_\+\+S\+H\+I\+FT}~(13\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga0efd4bf18057e642f69d0b2653aca64f}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+NS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+N\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+N\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga6102ea87786499722af536351cb0ae0e}\label{group___l_p_u_a_r_t___register___masks_ga6102ea87786499722af536351cb0ae0e}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+M\+A\+SK}~(0x4000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga685125187e80c136d77d1069057f06a4}\label{group___l_p_u_a_r_t___register___masks_ga685125187e80c136d77d1069057f06a4}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+S\+H\+I\+FT}~(14\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaeb0bcf6a6082b068b0268e0eb5428123}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+X\+E\+D\+G\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa99df5ebffee879a29dd54bb9589ea39}\label{group___l_p_u_a_r_t___register___masks_gaa99df5ebffee879a29dd54bb9589ea39}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+L\+B\+K\+D\+I\+E\+\_\+\+M\+A\+SK}~(0x8000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gad8af1d56b921eb311d3bc010ac371e37}\label{group___l_p_u_a_r_t___register___masks_gad8af1d56b921eb311d3bc010ac371e37}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+L\+B\+K\+D\+I\+E\+\_\+\+S\+H\+I\+FT}~(15\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaf701684966ed3fbd665ecc21ebe5931c}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+L\+B\+K\+D\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+L\+B\+K\+D\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+L\+B\+K\+D\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga6cc09978510e9e2d5f956363bbdf82a0}\label{group___l_p_u_a_r_t___register___masks_ga6cc09978510e9e2d5f956363bbdf82a0}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+E\+S\+Y\+N\+C\+D\+I\+S\+\_\+\+M\+A\+SK}~(0x10000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7e405b396cace095b81ed780012d86c7}\label{group___l_p_u_a_r_t___register___masks_ga7e405b396cace095b81ed780012d86c7}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+E\+S\+Y\+N\+C\+D\+I\+S\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga8eddaea4487b6be1a83c8792e110bef5}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+E\+S\+Y\+N\+C\+D\+IS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+E\+S\+Y\+N\+C\+D\+I\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+E\+S\+Y\+N\+C\+D\+I\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga156a0b468b75f5f08936a3c2e362b4e0}\label{group___l_p_u_a_r_t___register___masks_ga156a0b468b75f5f08936a3c2e362b4e0}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+B\+O\+T\+H\+E\+D\+G\+E\+\_\+\+M\+A\+SK}~(0x20000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7b06b54fce5fa2033a7cb768262a3726}\label{group___l_p_u_a_r_t___register___masks_ga7b06b54fce5fa2033a7cb768262a3726}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+B\+O\+T\+H\+E\+D\+G\+E\+\_\+\+S\+H\+I\+FT}~(17\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga2186298ec71137a11206fbbf24ff80dd}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+B\+O\+T\+H\+E\+D\+GE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+B\+O\+T\+H\+E\+D\+G\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+B\+O\+T\+H\+E\+D\+G\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga69b9e9a03f3049414148e29a763a3327}\label{group___l_p_u_a_r_t___register___masks_ga69b9e9a03f3049414148e29a763a3327}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+T\+C\+F\+G\+\_\+\+M\+A\+SK}~(0x\+C0000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga2d27b42ee91c7cb1e00ae3ba4479229c}\label{group___l_p_u_a_r_t___register___masks_ga2d27b42ee91c7cb1e00ae3ba4479229c}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+T\+C\+F\+G\+\_\+\+S\+H\+I\+FT}~(18\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga73df6d35c7a168d8505f118fea120190}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+T\+C\+FG}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+T\+C\+F\+G\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+T\+C\+F\+G\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa464e21061a8b2b8c13ddfeb61ace931}\label{group___l_p_u_a_r_t___register___masks_gaa464e21061a8b2b8c13ddfeb61ace931}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+D\+M\+A\+E\+\_\+\+M\+A\+SK}~(0x200000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa6be60b515146c12f6606c689be4b74e}\label{group___l_p_u_a_r_t___register___masks_gaa6be60b515146c12f6606c689be4b74e}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+D\+M\+A\+E\+\_\+\+S\+H\+I\+FT}~(21\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga7b36f378c9fae470242dfefcb3c23a4f}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+D\+M\+AE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+D\+M\+A\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+D\+M\+A\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga07a542d1e7372204c4f2d5a7e2683dd2}\label{group___l_p_u_a_r_t___register___masks_ga07a542d1e7372204c4f2d5a7e2683dd2}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+T\+D\+M\+A\+E\+\_\+\+M\+A\+SK}~(0x800000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab8dfcf25d777a3faab01a2c0d3f77f46}\label{group___l_p_u_a_r_t___register___masks_gab8dfcf25d777a3faab01a2c0d3f77f46}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+T\+D\+M\+A\+E\+\_\+\+S\+H\+I\+FT}~(23\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga68ec64935e2650de18d9d0bb53cc908c}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+T\+D\+M\+AE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+T\+D\+M\+A\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+T\+D\+M\+A\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga62858ed7941164e100b9fce4d57cf114}\label{group___l_p_u_a_r_t___register___masks_ga62858ed7941164e100b9fce4d57cf114}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+O\+S\+R\+\_\+\+M\+A\+SK}~(0x1\+F000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga3fae5d85be64ab5bb145a4fba6a515bd}\label{group___l_p_u_a_r_t___register___masks_ga3fae5d85be64ab5bb145a4fba6a515bd}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+O\+S\+R\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga39a4fadc51e3713036419bb7e00f2a7b}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+O\+SR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+O\+S\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+O\+S\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gad6353c4a7c33aab79903d95db1c63728}\label{group___l_p_u_a_r_t___register___masks_gad6353c4a7c33aab79903d95db1c63728}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M10\+\_\+\+M\+A\+SK}~(0x20000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga1ca2e38f6fd32b950c4d3bd28c3d8750}\label{group___l_p_u_a_r_t___register___masks_ga1ca2e38f6fd32b950c4d3bd28c3d8750}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M10\+\_\+\+S\+H\+I\+FT}~(29\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaa8ecc2cd5e0c6a19b42d8eed5b22a99a}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M10}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M10\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M10\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga37c9103f49adbc40050282ed4c6f43ec}\label{group___l_p_u_a_r_t___register___masks_ga37c9103f49adbc40050282ed4c6f43ec}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N2\+\_\+\+M\+A\+SK}~(0x40000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga8c8f14416135355e46ec5d0345fcba0a}\label{group___l_p_u_a_r_t___register___masks_ga8c8f14416135355e46ec5d0345fcba0a}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N2\+\_\+\+S\+H\+I\+FT}~(30\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga5baad717cada728d26c9aedebc6816ba}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N2}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N2\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N2\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga2058e9d94b7e45009d7bc30523066e92}\label{group___l_p_u_a_r_t___register___masks_ga2058e9d94b7e45009d7bc30523066e92}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N1\+\_\+\+M\+A\+SK}~(0x80000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa06c245c6a8effbb4a3d207716c44a43}\label{group___l_p_u_a_r_t___register___masks_gaa06c245c6a8effbb4a3d207716c44a43}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N1\+\_\+\+S\+H\+I\+FT}~(31\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga9525dc15acbc7a1a0b9a4e86a9f9d888}{L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N1\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N1\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S\+T\+AT -\/ L\+P\+U\+A\+RT Status Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab448ab1f4b8311a97814f60a7b0341f2}\label{group___l_p_u_a_r_t___register___masks_gab448ab1f4b8311a97814f60a7b0341f2}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A2\+F\+\_\+\+M\+A\+SK}~(0x4000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5e214ea9e5058041f1c8b9c26209eb90}\label{group___l_p_u_a_r_t___register___masks_ga5e214ea9e5058041f1c8b9c26209eb90}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A2\+F\+\_\+\+S\+H\+I\+FT}~(14\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gab487fe8b26dbcaaf9dd7531aa8780087}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A2F}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A2\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A2\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac9c67f85e56d6b2feaf825247f1df8fb}\label{group___l_p_u_a_r_t___register___masks_gac9c67f85e56d6b2feaf825247f1df8fb}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A1\+F\+\_\+\+M\+A\+SK}~(0x8000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga0073d96a82b97a6d3c5dd5782d0fc366}\label{group___l_p_u_a_r_t___register___masks_ga0073d96a82b97a6d3c5dd5782d0fc366}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A1\+F\+\_\+\+S\+H\+I\+FT}~(15\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gabab7c241b5ce9d1a556ab56792fe782f}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A1F}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A1\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A1\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga4e50537fdcfd8f3c6b0b31bec75471f8}\label{group___l_p_u_a_r_t___register___masks_ga4e50537fdcfd8f3c6b0b31bec75471f8}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+P\+F\+\_\+\+M\+A\+SK}~(0x10000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga9a80212e9f92b06a2e246bcaf95d51b5}\label{group___l_p_u_a_r_t___register___masks_ga9a80212e9f92b06a2e246bcaf95d51b5}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+P\+F\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaa2cb11e6fe0b36086a9f68abb78bc2c7}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+PF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+P\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+P\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gae836c8c3b467890c3e412aac26e46ca1}\label{group___l_p_u_a_r_t___register___masks_gae836c8c3b467890c3e412aac26e46ca1}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+F\+E\+\_\+\+M\+A\+SK}~(0x20000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaea08806016e20f5ab03918328d89cdf0}\label{group___l_p_u_a_r_t___register___masks_gaea08806016e20f5ab03918328d89cdf0}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+F\+E\+\_\+\+S\+H\+I\+FT}~(17\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gab09ef4ae0a9eeb5abbe0808c296478a0}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+FE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+F\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+F\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga9c634f037381367cfdccc71d5ffeea9c}\label{group___l_p_u_a_r_t___register___masks_ga9c634f037381367cfdccc71d5ffeea9c}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+N\+F\+\_\+\+M\+A\+SK}~(0x40000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gafb6046993f32c5f3ea3ac2184ec07b5e}\label{group___l_p_u_a_r_t___register___masks_gafb6046993f32c5f3ea3ac2184ec07b5e}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+N\+F\+\_\+\+S\+H\+I\+FT}~(18\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga9627eb51d2b2868d3e75de33fe64f566}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+NF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+N\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+N\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga8a36721c4a23256ef437be7600a7880c}\label{group___l_p_u_a_r_t___register___masks_ga8a36721c4a23256ef437be7600a7880c}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+O\+R\+\_\+\+M\+A\+SK}~(0x80000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga583539d0cfcf993232780316dfcda453}\label{group___l_p_u_a_r_t___register___masks_ga583539d0cfcf993232780316dfcda453}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+O\+R\+\_\+\+S\+H\+I\+FT}~(19\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaf9084f41bc9f5397e0053c3651fb2004}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+OR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+O\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+O\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga6ee5dfab4b3b1742f0f359f3c6fa47ba}\label{group___l_p_u_a_r_t___register___masks_ga6ee5dfab4b3b1742f0f359f3c6fa47ba}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK}~(0x100000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga14ad1ca675002e1f666f5a1b5a5f99c1}\label{group___l_p_u_a_r_t___register___masks_ga14ad1ca675002e1f666f5a1b5a5f99c1}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+I\+D\+L\+E\+\_\+\+S\+H\+I\+FT}~(20\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga0004dc64be568a184b2007ab95c16810}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+I\+D\+LE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+I\+D\+L\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga94bcae79520e9fe72c88e069ff294510}\label{group___l_p_u_a_r_t___register___masks_ga94bcae79520e9fe72c88e069ff294510}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK}~(0x200000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga9676e4864893f3edfaccd42af5b9b549}\label{group___l_p_u_a_r_t___register___masks_ga9676e4864893f3edfaccd42af5b9b549}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+D\+R\+F\+\_\+\+S\+H\+I\+FT}~(21\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaf3220ee34ff75bcf21268236abeba405}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+D\+RF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+D\+R\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gad2e2b27d8822ee51c88ad0c1bc1a6643}\label{group___l_p_u_a_r_t___register___masks_gad2e2b27d8822ee51c88ad0c1bc1a6643}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+C\+\_\+\+M\+A\+SK}~(0x400000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gad5cf6969a84a02c866869e8d1ee442bc}\label{group___l_p_u_a_r_t___register___masks_gad5cf6969a84a02c866869e8d1ee442bc}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+C\+\_\+\+S\+H\+I\+FT}~(22\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga16645d63aebba70d1ae99e332c3e44e7}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+TC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+C\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga2653424b8554365ac4f27b206caa585f}\label{group___l_p_u_a_r_t___register___masks_ga2653424b8554365ac4f27b206caa585f}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK}~(0x800000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5c82cd278da885962e4e82a379a171ae}\label{group___l_p_u_a_r_t___register___masks_ga5c82cd278da885962e4e82a379a171ae}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+D\+R\+E\+\_\+\+S\+H\+I\+FT}~(23\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga5f25a4fd20bf169d0e979d2131e0a4f1}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+D\+RE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+D\+R\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gae270407ae3170ab35c03dde777ba89c7}\label{group___l_p_u_a_r_t___register___masks_gae270407ae3170ab35c03dde777ba89c7}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK}~(0x1000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga714be6f396719fc672c346113227657e}\label{group___l_p_u_a_r_t___register___masks_ga714be6f396719fc672c346113227657e}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+A\+F\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga1a40ceea5c411de9bbc9cf3de53bce2e}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+AF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+A\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5e042db2601f7805fd05c0ef9ebf7207}\label{group___l_p_u_a_r_t___register___masks_ga5e042db2601f7805fd05c0ef9ebf7207}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+E\+\_\+\+M\+A\+SK}~(0x2000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5a9e8706b29e508202745f982c01cb94}\label{group___l_p_u_a_r_t___register___masks_ga5a9e8706b29e508202745f982c01cb94}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+E\+\_\+\+S\+H\+I\+FT}~(25\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gae1cd752f915d24c79e7868f1c59c6f7b}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+DE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa7c43c685dd95e006228e2709d87012d}\label{group___l_p_u_a_r_t___register___masks_gaa7c43c685dd95e006228e2709d87012d}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+R\+K13\+\_\+\+M\+A\+SK}~(0x4000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga30a4cc6ce8a95462963ec317c2310199}\label{group___l_p_u_a_r_t___register___masks_ga30a4cc6ce8a95462963ec317c2310199}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+R\+K13\+\_\+\+S\+H\+I\+FT}~(26\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga72eee8e71bb38670c47cfb5f02e290a0}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+R\+K13}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+R\+K13\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+R\+K13\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaf91fe72606540f8db9cec0634f026f2b}\label{group___l_p_u_a_r_t___register___masks_gaf91fe72606540f8db9cec0634f026f2b}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+W\+U\+I\+D\+\_\+\+M\+A\+SK}~(0x8000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab51aed4d5798683bda04d4706dfe561e}\label{group___l_p_u_a_r_t___register___masks_gab51aed4d5798683bda04d4706dfe561e}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+W\+U\+I\+D\+\_\+\+S\+H\+I\+FT}~(27\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga87701a48aa4fa693bf9ce219cbd6ac49}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+W\+U\+ID}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+W\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+W\+U\+I\+D\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga68ec887f10942a419fab1203a82b887c}\label{group___l_p_u_a_r_t___register___masks_ga68ec887f10942a419fab1203a82b887c}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+I\+N\+V\+\_\+\+M\+A\+SK}~(0x10000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac6c1fb6dfc8a7c467ff1fc245d1d9658}\label{group___l_p_u_a_r_t___register___masks_gac6c1fb6dfc8a7c467ff1fc245d1d9658}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT}~(28\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gac6138d9c077e761c13a4c71115ddf223}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+I\+NV}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+I\+N\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga6a66985ca64f3d58bf51e7ab24ec0c5f}\label{group___l_p_u_a_r_t___register___masks_ga6a66985ca64f3d58bf51e7ab24ec0c5f}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+S\+B\+F\+\_\+\+M\+A\+SK}~(0x20000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab8e85b25cd3876d35aa805a3db31d4ac}\label{group___l_p_u_a_r_t___register___masks_gab8e85b25cd3876d35aa805a3db31d4ac}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+S\+B\+F\+\_\+\+S\+H\+I\+FT}~(29\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaeb6ac9424ab0357cc9d80b8c0bbdf5e2}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+S\+BF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+S\+B\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+S\+B\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga9954b895c4a600567b3201311a1ecd17}\label{group___l_p_u_a_r_t___register___masks_ga9954b895c4a600567b3201311a1ecd17}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK}~(0x40000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac40757777f0d9dbb4345bd1a0b6250f3}\label{group___l_p_u_a_r_t___register___masks_gac40757777f0d9dbb4345bd1a0b6250f3}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+S\+H\+I\+FT}~(30\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gafd0210be12e281aad2725e633cb2b3fe}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+E\+D\+G\+IF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab764168568453cb511df6010d1fefaf5}\label{group___l_p_u_a_r_t___register___masks_gab764168568453cb511df6010d1fefaf5}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+M\+A\+SK}~(0x80000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab31e93296426282d40b6a3a97233f4f7}\label{group___l_p_u_a_r_t___register___masks_gab31e93296426282d40b6a3a97233f4f7}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+S\+H\+I\+FT}~(31\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaa0d8d8e83b0d8e6b939cbdedf9439e2b}{L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+IF}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+T\+RL -\/ L\+P\+U\+A\+RT Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gae92aa041b0f242c19f5dff7d21e4fe78}\label{group___l_p_u_a_r_t___register___masks_gae92aa041b0f242c19f5dff7d21e4fe78}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+T\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga634d943f64d37a0e0e6d61abd1e1bd5e}\label{group___l_p_u_a_r_t___register___masks_ga634d943f64d37a0e0e6d61abd1e1bd5e}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+T\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga830b7bc52d82c855873cafb1c6144393}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+PT}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+T\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac92c20f6273ca56bd3210477b49f1ed6}\label{group___l_p_u_a_r_t___register___masks_gac92c20f6273ca56bd3210477b49f1ed6}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7f73fc8acf575be698faffe0bff4ac11}\label{group___l_p_u_a_r_t___register___masks_ga7f73fc8acf575be698faffe0bff4ac11}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga2682b851ce14fcd9d186926a5e857db4}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+PE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga6b2188d8cb1594d66d1c3982756949f1}\label{group___l_p_u_a_r_t___register___masks_ga6b2188d8cb1594d66d1c3982756949f1}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+T\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7a6af3831641717a53dabbd3e21710f3}\label{group___l_p_u_a_r_t___register___masks_ga7a6af3831641717a53dabbd3e21710f3}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+T\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaf3781611e4e6334aad92367fe38e407a}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+LT}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+T\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaac7cd6bdf3caa274576f08100b270c94}\label{group___l_p_u_a_r_t___register___masks_gaac7cd6bdf3caa274576f08100b270c94}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+W\+A\+K\+E\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga3cbb44f788c3fa0008d1c5abbd7c031c}\label{group___l_p_u_a_r_t___register___masks_ga3cbb44f788c3fa0008d1c5abbd7c031c}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+W\+A\+K\+E\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga5a55b8264763b2e6d968324763121b60}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+W\+A\+KE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+W\+A\+K\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+W\+A\+K\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gafa7f038763c68042afc6ff7dde64cb88}\label{group___l_p_u_a_r_t___register___masks_gafa7f038763c68042afc6ff7dde64cb88}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga287ed872dd76fbb802b0db4d5242d14c}\label{group___l_p_u_a_r_t___register___masks_ga287ed872dd76fbb802b0db4d5242d14c}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga5ea03e6834ef610b343c290d4484ddac}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+M}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa1b9379c5d0a6fc19fd3ee99617426c3}\label{group___l_p_u_a_r_t___register___masks_gaa1b9379c5d0a6fc19fd3ee99617426c3}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+S\+R\+C\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga0584563dbf928a7ededdde5f5a7fc047}\label{group___l_p_u_a_r_t___register___masks_ga0584563dbf928a7ededdde5f5a7fc047}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+S\+R\+C\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga991657e62a95d5d6876f9e7149b730a6}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+S\+RC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+S\+R\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac72eda4fe997c2e30054b7636b111a8d}\label{group___l_p_u_a_r_t___register___masks_gac72eda4fe997c2e30054b7636b111a8d}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+D\+O\+Z\+E\+E\+N\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaea6105984e362b57d706639a0b8e90c1}\label{group___l_p_u_a_r_t___register___masks_gaea6105984e362b57d706639a0b8e90c1}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+D\+O\+Z\+E\+E\+N\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga6349c5cedc449c557080d9e3e76fb4a2}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+D\+O\+Z\+E\+EN}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+D\+O\+Z\+E\+E\+N\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+D\+O\+Z\+E\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga049a6c06a9f907ef8521546821e0bcc9}\label{group___l_p_u_a_r_t___register___masks_ga049a6c06a9f907ef8521546821e0bcc9}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+L\+O\+O\+P\+S\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa3c61f519a0c25e6d5db83cec0de50e5}\label{group___l_p_u_a_r_t___register___masks_gaa3c61f519a0c25e6d5db83cec0de50e5}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+L\+O\+O\+P\+S\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga1e381c7c4725446921b674b5d42f30f2}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+L\+O\+O\+PS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+L\+O\+O\+P\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+L\+O\+O\+P\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7e6c2cb5a38144bf2afbe6838ab8f922}\label{group___l_p_u_a_r_t___register___masks_ga7e6c2cb5a38144bf2afbe6838ab8f922}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+D\+L\+E\+C\+F\+G\+\_\+\+M\+A\+SK}~(0x700\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gae2f5f904e330b49c6c6bb308d9e009b7}\label{group___l_p_u_a_r_t___register___masks_gae2f5f904e330b49c6c6bb308d9e009b7}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+D\+L\+E\+C\+F\+G\+\_\+\+S\+H\+I\+FT}~(8\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gafefb93785cfdc891eb6a3d73a7bfbd4f}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+D\+L\+E\+C\+FG}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+D\+L\+E\+C\+F\+G\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+D\+L\+E\+C\+F\+G\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5477c641ff1a953d37680b81fde625b4}\label{group___l_p_u_a_r_t___register___masks_ga5477c641ff1a953d37680b81fde625b4}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A2\+I\+E\+\_\+\+M\+A\+SK}~(0x4000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7ced1970f055b31b0613844874cdee5a}\label{group___l_p_u_a_r_t___register___masks_ga7ced1970f055b31b0613844874cdee5a}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A2\+I\+E\+\_\+\+S\+H\+I\+FT}~(14\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga04a44ef4b04b6147db91ba6393f9defa}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A2\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A2\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A2\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac06a8e9deffa8b4cc7ade88bfa594d72}\label{group___l_p_u_a_r_t___register___masks_gac06a8e9deffa8b4cc7ade88bfa594d72}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A1\+I\+E\+\_\+\+M\+A\+SK}~(0x8000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gafc666d11e9bfac2344f798be6e164ebc}\label{group___l_p_u_a_r_t___register___masks_gafc666d11e9bfac2344f798be6e164ebc}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A1\+I\+E\+\_\+\+S\+H\+I\+FT}~(15\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga8a7eb99c3eebca90dc2c05843c2ca411}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A1\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A1\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A1\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga3d5242d8ebf3e7a7cf54cb2a598a63d8}\label{group___l_p_u_a_r_t___register___masks_ga3d5242d8ebf3e7a7cf54cb2a598a63d8}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+K\+\_\+\+M\+A\+SK}~(0x10000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab7db3129b85cfa889187dcc92fe56b96}\label{group___l_p_u_a_r_t___register___masks_gab7db3129b85cfa889187dcc92fe56b96}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+K\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga702c307ab5e7b9a1ab2aff5ad18c0bb3}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+S\+BK}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+K\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+K\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gafcfbae787cf91414b1b6635557dbcbbe}\label{group___l_p_u_a_r_t___register___masks_gafcfbae787cf91414b1b6635557dbcbbe}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+W\+U\+\_\+\+M\+A\+SK}~(0x20000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gafbe6c48f8fe02be76d65e153100f0f41}\label{group___l_p_u_a_r_t___register___masks_gafbe6c48f8fe02be76d65e153100f0f41}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+W\+U\+\_\+\+S\+H\+I\+FT}~(17\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga64c0a830eae785e415d429810a3ebec6}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+WU}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+W\+U\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+W\+U\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga4dc1f3b5d86e60c482705ebda3f6e8b8}\label{group___l_p_u_a_r_t___register___masks_ga4dc1f3b5d86e60c482705ebda3f6e8b8}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+E\+\_\+\+M\+A\+SK}~(0x40000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga2c7e434ab3a3e2b152a3d1bc2d354455}\label{group___l_p_u_a_r_t___register___masks_ga2c7e434ab3a3e2b152a3d1bc2d354455}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+E\+\_\+\+S\+H\+I\+FT}~(18\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gab2f22da3d7c7b630d7db7199cdfe1c2b}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+RE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga70240ad2f80b6b757515f421c5c79a36}\label{group___l_p_u_a_r_t___register___masks_ga70240ad2f80b6b757515f421c5c79a36}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+E\+\_\+\+M\+A\+SK}~(0x80000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaf47babf1aa00d18a47588eb367f132fc}\label{group___l_p_u_a_r_t___register___masks_gaf47babf1aa00d18a47588eb367f132fc}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+E\+\_\+\+S\+H\+I\+FT}~(19\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga13fd13a3e9951b04010be4d08d6e5915}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+TE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga0240e86032be2a661b5a1737b971570a}\label{group___l_p_u_a_r_t___register___masks_ga0240e86032be2a661b5a1737b971570a}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK}~(0x100000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab53335e6f3c5e5bf1b863853b5c3a430}\label{group___l_p_u_a_r_t___register___masks_gab53335e6f3c5e5bf1b863853b5c3a430}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+I\+E\+\_\+\+S\+H\+I\+FT}~(20\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gac274b0a25ed73d1141a783b23e0e3100}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga21f5c7140245e880ea34e00655496933}\label{group___l_p_u_a_r_t___register___masks_ga21f5c7140245e880ea34e00655496933}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK}~(0x200000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga225157effbd76a9cc61c22eba14fb4d9}\label{group___l_p_u_a_r_t___register___masks_ga225157effbd76a9cc61c22eba14fb4d9}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+I\+E\+\_\+\+S\+H\+I\+FT}~(21\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga7a85d8a585d6a6fe698616c3c4dc64bc}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga44d5b4ae5c729710f8903476306e172b}\label{group___l_p_u_a_r_t___register___masks_ga44d5b4ae5c729710f8903476306e172b}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK}~(0x400000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga1da8a39dc877698664baf1c03d0c68d0}\label{group___l_p_u_a_r_t___register___masks_ga1da8a39dc877698664baf1c03d0c68d0}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+C\+I\+E\+\_\+\+S\+H\+I\+FT}~(22\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaaaeba1a79a61328d99f0b059184d9c8d}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+C\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+C\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac83549268480aabbbe8450d1f3986090}\label{group___l_p_u_a_r_t___register___masks_gac83549268480aabbbe8450d1f3986090}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK}~(0x800000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab5a90d5ebd146e3cc70bcff71f23d8cc}\label{group___l_p_u_a_r_t___register___masks_gab5a90d5ebd146e3cc70bcff71f23d8cc}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+I\+E\+\_\+\+S\+H\+I\+FT}~(23\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga5b4e1b65b7d7dd995742fdf22b9a53a5}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga84668ad4215b30ebeef6a75c5ea395c6}\label{group___l_p_u_a_r_t___register___masks_ga84668ad4215b30ebeef6a75c5ea395c6}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK}~(0x1000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaabdf0695fa68f806e867926d801e1e63}\label{group___l_p_u_a_r_t___register___masks_gaabdf0695fa68f806e867926d801e1e63}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+I\+E\+\_\+\+S\+H\+I\+FT}~(24\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga2d374273d0b411f213736b9d43e9f2c5}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga598a03022c0e9a34086e9205f8abea03}\label{group___l_p_u_a_r_t___register___masks_ga598a03022c0e9a34086e9205f8abea03}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK}~(0x2000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga812b3faf7150141aa2cda50c95ad00f4}\label{group___l_p_u_a_r_t___register___masks_ga812b3faf7150141aa2cda50c95ad00f4}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+F\+E\+I\+E\+\_\+\+S\+H\+I\+FT}~(25\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gadaf2a4b2dad0928706aa63097880bd33}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+F\+E\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+F\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga9bb78c865ac75751227638c3bc5661f0}\label{group___l_p_u_a_r_t___register___masks_ga9bb78c865ac75751227638c3bc5661f0}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK}~(0x4000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac67243e929ea991342dc3dfba6a6e5de}\label{group___l_p_u_a_r_t___register___masks_gac67243e929ea991342dc3dfba6a6e5de}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+N\+E\+I\+E\+\_\+\+S\+H\+I\+FT}~(26\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga6d8ca1e07224637c737e7ee7bcd66bfa}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+N\+E\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+N\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga3fe567dfdcf89e828b347a427b0b3361}\label{group___l_p_u_a_r_t___register___masks_ga3fe567dfdcf89e828b347a427b0b3361}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK}~(0x8000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga1dc6af0729867e4acfc6f294b2d6b9e0}\label{group___l_p_u_a_r_t___register___masks_ga1dc6af0729867e4acfc6f294b2d6b9e0}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+O\+R\+I\+E\+\_\+\+S\+H\+I\+FT}~(27\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gae00a00aa96fe6647577e5415d9a1299f}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+O\+R\+IE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+O\+R\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaadbc6fc69a28a1cb3d708c3609bf4e8f}\label{group___l_p_u_a_r_t___register___masks_gaadbc6fc69a28a1cb3d708c3609bf4e8f}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+I\+N\+V\+\_\+\+M\+A\+SK}~(0x10000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga98888cb15a4b32c9e960cb93ed5e558b}\label{group___l_p_u_a_r_t___register___masks_ga98888cb15a4b32c9e960cb93ed5e558b}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT}~(28\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gabc06b969ad84483f3e00844e6a3156c3}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+I\+NV}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+I\+N\+V\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa959a2cffdbe299e1dbedeaf083efa66}\label{group___l_p_u_a_r_t___register___masks_gaa959a2cffdbe299e1dbedeaf083efa66}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+D\+I\+R\+\_\+\+M\+A\+SK}~(0x20000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7b61406b5ae05bcfa119726b67d3bcdf}\label{group___l_p_u_a_r_t___register___masks_ga7b61406b5ae05bcfa119726b67d3bcdf}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+D\+I\+R\+\_\+\+S\+H\+I\+FT}~(29\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gadfb286d93feccc878420023f34a21e48}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+D\+IR}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+D\+I\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+D\+I\+R\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gad97e2926f143980f52ad922e9d2ca684}\label{group___l_p_u_a_r_t___register___masks_gad97e2926f143980f52ad922e9d2ca684}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R9\+T8\+\_\+\+M\+A\+SK}~(0x40000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gae9217c9e68974d6fac7e31fec970363b}\label{group___l_p_u_a_r_t___register___masks_gae9217c9e68974d6fac7e31fec970363b}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R9\+T8\+\_\+\+S\+H\+I\+FT}~(30\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gab6d53b5f6d096d866d7702f61dee0234}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R9\+T8}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R9\+T8\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R9\+T8\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gadc31524621f868f56e22ab1c3f108164}\label{group___l_p_u_a_r_t___register___masks_gadc31524621f868f56e22ab1c3f108164}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R8\+T9\+\_\+\+M\+A\+SK}~(0x80000000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga07032c9d1483c12df31b42c98421e02f}\label{group___l_p_u_a_r_t___register___masks_ga07032c9d1483c12df31b42c98421e02f}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R8\+T9\+\_\+\+S\+H\+I\+FT}~(31\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gac20e87fe53920bf20ceeed4137800c0a}{L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R8\+T9}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R8\+T9\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R8\+T9\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{D\+A\+TA -\/ L\+P\+U\+A\+RT Data Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa43b1d3743dd2820a33775e5f831854f}\label{group___l_p_u_a_r_t___register___masks_gaa43b1d3743dd2820a33775e5f831854f}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R0\+T0\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gada55d788a0065f9e5c14ae018b0adca2}\label{group___l_p_u_a_r_t___register___masks_gada55d788a0065f9e5c14ae018b0adca2}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R0\+T0\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga3ce2f76ccd3d72635a7cf952b2804152}\label{group___l_p_u_a_r_t___register___masks_ga3ce2f76ccd3d72635a7cf952b2804152}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R0\+T0}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R0\+T0\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R0\+T0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga49c0c8d83f84c336663d18cb6dc72e9b}\label{group___l_p_u_a_r_t___register___masks_ga49c0c8d83f84c336663d18cb6dc72e9b}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R1\+T1\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga0d8cfa9fac4326883e220d043c580be1}\label{group___l_p_u_a_r_t___register___masks_ga0d8cfa9fac4326883e220d043c580be1}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R1\+T1\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga257b84946e94ec1b2f058563c6052817}\label{group___l_p_u_a_r_t___register___masks_ga257b84946e94ec1b2f058563c6052817}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R1\+T1}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R1\+T1\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R1\+T1\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaf85fbef712b638c71a74a236f98ba5ae}\label{group___l_p_u_a_r_t___register___masks_gaf85fbef712b638c71a74a236f98ba5ae}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R2\+T2\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga870afb7e3eb112288f0ca20e2028634f}\label{group___l_p_u_a_r_t___register___masks_ga870afb7e3eb112288f0ca20e2028634f}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R2\+T2\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga98f1aa1d239a78a87bfa72547016b141}\label{group___l_p_u_a_r_t___register___masks_ga98f1aa1d239a78a87bfa72547016b141}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R2\+T2}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R2\+T2\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R2\+T2\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga0e62af189eaa1f303af9f0d939b647c6}\label{group___l_p_u_a_r_t___register___masks_ga0e62af189eaa1f303af9f0d939b647c6}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R3\+T3\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga30f17884cd2f8cc4cf198918ef0ffa28}\label{group___l_p_u_a_r_t___register___masks_ga30f17884cd2f8cc4cf198918ef0ffa28}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R3\+T3\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga66b36ecff6c7cf7031f20728f043bd17}\label{group___l_p_u_a_r_t___register___masks_ga66b36ecff6c7cf7031f20728f043bd17}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R3\+T3}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R3\+T3\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R3\+T3\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga8382d1825f095e7b44f0268131927c68}\label{group___l_p_u_a_r_t___register___masks_ga8382d1825f095e7b44f0268131927c68}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R4\+T4\+\_\+\+M\+A\+SK}~(0x10\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga04b3055d632d57ab1409655de3049348}\label{group___l_p_u_a_r_t___register___masks_ga04b3055d632d57ab1409655de3049348}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R4\+T4\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gadeaa404162ba0736b41e864b9ef1f422}\label{group___l_p_u_a_r_t___register___masks_gadeaa404162ba0736b41e864b9ef1f422}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R4\+T4}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R4\+T4\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R4\+T4\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gacd1b7750820c72e4f4091ac62c56855d}\label{group___l_p_u_a_r_t___register___masks_gacd1b7750820c72e4f4091ac62c56855d}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R5\+T5\+\_\+\+M\+A\+SK}~(0x20\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga495c0a26e8bf85ba8a47d2088d58008c}\label{group___l_p_u_a_r_t___register___masks_ga495c0a26e8bf85ba8a47d2088d58008c}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R5\+T5\+\_\+\+S\+H\+I\+FT}~(5\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga378513ba6b28569e391405f65c9f949a}\label{group___l_p_u_a_r_t___register___masks_ga378513ba6b28569e391405f65c9f949a}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R5\+T5}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R5\+T5\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R5\+T5\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga4fff31ab2e0b73feb275a1deb08ec8d1}\label{group___l_p_u_a_r_t___register___masks_ga4fff31ab2e0b73feb275a1deb08ec8d1}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R6\+T6\+\_\+\+M\+A\+SK}~(0x40\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaad0d89ef64632ae3d0aeb989a8097d64}\label{group___l_p_u_a_r_t___register___masks_gaad0d89ef64632ae3d0aeb989a8097d64}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R6\+T6\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac53f01a82a369fdf4003bfa70f48fd36}\label{group___l_p_u_a_r_t___register___masks_gac53f01a82a369fdf4003bfa70f48fd36}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R6\+T6}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R6\+T6\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R6\+T6\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga2c46edd8fd90e8dcfe97e11290722280}\label{group___l_p_u_a_r_t___register___masks_ga2c46edd8fd90e8dcfe97e11290722280}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R7\+T7\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gae541cf705d160bb627df836dd2feed34}\label{group___l_p_u_a_r_t___register___masks_gae541cf705d160bb627df836dd2feed34}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R7\+T7\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga38bd855e8298a2b84c59a83e131a2626}\label{group___l_p_u_a_r_t___register___masks_ga38bd855e8298a2b84c59a83e131a2626}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R7\+T7}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R7\+T7\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R7\+T7\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga339304782a9187b147807557deb9595c}\label{group___l_p_u_a_r_t___register___masks_ga339304782a9187b147807557deb9595c}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R8\+T8\+\_\+\+M\+A\+SK}~(0x100\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gad59ddff60243b1a3eac2a30c2333a87a}\label{group___l_p_u_a_r_t___register___masks_gad59ddff60243b1a3eac2a30c2333a87a}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R8\+T8\+\_\+\+S\+H\+I\+FT}~(8\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gad7cc02eac95443b05e6595fa735ce397}\label{group___l_p_u_a_r_t___register___masks_gad7cc02eac95443b05e6595fa735ce397}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R8\+T8}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R8\+T8\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R8\+T8\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga1abe40bfa612be9944c62ea7e57b81f7}\label{group___l_p_u_a_r_t___register___masks_ga1abe40bfa612be9944c62ea7e57b81f7}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R9\+T9\+\_\+\+M\+A\+SK}~(0x200\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga3608c1a7e0036887daf626c56b38ecee}\label{group___l_p_u_a_r_t___register___masks_ga3608c1a7e0036887daf626c56b38ecee}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R9\+T9\+\_\+\+S\+H\+I\+FT}~(9\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga4e9f5594bcd36730cfc96e381e846fd9}\label{group___l_p_u_a_r_t___register___masks_ga4e9f5594bcd36730cfc96e381e846fd9}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R9\+T9}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R9\+T9\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R9\+T9\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga4283a0f94f7dac52bda7742a27237546}\label{group___l_p_u_a_r_t___register___masks_ga4283a0f94f7dac52bda7742a27237546}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+I\+D\+L\+I\+N\+E\+\_\+\+M\+A\+SK}~(0x800\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa223aecf1366b5b3b99a7f0b48aa438d}\label{group___l_p_u_a_r_t___register___masks_gaa223aecf1366b5b3b99a7f0b48aa438d}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+I\+D\+L\+I\+N\+E\+\_\+\+S\+H\+I\+FT}~(11\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga38fb4c4f6766f88b92c2f608a8310a1b}{L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+I\+D\+L\+I\+NE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+I\+D\+L\+I\+N\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+I\+D\+L\+I\+N\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga022e27ab11bf6f7781375af4106ecbdb}\label{group___l_p_u_a_r_t___register___masks_ga022e27ab11bf6f7781375af4106ecbdb}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+X\+E\+M\+P\+T\+\_\+\+M\+A\+SK}~(0x1000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga28cacae829577809f2d5158fe9e476f3}\label{group___l_p_u_a_r_t___register___masks_ga28cacae829577809f2d5158fe9e476f3}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+X\+E\+M\+P\+T\+\_\+\+S\+H\+I\+FT}~(12\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga870e26a8f7b82e5f29483bb3710b2b78}{L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+X\+E\+M\+PT}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+X\+E\+M\+P\+T\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+X\+E\+M\+P\+T\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaec861bf8fd8b652b7335960c3f1d7a9c}\label{group___l_p_u_a_r_t___register___masks_gaec861bf8fd8b652b7335960c3f1d7a9c}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+F\+R\+E\+T\+S\+C\+\_\+\+M\+A\+SK}~(0x2000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga140bec417a454b685efa23e67c1ce980}\label{group___l_p_u_a_r_t___register___masks_ga140bec417a454b685efa23e67c1ce980}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+F\+R\+E\+T\+S\+C\+\_\+\+S\+H\+I\+FT}~(13\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaca984b728eac675619bc7e6da1314cda}{L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+F\+R\+E\+T\+SC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+F\+R\+E\+T\+S\+C\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+F\+R\+E\+T\+S\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5477bfe4a443b8cd93875e96caafe27f}\label{group___l_p_u_a_r_t___register___masks_ga5477bfe4a443b8cd93875e96caafe27f}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+P\+A\+R\+I\+T\+Y\+E\+\_\+\+M\+A\+SK}~(0x4000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga3641e0b7e8378d31923614fdb5ee2603}\label{group___l_p_u_a_r_t___register___masks_ga3641e0b7e8378d31923614fdb5ee2603}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+P\+A\+R\+I\+T\+Y\+E\+\_\+\+S\+H\+I\+FT}~(14\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga423f5a9fce85bbdd9d9b078dd1c081c0}{L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+P\+A\+R\+I\+T\+YE}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+P\+A\+R\+I\+T\+Y\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+P\+A\+R\+I\+T\+Y\+E\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga64d40d74a21260f67c0b3756313bdfba}\label{group___l_p_u_a_r_t___register___masks_ga64d40d74a21260f67c0b3756313bdfba}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+N\+O\+I\+S\+Y\+\_\+\+M\+A\+SK}~(0x8000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga77c63374d5beaa88e7a049a4f9ef309e}\label{group___l_p_u_a_r_t___register___masks_ga77c63374d5beaa88e7a049a4f9ef309e}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+N\+O\+I\+S\+Y\+\_\+\+S\+H\+I\+FT}~(15\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gabcb9ae6791c4ece2a4b2c496f88c9d2a}{L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+N\+O\+I\+SY}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+N\+O\+I\+S\+Y\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+N\+O\+I\+S\+Y\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{M\+A\+T\+CH -\/ L\+P\+U\+A\+RT Match Address Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga96fef26f8b0b6726a60f32cd01829531}\label{group___l_p_u_a_r_t___register___masks_ga96fef26f8b0b6726a60f32cd01829531}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A1\+\_\+\+M\+A\+SK}~(0x3\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga651b7f6cd092b5ed316ab295825bad6b}\label{group___l_p_u_a_r_t___register___masks_ga651b7f6cd092b5ed316ab295825bad6b}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A1\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_ga7f7287892dbd269075db3996d8ba2714}{L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A1}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A1\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A1\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga6390f3953bf0a7b38f2233d5f21e4a65}\label{group___l_p_u_a_r_t___register___masks_ga6390f3953bf0a7b38f2233d5f21e4a65}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A2\+\_\+\+M\+A\+SK}~(0x3\+F\+F0000\+U)
\item 
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga88c082aabff6db4033fa0a6e95151b6d}\label{group___l_p_u_a_r_t___register___masks_ga88c082aabff6db4033fa0a6e95151b6d}} 
\#define {\bfseries L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A2\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___l_p_u_a_r_t___register___masks_gaf3c6dd14c8356512ce94091194f99fb5}{L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A2}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A2\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A2\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga2186298ec71137a11206fbbf24ff80dd}\label{group___l_p_u_a_r_t___register___masks_ga2186298ec71137a11206fbbf24ff80dd}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_BOTHEDGE@{LPUART\_BAUD\_BOTHEDGE}}
\index{LPUART\_BAUD\_BOTHEDGE@{LPUART\_BAUD\_BOTHEDGE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_BOTHEDGE}{LPUART\_BAUD\_BOTHEDGE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+B\+O\+T\+H\+E\+D\+GE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+B\+O\+T\+H\+E\+D\+G\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+B\+O\+T\+H\+E\+D\+G\+E\+\_\+\+M\+A\+SK)}

B\+O\+T\+H\+E\+D\+GE -\/ Both Edge Sampling 0b0..Receiver samples input data using the rising edge of the baud rate clock. 0b1..Receiver samples input data using the rising and falling edge of the baud rate clock. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaf701684966ed3fbd665ecc21ebe5931c}\label{group___l_p_u_a_r_t___register___masks_gaf701684966ed3fbd665ecc21ebe5931c}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_LBKDIE@{LPUART\_BAUD\_LBKDIE}}
\index{LPUART\_BAUD\_LBKDIE@{LPUART\_BAUD\_LBKDIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_LBKDIE}{LPUART\_BAUD\_LBKDIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+L\+B\+K\+D\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+L\+B\+K\+D\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+L\+B\+K\+D\+I\+E\+\_\+\+M\+A\+SK)}

L\+B\+K\+D\+IE -\/ L\+IN Break Detect Interrupt Enable 0b0..Hardware interrupts from L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+AT\mbox{[}L\+B\+K\+D\+IF\mbox{]} disabled (use polling). 0b1..Hardware interrupt requested when L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+AT\mbox{[}L\+B\+K\+D\+IF\mbox{]} flag is 1. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa8ecc2cd5e0c6a19b42d8eed5b22a99a}\label{group___l_p_u_a_r_t___register___masks_gaa8ecc2cd5e0c6a19b42d8eed5b22a99a}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_M10@{LPUART\_BAUD\_M10}}
\index{LPUART\_BAUD\_M10@{LPUART\_BAUD\_M10}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_M10}{LPUART\_BAUD\_M10}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M10(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M10\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M10\+\_\+\+M\+A\+SK)}

M10 -\/ 10-\/bit Mode select 0b0..Receiver and transmitter use 8-\/bit or 9-\/bit data characters. 0b1..Receiver and transmitter use 10-\/bit data characters. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga9525dc15acbc7a1a0b9a4e86a9f9d888}\label{group___l_p_u_a_r_t___register___masks_ga9525dc15acbc7a1a0b9a4e86a9f9d888}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_MAEN1@{LPUART\_BAUD\_MAEN1}}
\index{LPUART\_BAUD\_MAEN1@{LPUART\_BAUD\_MAEN1}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_MAEN1}{LPUART\_BAUD\_MAEN1}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N1\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N1\+\_\+\+M\+A\+SK)}

M\+A\+E\+N1 -\/ Match Address Mode Enable 1 0b0..Normal operation. 0b1..Enables automatic address matching or data matching mode for M\+A\+T\+CH\mbox{[}M\+A1\mbox{]}. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5baad717cada728d26c9aedebc6816ba}\label{group___l_p_u_a_r_t___register___masks_ga5baad717cada728d26c9aedebc6816ba}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_MAEN2@{LPUART\_BAUD\_MAEN2}}
\index{LPUART\_BAUD\_MAEN2@{LPUART\_BAUD\_MAEN2}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_MAEN2}{LPUART\_BAUD\_MAEN2}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N2\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+E\+N2\+\_\+\+M\+A\+SK)}

M\+A\+E\+N2 -\/ Match Address Mode Enable 2 0b0..Normal operation. 0b1..Enables automatic address matching or data matching mode for M\+A\+T\+CH\mbox{[}M\+A2\mbox{]}. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga73df6d35c7a168d8505f118fea120190}\label{group___l_p_u_a_r_t___register___masks_ga73df6d35c7a168d8505f118fea120190}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_MATCFG@{LPUART\_BAUD\_MATCFG}}
\index{LPUART\_BAUD\_MATCFG@{LPUART\_BAUD\_MATCFG}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_MATCFG}{LPUART\_BAUD\_MATCFG}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+T\+C\+FG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+T\+C\+F\+G\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+M\+A\+T\+C\+F\+G\+\_\+\+M\+A\+SK)}

M\+A\+T\+C\+FG -\/ Match Configuration 0b00..Address Match Wakeup 0b01..Idle Match Wakeup 0b10..Match On and Match Off 0b11..Enables R\+WU on Data Match and Match On/\+Off \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga39a4fadc51e3713036419bb7e00f2a7b}\label{group___l_p_u_a_r_t___register___masks_ga39a4fadc51e3713036419bb7e00f2a7b}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_OSR@{LPUART\_BAUD\_OSR}}
\index{LPUART\_BAUD\_OSR@{LPUART\_BAUD\_OSR}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_OSR}{LPUART\_BAUD\_OSR}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+O\+SR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+O\+S\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+O\+S\+R\+\_\+\+M\+A\+SK)}

O\+SR -\/ Oversampling Ratio \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7b36f378c9fae470242dfefcb3c23a4f}\label{group___l_p_u_a_r_t___register___masks_ga7b36f378c9fae470242dfefcb3c23a4f}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_RDMAE@{LPUART\_BAUD\_RDMAE}}
\index{LPUART\_BAUD\_RDMAE@{LPUART\_BAUD\_RDMAE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_RDMAE}{LPUART\_BAUD\_RDMAE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+D\+M\+AE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+D\+M\+A\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+D\+M\+A\+E\+\_\+\+M\+A\+SK)}

R\+D\+M\+AE -\/ Receiver Full D\+MA Enable 0b0..D\+MA request disabled. 0b1..D\+MA request enabled. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga8eddaea4487b6be1a83c8792e110bef5}\label{group___l_p_u_a_r_t___register___masks_ga8eddaea4487b6be1a83c8792e110bef5}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_RESYNCDIS@{LPUART\_BAUD\_RESYNCDIS}}
\index{LPUART\_BAUD\_RESYNCDIS@{LPUART\_BAUD\_RESYNCDIS}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_RESYNCDIS}{LPUART\_BAUD\_RESYNCDIS}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+E\+S\+Y\+N\+C\+D\+IS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+E\+S\+Y\+N\+C\+D\+I\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+E\+S\+Y\+N\+C\+D\+I\+S\+\_\+\+M\+A\+SK)}

R\+E\+S\+Y\+N\+C\+D\+IS -\/ Resynchronization Disable 0b0..Resynchronization during received data word is supported 0b1..Resynchronization during received data word is disabled \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaeb0bcf6a6082b068b0268e0eb5428123}\label{group___l_p_u_a_r_t___register___masks_gaeb0bcf6a6082b068b0268e0eb5428123}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_RXEDGIE@{LPUART\_BAUD\_RXEDGIE}}
\index{LPUART\_BAUD\_RXEDGIE@{LPUART\_BAUD\_RXEDGIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_RXEDGIE}{LPUART\_BAUD\_RXEDGIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+X\+E\+D\+G\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+R\+X\+E\+D\+G\+I\+E\+\_\+\+M\+A\+SK)}

R\+X\+E\+D\+G\+IE -\/ RX Input Active Edge Interrupt Enable 0b0..Hardware interrupts from L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+AT\mbox{[}R\+X\+E\+D\+G\+IF\mbox{]} disabled (use polling). 0b1..Hardware interrupt requested when L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+AT\mbox{[}R\+X\+E\+D\+G\+IF\mbox{]} flag is 1. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga0efd4bf18057e642f69d0b2653aca64f}\label{group___l_p_u_a_r_t___register___masks_ga0efd4bf18057e642f69d0b2653aca64f}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_SBNS@{LPUART\_BAUD\_SBNS}}
\index{LPUART\_BAUD\_SBNS@{LPUART\_BAUD\_SBNS}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_SBNS}{LPUART\_BAUD\_SBNS}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+NS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+N\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+N\+S\+\_\+\+M\+A\+SK)}

S\+B\+NS -\/ Stop Bit Number Select 0b0..One stop bit. 0b1..Two stop bits. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga2d4fd833faa90292e6098e9d0d618e8c}\label{group___l_p_u_a_r_t___register___masks_ga2d4fd833faa90292e6098e9d0d618e8c}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_SBR@{LPUART\_BAUD\_SBR}}
\index{LPUART\_BAUD\_SBR@{LPUART\_BAUD\_SBR}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_SBR}{LPUART\_BAUD\_SBR}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+BR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+S\+B\+R\+\_\+\+M\+A\+SK)}

S\+BR -\/ Baud Rate Modulo Divisor. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga68ec64935e2650de18d9d0bb53cc908c}\label{group___l_p_u_a_r_t___register___masks_ga68ec64935e2650de18d9d0bb53cc908c}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_BAUD\_TDMAE@{LPUART\_BAUD\_TDMAE}}
\index{LPUART\_BAUD\_TDMAE@{LPUART\_BAUD\_TDMAE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_BAUD\_TDMAE}{LPUART\_BAUD\_TDMAE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+T\+D\+M\+AE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+T\+D\+M\+A\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+B\+A\+U\+D\+\_\+\+T\+D\+M\+A\+E\+\_\+\+M\+A\+SK)}

T\+D\+M\+AE -\/ Transmitter D\+MA Enable 0b0..D\+MA request disabled. 0b1..D\+MA request enabled. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga6349c5cedc449c557080d9e3e76fb4a2}\label{group___l_p_u_a_r_t___register___masks_ga6349c5cedc449c557080d9e3e76fb4a2}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_DOZEEN@{LPUART\_CTRL\_DOZEEN}}
\index{LPUART\_CTRL\_DOZEEN@{LPUART\_CTRL\_DOZEEN}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_DOZEEN}{LPUART\_CTRL\_DOZEEN}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+D\+O\+Z\+E\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+D\+O\+Z\+E\+E\+N\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+D\+O\+Z\+E\+E\+N\+\_\+\+M\+A\+SK)}

D\+O\+Z\+E\+EN -\/ Doze Enable 0b0..L\+P\+U\+A\+RT is enabled in Doze mode. 0b1..L\+P\+U\+A\+RT is disabled in Doze mode. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gadaf2a4b2dad0928706aa63097880bd33}\label{group___l_p_u_a_r_t___register___masks_gadaf2a4b2dad0928706aa63097880bd33}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_FEIE@{LPUART\_CTRL\_FEIE}}
\index{LPUART\_CTRL\_FEIE@{LPUART\_CTRL\_FEIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_FEIE}{LPUART\_CTRL\_FEIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+F\+E\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+F\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+F\+E\+I\+E\+\_\+\+M\+A\+SK)}

F\+E\+IE -\/ Framing Error Interrupt Enable 0b0..FE interrupts disabled; use polling. 0b1..Hardware interrupt requested when FE is set. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gafefb93785cfdc891eb6a3d73a7bfbd4f}\label{group___l_p_u_a_r_t___register___masks_gafefb93785cfdc891eb6a3d73a7bfbd4f}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_IDLECFG@{LPUART\_CTRL\_IDLECFG}}
\index{LPUART\_CTRL\_IDLECFG@{LPUART\_CTRL\_IDLECFG}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_IDLECFG}{LPUART\_CTRL\_IDLECFG}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+D\+L\+E\+C\+FG(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+D\+L\+E\+C\+F\+G\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+D\+L\+E\+C\+F\+G\+\_\+\+M\+A\+SK)}

I\+D\+L\+E\+C\+FG -\/ Idle Configuration 0b000..1 idle character 0b001..2 idle characters 0b010..4 idle characters 0b011..8 idle characters 0b100..16 idle characters 0b101..32 idle characters 0b110..64 idle characters 0b111..128 idle characters \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac274b0a25ed73d1141a783b23e0e3100}\label{group___l_p_u_a_r_t___register___masks_gac274b0a25ed73d1141a783b23e0e3100}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_ILIE@{LPUART\_CTRL\_ILIE}}
\index{LPUART\_CTRL\_ILIE@{LPUART\_CTRL\_ILIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_ILIE}{LPUART\_CTRL\_ILIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+I\+E\+\_\+\+M\+A\+SK)}

I\+L\+IE -\/ Idle Line Interrupt Enable 0b0..Hardware interrupts from I\+D\+LE disabled; use polling. 0b1..Hardware interrupt requested when I\+D\+LE flag is 1. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaf3781611e4e6334aad92367fe38e407a}\label{group___l_p_u_a_r_t___register___masks_gaf3781611e4e6334aad92367fe38e407a}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_ILT@{LPUART\_CTRL\_ILT}}
\index{LPUART\_CTRL\_ILT@{LPUART\_CTRL\_ILT}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_ILT}{LPUART\_CTRL\_ILT}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+LT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+T\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+I\+L\+T\+\_\+\+M\+A\+SK)}

I\+LT -\/ Idle Line Type Select 0b0..Idle character bit count starts after start bit. 0b1..Idle character bit count starts after stop bit. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga1e381c7c4725446921b674b5d42f30f2}\label{group___l_p_u_a_r_t___register___masks_ga1e381c7c4725446921b674b5d42f30f2}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_LOOPS@{LPUART\_CTRL\_LOOPS}}
\index{LPUART\_CTRL\_LOOPS@{LPUART\_CTRL\_LOOPS}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_LOOPS}{LPUART\_CTRL\_LOOPS}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+L\+O\+O\+PS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+L\+O\+O\+P\+S\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+L\+O\+O\+P\+S\+\_\+\+M\+A\+SK)}

L\+O\+O\+PS -\/ Loop Mode Select 0b0..Normal operation -\/ L\+P\+U\+A\+R\+T\+\_\+\+RX and L\+P\+U\+A\+R\+T\+\_\+\+TX use separate pins. 0b1..Loop mode or single-\/wire mode where transmitter outputs are internally connected to receiver input (see R\+S\+RC bit). \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5ea03e6834ef610b343c290d4484ddac}\label{group___l_p_u_a_r_t___register___masks_ga5ea03e6834ef610b343c290d4484ddac}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_M@{LPUART\_CTRL\_M}}
\index{LPUART\_CTRL\_M@{LPUART\_CTRL\_M}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_M}{LPUART\_CTRL\_M}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+M(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+\_\+\+M\+A\+SK)}

M -\/ 9-\/Bit or 8-\/Bit Mode Select 0b0..Receiver and transmitter use 8-\/bit data characters. 0b1..Receiver and transmitter use 9-\/bit data characters. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga8a7eb99c3eebca90dc2c05843c2ca411}\label{group___l_p_u_a_r_t___register___masks_ga8a7eb99c3eebca90dc2c05843c2ca411}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_MA1IE@{LPUART\_CTRL\_MA1IE}}
\index{LPUART\_CTRL\_MA1IE@{LPUART\_CTRL\_MA1IE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_MA1IE}{LPUART\_CTRL\_MA1IE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A1\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A1\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A1\+I\+E\+\_\+\+M\+A\+SK)}

M\+A1\+IE -\/ Match 1 Interrupt Enable 0b0..M\+A1F interrupt disabled 0b1..M\+A1F interrupt enabled \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga04a44ef4b04b6147db91ba6393f9defa}\label{group___l_p_u_a_r_t___register___masks_ga04a44ef4b04b6147db91ba6393f9defa}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_MA2IE@{LPUART\_CTRL\_MA2IE}}
\index{LPUART\_CTRL\_MA2IE@{LPUART\_CTRL\_MA2IE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_MA2IE}{LPUART\_CTRL\_MA2IE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A2\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A2\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+M\+A2\+I\+E\+\_\+\+M\+A\+SK)}

M\+A2\+IE -\/ Match 2 Interrupt Enable 0b0..M\+A2F interrupt disabled 0b1..M\+A2F interrupt enabled \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga6d8ca1e07224637c737e7ee7bcd66bfa}\label{group___l_p_u_a_r_t___register___masks_ga6d8ca1e07224637c737e7ee7bcd66bfa}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_NEIE@{LPUART\_CTRL\_NEIE}}
\index{LPUART\_CTRL\_NEIE@{LPUART\_CTRL\_NEIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_NEIE}{LPUART\_CTRL\_NEIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+N\+E\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+N\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+N\+E\+I\+E\+\_\+\+M\+A\+SK)}

N\+E\+IE -\/ Noise Error Interrupt Enable 0b0..NF interrupts disabled; use polling. 0b1..Hardware interrupt requested when NF is set. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gae00a00aa96fe6647577e5415d9a1299f}\label{group___l_p_u_a_r_t___register___masks_gae00a00aa96fe6647577e5415d9a1299f}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_ORIE@{LPUART\_CTRL\_ORIE}}
\index{LPUART\_CTRL\_ORIE@{LPUART\_CTRL\_ORIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_ORIE}{LPUART\_CTRL\_ORIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+O\+R\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+O\+R\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+O\+R\+I\+E\+\_\+\+M\+A\+SK)}

O\+R\+IE -\/ Overrun Interrupt Enable 0b0..OR interrupts disabled; use polling. 0b1..Hardware interrupt requested when OR is set. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga2682b851ce14fcd9d186926a5e857db4}\label{group___l_p_u_a_r_t___register___masks_ga2682b851ce14fcd9d186926a5e857db4}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_PE@{LPUART\_CTRL\_PE}}
\index{LPUART\_CTRL\_PE@{LPUART\_CTRL\_PE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_PE}{LPUART\_CTRL\_PE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+PE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+\_\+\+M\+A\+SK)}

PE -\/ Parity Enable 0b0..No hardware parity generation or checking. 0b1..Parity enabled. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga2d374273d0b411f213736b9d43e9f2c5}\label{group___l_p_u_a_r_t___register___masks_ga2d374273d0b411f213736b9d43e9f2c5}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_PEIE@{LPUART\_CTRL\_PEIE}}
\index{LPUART\_CTRL\_PEIE@{LPUART\_CTRL\_PEIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_PEIE}{LPUART\_CTRL\_PEIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+E\+I\+E\+\_\+\+M\+A\+SK)}

P\+E\+IE -\/ Parity Error Interrupt Enable 0b0..PF interrupts disabled; use polling). 0b1..Hardware interrupt requested when PF is set. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga830b7bc52d82c855873cafb1c6144393}\label{group___l_p_u_a_r_t___register___masks_ga830b7bc52d82c855873cafb1c6144393}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_PT@{LPUART\_CTRL\_PT}}
\index{LPUART\_CTRL\_PT@{LPUART\_CTRL\_PT}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_PT}{LPUART\_CTRL\_PT}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+PT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+T\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+P\+T\+\_\+\+M\+A\+SK)}

PT -\/ Parity Type 0b0..Even parity. 0b1..Odd parity. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac20e87fe53920bf20ceeed4137800c0a}\label{group___l_p_u_a_r_t___register___masks_gac20e87fe53920bf20ceeed4137800c0a}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_R8T9@{LPUART\_CTRL\_R8T9}}
\index{LPUART\_CTRL\_R8T9@{LPUART\_CTRL\_R8T9}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_R8T9}{LPUART\_CTRL\_R8T9}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R8\+T9(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R8\+T9\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R8\+T9\+\_\+\+M\+A\+SK)}

R8\+T9 -\/ Receive Bit 8 / Transmit Bit 9 \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab6d53b5f6d096d866d7702f61dee0234}\label{group___l_p_u_a_r_t___register___masks_gab6d53b5f6d096d866d7702f61dee0234}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_R9T8@{LPUART\_CTRL\_R9T8}}
\index{LPUART\_CTRL\_R9T8@{LPUART\_CTRL\_R9T8}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_R9T8}{LPUART\_CTRL\_R9T8}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R9\+T8(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R9\+T8\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R9\+T8\+\_\+\+M\+A\+SK)}

R9\+T8 -\/ Receive Bit 9 / Transmit Bit 8 \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab2f22da3d7c7b630d7db7199cdfe1c2b}\label{group___l_p_u_a_r_t___register___masks_gab2f22da3d7c7b630d7db7199cdfe1c2b}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_RE@{LPUART\_CTRL\_RE}}
\index{LPUART\_CTRL\_RE@{LPUART\_CTRL\_RE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_RE}{LPUART\_CTRL\_RE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+RE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+E\+\_\+\+M\+A\+SK)}

RE -\/ Receiver Enable 0b0..Receiver disabled. 0b1..Receiver enabled. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7a85d8a585d6a6fe698616c3c4dc64bc}\label{group___l_p_u_a_r_t___register___masks_ga7a85d8a585d6a6fe698616c3c4dc64bc}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_RIE@{LPUART\_CTRL\_RIE}}
\index{LPUART\_CTRL\_RIE@{LPUART\_CTRL\_RIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_RIE}{LPUART\_CTRL\_RIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+I\+E\+\_\+\+M\+A\+SK)}

R\+IE -\/ Receiver Interrupt Enable 0b0..Hardware interrupts from R\+D\+RF disabled; use polling. 0b1..Hardware interrupt requested when R\+D\+RF flag is 1. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga991657e62a95d5d6876f9e7149b730a6}\label{group___l_p_u_a_r_t___register___masks_ga991657e62a95d5d6876f9e7149b730a6}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_RSRC@{LPUART\_CTRL\_RSRC}}
\index{LPUART\_CTRL\_RSRC@{LPUART\_CTRL\_RSRC}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_RSRC}{LPUART\_CTRL\_RSRC}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+S\+RC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+S\+R\+C\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+S\+R\+C\+\_\+\+M\+A\+SK)}

R\+S\+RC -\/ Receiver Source Select 0b0..Provided L\+O\+O\+PS is set, R\+S\+RC is cleared, selects internal loop back mode and the L\+P\+U\+A\+RT does not use the L\+P\+U\+A\+R\+T\+\_\+\+RX pin. 0b1..Single-\/wire L\+P\+U\+A\+RT mode where the L\+P\+U\+A\+R\+T\+\_\+\+TX pin is connected to the transmitter output and receiver input. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga64c0a830eae785e415d429810a3ebec6}\label{group___l_p_u_a_r_t___register___masks_ga64c0a830eae785e415d429810a3ebec6}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_RWU@{LPUART\_CTRL\_RWU}}
\index{LPUART\_CTRL\_RWU@{LPUART\_CTRL\_RWU}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_RWU}{LPUART\_CTRL\_RWU}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+WU(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+W\+U\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+R\+W\+U\+\_\+\+M\+A\+SK)}

R\+WU -\/ Receiver Wakeup Control 0b0..Normal receiver operation. 0b1..L\+P\+U\+A\+RT receiver in standby waiting for wakeup condition. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga702c307ab5e7b9a1ab2aff5ad18c0bb3}\label{group___l_p_u_a_r_t___register___masks_ga702c307ab5e7b9a1ab2aff5ad18c0bb3}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_SBK@{LPUART\_CTRL\_SBK}}
\index{LPUART\_CTRL\_SBK@{LPUART\_CTRL\_SBK}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_SBK}{LPUART\_CTRL\_SBK}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+S\+BK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+K\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+S\+B\+K\+\_\+\+M\+A\+SK)}

S\+BK -\/ Send Break 0b0..Normal transmitter operation. 0b1..Queue break character(s) to be sent. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaaaeba1a79a61328d99f0b059184d9c8d}\label{group___l_p_u_a_r_t___register___masks_gaaaeba1a79a61328d99f0b059184d9c8d}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_TCIE@{LPUART\_CTRL\_TCIE}}
\index{LPUART\_CTRL\_TCIE@{LPUART\_CTRL\_TCIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_TCIE}{LPUART\_CTRL\_TCIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+C\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+C\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+C\+I\+E\+\_\+\+M\+A\+SK)}

T\+C\+IE -\/ Transmission Complete Interrupt Enable for 0b0..Hardware interrupts from TC disabled; use polling. 0b1..Hardware interrupt requested when TC flag is 1. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga13fd13a3e9951b04010be4d08d6e5915}\label{group___l_p_u_a_r_t___register___masks_ga13fd13a3e9951b04010be4d08d6e5915}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_TE@{LPUART\_CTRL\_TE}}
\index{LPUART\_CTRL\_TE@{LPUART\_CTRL\_TE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_TE}{LPUART\_CTRL\_TE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+TE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+E\+\_\+\+M\+A\+SK)}

TE -\/ Transmitter Enable 0b0..Transmitter disabled. 0b1..Transmitter enabled. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5b4e1b65b7d7dd995742fdf22b9a53a5}\label{group___l_p_u_a_r_t___register___masks_ga5b4e1b65b7d7dd995742fdf22b9a53a5}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_TIE@{LPUART\_CTRL\_TIE}}
\index{LPUART\_CTRL\_TIE@{LPUART\_CTRL\_TIE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_TIE}{LPUART\_CTRL\_TIE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+IE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+I\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+I\+E\+\_\+\+M\+A\+SK)}

T\+IE -\/ Transmit Interrupt Enable 0b0..Hardware interrupts from T\+D\+RE disabled; use polling. 0b1..Hardware interrupt requested when T\+D\+RE flag is 1. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gadfb286d93feccc878420023f34a21e48}\label{group___l_p_u_a_r_t___register___masks_gadfb286d93feccc878420023f34a21e48}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_TXDIR@{LPUART\_CTRL\_TXDIR}}
\index{LPUART\_CTRL\_TXDIR@{LPUART\_CTRL\_TXDIR}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_TXDIR}{LPUART\_CTRL\_TXDIR}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+D\+IR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+D\+I\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+D\+I\+R\+\_\+\+M\+A\+SK)}

T\+X\+D\+IR -\/ L\+P\+U\+A\+R\+T\+\_\+\+TX Pin Direction in Single-\/\+Wire Mode 0b0..L\+P\+U\+A\+R\+T\+\_\+\+TX pin is an input in single-\/wire mode. 0b1..L\+P\+U\+A\+R\+T\+\_\+\+TX pin is an output in single-\/wire mode. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gabc06b969ad84483f3e00844e6a3156c3}\label{group___l_p_u_a_r_t___register___masks_gabc06b969ad84483f3e00844e6a3156c3}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_TXINV@{LPUART\_CTRL\_TXINV}}
\index{LPUART\_CTRL\_TXINV@{LPUART\_CTRL\_TXINV}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_TXINV}{LPUART\_CTRL\_TXINV}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+I\+NV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+T\+X\+I\+N\+V\+\_\+\+M\+A\+SK)}

T\+X\+I\+NV -\/ Transmit Data Inversion 0b0..Transmit data not inverted. 0b1..Transmit data inverted. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5a55b8264763b2e6d968324763121b60}\label{group___l_p_u_a_r_t___register___masks_ga5a55b8264763b2e6d968324763121b60}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_CTRL\_WAKE@{LPUART\_CTRL\_WAKE}}
\index{LPUART\_CTRL\_WAKE@{LPUART\_CTRL\_WAKE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_CTRL\_WAKE}{LPUART\_CTRL\_WAKE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+W\+A\+KE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+W\+A\+K\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+C\+T\+R\+L\+\_\+\+W\+A\+K\+E\+\_\+\+M\+A\+SK)}

W\+A\+KE -\/ Receiver Wakeup Method Select 0b0..Configures R\+WU for idle-\/line wakeup. 0b1..Configures R\+WU with address-\/mark wakeup. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaca984b728eac675619bc7e6da1314cda}\label{group___l_p_u_a_r_t___register___masks_gaca984b728eac675619bc7e6da1314cda}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_DATA\_FRETSC@{LPUART\_DATA\_FRETSC}}
\index{LPUART\_DATA\_FRETSC@{LPUART\_DATA\_FRETSC}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_DATA\_FRETSC}{LPUART\_DATA\_FRETSC}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+F\+R\+E\+T\+SC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+F\+R\+E\+T\+S\+C\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+F\+R\+E\+T\+S\+C\+\_\+\+M\+A\+SK)}

F\+R\+E\+T\+SC -\/ Frame Error / Transmit Special Character 0b0..The dataword was received without a frame error on read, transmit a normal character on write. 0b1..The dataword was received with a frame error, transmit an idle or break character on transmit. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga38fb4c4f6766f88b92c2f608a8310a1b}\label{group___l_p_u_a_r_t___register___masks_ga38fb4c4f6766f88b92c2f608a8310a1b}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_DATA\_IDLINE@{LPUART\_DATA\_IDLINE}}
\index{LPUART\_DATA\_IDLINE@{LPUART\_DATA\_IDLINE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_DATA\_IDLINE}{LPUART\_DATA\_IDLINE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+I\+D\+L\+I\+NE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+I\+D\+L\+I\+N\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+I\+D\+L\+I\+N\+E\+\_\+\+M\+A\+SK)}

I\+D\+L\+I\+NE -\/ Idle Line 0b0..Receiver was not idle before receiving this character. 0b1..Receiver was idle before receiving this character. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gabcb9ae6791c4ece2a4b2c496f88c9d2a}\label{group___l_p_u_a_r_t___register___masks_gabcb9ae6791c4ece2a4b2c496f88c9d2a}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_DATA\_NOISY@{LPUART\_DATA\_NOISY}}
\index{LPUART\_DATA\_NOISY@{LPUART\_DATA\_NOISY}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_DATA\_NOISY}{LPUART\_DATA\_NOISY}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+N\+O\+I\+SY(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+N\+O\+I\+S\+Y\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+N\+O\+I\+S\+Y\+\_\+\+M\+A\+SK)}

N\+O\+I\+SY 0b0..The dataword was received without noise. 0b1..The data was received with noise. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga423f5a9fce85bbdd9d9b078dd1c081c0}\label{group___l_p_u_a_r_t___register___masks_ga423f5a9fce85bbdd9d9b078dd1c081c0}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_DATA\_PARITYE@{LPUART\_DATA\_PARITYE}}
\index{LPUART\_DATA\_PARITYE@{LPUART\_DATA\_PARITYE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_DATA\_PARITYE}{LPUART\_DATA\_PARITYE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+P\+A\+R\+I\+T\+YE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+P\+A\+R\+I\+T\+Y\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+P\+A\+R\+I\+T\+Y\+E\+\_\+\+M\+A\+SK)}

P\+A\+R\+I\+T\+YE 0b0..The dataword was received without a parity error. 0b1..The dataword was received with a parity error. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga870e26a8f7b82e5f29483bb3710b2b78}\label{group___l_p_u_a_r_t___register___masks_ga870e26a8f7b82e5f29483bb3710b2b78}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_DATA\_RXEMPT@{LPUART\_DATA\_RXEMPT}}
\index{LPUART\_DATA\_RXEMPT@{LPUART\_DATA\_RXEMPT}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_DATA\_RXEMPT}{LPUART\_DATA\_RXEMPT}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+X\+E\+M\+PT(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+X\+E\+M\+P\+T\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+T\+A\+\_\+\+R\+X\+E\+M\+P\+T\+\_\+\+M\+A\+SK)}

R\+X\+E\+M\+PT -\/ Receive Buffer Empty 0b0..Receive buffer contains valid data. 0b1..Receive buffer is empty, data returned on read is not valid. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga7f7287892dbd269075db3996d8ba2714}\label{group___l_p_u_a_r_t___register___masks_ga7f7287892dbd269075db3996d8ba2714}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_MATCH\_MA1@{LPUART\_MATCH\_MA1}}
\index{LPUART\_MATCH\_MA1@{LPUART\_MATCH\_MA1}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_MATCH\_MA1}{LPUART\_MATCH\_MA1}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A1(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A1\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A1\+\_\+\+M\+A\+SK)}

M\+A1 -\/ Match Address 1 \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaf3c6dd14c8356512ce94091194f99fb5}\label{group___l_p_u_a_r_t___register___masks_gaf3c6dd14c8356512ce94091194f99fb5}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_MATCH\_MA2@{LPUART\_MATCH\_MA2}}
\index{LPUART\_MATCH\_MA2@{LPUART\_MATCH\_MA2}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_MATCH\_MA2}{LPUART\_MATCH\_MA2}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A2\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+M\+A\+T\+C\+H\+\_\+\+M\+A2\+\_\+\+M\+A\+SK)}

M\+A2 -\/ Match Address 2 \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga72eee8e71bb38670c47cfb5f02e290a0}\label{group___l_p_u_a_r_t___register___masks_ga72eee8e71bb38670c47cfb5f02e290a0}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_BRK13@{LPUART\_STAT\_BRK13}}
\index{LPUART\_STAT\_BRK13@{LPUART\_STAT\_BRK13}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_BRK13}{LPUART\_STAT\_BRK13}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+R\+K13(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+R\+K13\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+B\+R\+K13\+\_\+\+M\+A\+SK)}

B\+R\+K13 -\/ Break Character Generation Length 0b0..Break character is transmitted with length of 10 bit times (if M = 0, S\+B\+NS = 0) or 11 (if M = 1, S\+B\+NS = 0 or M = 0, S\+B\+NS = 1) or 12 (if M = 1, S\+B\+NS = 1 or M10 = 1, S\+N\+BS = 0) or 13 (if M10 = 1, S\+N\+BS = 1). 0b1..Break character is transmitted with length of 13 bit times (if M = 0, S\+B\+NS = 0) or 14 (if M = 1, S\+B\+NS = 0 or M = 0, S\+B\+NS = 1) or 15 (if M = 1, S\+B\+NS = 1 or M10 = 1, S\+N\+BS = 0) or 16 (if M10 = 1, S\+N\+BS = 1). \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab09ef4ae0a9eeb5abbe0808c296478a0}\label{group___l_p_u_a_r_t___register___masks_gab09ef4ae0a9eeb5abbe0808c296478a0}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_FE@{LPUART\_STAT\_FE}}
\index{LPUART\_STAT\_FE@{LPUART\_STAT\_FE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_FE}{LPUART\_STAT\_FE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+FE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+F\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+F\+E\+\_\+\+M\+A\+SK)}

FE -\/ Framing Error Flag 0b0..No framing error detected. This does not guarantee the framing is correct. 0b1..Framing error. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga0004dc64be568a184b2007ab95c16810}\label{group___l_p_u_a_r_t___register___masks_ga0004dc64be568a184b2007ab95c16810}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_IDLE@{LPUART\_STAT\_IDLE}}
\index{LPUART\_STAT\_IDLE@{LPUART\_STAT\_IDLE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_IDLE}{LPUART\_STAT\_IDLE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+I\+D\+LE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+I\+D\+L\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+I\+D\+L\+E\+\_\+\+M\+A\+SK)}

I\+D\+LE -\/ Idle Line Flag 0b0..No idle line detected. 0b1..Idle line was detected. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gae1cd752f915d24c79e7868f1c59c6f7b}\label{group___l_p_u_a_r_t___register___masks_gae1cd752f915d24c79e7868f1c59c6f7b}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_LBKDE@{LPUART\_STAT\_LBKDE}}
\index{LPUART\_STAT\_LBKDE@{LPUART\_STAT\_LBKDE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_LBKDE}{LPUART\_STAT\_LBKDE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+DE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+E\+\_\+\+M\+A\+SK)}

L\+B\+K\+DE -\/ L\+IN Break Detection Enable 0b0..Break character is detected at length 10 bit times (if M = 0, S\+B\+NS = 0) or 11 (if M = 1, S\+B\+NS = 0 or M = 0, S\+B\+NS = 1) or 12 (if M = 1, S\+B\+NS = 1 or M10 = 1, S\+N\+BS = 0) or 13 (if M10 = 1, S\+N\+BS = 1). 0b1..Break character is detected at length of 11 bit times (if M = 0, S\+B\+NS = 0) or 12 (if M = 1, S\+B\+NS = 0 or M = 0, S\+B\+NS = 1) or 14 (if M = 1, S\+B\+NS = 1 or M10 = 1, S\+N\+BS = 0) or 15 (if M10 = 1, S\+N\+BS = 1). \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa0d8d8e83b0d8e6b939cbdedf9439e2b}\label{group___l_p_u_a_r_t___register___masks_gaa0d8d8e83b0d8e6b939cbdedf9439e2b}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_LBKDIF@{LPUART\_STAT\_LBKDIF}}
\index{LPUART\_STAT\_LBKDIF@{LPUART\_STAT\_LBKDIF}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_LBKDIF}{LPUART\_STAT\_LBKDIF}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+IF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+L\+B\+K\+D\+I\+F\+\_\+\+M\+A\+SK)}

L\+B\+K\+D\+IF -\/ L\+IN Break Detect Interrupt Flag 0b0..No L\+IN break character has been detected. 0b1..L\+IN break character has been detected. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gabab7c241b5ce9d1a556ab56792fe782f}\label{group___l_p_u_a_r_t___register___masks_gabab7c241b5ce9d1a556ab56792fe782f}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_MA1F@{LPUART\_STAT\_MA1F}}
\index{LPUART\_STAT\_MA1F@{LPUART\_STAT\_MA1F}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_MA1F}{LPUART\_STAT\_MA1F}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A1F(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A1\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A1\+F\+\_\+\+M\+A\+SK)}

M\+A1F -\/ Match 1 Flag 0b0..Received data is not equal to M\+A1 0b1..Received data is equal to M\+A1 \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gab487fe8b26dbcaaf9dd7531aa8780087}\label{group___l_p_u_a_r_t___register___masks_gab487fe8b26dbcaaf9dd7531aa8780087}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_MA2F@{LPUART\_STAT\_MA2F}}
\index{LPUART\_STAT\_MA2F@{LPUART\_STAT\_MA2F}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_MA2F}{LPUART\_STAT\_MA2F}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A2F(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A2\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+A2\+F\+\_\+\+M\+A\+SK)}

M\+A2F -\/ Match 2 Flag 0b0..Received data is not equal to M\+A2 0b1..Received data is equal to M\+A2 \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaeb6ac9424ab0357cc9d80b8c0bbdf5e2}\label{group___l_p_u_a_r_t___register___masks_gaeb6ac9424ab0357cc9d80b8c0bbdf5e2}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_MSBF@{LPUART\_STAT\_MSBF}}
\index{LPUART\_STAT\_MSBF@{LPUART\_STAT\_MSBF}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_MSBF}{LPUART\_STAT\_MSBF}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+S\+BF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+S\+B\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+M\+S\+B\+F\+\_\+\+M\+A\+SK)}

M\+S\+BF -\/ M\+SB First 0b0..L\+SB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0. 0b1..M\+SB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted following the start bit depending on the setting of C\+T\+RL\mbox{[}M\mbox{]}, C\+T\+RL\mbox{[}PE\mbox{]} and B\+A\+UD\mbox{[}M10\mbox{]}. Further, the first bit received after the start bit is identified as bit9, bit8, bit7 or bit6 depending on the setting of C\+T\+RL\mbox{[}M\mbox{]} and C\+T\+RL\mbox{[}PE\mbox{]}. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga9627eb51d2b2868d3e75de33fe64f566}\label{group___l_p_u_a_r_t___register___masks_ga9627eb51d2b2868d3e75de33fe64f566}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_NF@{LPUART\_STAT\_NF}}
\index{LPUART\_STAT\_NF@{LPUART\_STAT\_NF}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_NF}{LPUART\_STAT\_NF}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+NF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+N\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+N\+F\+\_\+\+M\+A\+SK)}

NF -\/ Noise Flag 0b0..No noise detected. 0b1..Noise detected in the received character in L\+P\+U\+A\+R\+T\+\_\+\+D\+A\+TA. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaf9084f41bc9f5397e0053c3651fb2004}\label{group___l_p_u_a_r_t___register___masks_gaf9084f41bc9f5397e0053c3651fb2004}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_OR@{LPUART\_STAT\_OR}}
\index{LPUART\_STAT\_OR@{LPUART\_STAT\_OR}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_OR}{LPUART\_STAT\_OR}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+OR(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+O\+R\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+O\+R\+\_\+\+M\+A\+SK)}

OR -\/ Receiver Overrun Flag 0b0..No overrun. 0b1..Receive overrun (new L\+P\+U\+A\+RT data lost). \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaa2cb11e6fe0b36086a9f68abb78bc2c7}\label{group___l_p_u_a_r_t___register___masks_gaa2cb11e6fe0b36086a9f68abb78bc2c7}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_PF@{LPUART\_STAT\_PF}}
\index{LPUART\_STAT\_PF@{LPUART\_STAT\_PF}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_PF}{LPUART\_STAT\_PF}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+PF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+P\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+P\+F\+\_\+\+M\+A\+SK)}

PF -\/ Parity Error Flag 0b0..No parity error. 0b1..Parity error. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga1a40ceea5c411de9bbc9cf3de53bce2e}\label{group___l_p_u_a_r_t___register___masks_ga1a40ceea5c411de9bbc9cf3de53bce2e}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_RAF@{LPUART\_STAT\_RAF}}
\index{LPUART\_STAT\_RAF@{LPUART\_STAT\_RAF}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_RAF}{LPUART\_STAT\_RAF}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+AF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+A\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+A\+F\+\_\+\+M\+A\+SK)}

R\+AF -\/ Receiver Active Flag 0b0..L\+P\+U\+A\+RT receiver idle waiting for a start bit. 0b1..L\+P\+U\+A\+RT receiver active (L\+P\+U\+A\+R\+T\+\_\+\+RX input not idle). \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gaf3220ee34ff75bcf21268236abeba405}\label{group___l_p_u_a_r_t___register___masks_gaf3220ee34ff75bcf21268236abeba405}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_RDRF@{LPUART\_STAT\_RDRF}}
\index{LPUART\_STAT\_RDRF@{LPUART\_STAT\_RDRF}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_RDRF}{LPUART\_STAT\_RDRF}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+D\+RF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+D\+R\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+D\+R\+F\+\_\+\+M\+A\+SK)}

R\+D\+RF -\/ Receive Data Register Full Flag 0b0..Receive data buffer empty. 0b1..Receive data buffer full. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga87701a48aa4fa693bf9ce219cbd6ac49}\label{group___l_p_u_a_r_t___register___masks_ga87701a48aa4fa693bf9ce219cbd6ac49}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_RWUID@{LPUART\_STAT\_RWUID}}
\index{LPUART\_STAT\_RWUID@{LPUART\_STAT\_RWUID}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_RWUID}{LPUART\_STAT\_RWUID}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+W\+U\+ID(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+W\+U\+I\+D\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+W\+U\+I\+D\+\_\+\+M\+A\+SK)}

R\+W\+U\+ID -\/ Receive Wake Up Idle Detect 0b0..During receive standby state (R\+WU = 1), the I\+D\+LE bit does not get set upon detection of an idle character. During address match wakeup, the I\+D\+LE bit does not get set when an address does not match. 0b1..During receive standby state (R\+WU = 1), the I\+D\+LE bit gets set upon detection of an idle character. During address match wakeup, the I\+D\+LE bit does get set when an address does not match. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gafd0210be12e281aad2725e633cb2b3fe}\label{group___l_p_u_a_r_t___register___masks_gafd0210be12e281aad2725e633cb2b3fe}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_RXEDGIF@{LPUART\_STAT\_RXEDGIF}}
\index{LPUART\_STAT\_RXEDGIF@{LPUART\_STAT\_RXEDGIF}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_RXEDGIF}{LPUART\_STAT\_RXEDGIF}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+E\+D\+G\+IF(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+E\+D\+G\+I\+F\+\_\+\+M\+A\+SK)}

R\+X\+E\+D\+G\+IF -\/ L\+P\+U\+A\+R\+T\+\_\+\+RX Pin Active Edge Interrupt Flag 0b0..No active edge on the receive pin has occurred. 0b1..An active edge on the receive pin has occurred. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_gac6138d9c077e761c13a4c71115ddf223}\label{group___l_p_u_a_r_t___register___masks_gac6138d9c077e761c13a4c71115ddf223}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_RXINV@{LPUART\_STAT\_RXINV}}
\index{LPUART\_STAT\_RXINV@{LPUART\_STAT\_RXINV}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_RXINV}{LPUART\_STAT\_RXINV}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+I\+NV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+I\+N\+V\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+R\+X\+I\+N\+V\+\_\+\+M\+A\+SK)}

R\+X\+I\+NV -\/ Receive Data Inversion 0b0..Receive data not inverted. 0b1..Receive data inverted. \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga16645d63aebba70d1ae99e332c3e44e7}\label{group___l_p_u_a_r_t___register___masks_ga16645d63aebba70d1ae99e332c3e44e7}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_TC@{LPUART\_STAT\_TC}}
\index{LPUART\_STAT\_TC@{LPUART\_STAT\_TC}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_TC}{LPUART\_STAT\_TC}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+TC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+C\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+C\+\_\+\+M\+A\+SK)}

TC -\/ Transmission Complete Flag 0b0..Transmitter active (sending data, a preamble, or a break). 0b1..Transmitter idle (transmission activity complete). \mbox{\Hypertarget{group___l_p_u_a_r_t___register___masks_ga5f25a4fd20bf169d0e979d2131e0a4f1}\label{group___l_p_u_a_r_t___register___masks_ga5f25a4fd20bf169d0e979d2131e0a4f1}} 
\index{LPUART Register Masks@{LPUART Register Masks}!LPUART\_STAT\_TDRE@{LPUART\_STAT\_TDRE}}
\index{LPUART\_STAT\_TDRE@{LPUART\_STAT\_TDRE}!LPUART Register Masks@{LPUART Register Masks}}
\subsubsection{\texorpdfstring{LPUART\_STAT\_TDRE}{LPUART\_STAT\_TDRE}}
{\footnotesize\ttfamily \#define L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+D\+RE(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+D\+R\+E\+\_\+\+S\+H\+I\+FT)) \& L\+P\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+\_\+\+T\+D\+R\+E\+\_\+\+M\+A\+SK)}

T\+D\+RE -\/ Transmit Data Register Empty Flag 0b0..Transmit data buffer full. 0b1..Transmit data buffer empty. 