
STM32_USB_Key_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08008460  08008460  00018460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008514  08008514  000201d0  2**0
                  CONTENTS
  4 .ARM          00000008  08008514  08008514  00018514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800851c  0800851c  000201d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800851c  0800851c  0001851c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008520  08008520  00018520  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d0  20000000  08008524  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d0  2**0
                  CONTENTS
 10 .bss          00001e64  200001d0  200001d0  000201d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002034  20002034  000201d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 14 .debug_info   00014504  00000000  00000000  00020243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003d64  00000000  00000000  00034747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001210  00000000  00000000  000384b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000db2  00000000  00000000  000396c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024a44  00000000  00000000  0003a472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a70f  00000000  00000000  0005eeb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ca319  00000000  00000000  000795c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004e5c  00000000  00000000  001438e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  0014873c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d0 	.word	0x200001d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008448 	.word	0x08008448

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	08008448 	.word	0x08008448

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b08c      	sub	sp, #48	; 0x30
 8000580:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000582:	f107 031c 	add.w	r3, r7, #28
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]
 800058c:	609a      	str	r2, [r3, #8]
 800058e:	60da      	str	r2, [r3, #12]
 8000590:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000592:	2300      	movs	r3, #0
 8000594:	61bb      	str	r3, [r7, #24]
 8000596:	4b72      	ldr	r3, [pc, #456]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059a:	4a71      	ldr	r2, [pc, #452]	; (8000760 <MX_GPIO_Init+0x1e4>)
 800059c:	f043 0310 	orr.w	r3, r3, #16
 80005a0:	6313      	str	r3, [r2, #48]	; 0x30
 80005a2:	4b6f      	ldr	r3, [pc, #444]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	f003 0310 	and.w	r3, r3, #16
 80005aa:	61bb      	str	r3, [r7, #24]
 80005ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ae:	2300      	movs	r3, #0
 80005b0:	617b      	str	r3, [r7, #20]
 80005b2:	4b6b      	ldr	r3, [pc, #428]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b6:	4a6a      	ldr	r2, [pc, #424]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005b8:	f043 0304 	orr.w	r3, r3, #4
 80005bc:	6313      	str	r3, [r2, #48]	; 0x30
 80005be:	4b68      	ldr	r3, [pc, #416]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c2:	f003 0304 	and.w	r3, r3, #4
 80005c6:	617b      	str	r3, [r7, #20]
 80005c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005ca:	2300      	movs	r3, #0
 80005cc:	613b      	str	r3, [r7, #16]
 80005ce:	4b64      	ldr	r3, [pc, #400]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	4a63      	ldr	r2, [pc, #396]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005d8:	6313      	str	r3, [r2, #48]	; 0x30
 80005da:	4b61      	ldr	r3, [pc, #388]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005e2:	613b      	str	r3, [r7, #16]
 80005e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005e6:	2300      	movs	r3, #0
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	4b5d      	ldr	r3, [pc, #372]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	4a5c      	ldr	r2, [pc, #368]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	6313      	str	r3, [r2, #48]	; 0x30
 80005f6:	4b5a      	ldr	r3, [pc, #360]	; (8000760 <MX_GPIO_Init+0x1e4>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	f003 0301 	and.w	r3, r3, #1
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000602:	2300      	movs	r3, #0
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	4b56      	ldr	r3, [pc, #344]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	4a55      	ldr	r2, [pc, #340]	; (8000760 <MX_GPIO_Init+0x1e4>)
 800060c:	f043 0302 	orr.w	r3, r3, #2
 8000610:	6313      	str	r3, [r2, #48]	; 0x30
 8000612:	4b53      	ldr	r3, [pc, #332]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000616:	f003 0302 	and.w	r3, r3, #2
 800061a:	60bb      	str	r3, [r7, #8]
 800061c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800061e:	2300      	movs	r3, #0
 8000620:	607b      	str	r3, [r7, #4]
 8000622:	4b4f      	ldr	r3, [pc, #316]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	4a4e      	ldr	r2, [pc, #312]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000628:	f043 0308 	orr.w	r3, r3, #8
 800062c:	6313      	str	r3, [r2, #48]	; 0x30
 800062e:	4b4c      	ldr	r3, [pc, #304]	; (8000760 <MX_GPIO_Init+0x1e4>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	f003 0308 	and.w	r3, r3, #8
 8000636:	607b      	str	r3, [r7, #4]
 8000638:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2108      	movs	r1, #8
 800063e:	4849      	ldr	r0, [pc, #292]	; (8000764 <MX_GPIO_Init+0x1e8>)
 8000640:	f000 ff30 	bl	80014a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000644:	2201      	movs	r2, #1
 8000646:	2101      	movs	r1, #1
 8000648:	4847      	ldr	r0, [pc, #284]	; (8000768 <MX_GPIO_Init+0x1ec>)
 800064a:	f000 ff2b 	bl	80014a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800064e:	2200      	movs	r2, #0
 8000650:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000654:	4845      	ldr	r0, [pc, #276]	; (800076c <MX_GPIO_Init+0x1f0>)
 8000656:	f000 ff25 	bl	80014a4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800065a:	2308      	movs	r3, #8
 800065c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800065e:	2301      	movs	r3, #1
 8000660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000662:	2300      	movs	r3, #0
 8000664:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000666:	2300      	movs	r3, #0
 8000668:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800066a:	f107 031c 	add.w	r3, r7, #28
 800066e:	4619      	mov	r1, r3
 8000670:	483c      	ldr	r0, [pc, #240]	; (8000764 <MX_GPIO_Init+0x1e8>)
 8000672:	f000 fd63 	bl	800113c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000676:	2301      	movs	r3, #1
 8000678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800067a:	2301      	movs	r3, #1
 800067c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067e:	2300      	movs	r3, #0
 8000680:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000682:	2300      	movs	r3, #0
 8000684:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000686:	f107 031c 	add.w	r3, r7, #28
 800068a:	4619      	mov	r1, r3
 800068c:	4836      	ldr	r0, [pc, #216]	; (8000768 <MX_GPIO_Init+0x1ec>)
 800068e:	f000 fd55 	bl	800113c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000692:	2308      	movs	r3, #8
 8000694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000696:	2302      	movs	r3, #2
 8000698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	2300      	movs	r3, #0
 800069c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069e:	2300      	movs	r3, #0
 80006a0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006a2:	2305      	movs	r3, #5
 80006a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80006a6:	f107 031c 	add.w	r3, r7, #28
 80006aa:	4619      	mov	r1, r3
 80006ac:	482e      	ldr	r0, [pc, #184]	; (8000768 <MX_GPIO_Init+0x1ec>)
 80006ae:	f000 fd45 	bl	800113c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006b2:	2301      	movs	r3, #1
 80006b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006b6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80006ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006c0:	f107 031c 	add.w	r3, r7, #28
 80006c4:	4619      	mov	r1, r3
 80006c6:	482a      	ldr	r0, [pc, #168]	; (8000770 <MX_GPIO_Init+0x1f4>)
 80006c8:	f000 fd38 	bl	800113c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80006cc:	2304      	movs	r3, #4
 80006ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d0:	2300      	movs	r3, #0
 80006d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d4:	2300      	movs	r3, #0
 80006d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80006d8:	f107 031c 	add.w	r3, r7, #28
 80006dc:	4619      	mov	r1, r3
 80006de:	4825      	ldr	r0, [pc, #148]	; (8000774 <MX_GPIO_Init+0x1f8>)
 80006e0:	f000 fd2c 	bl	800113c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80006e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ea:	2302      	movs	r3, #2
 80006ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ee:	2300      	movs	r3, #0
 80006f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f2:	2300      	movs	r3, #0
 80006f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006f6:	2305      	movs	r3, #5
 80006f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	4619      	mov	r1, r3
 8000700:	481c      	ldr	r0, [pc, #112]	; (8000774 <MX_GPIO_Init+0x1f8>)
 8000702:	f000 fd1b 	bl	800113c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000706:	f24f 0310 	movw	r3, #61456	; 0xf010
 800070a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800070c:	2301      	movs	r3, #1
 800070e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000710:	2300      	movs	r3, #0
 8000712:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000714:	2300      	movs	r3, #0
 8000716:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000718:	f107 031c 	add.w	r3, r7, #28
 800071c:	4619      	mov	r1, r3
 800071e:	4813      	ldr	r0, [pc, #76]	; (800076c <MX_GPIO_Init+0x1f0>)
 8000720:	f000 fd0c 	bl	800113c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000724:	2320      	movs	r3, #32
 8000726:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000730:	f107 031c 	add.w	r3, r7, #28
 8000734:	4619      	mov	r1, r3
 8000736:	480d      	ldr	r0, [pc, #52]	; (800076c <MX_GPIO_Init+0x1f0>)
 8000738:	f000 fd00 	bl	800113c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800073c:	2302      	movs	r3, #2
 800073e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000740:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	4619      	mov	r1, r3
 8000750:	4804      	ldr	r0, [pc, #16]	; (8000764 <MX_GPIO_Init+0x1e8>)
 8000752:	f000 fcf3 	bl	800113c <HAL_GPIO_Init>

}
 8000756:	bf00      	nop
 8000758:	3730      	adds	r7, #48	; 0x30
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40023800 	.word	0x40023800
 8000764:	40021000 	.word	0x40021000
 8000768:	40020800 	.word	0x40020800
 800076c:	40020c00 	.word	0x40020c00
 8000770:	40020000 	.word	0x40020000
 8000774:	40020400 	.word	0x40020400

08000778 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800077c:	4b12      	ldr	r3, [pc, #72]	; (80007c8 <MX_I2C1_Init+0x50>)
 800077e:	4a13      	ldr	r2, [pc, #76]	; (80007cc <MX_I2C1_Init+0x54>)
 8000780:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000782:	4b11      	ldr	r3, [pc, #68]	; (80007c8 <MX_I2C1_Init+0x50>)
 8000784:	4a12      	ldr	r2, [pc, #72]	; (80007d0 <MX_I2C1_Init+0x58>)
 8000786:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000788:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <MX_I2C1_Init+0x50>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800078e:	4b0e      	ldr	r3, [pc, #56]	; (80007c8 <MX_I2C1_Init+0x50>)
 8000790:	2200      	movs	r2, #0
 8000792:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000794:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <MX_I2C1_Init+0x50>)
 8000796:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800079a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800079c:	4b0a      	ldr	r3, [pc, #40]	; (80007c8 <MX_I2C1_Init+0x50>)
 800079e:	2200      	movs	r2, #0
 80007a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007a2:	4b09      	ldr	r3, [pc, #36]	; (80007c8 <MX_I2C1_Init+0x50>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007a8:	4b07      	ldr	r3, [pc, #28]	; (80007c8 <MX_I2C1_Init+0x50>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007ae:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <MX_I2C1_Init+0x50>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007b4:	4804      	ldr	r0, [pc, #16]	; (80007c8 <MX_I2C1_Init+0x50>)
 80007b6:	f000 fea9 	bl	800150c <HAL_I2C_Init>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007c0:	f000 f9c2 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007c4:	bf00      	nop
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	200001ec 	.word	0x200001ec
 80007cc:	40005400 	.word	0x40005400
 80007d0:	000186a0 	.word	0x000186a0

080007d4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	; 0x28
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007dc:	f107 0314 	add.w	r3, r7, #20
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a19      	ldr	r2, [pc, #100]	; (8000858 <HAL_I2C_MspInit+0x84>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d12c      	bne.n	8000850 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
 80007fa:	4b18      	ldr	r3, [pc, #96]	; (800085c <HAL_I2C_MspInit+0x88>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fe:	4a17      	ldr	r2, [pc, #92]	; (800085c <HAL_I2C_MspInit+0x88>)
 8000800:	f043 0302 	orr.w	r3, r3, #2
 8000804:	6313      	str	r3, [r2, #48]	; 0x30
 8000806:	4b15      	ldr	r3, [pc, #84]	; (800085c <HAL_I2C_MspInit+0x88>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080a:	f003 0302 	and.w	r3, r3, #2
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000812:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000816:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000818:	2312      	movs	r3, #18
 800081a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800081c:	2301      	movs	r3, #1
 800081e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000820:	2300      	movs	r3, #0
 8000822:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000824:	2304      	movs	r3, #4
 8000826:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	4619      	mov	r1, r3
 800082e:	480c      	ldr	r0, [pc, #48]	; (8000860 <HAL_I2C_MspInit+0x8c>)
 8000830:	f000 fc84 	bl	800113c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000834:	2300      	movs	r3, #0
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	4b08      	ldr	r3, [pc, #32]	; (800085c <HAL_I2C_MspInit+0x88>)
 800083a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083c:	4a07      	ldr	r2, [pc, #28]	; (800085c <HAL_I2C_MspInit+0x88>)
 800083e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000842:	6413      	str	r3, [r2, #64]	; 0x40
 8000844:	4b05      	ldr	r3, [pc, #20]	; (800085c <HAL_I2C_MspInit+0x88>)
 8000846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000848:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800084c:	60fb      	str	r3, [r7, #12]
 800084e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000850:	bf00      	nop
 8000852:	3728      	adds	r7, #40	; 0x28
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40005400 	.word	0x40005400
 800085c:	40023800 	.word	0x40023800
 8000860:	40020400 	.word	0x40020400

08000864 <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000868:	4b13      	ldr	r3, [pc, #76]	; (80008b8 <MX_I2S3_Init+0x54>)
 800086a:	4a14      	ldr	r2, [pc, #80]	; (80008bc <MX_I2S3_Init+0x58>)
 800086c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000870:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000874:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000876:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800087c:	4b0e      	ldr	r3, [pc, #56]	; (80008b8 <MX_I2S3_Init+0x54>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000882:	4b0d      	ldr	r3, [pc, #52]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000888:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800088a:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <MX_I2S3_Init+0x54>)
 800088c:	4a0c      	ldr	r2, [pc, #48]	; (80008c0 <MX_I2S3_Init+0x5c>)
 800088e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000892:	2200      	movs	r2, #0
 8000894:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <MX_I2S3_Init+0x54>)
 8000898:	2200      	movs	r2, #0
 800089a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <MX_I2S3_Init+0x54>)
 800089e:	2200      	movs	r2, #0
 80008a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80008a2:	4805      	ldr	r0, [pc, #20]	; (80008b8 <MX_I2S3_Init+0x54>)
 80008a4:	f000 ff76 	bl	8001794 <HAL_I2S_Init>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008ae:	f000 f94b 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	20000240 	.word	0x20000240
 80008bc:	40003c00 	.word	0x40003c00
 80008c0:	00017700 	.word	0x00017700

080008c4 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08e      	sub	sp, #56	; 0x38
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	4a31      	ldr	r2, [pc, #196]	; (80009b4 <HAL_I2S_MspInit+0xf0>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d15a      	bne.n	80009aa <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80008f4:	2301      	movs	r3, #1
 80008f6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80008f8:	23c0      	movs	r3, #192	; 0xc0
 80008fa:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80008fc:	2302      	movs	r3, #2
 80008fe:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	4618      	mov	r0, r3
 8000906:	f003 f9ed 	bl	8003ce4 <HAL_RCCEx_PeriphCLKConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000910:	f000 f91a 	bl	8000b48 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
 8000918:	4b27      	ldr	r3, [pc, #156]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 800091a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091c:	4a26      	ldr	r2, [pc, #152]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 800091e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000922:	6413      	str	r3, [r2, #64]	; 0x40
 8000924:	4b24      	ldr	r3, [pc, #144]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000928:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800092c:	613b      	str	r3, [r7, #16]
 800092e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	4b20      	ldr	r3, [pc, #128]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000938:	4a1f      	ldr	r2, [pc, #124]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 800093a:	f043 0301 	orr.w	r3, r3, #1
 800093e:	6313      	str	r3, [r2, #48]	; 0x30
 8000940:	4b1d      	ldr	r3, [pc, #116]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000944:	f003 0301 	and.w	r3, r3, #1
 8000948:	60fb      	str	r3, [r7, #12]
 800094a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800094c:	2300      	movs	r3, #0
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	4b19      	ldr	r3, [pc, #100]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000954:	4a18      	ldr	r2, [pc, #96]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 8000956:	f043 0304 	orr.w	r3, r3, #4
 800095a:	6313      	str	r3, [r2, #48]	; 0x30
 800095c:	4b16      	ldr	r3, [pc, #88]	; (80009b8 <HAL_I2S_MspInit+0xf4>)
 800095e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000960:	f003 0304 	and.w	r3, r3, #4
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000968:	2310      	movs	r3, #16
 800096a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096c:	2302      	movs	r3, #2
 800096e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000974:	2300      	movs	r3, #0
 8000976:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000978:	2306      	movs	r3, #6
 800097a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800097c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000980:	4619      	mov	r1, r3
 8000982:	480e      	ldr	r0, [pc, #56]	; (80009bc <HAL_I2S_MspInit+0xf8>)
 8000984:	f000 fbda 	bl	800113c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000988:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 800098c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000992:	2300      	movs	r3, #0
 8000994:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000996:	2300      	movs	r3, #0
 8000998:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800099a:	2306      	movs	r3, #6
 800099c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009a2:	4619      	mov	r1, r3
 80009a4:	4806      	ldr	r0, [pc, #24]	; (80009c0 <HAL_I2S_MspInit+0xfc>)
 80009a6:	f000 fbc9 	bl	800113c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80009aa:	bf00      	nop
 80009ac:	3738      	adds	r7, #56	; 0x38
 80009ae:	46bd      	mov	sp, r7
 80009b0:	bd80      	pop	{r7, pc}
 80009b2:	bf00      	nop
 80009b4:	40003c00 	.word	0x40003c00
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40020000 	.word	0x40020000
 80009c0:	40020800 	.word	0x40020800

080009c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ca:	f000 fa0f 	bl	8000dec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ce:	f000 f851 	bl	8000a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009d2:	f7ff fdd3 	bl	800057c <MX_GPIO_Init>
  MX_I2C1_Init();
 80009d6:	f7ff fecf 	bl	8000778 <MX_I2C1_Init>
  MX_I2S3_Init();
 80009da:	f7ff ff43 	bl	8000864 <MX_I2S3_Init>
  MX_SPI1_Init();
 80009de:	f000 f8b9 	bl	8000b54 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80009e2:	f006 fb51 	bl	8007088 <MX_USB_DEVICE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80009e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ea:	481c      	ldr	r0, [pc, #112]	; (8000a5c <main+0x98>)
 80009ec:	f000 fd73 	bl	80014d6 <HAL_GPIO_TogglePin>
	 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80009f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009f4:	4819      	ldr	r0, [pc, #100]	; (8000a5c <main+0x98>)
 80009f6:	f000 fd6e 	bl	80014d6 <HAL_GPIO_TogglePin>
	 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 80009fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009fe:	4817      	ldr	r0, [pc, #92]	; (8000a5c <main+0x98>)
 8000a00:	f000 fd69 	bl	80014d6 <HAL_GPIO_TogglePin>

	 KeyState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000a04:	2101      	movs	r1, #1
 8000a06:	4816      	ldr	r0, [pc, #88]	; (8000a60 <main+0x9c>)
 8000a08:	f000 fd34 	bl	8001474 <HAL_GPIO_ReadPin>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	461a      	mov	r2, r3
 8000a10:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <main+0xa0>)
 8000a12:	601a      	str	r2, [r3, #0]
	 HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, KeyState);
 8000a14:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <main+0xa0>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a20:	480e      	ldr	r0, [pc, #56]	; (8000a5c <main+0x98>)
 8000a22:	f000 fd3f 	bl	80014a4 <HAL_GPIO_WritePin>


	  snprintf(SendBuffer,BUFSIZE,"Hello World [%d]: Key:%d\r\n",Counter++,KeyState);
 8000a26:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <main+0xa4>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	1c5a      	adds	r2, r3, #1
 8000a2c:	490e      	ldr	r1, [pc, #56]	; (8000a68 <main+0xa4>)
 8000a2e:	600a      	str	r2, [r1, #0]
 8000a30:	4a0c      	ldr	r2, [pc, #48]	; (8000a64 <main+0xa0>)
 8000a32:	6812      	ldr	r2, [r2, #0]
 8000a34:	9200      	str	r2, [sp, #0]
 8000a36:	4a0d      	ldr	r2, [pc, #52]	; (8000a6c <main+0xa8>)
 8000a38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a3c:	480c      	ldr	r0, [pc, #48]	; (8000a70 <main+0xac>)
 8000a3e:	f007 f84b 	bl	8007ad8 <sniprintf>
	  CDC_Transmit_FS(SendBuffer,strlen(SendBuffer));
 8000a42:	480b      	ldr	r0, [pc, #44]	; (8000a70 <main+0xac>)
 8000a44:	f7ff fbc4 	bl	80001d0 <strlen>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4808      	ldr	r0, [pc, #32]	; (8000a70 <main+0xac>)
 8000a4e:	f006 fbd9 	bl	8007204 <CDC_Transmit_FS>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 8000a52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a56:	f000 fa3b 	bl	8000ed0 <HAL_Delay>
  {
 8000a5a:	e7c4      	b.n	80009e6 <main+0x22>
 8000a5c:	40020c00 	.word	0x40020c00
 8000a60:	40020000 	.word	0x40020000
 8000a64:	2000038c 	.word	0x2000038c
 8000a68:	20000388 	.word	0x20000388
 8000a6c:	08008460 	.word	0x08008460
 8000a70:	20000288 	.word	0x20000288

08000a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b094      	sub	sp, #80	; 0x50
 8000a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7a:	f107 0320 	add.w	r3, r7, #32
 8000a7e:	2230      	movs	r2, #48	; 0x30
 8000a80:	2100      	movs	r1, #0
 8000a82:	4618      	mov	r0, r3
 8000a84:	f007 f85c 	bl	8007b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a88:	f107 030c 	add.w	r3, r7, #12
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60bb      	str	r3, [r7, #8]
 8000a9c:	4b28      	ldr	r3, [pc, #160]	; (8000b40 <SystemClock_Config+0xcc>)
 8000a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa0:	4a27      	ldr	r2, [pc, #156]	; (8000b40 <SystemClock_Config+0xcc>)
 8000aa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa6:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa8:	4b25      	ldr	r3, [pc, #148]	; (8000b40 <SystemClock_Config+0xcc>)
 8000aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ab0:	60bb      	str	r3, [r7, #8]
 8000ab2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	4b22      	ldr	r3, [pc, #136]	; (8000b44 <SystemClock_Config+0xd0>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a21      	ldr	r2, [pc, #132]	; (8000b44 <SystemClock_Config+0xd0>)
 8000abe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ac2:	6013      	str	r3, [r2, #0]
 8000ac4:	4b1f      	ldr	r3, [pc, #124]	; (8000b44 <SystemClock_Config+0xd0>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ad4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ad8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ada:	2302      	movs	r3, #2
 8000adc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ade:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ae4:	2308      	movs	r3, #8
 8000ae6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ae8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000aec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000aee:	2302      	movs	r3, #2
 8000af0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000af2:	2307      	movs	r3, #7
 8000af4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000af6:	f107 0320 	add.w	r3, r7, #32
 8000afa:	4618      	mov	r0, r3
 8000afc:	f002 fc6e 	bl	80033dc <HAL_RCC_OscConfig>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b06:	f000 f81f 	bl	8000b48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b0a:	230f      	movs	r3, #15
 8000b0c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b12:	2300      	movs	r3, #0
 8000b14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b16:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b1a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b20:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b22:	f107 030c 	add.w	r3, r7, #12
 8000b26:	2105      	movs	r1, #5
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f002 fecf 	bl	80038cc <HAL_RCC_ClockConfig>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000b34:	f000 f808 	bl	8000b48 <Error_Handler>
  }
}
 8000b38:	bf00      	nop
 8000b3a:	3750      	adds	r7, #80	; 0x50
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40023800 	.word	0x40023800
 8000b44:	40007000 	.word	0x40007000

08000b48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b4c:	b672      	cpsid	i
}
 8000b4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <Error_Handler+0x8>
	...

08000b54 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b58:	4b17      	ldr	r3, [pc, #92]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b5a:	4a18      	ldr	r2, [pc, #96]	; (8000bbc <MX_SPI1_Init+0x68>)
 8000b5c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b5e:	4b16      	ldr	r3, [pc, #88]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b60:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b64:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b66:	4b14      	ldr	r3, [pc, #80]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b6c:	4b12      	ldr	r3, [pc, #72]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b72:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b78:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b84:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b86:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b92:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b98:	4b07      	ldr	r3, [pc, #28]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b9e:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000ba0:	220a      	movs	r2, #10
 8000ba2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ba4:	4804      	ldr	r0, [pc, #16]	; (8000bb8 <MX_SPI1_Init+0x64>)
 8000ba6:	f003 f9dd 	bl	8003f64 <HAL_SPI_Init>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000bb0:	f7ff ffca 	bl	8000b48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000bb4:	bf00      	nop
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	20000390 	.word	0x20000390
 8000bbc:	40013000 	.word	0x40013000

08000bc0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b08a      	sub	sp, #40	; 0x28
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc8:	f107 0314 	add.w	r3, r7, #20
 8000bcc:	2200      	movs	r2, #0
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	605a      	str	r2, [r3, #4]
 8000bd2:	609a      	str	r2, [r3, #8]
 8000bd4:	60da      	str	r2, [r3, #12]
 8000bd6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a19      	ldr	r2, [pc, #100]	; (8000c44 <HAL_SPI_MspInit+0x84>)
 8000bde:	4293      	cmp	r3, r2
 8000be0:	d12b      	bne.n	8000c3a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]
 8000be6:	4b18      	ldr	r3, [pc, #96]	; (8000c48 <HAL_SPI_MspInit+0x88>)
 8000be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bea:	4a17      	ldr	r2, [pc, #92]	; (8000c48 <HAL_SPI_MspInit+0x88>)
 8000bec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bf0:	6453      	str	r3, [r2, #68]	; 0x44
 8000bf2:	4b15      	ldr	r3, [pc, #84]	; (8000c48 <HAL_SPI_MspInit+0x88>)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bfa:	613b      	str	r3, [r7, #16]
 8000bfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
 8000c02:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <HAL_SPI_MspInit+0x88>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a10      	ldr	r2, [pc, #64]	; (8000c48 <HAL_SPI_MspInit+0x88>)
 8000c08:	f043 0301 	orr.w	r3, r3, #1
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <HAL_SPI_MspInit+0x88>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c1a:	23e0      	movs	r3, #224	; 0xe0
 8000c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c26:	2300      	movs	r3, #0
 8000c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c2a:	2305      	movs	r3, #5
 8000c2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	4619      	mov	r1, r3
 8000c34:	4805      	ldr	r0, [pc, #20]	; (8000c4c <HAL_SPI_MspInit+0x8c>)
 8000c36:	f000 fa81 	bl	800113c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c3a:	bf00      	nop
 8000c3c:	3728      	adds	r7, #40	; 0x28
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	40013000 	.word	0x40013000
 8000c48:	40023800 	.word	0x40023800
 8000c4c:	40020000 	.word	0x40020000

08000c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	607b      	str	r3, [r7, #4]
 8000c5a:	4b10      	ldr	r3, [pc, #64]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5e:	4a0f      	ldr	r2, [pc, #60]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c64:	6453      	str	r3, [r2, #68]	; 0x44
 8000c66:	4b0d      	ldr	r3, [pc, #52]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	603b      	str	r3, [r7, #0]
 8000c76:	4b09      	ldr	r3, [pc, #36]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c7a:	4a08      	ldr	r2, [pc, #32]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c80:	6413      	str	r3, [r2, #64]	; 0x40
 8000c82:	4b06      	ldr	r3, [pc, #24]	; (8000c9c <HAL_MspInit+0x4c>)
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c8e:	2007      	movs	r0, #7
 8000c90:	f000 fa12 	bl	80010b8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c94:	bf00      	nop
 8000c96:	3708      	adds	r7, #8
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40023800 	.word	0x40023800

08000ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ca4:	e7fe      	b.n	8000ca4 <NMI_Handler+0x4>

08000ca6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000caa:	e7fe      	b.n	8000caa <HardFault_Handler+0x4>

08000cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cb0:	e7fe      	b.n	8000cb0 <MemManage_Handler+0x4>

08000cb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cb6:	e7fe      	b.n	8000cb6 <BusFault_Handler+0x4>

08000cb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cbc:	e7fe      	b.n	8000cbc <UsageFault_Handler+0x4>

08000cbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cca:	4770      	bx	lr

08000ccc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr

08000cda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cde:	bf00      	nop
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cec:	f000 f8d0 	bl	8000e90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cf0:	bf00      	nop
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000cf8:	4802      	ldr	r0, [pc, #8]	; (8000d04 <OTG_FS_IRQHandler+0x10>)
 8000cfa:	f001 fb3b 	bl	8002374 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	200018c4 	.word	0x200018c4

08000d08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b086      	sub	sp, #24
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d10:	4a14      	ldr	r2, [pc, #80]	; (8000d64 <_sbrk+0x5c>)
 8000d12:	4b15      	ldr	r3, [pc, #84]	; (8000d68 <_sbrk+0x60>)
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d1c:	4b13      	ldr	r3, [pc, #76]	; (8000d6c <_sbrk+0x64>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d102      	bne.n	8000d2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d24:	4b11      	ldr	r3, [pc, #68]	; (8000d6c <_sbrk+0x64>)
 8000d26:	4a12      	ldr	r2, [pc, #72]	; (8000d70 <_sbrk+0x68>)
 8000d28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d2a:	4b10      	ldr	r3, [pc, #64]	; (8000d6c <_sbrk+0x64>)
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4413      	add	r3, r2
 8000d32:	693a      	ldr	r2, [r7, #16]
 8000d34:	429a      	cmp	r2, r3
 8000d36:	d207      	bcs.n	8000d48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d38:	f006 ff0a 	bl	8007b50 <__errno>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	220c      	movs	r2, #12
 8000d40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d42:	f04f 33ff 	mov.w	r3, #4294967295
 8000d46:	e009      	b.n	8000d5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d48:	4b08      	ldr	r3, [pc, #32]	; (8000d6c <_sbrk+0x64>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d4e:	4b07      	ldr	r3, [pc, #28]	; (8000d6c <_sbrk+0x64>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4413      	add	r3, r2
 8000d56:	4a05      	ldr	r2, [pc, #20]	; (8000d6c <_sbrk+0x64>)
 8000d58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d5a:	68fb      	ldr	r3, [r7, #12]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3718      	adds	r7, #24
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20020000 	.word	0x20020000
 8000d68:	00000400 	.word	0x00000400
 8000d6c:	200003e8 	.word	0x200003e8
 8000d70:	20002038 	.word	0x20002038

08000d74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <SystemInit+0x20>)
 8000d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d7e:	4a05      	ldr	r2, [pc, #20]	; (8000d94 <SystemInit+0x20>)
 8000d80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	e000ed00 	.word	0xe000ed00

08000d98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dd0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d9c:	480d      	ldr	r0, [pc, #52]	; (8000dd4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d9e:	490e      	ldr	r1, [pc, #56]	; (8000dd8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000da0:	4a0e      	ldr	r2, [pc, #56]	; (8000ddc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da4:	e002      	b.n	8000dac <LoopCopyDataInit>

08000da6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000da6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000da8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000daa:	3304      	adds	r3, #4

08000dac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db0:	d3f9      	bcc.n	8000da6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000db2:	4a0b      	ldr	r2, [pc, #44]	; (8000de0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000db4:	4c0b      	ldr	r4, [pc, #44]	; (8000de4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000db6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000db8:	e001      	b.n	8000dbe <LoopFillZerobss>

08000dba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dbc:	3204      	adds	r2, #4

08000dbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc0:	d3fb      	bcc.n	8000dba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000dc2:	f7ff ffd7 	bl	8000d74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dc6:	f006 fec9 	bl	8007b5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dca:	f7ff fdfb 	bl	80009c4 <main>
  bx  lr    
 8000dce:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000dd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd8:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 8000ddc:	08008524 	.word	0x08008524
  ldr r2, =_sbss
 8000de0:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 8000de4:	20002034 	.word	0x20002034

08000de8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000de8:	e7fe      	b.n	8000de8 <ADC_IRQHandler>
	...

08000dec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000df0:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <HAL_Init+0x40>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a0d      	ldr	r2, [pc, #52]	; (8000e2c <HAL_Init+0x40>)
 8000df6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dfc:	4b0b      	ldr	r3, [pc, #44]	; (8000e2c <HAL_Init+0x40>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a0a      	ldr	r2, [pc, #40]	; (8000e2c <HAL_Init+0x40>)
 8000e02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e08:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <HAL_Init+0x40>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a07      	ldr	r2, [pc, #28]	; (8000e2c <HAL_Init+0x40>)
 8000e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e14:	2003      	movs	r0, #3
 8000e16:	f000 f94f 	bl	80010b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e1a:	2000      	movs	r0, #0
 8000e1c:	f000 f808 	bl	8000e30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e20:	f7ff ff16 	bl	8000c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	40023c00 	.word	0x40023c00

08000e30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e38:	4b12      	ldr	r3, [pc, #72]	; (8000e84 <HAL_InitTick+0x54>)
 8000e3a:	681a      	ldr	r2, [r3, #0]
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <HAL_InitTick+0x58>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	4619      	mov	r1, r3
 8000e42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 f967 	bl	8001122 <HAL_SYSTICK_Config>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e00e      	b.n	8000e7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2b0f      	cmp	r3, #15
 8000e62:	d80a      	bhi.n	8000e7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e64:	2200      	movs	r2, #0
 8000e66:	6879      	ldr	r1, [r7, #4]
 8000e68:	f04f 30ff 	mov.w	r0, #4294967295
 8000e6c:	f000 f92f 	bl	80010ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e70:	4a06      	ldr	r2, [pc, #24]	; (8000e8c <HAL_InitTick+0x5c>)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e76:	2300      	movs	r3, #0
 8000e78:	e000      	b.n	8000e7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000000 	.word	0x20000000
 8000e88:	20000008 	.word	0x20000008
 8000e8c:	20000004 	.word	0x20000004

08000e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e94:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <HAL_IncTick+0x20>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <HAL_IncTick+0x24>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4413      	add	r3, r2
 8000ea0:	4a04      	ldr	r2, [pc, #16]	; (8000eb4 <HAL_IncTick+0x24>)
 8000ea2:	6013      	str	r3, [r2, #0]
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	20000008 	.word	0x20000008
 8000eb4:	200003ec 	.word	0x200003ec

08000eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return uwTick;
 8000ebc:	4b03      	ldr	r3, [pc, #12]	; (8000ecc <HAL_GetTick+0x14>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	200003ec 	.word	0x200003ec

08000ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ed8:	f7ff ffee 	bl	8000eb8 <HAL_GetTick>
 8000edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ee8:	d005      	beq.n	8000ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eea:	4b0a      	ldr	r3, [pc, #40]	; (8000f14 <HAL_Delay+0x44>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4413      	add	r3, r2
 8000ef4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ef6:	bf00      	nop
 8000ef8:	f7ff ffde 	bl	8000eb8 <HAL_GetTick>
 8000efc:	4602      	mov	r2, r0
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	68fa      	ldr	r2, [r7, #12]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	d8f7      	bhi.n	8000ef8 <HAL_Delay+0x28>
  {
  }
}
 8000f08:	bf00      	nop
 8000f0a:	bf00      	nop
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000008 	.word	0x20000008

08000f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f28:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2e:	68ba      	ldr	r2, [r7, #8]
 8000f30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f34:	4013      	ands	r3, r2
 8000f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f4a:	4a04      	ldr	r2, [pc, #16]	; (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	60d3      	str	r3, [r2, #12]
}
 8000f50:	bf00      	nop
 8000f52:	3714      	adds	r7, #20
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f64:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <__NVIC_GetPriorityGrouping+0x18>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	0a1b      	lsrs	r3, r3, #8
 8000f6a:	f003 0307 	and.w	r3, r3, #7
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db0b      	blt.n	8000fa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	f003 021f 	and.w	r2, r3, #31
 8000f94:	4907      	ldr	r1, [pc, #28]	; (8000fb4 <__NVIC_EnableIRQ+0x38>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	095b      	lsrs	r3, r3, #5
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fa6:	bf00      	nop
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000e100 	.word	0xe000e100

08000fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	6039      	str	r1, [r7, #0]
 8000fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	db0a      	blt.n	8000fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	490c      	ldr	r1, [pc, #48]	; (8001004 <__NVIC_SetPriority+0x4c>)
 8000fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd6:	0112      	lsls	r2, r2, #4
 8000fd8:	b2d2      	uxtb	r2, r2
 8000fda:	440b      	add	r3, r1
 8000fdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fe0:	e00a      	b.n	8000ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	b2da      	uxtb	r2, r3
 8000fe6:	4908      	ldr	r1, [pc, #32]	; (8001008 <__NVIC_SetPriority+0x50>)
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	f003 030f 	and.w	r3, r3, #15
 8000fee:	3b04      	subs	r3, #4
 8000ff0:	0112      	lsls	r2, r2, #4
 8000ff2:	b2d2      	uxtb	r2, r2
 8000ff4:	440b      	add	r3, r1
 8000ff6:	761a      	strb	r2, [r3, #24]
}
 8000ff8:	bf00      	nop
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000e100 	.word	0xe000e100
 8001008:	e000ed00 	.word	0xe000ed00

0800100c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800100c:	b480      	push	{r7}
 800100e:	b089      	sub	sp, #36	; 0x24
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	f1c3 0307 	rsb	r3, r3, #7
 8001026:	2b04      	cmp	r3, #4
 8001028:	bf28      	it	cs
 800102a:	2304      	movcs	r3, #4
 800102c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	3304      	adds	r3, #4
 8001032:	2b06      	cmp	r3, #6
 8001034:	d902      	bls.n	800103c <NVIC_EncodePriority+0x30>
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	3b03      	subs	r3, #3
 800103a:	e000      	b.n	800103e <NVIC_EncodePriority+0x32>
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001040:	f04f 32ff 	mov.w	r2, #4294967295
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	fa02 f303 	lsl.w	r3, r2, r3
 800104a:	43da      	mvns	r2, r3
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	401a      	ands	r2, r3
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001054:	f04f 31ff 	mov.w	r1, #4294967295
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	fa01 f303 	lsl.w	r3, r1, r3
 800105e:	43d9      	mvns	r1, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001064:	4313      	orrs	r3, r2
         );
}
 8001066:	4618      	mov	r0, r3
 8001068:	3724      	adds	r7, #36	; 0x24
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
	...

08001074 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	3b01      	subs	r3, #1
 8001080:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001084:	d301      	bcc.n	800108a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001086:	2301      	movs	r3, #1
 8001088:	e00f      	b.n	80010aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800108a:	4a0a      	ldr	r2, [pc, #40]	; (80010b4 <SysTick_Config+0x40>)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	3b01      	subs	r3, #1
 8001090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001092:	210f      	movs	r1, #15
 8001094:	f04f 30ff 	mov.w	r0, #4294967295
 8001098:	f7ff ff8e 	bl	8000fb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800109c:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <SysTick_Config+0x40>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010a2:	4b04      	ldr	r3, [pc, #16]	; (80010b4 <SysTick_Config+0x40>)
 80010a4:	2207      	movs	r2, #7
 80010a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010a8:	2300      	movs	r3, #0
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	e000e010 	.word	0xe000e010

080010b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f7ff ff29 	bl	8000f18 <__NVIC_SetPriorityGrouping>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b086      	sub	sp, #24
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	4603      	mov	r3, r0
 80010d6:	60b9      	str	r1, [r7, #8]
 80010d8:	607a      	str	r2, [r7, #4]
 80010da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010dc:	2300      	movs	r3, #0
 80010de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010e0:	f7ff ff3e 	bl	8000f60 <__NVIC_GetPriorityGrouping>
 80010e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	68b9      	ldr	r1, [r7, #8]
 80010ea:	6978      	ldr	r0, [r7, #20]
 80010ec:	f7ff ff8e 	bl	800100c <NVIC_EncodePriority>
 80010f0:	4602      	mov	r2, r0
 80010f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010f6:	4611      	mov	r1, r2
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff ff5d 	bl	8000fb8 <__NVIC_SetPriority>
}
 80010fe:	bf00      	nop
 8001100:	3718      	adds	r7, #24
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b082      	sub	sp, #8
 800110a:	af00      	add	r7, sp, #0
 800110c:	4603      	mov	r3, r0
 800110e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff ff31 	bl	8000f7c <__NVIC_EnableIRQ>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b082      	sub	sp, #8
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f7ff ffa2 	bl	8001074 <SysTick_Config>
 8001130:	4603      	mov	r3, r0
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800113c:	b480      	push	{r7}
 800113e:	b089      	sub	sp, #36	; 0x24
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001146:	2300      	movs	r3, #0
 8001148:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
 8001156:	e16b      	b.n	8001430 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001158:	2201      	movs	r2, #1
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	429a      	cmp	r2, r3
 8001172:	f040 815a 	bne.w	800142a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f003 0303 	and.w	r3, r3, #3
 800117e:	2b01      	cmp	r3, #1
 8001180:	d005      	beq.n	800118e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800118a:	2b02      	cmp	r3, #2
 800118c:	d130      	bne.n	80011f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	005b      	lsls	r3, r3, #1
 8001198:	2203      	movs	r2, #3
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	43db      	mvns	r3, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4013      	ands	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	68da      	ldr	r2, [r3, #12]
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011c4:	2201      	movs	r2, #1
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4013      	ands	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	091b      	lsrs	r3, r3, #4
 80011da:	f003 0201 	and.w	r2, r3, #1
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	4313      	orrs	r3, r2
 80011e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f003 0303 	and.w	r3, r3, #3
 80011f8:	2b03      	cmp	r3, #3
 80011fa:	d017      	beq.n	800122c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	2203      	movs	r2, #3
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	69ba      	ldr	r2, [r7, #24]
 8001210:	4013      	ands	r3, r2
 8001212:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	689a      	ldr	r2, [r3, #8]
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4313      	orrs	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f003 0303 	and.w	r3, r3, #3
 8001234:	2b02      	cmp	r3, #2
 8001236:	d123      	bne.n	8001280 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	08da      	lsrs	r2, r3, #3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	3208      	adds	r2, #8
 8001240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001244:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	f003 0307 	and.w	r3, r3, #7
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	220f      	movs	r2, #15
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	43db      	mvns	r3, r3
 8001256:	69ba      	ldr	r2, [r7, #24]
 8001258:	4013      	ands	r3, r2
 800125a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	691a      	ldr	r2, [r3, #16]
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	f003 0307 	and.w	r3, r3, #7
 8001266:	009b      	lsls	r3, r3, #2
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	4313      	orrs	r3, r2
 8001270:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	08da      	lsrs	r2, r3, #3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3208      	adds	r2, #8
 800127a:	69b9      	ldr	r1, [r7, #24]
 800127c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	2203      	movs	r2, #3
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f003 0203 	and.w	r2, r3, #3
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	fa02 f303 	lsl.w	r3, r2, r3
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4313      	orrs	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012bc:	2b00      	cmp	r3, #0
 80012be:	f000 80b4 	beq.w	800142a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	4b60      	ldr	r3, [pc, #384]	; (8001448 <HAL_GPIO_Init+0x30c>)
 80012c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ca:	4a5f      	ldr	r2, [pc, #380]	; (8001448 <HAL_GPIO_Init+0x30c>)
 80012cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d0:	6453      	str	r3, [r2, #68]	; 0x44
 80012d2:	4b5d      	ldr	r3, [pc, #372]	; (8001448 <HAL_GPIO_Init+0x30c>)
 80012d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012de:	4a5b      	ldr	r2, [pc, #364]	; (800144c <HAL_GPIO_Init+0x310>)
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	089b      	lsrs	r3, r3, #2
 80012e4:	3302      	adds	r3, #2
 80012e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012ec:	69fb      	ldr	r3, [r7, #28]
 80012ee:	f003 0303 	and.w	r3, r3, #3
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	220f      	movs	r2, #15
 80012f6:	fa02 f303 	lsl.w	r3, r2, r3
 80012fa:	43db      	mvns	r3, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4013      	ands	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a52      	ldr	r2, [pc, #328]	; (8001450 <HAL_GPIO_Init+0x314>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d02b      	beq.n	8001362 <HAL_GPIO_Init+0x226>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a51      	ldr	r2, [pc, #324]	; (8001454 <HAL_GPIO_Init+0x318>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d025      	beq.n	800135e <HAL_GPIO_Init+0x222>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a50      	ldr	r2, [pc, #320]	; (8001458 <HAL_GPIO_Init+0x31c>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d01f      	beq.n	800135a <HAL_GPIO_Init+0x21e>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a4f      	ldr	r2, [pc, #316]	; (800145c <HAL_GPIO_Init+0x320>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d019      	beq.n	8001356 <HAL_GPIO_Init+0x21a>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a4e      	ldr	r2, [pc, #312]	; (8001460 <HAL_GPIO_Init+0x324>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d013      	beq.n	8001352 <HAL_GPIO_Init+0x216>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a4d      	ldr	r2, [pc, #308]	; (8001464 <HAL_GPIO_Init+0x328>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d00d      	beq.n	800134e <HAL_GPIO_Init+0x212>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	4a4c      	ldr	r2, [pc, #304]	; (8001468 <HAL_GPIO_Init+0x32c>)
 8001336:	4293      	cmp	r3, r2
 8001338:	d007      	beq.n	800134a <HAL_GPIO_Init+0x20e>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4a4b      	ldr	r2, [pc, #300]	; (800146c <HAL_GPIO_Init+0x330>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d101      	bne.n	8001346 <HAL_GPIO_Init+0x20a>
 8001342:	2307      	movs	r3, #7
 8001344:	e00e      	b.n	8001364 <HAL_GPIO_Init+0x228>
 8001346:	2308      	movs	r3, #8
 8001348:	e00c      	b.n	8001364 <HAL_GPIO_Init+0x228>
 800134a:	2306      	movs	r3, #6
 800134c:	e00a      	b.n	8001364 <HAL_GPIO_Init+0x228>
 800134e:	2305      	movs	r3, #5
 8001350:	e008      	b.n	8001364 <HAL_GPIO_Init+0x228>
 8001352:	2304      	movs	r3, #4
 8001354:	e006      	b.n	8001364 <HAL_GPIO_Init+0x228>
 8001356:	2303      	movs	r3, #3
 8001358:	e004      	b.n	8001364 <HAL_GPIO_Init+0x228>
 800135a:	2302      	movs	r3, #2
 800135c:	e002      	b.n	8001364 <HAL_GPIO_Init+0x228>
 800135e:	2301      	movs	r3, #1
 8001360:	e000      	b.n	8001364 <HAL_GPIO_Init+0x228>
 8001362:	2300      	movs	r3, #0
 8001364:	69fa      	ldr	r2, [r7, #28]
 8001366:	f002 0203 	and.w	r2, r2, #3
 800136a:	0092      	lsls	r2, r2, #2
 800136c:	4093      	lsls	r3, r2
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001374:	4935      	ldr	r1, [pc, #212]	; (800144c <HAL_GPIO_Init+0x310>)
 8001376:	69fb      	ldr	r3, [r7, #28]
 8001378:	089b      	lsrs	r3, r3, #2
 800137a:	3302      	adds	r3, #2
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001382:	4b3b      	ldr	r3, [pc, #236]	; (8001470 <HAL_GPIO_Init+0x334>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	43db      	mvns	r3, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4013      	ands	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d003      	beq.n	80013a6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013a6:	4a32      	ldr	r2, [pc, #200]	; (8001470 <HAL_GPIO_Init+0x334>)
 80013a8:	69bb      	ldr	r3, [r7, #24]
 80013aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80013ac:	4b30      	ldr	r3, [pc, #192]	; (8001470 <HAL_GPIO_Init+0x334>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	43db      	mvns	r3, r3
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	4013      	ands	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d003      	beq.n	80013d0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013d0:	4a27      	ldr	r2, [pc, #156]	; (8001470 <HAL_GPIO_Init+0x334>)
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013d6:	4b26      	ldr	r3, [pc, #152]	; (8001470 <HAL_GPIO_Init+0x334>)
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	43db      	mvns	r3, r3
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	4013      	ands	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	693b      	ldr	r3, [r7, #16]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013fa:	4a1d      	ldr	r2, [pc, #116]	; (8001470 <HAL_GPIO_Init+0x334>)
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001400:	4b1b      	ldr	r3, [pc, #108]	; (8001470 <HAL_GPIO_Init+0x334>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	43db      	mvns	r3, r3
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	4013      	ands	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001418:	2b00      	cmp	r3, #0
 800141a:	d003      	beq.n	8001424 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	4313      	orrs	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001424:	4a12      	ldr	r2, [pc, #72]	; (8001470 <HAL_GPIO_Init+0x334>)
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	3301      	adds	r3, #1
 800142e:	61fb      	str	r3, [r7, #28]
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	2b0f      	cmp	r3, #15
 8001434:	f67f ae90 	bls.w	8001158 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001438:	bf00      	nop
 800143a:	bf00      	nop
 800143c:	3724      	adds	r7, #36	; 0x24
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	40023800 	.word	0x40023800
 800144c:	40013800 	.word	0x40013800
 8001450:	40020000 	.word	0x40020000
 8001454:	40020400 	.word	0x40020400
 8001458:	40020800 	.word	0x40020800
 800145c:	40020c00 	.word	0x40020c00
 8001460:	40021000 	.word	0x40021000
 8001464:	40021400 	.word	0x40021400
 8001468:	40021800 	.word	0x40021800
 800146c:	40021c00 	.word	0x40021c00
 8001470:	40013c00 	.word	0x40013c00

08001474 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	691a      	ldr	r2, [r3, #16]
 8001484:	887b      	ldrh	r3, [r7, #2]
 8001486:	4013      	ands	r3, r2
 8001488:	2b00      	cmp	r3, #0
 800148a:	d002      	beq.n	8001492 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800148c:	2301      	movs	r3, #1
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	e001      	b.n	8001496 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001492:	2300      	movs	r3, #0
 8001494:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001496:	7bfb      	ldrb	r3, [r7, #15]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	460b      	mov	r3, r1
 80014ae:	807b      	strh	r3, [r7, #2]
 80014b0:	4613      	mov	r3, r2
 80014b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014b4:	787b      	ldrb	r3, [r7, #1]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014ba:	887a      	ldrh	r2, [r7, #2]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014c0:	e003      	b.n	80014ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014c2:	887b      	ldrh	r3, [r7, #2]
 80014c4:	041a      	lsls	r2, r3, #16
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	619a      	str	r2, [r3, #24]
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014d6:	b480      	push	{r7}
 80014d8:	b085      	sub	sp, #20
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	460b      	mov	r3, r1
 80014e0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014e8:	887a      	ldrh	r2, [r7, #2]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	4013      	ands	r3, r2
 80014ee:	041a      	lsls	r2, r3, #16
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	43d9      	mvns	r1, r3
 80014f4:	887b      	ldrh	r3, [r7, #2]
 80014f6:	400b      	ands	r3, r1
 80014f8:	431a      	orrs	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	619a      	str	r2, [r3, #24]
}
 80014fe:	bf00      	nop
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
	...

0800150c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e12b      	b.n	8001776 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001524:	b2db      	uxtb	r3, r3
 8001526:	2b00      	cmp	r3, #0
 8001528:	d106      	bne.n	8001538 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff f94e 	bl	80007d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2224      	movs	r2, #36	; 0x24
 800153c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f022 0201 	bic.w	r2, r2, #1
 800154e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800155e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800156e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001570:	f002 fba4 	bl	8003cbc <HAL_RCC_GetPCLK1Freq>
 8001574:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	4a81      	ldr	r2, [pc, #516]	; (8001780 <HAL_I2C_Init+0x274>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d807      	bhi.n	8001590 <HAL_I2C_Init+0x84>
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4a80      	ldr	r2, [pc, #512]	; (8001784 <HAL_I2C_Init+0x278>)
 8001584:	4293      	cmp	r3, r2
 8001586:	bf94      	ite	ls
 8001588:	2301      	movls	r3, #1
 800158a:	2300      	movhi	r3, #0
 800158c:	b2db      	uxtb	r3, r3
 800158e:	e006      	b.n	800159e <HAL_I2C_Init+0x92>
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	4a7d      	ldr	r2, [pc, #500]	; (8001788 <HAL_I2C_Init+0x27c>)
 8001594:	4293      	cmp	r3, r2
 8001596:	bf94      	ite	ls
 8001598:	2301      	movls	r3, #1
 800159a:	2300      	movhi	r3, #0
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e0e7      	b.n	8001776 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	4a78      	ldr	r2, [pc, #480]	; (800178c <HAL_I2C_Init+0x280>)
 80015aa:	fba2 2303 	umull	r2, r3, r2, r3
 80015ae:	0c9b      	lsrs	r3, r3, #18
 80015b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	68ba      	ldr	r2, [r7, #8]
 80015c2:	430a      	orrs	r2, r1
 80015c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	6a1b      	ldr	r3, [r3, #32]
 80015cc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	4a6a      	ldr	r2, [pc, #424]	; (8001780 <HAL_I2C_Init+0x274>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d802      	bhi.n	80015e0 <HAL_I2C_Init+0xd4>
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	3301      	adds	r3, #1
 80015de:	e009      	b.n	80015f4 <HAL_I2C_Init+0xe8>
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80015e6:	fb02 f303 	mul.w	r3, r2, r3
 80015ea:	4a69      	ldr	r2, [pc, #420]	; (8001790 <HAL_I2C_Init+0x284>)
 80015ec:	fba2 2303 	umull	r2, r3, r2, r3
 80015f0:	099b      	lsrs	r3, r3, #6
 80015f2:	3301      	adds	r3, #1
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	6812      	ldr	r2, [r2, #0]
 80015f8:	430b      	orrs	r3, r1
 80015fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	69db      	ldr	r3, [r3, #28]
 8001602:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001606:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	495c      	ldr	r1, [pc, #368]	; (8001780 <HAL_I2C_Init+0x274>)
 8001610:	428b      	cmp	r3, r1
 8001612:	d819      	bhi.n	8001648 <HAL_I2C_Init+0x13c>
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	1e59      	subs	r1, r3, #1
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001622:	1c59      	adds	r1, r3, #1
 8001624:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001628:	400b      	ands	r3, r1
 800162a:	2b00      	cmp	r3, #0
 800162c:	d00a      	beq.n	8001644 <HAL_I2C_Init+0x138>
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	1e59      	subs	r1, r3, #1
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	fbb1 f3f3 	udiv	r3, r1, r3
 800163c:	3301      	adds	r3, #1
 800163e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001642:	e051      	b.n	80016e8 <HAL_I2C_Init+0x1dc>
 8001644:	2304      	movs	r3, #4
 8001646:	e04f      	b.n	80016e8 <HAL_I2C_Init+0x1dc>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d111      	bne.n	8001674 <HAL_I2C_Init+0x168>
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	1e58      	subs	r0, r3, #1
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6859      	ldr	r1, [r3, #4]
 8001658:	460b      	mov	r3, r1
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	440b      	add	r3, r1
 800165e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001662:	3301      	adds	r3, #1
 8001664:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001668:	2b00      	cmp	r3, #0
 800166a:	bf0c      	ite	eq
 800166c:	2301      	moveq	r3, #1
 800166e:	2300      	movne	r3, #0
 8001670:	b2db      	uxtb	r3, r3
 8001672:	e012      	b.n	800169a <HAL_I2C_Init+0x18e>
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	1e58      	subs	r0, r3, #1
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6859      	ldr	r1, [r3, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	440b      	add	r3, r1
 8001682:	0099      	lsls	r1, r3, #2
 8001684:	440b      	add	r3, r1
 8001686:	fbb0 f3f3 	udiv	r3, r0, r3
 800168a:	3301      	adds	r3, #1
 800168c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001690:	2b00      	cmp	r3, #0
 8001692:	bf0c      	ite	eq
 8001694:	2301      	moveq	r3, #1
 8001696:	2300      	movne	r3, #0
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <HAL_I2C_Init+0x196>
 800169e:	2301      	movs	r3, #1
 80016a0:	e022      	b.n	80016e8 <HAL_I2C_Init+0x1dc>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d10e      	bne.n	80016c8 <HAL_I2C_Init+0x1bc>
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	1e58      	subs	r0, r3, #1
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6859      	ldr	r1, [r3, #4]
 80016b2:	460b      	mov	r3, r1
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	440b      	add	r3, r1
 80016b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80016bc:	3301      	adds	r3, #1
 80016be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016c6:	e00f      	b.n	80016e8 <HAL_I2C_Init+0x1dc>
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	1e58      	subs	r0, r3, #1
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6859      	ldr	r1, [r3, #4]
 80016d0:	460b      	mov	r3, r1
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	0099      	lsls	r1, r3, #2
 80016d8:	440b      	add	r3, r1
 80016da:	fbb0 f3f3 	udiv	r3, r0, r3
 80016de:	3301      	adds	r3, #1
 80016e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016e8:	6879      	ldr	r1, [r7, #4]
 80016ea:	6809      	ldr	r1, [r1, #0]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	69da      	ldr	r2, [r3, #28]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a1b      	ldr	r3, [r3, #32]
 8001702:	431a      	orrs	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	430a      	orrs	r2, r1
 800170a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001716:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	6911      	ldr	r1, [r2, #16]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	68d2      	ldr	r2, [r2, #12]
 8001722:	4311      	orrs	r1, r2
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	6812      	ldr	r2, [r2, #0]
 8001728:	430b      	orrs	r3, r1
 800172a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	695a      	ldr	r2, [r3, #20]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	431a      	orrs	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	430a      	orrs	r2, r1
 8001746:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f042 0201 	orr.w	r2, r2, #1
 8001756:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2220      	movs	r2, #32
 8001762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	000186a0 	.word	0x000186a0
 8001784:	001e847f 	.word	0x001e847f
 8001788:	003d08ff 	.word	0x003d08ff
 800178c:	431bde83 	.word	0x431bde83
 8001790:	10624dd3 	.word	0x10624dd3

08001794 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b088      	sub	sp, #32
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d101      	bne.n	80017a6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e128      	b.n	80019f8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d109      	bne.n	80017c6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	4a90      	ldr	r2, [pc, #576]	; (8001a00 <HAL_I2S_Init+0x26c>)
 80017be:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f7ff f87f 	bl	80008c4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2202      	movs	r2, #2
 80017ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	6812      	ldr	r2, [r2, #0]
 80017d8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80017dc:	f023 030f 	bic.w	r3, r3, #15
 80017e0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2202      	movs	r2, #2
 80017e8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	695b      	ldr	r3, [r3, #20]
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	d060      	beq.n	80018b4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68db      	ldr	r3, [r3, #12]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d102      	bne.n	8001800 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80017fa:	2310      	movs	r3, #16
 80017fc:	617b      	str	r3, [r7, #20]
 80017fe:	e001      	b.n	8001804 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001800:	2320      	movs	r3, #32
 8001802:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	2b20      	cmp	r3, #32
 800180a:	d802      	bhi.n	8001812 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001812:	2001      	movs	r0, #1
 8001814:	f002 fb48 	bl	8003ea8 <HAL_RCCEx_GetPeriphCLKFreq>
 8001818:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	691b      	ldr	r3, [r3, #16]
 800181e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001822:	d125      	bne.n	8001870 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d010      	beq.n	800184e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	68fa      	ldr	r2, [r7, #12]
 8001832:	fbb2 f2f3 	udiv	r2, r2, r3
 8001836:	4613      	mov	r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4413      	add	r3, r2
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	461a      	mov	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	695b      	ldr	r3, [r3, #20]
 8001844:	fbb2 f3f3 	udiv	r3, r2, r3
 8001848:	3305      	adds	r3, #5
 800184a:	613b      	str	r3, [r7, #16]
 800184c:	e01f      	b.n	800188e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	00db      	lsls	r3, r3, #3
 8001852:	68fa      	ldr	r2, [r7, #12]
 8001854:	fbb2 f2f3 	udiv	r2, r2, r3
 8001858:	4613      	mov	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	4413      	add	r3, r2
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	461a      	mov	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	fbb2 f3f3 	udiv	r3, r2, r3
 800186a:	3305      	adds	r3, #5
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	e00e      	b.n	800188e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001870:	68fa      	ldr	r2, [r7, #12]
 8001872:	697b      	ldr	r3, [r7, #20]
 8001874:	fbb2 f2f3 	udiv	r2, r2, r3
 8001878:	4613      	mov	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	4413      	add	r3, r2
 800187e:	005b      	lsls	r3, r3, #1
 8001880:	461a      	mov	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	fbb2 f3f3 	udiv	r3, r2, r3
 800188a:	3305      	adds	r3, #5
 800188c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	4a5c      	ldr	r2, [pc, #368]	; (8001a04 <HAL_I2S_Init+0x270>)
 8001892:	fba2 2303 	umull	r2, r3, r2, r3
 8001896:	08db      	lsrs	r3, r3, #3
 8001898:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	085b      	lsrs	r3, r3, #1
 80018aa:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	021b      	lsls	r3, r3, #8
 80018b0:	61bb      	str	r3, [r7, #24]
 80018b2:	e003      	b.n	80018bc <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80018b4:	2302      	movs	r3, #2
 80018b6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d902      	bls.n	80018c8 <HAL_I2S_Init+0x134>
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	2bff      	cmp	r3, #255	; 0xff
 80018c6:	d907      	bls.n	80018d8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018cc:	f043 0210 	orr.w	r2, r3, #16
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e08f      	b.n	80019f8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	691a      	ldr	r2, [r3, #16]
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	ea42 0103 	orr.w	r1, r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	69fa      	ldr	r2, [r7, #28]
 80018e8:	430a      	orrs	r2, r1
 80018ea:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	69db      	ldr	r3, [r3, #28]
 80018f2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80018f6:	f023 030f 	bic.w	r3, r3, #15
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	6851      	ldr	r1, [r2, #4]
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	6892      	ldr	r2, [r2, #8]
 8001902:	4311      	orrs	r1, r2
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	68d2      	ldr	r2, [r2, #12]
 8001908:	4311      	orrs	r1, r2
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6992      	ldr	r2, [r2, #24]
 800190e:	430a      	orrs	r2, r1
 8001910:	431a      	orrs	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800191a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d161      	bne.n	80019e8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4a38      	ldr	r2, [pc, #224]	; (8001a08 <HAL_I2S_Init+0x274>)
 8001928:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a37      	ldr	r2, [pc, #220]	; (8001a0c <HAL_I2S_Init+0x278>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d101      	bne.n	8001938 <HAL_I2S_Init+0x1a4>
 8001934:	4b36      	ldr	r3, [pc, #216]	; (8001a10 <HAL_I2S_Init+0x27c>)
 8001936:	e001      	b.n	800193c <HAL_I2S_Init+0x1a8>
 8001938:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800193c:	69db      	ldr	r3, [r3, #28]
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	6812      	ldr	r2, [r2, #0]
 8001942:	4932      	ldr	r1, [pc, #200]	; (8001a0c <HAL_I2S_Init+0x278>)
 8001944:	428a      	cmp	r2, r1
 8001946:	d101      	bne.n	800194c <HAL_I2S_Init+0x1b8>
 8001948:	4a31      	ldr	r2, [pc, #196]	; (8001a10 <HAL_I2S_Init+0x27c>)
 800194a:	e001      	b.n	8001950 <HAL_I2S_Init+0x1bc>
 800194c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8001950:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8001954:	f023 030f 	bic.w	r3, r3, #15
 8001958:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a2b      	ldr	r2, [pc, #172]	; (8001a0c <HAL_I2S_Init+0x278>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d101      	bne.n	8001968 <HAL_I2S_Init+0x1d4>
 8001964:	4b2a      	ldr	r3, [pc, #168]	; (8001a10 <HAL_I2S_Init+0x27c>)
 8001966:	e001      	b.n	800196c <HAL_I2S_Init+0x1d8>
 8001968:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800196c:	2202      	movs	r2, #2
 800196e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a25      	ldr	r2, [pc, #148]	; (8001a0c <HAL_I2S_Init+0x278>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d101      	bne.n	800197e <HAL_I2S_Init+0x1ea>
 800197a:	4b25      	ldr	r3, [pc, #148]	; (8001a10 <HAL_I2S_Init+0x27c>)
 800197c:	e001      	b.n	8001982 <HAL_I2S_Init+0x1ee>
 800197e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001982:	69db      	ldr	r3, [r3, #28]
 8001984:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800198e:	d003      	beq.n	8001998 <HAL_I2S_Init+0x204>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d103      	bne.n	80019a0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001998:	f44f 7380 	mov.w	r3, #256	; 0x100
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	e001      	b.n	80019a4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80019a0:	2300      	movs	r3, #0
 80019a2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80019ae:	4313      	orrs	r3, r2
 80019b0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80019b8:	4313      	orrs	r3, r2
 80019ba:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80019c2:	4313      	orrs	r3, r2
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	897b      	ldrh	r3, [r7, #10]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	b29b      	uxth	r3, r3
 80019cc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019d0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a0d      	ldr	r2, [pc, #52]	; (8001a0c <HAL_I2S_Init+0x278>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d101      	bne.n	80019e0 <HAL_I2S_Init+0x24c>
 80019dc:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <HAL_I2S_Init+0x27c>)
 80019de:	e001      	b.n	80019e4 <HAL_I2S_Init+0x250>
 80019e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80019e4:	897a      	ldrh	r2, [r7, #10]
 80019e6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2200      	movs	r2, #0
 80019ec:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2201      	movs	r2, #1
 80019f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3720      	adds	r7, #32
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	08001b0b 	.word	0x08001b0b
 8001a04:	cccccccd 	.word	0xcccccccd
 8001a08:	08001c21 	.word	0x08001c21
 8001a0c:	40003800 	.word	0x40003800
 8001a10:	40003400 	.word	0x40003400

08001a14 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8001a1c:	bf00      	nop
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8001a30:	bf00      	nop
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5c:	881a      	ldrh	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a68:	1c9a      	adds	r2, r3, #2
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	3b01      	subs	r3, #1
 8001a76:	b29a      	uxth	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10e      	bne.n	8001aa4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001a94:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f7ff ffb8 	bl	8001a14 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001aa4:	bf00      	nop
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	68da      	ldr	r2, [r3, #12]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001abe:	b292      	uxth	r2, r2
 8001ac0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac6:	1c9a      	adds	r2, r3, #2
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	b29a      	uxth	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d10e      	bne.n	8001b02 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001af2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2201      	movs	r2, #1
 8001af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff ff93 	bl	8001a28 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b086      	sub	sp, #24
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2b04      	cmp	r3, #4
 8001b24:	d13a      	bne.n	8001b9c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	2b01      	cmp	r3, #1
 8001b2e:	d109      	bne.n	8001b44 <I2S_IRQHandler+0x3a>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b3a:	2b40      	cmp	r3, #64	; 0x40
 8001b3c:	d102      	bne.n	8001b44 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f7ff ffb4 	bl	8001aac <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b4a:	2b40      	cmp	r3, #64	; 0x40
 8001b4c:	d126      	bne.n	8001b9c <I2S_IRQHandler+0x92>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 0320 	and.w	r3, r3, #32
 8001b58:	2b20      	cmp	r3, #32
 8001b5a:	d11f      	bne.n	8001b9c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	685a      	ldr	r2, [r3, #4]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001b6a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	613b      	str	r3, [r7, #16]
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	f043 0202 	orr.w	r2, r3, #2
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff ff50 	bl	8001a3c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	2b03      	cmp	r3, #3
 8001ba6:	d136      	bne.n	8001c16 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d109      	bne.n	8001bc6 <I2S_IRQHandler+0xbc>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bbc:	2b80      	cmp	r3, #128	; 0x80
 8001bbe:	d102      	bne.n	8001bc6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f7ff ff45 	bl	8001a50 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	f003 0308 	and.w	r3, r3, #8
 8001bcc:	2b08      	cmp	r3, #8
 8001bce:	d122      	bne.n	8001c16 <I2S_IRQHandler+0x10c>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f003 0320 	and.w	r3, r3, #32
 8001bda:	2b20      	cmp	r3, #32
 8001bdc:	d11b      	bne.n	8001c16 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	685a      	ldr	r2, [r3, #4]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001bec:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	60fb      	str	r3, [r7, #12]
 8001bfa:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c08:	f043 0204 	orr.w	r2, r3, #4
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ff13 	bl	8001a3c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001c16:	bf00      	nop
 8001c18:	3718      	adds	r7, #24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b088      	sub	sp, #32
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a92      	ldr	r2, [pc, #584]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d101      	bne.n	8001c3e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8001c3a:	4b92      	ldr	r3, [pc, #584]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001c3c:	e001      	b.n	8001c42 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8001c3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a8b      	ldr	r2, [pc, #556]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d101      	bne.n	8001c5c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8001c58:	4b8a      	ldr	r3, [pc, #552]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001c5a:	e001      	b.n	8001c60 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8001c5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c6c:	d004      	beq.n	8001c78 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	f040 8099 	bne.w	8001daa <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b02      	cmp	r3, #2
 8001c80:	d107      	bne.n	8001c92 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d002      	beq.n	8001c92 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f000 f925 	bl	8001edc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001c92:	69bb      	ldr	r3, [r7, #24]
 8001c94:	f003 0301 	and.w	r3, r3, #1
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d107      	bne.n	8001cac <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8001c9c:	693b      	ldr	r3, [r7, #16]
 8001c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d002      	beq.n	8001cac <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f9c8 	bl	800203c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb2:	2b40      	cmp	r3, #64	; 0x40
 8001cb4:	d13a      	bne.n	8001d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	f003 0320 	and.w	r3, r3, #32
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d035      	beq.n	8001d2c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a6e      	ldr	r2, [pc, #440]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d101      	bne.n	8001cce <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8001cca:	4b6e      	ldr	r3, [pc, #440]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ccc:	e001      	b.n	8001cd2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8001cce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001cd2:	685a      	ldr	r2, [r3, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4969      	ldr	r1, [pc, #420]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001cda:	428b      	cmp	r3, r1
 8001cdc:	d101      	bne.n	8001ce2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8001cde:	4b69      	ldr	r3, [pc, #420]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ce0:	e001      	b.n	8001ce6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8001ce2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001ce6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001cea:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	685a      	ldr	r2, [r3, #4]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001cfa:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2201      	movs	r2, #1
 8001d16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1e:	f043 0202 	orr.w	r2, r3, #2
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f7ff fe88 	bl	8001a3c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	2b08      	cmp	r3, #8
 8001d34:	f040 80c3 	bne.w	8001ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	f003 0320 	and.w	r3, r3, #32
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 80bd 	beq.w	8001ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001d52:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a49      	ldr	r2, [pc, #292]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d101      	bne.n	8001d62 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8001d5e:	4b49      	ldr	r3, [pc, #292]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001d60:	e001      	b.n	8001d66 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8001d62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4944      	ldr	r1, [pc, #272]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001d6e:	428b      	cmp	r3, r1
 8001d70:	d101      	bne.n	8001d76 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8001d72:	4b44      	ldr	r3, [pc, #272]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001d74:	e001      	b.n	8001d7a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8001d76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001d7a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001d7e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001d80:	2300      	movs	r3, #0
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9a:	f043 0204 	orr.w	r2, r3, #4
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f7ff fe4a 	bl	8001a3c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001da8:	e089      	b.n	8001ebe <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d107      	bne.n	8001dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d002      	beq.n	8001dc4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f8be 	bl	8001f40 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d107      	bne.n	8001dde <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d002      	beq.n	8001dde <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 f8fd 	bl	8001fd8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001de4:	2b40      	cmp	r3, #64	; 0x40
 8001de6:	d12f      	bne.n	8001e48 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	f003 0320 	and.w	r3, r3, #32
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d02a      	beq.n	8001e48 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	685a      	ldr	r2, [r3, #4]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001e00:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a1e      	ldr	r2, [pc, #120]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d101      	bne.n	8001e10 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8001e0c:	4b1d      	ldr	r3, [pc, #116]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e0e:	e001      	b.n	8001e14 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8001e10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001e14:	685a      	ldr	r2, [r3, #4]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4919      	ldr	r1, [pc, #100]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e1c:	428b      	cmp	r3, r1
 8001e1e:	d101      	bne.n	8001e24 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8001e20:	4b18      	ldr	r3, [pc, #96]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e22:	e001      	b.n	8001e28 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8001e24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001e28:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001e2c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2201      	movs	r2, #1
 8001e32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e3a:	f043 0202 	orr.w	r2, r3, #2
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff fdfa 	bl	8001a3c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001e48:	69bb      	ldr	r3, [r7, #24]
 8001e4a:	f003 0308 	and.w	r3, r3, #8
 8001e4e:	2b08      	cmp	r3, #8
 8001e50:	d136      	bne.n	8001ec0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	f003 0320 	and.w	r3, r3, #32
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d031      	beq.n	8001ec0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a07      	ldr	r2, [pc, #28]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d101      	bne.n	8001e6a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8001e66:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e68:	e001      	b.n	8001e6e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8001e6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001e6e:	685a      	ldr	r2, [r3, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4902      	ldr	r1, [pc, #8]	; (8001e80 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001e76:	428b      	cmp	r3, r1
 8001e78:	d106      	bne.n	8001e88 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8001e7a:	4b02      	ldr	r3, [pc, #8]	; (8001e84 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001e7c:	e006      	b.n	8001e8c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8001e7e:	bf00      	nop
 8001e80:	40003800 	.word	0x40003800
 8001e84:	40003400 	.word	0x40003400
 8001e88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001e8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001e90:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	685a      	ldr	r2, [r3, #4]
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001ea0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eae:	f043 0204 	orr.w	r2, r3, #4
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f7ff fdc0 	bl	8001a3c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001ebc:	e000      	b.n	8001ec0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001ebe:	bf00      	nop
}
 8001ec0:	bf00      	nop
 8001ec2:	3720      	adds	r7, #32
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee8:	1c99      	adds	r1, r3, #2
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	6251      	str	r1, [r2, #36]	; 0x24
 8001eee:	881a      	ldrh	r2, [r3, #0]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	3b01      	subs	r3, #1
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d113      	bne.n	8001f36 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001f1c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d106      	bne.n	8001f36 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7ff ffc9 	bl	8001ec8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001f36:	bf00      	nop
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
	...

08001f40 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f4c:	1c99      	adds	r1, r3, #2
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	6251      	str	r1, [r2, #36]	; 0x24
 8001f52:	8819      	ldrh	r1, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a1d      	ldr	r2, [pc, #116]	; (8001fd0 <I2SEx_TxISR_I2SExt+0x90>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d101      	bne.n	8001f62 <I2SEx_TxISR_I2SExt+0x22>
 8001f5e:	4b1d      	ldr	r3, [pc, #116]	; (8001fd4 <I2SEx_TxISR_I2SExt+0x94>)
 8001f60:	e001      	b.n	8001f66 <I2SEx_TxISR_I2SExt+0x26>
 8001f62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001f66:	460a      	mov	r2, r1
 8001f68:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	3b01      	subs	r3, #1
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d121      	bne.n	8001fc6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a12      	ldr	r2, [pc, #72]	; (8001fd0 <I2SEx_TxISR_I2SExt+0x90>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d101      	bne.n	8001f90 <I2SEx_TxISR_I2SExt+0x50>
 8001f8c:	4b11      	ldr	r3, [pc, #68]	; (8001fd4 <I2SEx_TxISR_I2SExt+0x94>)
 8001f8e:	e001      	b.n	8001f94 <I2SEx_TxISR_I2SExt+0x54>
 8001f90:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001f94:	685a      	ldr	r2, [r3, #4]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	490d      	ldr	r1, [pc, #52]	; (8001fd0 <I2SEx_TxISR_I2SExt+0x90>)
 8001f9c:	428b      	cmp	r3, r1
 8001f9e:	d101      	bne.n	8001fa4 <I2SEx_TxISR_I2SExt+0x64>
 8001fa0:	4b0c      	ldr	r3, [pc, #48]	; (8001fd4 <I2SEx_TxISR_I2SExt+0x94>)
 8001fa2:	e001      	b.n	8001fa8 <I2SEx_TxISR_I2SExt+0x68>
 8001fa4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8001fa8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001fac:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d106      	bne.n	8001fc6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ff81 	bl	8001ec8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40003800 	.word	0x40003800
 8001fd4:	40003400 	.word	0x40003400

08001fd8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68d8      	ldr	r0, [r3, #12]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fea:	1c99      	adds	r1, r3, #2
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	62d1      	str	r1, [r2, #44]	; 0x2c
 8001ff0:	b282      	uxth	r2, r0
 8001ff2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002006:	b29b      	uxth	r3, r3
 8002008:	2b00      	cmp	r3, #0
 800200a:	d113      	bne.n	8002034 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	685a      	ldr	r2, [r3, #4]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800201a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002020:	b29b      	uxth	r3, r3
 8002022:	2b00      	cmp	r3, #0
 8002024:	d106      	bne.n	8002034 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff ff4a 	bl	8001ec8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002034:	bf00      	nop
 8002036:	3708      	adds	r7, #8
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}

0800203c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a20      	ldr	r2, [pc, #128]	; (80020cc <I2SEx_RxISR_I2SExt+0x90>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d101      	bne.n	8002052 <I2SEx_RxISR_I2SExt+0x16>
 800204e:	4b20      	ldr	r3, [pc, #128]	; (80020d0 <I2SEx_RxISR_I2SExt+0x94>)
 8002050:	e001      	b.n	8002056 <I2SEx_RxISR_I2SExt+0x1a>
 8002052:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002056:	68d8      	ldr	r0, [r3, #12]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205c:	1c99      	adds	r1, r3, #2
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	62d1      	str	r1, [r2, #44]	; 0x2c
 8002062:	b282      	uxth	r2, r0
 8002064:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800206a:	b29b      	uxth	r3, r3
 800206c:	3b01      	subs	r3, #1
 800206e:	b29a      	uxth	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002078:	b29b      	uxth	r3, r3
 800207a:	2b00      	cmp	r3, #0
 800207c:	d121      	bne.n	80020c2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a12      	ldr	r2, [pc, #72]	; (80020cc <I2SEx_RxISR_I2SExt+0x90>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d101      	bne.n	800208c <I2SEx_RxISR_I2SExt+0x50>
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <I2SEx_RxISR_I2SExt+0x94>)
 800208a:	e001      	b.n	8002090 <I2SEx_RxISR_I2SExt+0x54>
 800208c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	490d      	ldr	r1, [pc, #52]	; (80020cc <I2SEx_RxISR_I2SExt+0x90>)
 8002098:	428b      	cmp	r3, r1
 800209a:	d101      	bne.n	80020a0 <I2SEx_RxISR_I2SExt+0x64>
 800209c:	4b0c      	ldr	r3, [pc, #48]	; (80020d0 <I2SEx_RxISR_I2SExt+0x94>)
 800209e:	e001      	b.n	80020a4 <I2SEx_RxISR_I2SExt+0x68>
 80020a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80020a4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80020a8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d106      	bne.n	80020c2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f7ff ff03 	bl	8001ec8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80020c2:	bf00      	nop
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40003800 	.word	0x40003800
 80020d0:	40003400 	.word	0x40003400

080020d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80020d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020d6:	b08f      	sub	sp, #60	; 0x3c
 80020d8:	af0a      	add	r7, sp, #40	; 0x28
 80020da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e10f      	b.n	8002306 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d106      	bne.n	8002106 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f005 f9c7 	bl	8007494 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2203      	movs	r2, #3
 800210a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002112:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002116:	2b00      	cmp	r3, #0
 8002118:	d102      	bne.n	8002120 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f002 f8ba 	bl	800429e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	603b      	str	r3, [r7, #0]
 8002130:	687e      	ldr	r6, [r7, #4]
 8002132:	466d      	mov	r5, sp
 8002134:	f106 0410 	add.w	r4, r6, #16
 8002138:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800213a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800213c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800213e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002140:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002144:	e885 0003 	stmia.w	r5, {r0, r1}
 8002148:	1d33      	adds	r3, r6, #4
 800214a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800214c:	6838      	ldr	r0, [r7, #0]
 800214e:	f001 ff92 	bl	8004076 <USB_CoreInit>
 8002152:	4603      	mov	r3, r0
 8002154:	2b00      	cmp	r3, #0
 8002156:	d005      	beq.n	8002164 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2202      	movs	r2, #2
 800215c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e0d0      	b.n	8002306 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f002 f8a8 	bl	80042c0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002170:	2300      	movs	r3, #0
 8002172:	73fb      	strb	r3, [r7, #15]
 8002174:	e04a      	b.n	800220c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002176:	7bfa      	ldrb	r2, [r7, #15]
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	4613      	mov	r3, r2
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	1a9b      	subs	r3, r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	440b      	add	r3, r1
 8002184:	333d      	adds	r3, #61	; 0x3d
 8002186:	2201      	movs	r2, #1
 8002188:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800218a:	7bfa      	ldrb	r2, [r7, #15]
 800218c:	6879      	ldr	r1, [r7, #4]
 800218e:	4613      	mov	r3, r2
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	1a9b      	subs	r3, r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	440b      	add	r3, r1
 8002198:	333c      	adds	r3, #60	; 0x3c
 800219a:	7bfa      	ldrb	r2, [r7, #15]
 800219c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800219e:	7bfa      	ldrb	r2, [r7, #15]
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	b298      	uxth	r0, r3
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	4613      	mov	r3, r2
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	1a9b      	subs	r3, r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	440b      	add	r3, r1
 80021b0:	3342      	adds	r3, #66	; 0x42
 80021b2:	4602      	mov	r2, r0
 80021b4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021b6:	7bfa      	ldrb	r2, [r7, #15]
 80021b8:	6879      	ldr	r1, [r7, #4]
 80021ba:	4613      	mov	r3, r2
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	1a9b      	subs	r3, r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	440b      	add	r3, r1
 80021c4:	333f      	adds	r3, #63	; 0x3f
 80021c6:	2200      	movs	r2, #0
 80021c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80021ca:	7bfa      	ldrb	r2, [r7, #15]
 80021cc:	6879      	ldr	r1, [r7, #4]
 80021ce:	4613      	mov	r3, r2
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	1a9b      	subs	r3, r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	440b      	add	r3, r1
 80021d8:	3344      	adds	r3, #68	; 0x44
 80021da:	2200      	movs	r2, #0
 80021dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80021de:	7bfa      	ldrb	r2, [r7, #15]
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	4613      	mov	r3, r2
 80021e4:	00db      	lsls	r3, r3, #3
 80021e6:	1a9b      	subs	r3, r3, r2
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	440b      	add	r3, r1
 80021ec:	3348      	adds	r3, #72	; 0x48
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80021f2:	7bfa      	ldrb	r2, [r7, #15]
 80021f4:	6879      	ldr	r1, [r7, #4]
 80021f6:	4613      	mov	r3, r2
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	1a9b      	subs	r3, r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	3350      	adds	r3, #80	; 0x50
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	3301      	adds	r3, #1
 800220a:	73fb      	strb	r3, [r7, #15]
 800220c:	7bfa      	ldrb	r2, [r7, #15]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	429a      	cmp	r2, r3
 8002214:	d3af      	bcc.n	8002176 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002216:	2300      	movs	r3, #0
 8002218:	73fb      	strb	r3, [r7, #15]
 800221a:	e044      	b.n	80022a6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800221c:	7bfa      	ldrb	r2, [r7, #15]
 800221e:	6879      	ldr	r1, [r7, #4]
 8002220:	4613      	mov	r3, r2
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	1a9b      	subs	r3, r3, r2
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	440b      	add	r3, r1
 800222a:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800222e:	2200      	movs	r2, #0
 8002230:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002232:	7bfa      	ldrb	r2, [r7, #15]
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	4613      	mov	r3, r2
 8002238:	00db      	lsls	r3, r3, #3
 800223a:	1a9b      	subs	r3, r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	440b      	add	r3, r1
 8002240:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002244:	7bfa      	ldrb	r2, [r7, #15]
 8002246:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002248:	7bfa      	ldrb	r2, [r7, #15]
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	4613      	mov	r3, r2
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	1a9b      	subs	r3, r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	440b      	add	r3, r1
 8002256:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800225e:	7bfa      	ldrb	r2, [r7, #15]
 8002260:	6879      	ldr	r1, [r7, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	00db      	lsls	r3, r3, #3
 8002266:	1a9b      	subs	r3, r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	440b      	add	r3, r1
 800226c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002274:	7bfa      	ldrb	r2, [r7, #15]
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	1a9b      	subs	r3, r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	440b      	add	r3, r1
 8002282:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002286:	2200      	movs	r2, #0
 8002288:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800228a:	7bfa      	ldrb	r2, [r7, #15]
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	4613      	mov	r3, r2
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	1a9b      	subs	r3, r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	440b      	add	r3, r1
 8002298:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	3301      	adds	r3, #1
 80022a4:	73fb      	strb	r3, [r7, #15]
 80022a6:	7bfa      	ldrb	r2, [r7, #15]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d3b5      	bcc.n	800221c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	603b      	str	r3, [r7, #0]
 80022b6:	687e      	ldr	r6, [r7, #4]
 80022b8:	466d      	mov	r5, sp
 80022ba:	f106 0410 	add.w	r4, r6, #16
 80022be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80022ca:	e885 0003 	stmia.w	r5, {r0, r1}
 80022ce:	1d33      	adds	r3, r6, #4
 80022d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022d2:	6838      	ldr	r0, [r7, #0]
 80022d4:	f002 f840 	bl	8004358 <USB_DevInit>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d005      	beq.n	80022ea <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2202      	movs	r2, #2
 80022e2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e00d      	b.n	8002306 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4618      	mov	r0, r3
 8002300:	f003 f8bc 	bl	800547c <USB_DevDisconnect>

  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800230e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800230e:	b580      	push	{r7, lr}
 8002310:	b084      	sub	sp, #16
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002322:	2b01      	cmp	r3, #1
 8002324:	d101      	bne.n	800232a <HAL_PCD_Start+0x1c>
 8002326:	2302      	movs	r3, #2
 8002328:	e020      	b.n	800236c <HAL_PCD_Start+0x5e>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002336:	2b01      	cmp	r3, #1
 8002338:	d109      	bne.n	800234e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800233e:	2b01      	cmp	r3, #1
 8002340:	d005      	beq.n	800234e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002346:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4618      	mov	r0, r3
 8002354:	f001 ff92 	bl	800427c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4618      	mov	r0, r3
 800235e:	f003 f86c 	bl	800543a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	3710      	adds	r7, #16
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002374:	b590      	push	{r4, r7, lr}
 8002376:	b08d      	sub	sp, #52	; 0x34
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002382:	6a3b      	ldr	r3, [r7, #32]
 8002384:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f003 f92a 	bl	80055e4 <USB_GetMode>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	f040 839d 	bne.w	8002ad2 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4618      	mov	r0, r3
 800239e:	f003 f88e 	bl	80054be <USB_ReadInterrupts>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	f000 8393 	beq.w	8002ad0 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4618      	mov	r0, r3
 80023b0:	f003 f885 	bl	80054be <USB_ReadInterrupts>
 80023b4:	4603      	mov	r3, r0
 80023b6:	f003 0302 	and.w	r3, r3, #2
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d107      	bne.n	80023ce <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	695a      	ldr	r2, [r3, #20]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f002 0202 	and.w	r2, r2, #2
 80023cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f003 f873 	bl	80054be <USB_ReadInterrupts>
 80023d8:	4603      	mov	r3, r0
 80023da:	f003 0310 	and.w	r3, r3, #16
 80023de:	2b10      	cmp	r3, #16
 80023e0:	d161      	bne.n	80024a6 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	699a      	ldr	r2, [r3, #24]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f022 0210 	bic.w	r2, r2, #16
 80023f0:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80023f2:	6a3b      	ldr	r3, [r7, #32]
 80023f4:	6a1b      	ldr	r3, [r3, #32]
 80023f6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	f003 020f 	and.w	r2, r3, #15
 80023fe:	4613      	mov	r3, r2
 8002400:	00db      	lsls	r3, r3, #3
 8002402:	1a9b      	subs	r3, r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	4413      	add	r3, r2
 800240e:	3304      	adds	r3, #4
 8002410:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002412:	69bb      	ldr	r3, [r7, #24]
 8002414:	0c5b      	lsrs	r3, r3, #17
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	2b02      	cmp	r3, #2
 800241c:	d124      	bne.n	8002468 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800241e:	69ba      	ldr	r2, [r7, #24]
 8002420:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002424:	4013      	ands	r3, r2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d035      	beq.n	8002496 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	091b      	lsrs	r3, r3, #4
 8002432:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002434:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002438:	b29b      	uxth	r3, r3
 800243a:	461a      	mov	r2, r3
 800243c:	6a38      	ldr	r0, [r7, #32]
 800243e:	f002 feaa 	bl	8005196 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	68da      	ldr	r2, [r3, #12]
 8002446:	69bb      	ldr	r3, [r7, #24]
 8002448:	091b      	lsrs	r3, r3, #4
 800244a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800244e:	441a      	add	r2, r3
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	699a      	ldr	r2, [r3, #24]
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	091b      	lsrs	r3, r3, #4
 800245c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002460:	441a      	add	r2, r3
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	619a      	str	r2, [r3, #24]
 8002466:	e016      	b.n	8002496 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	0c5b      	lsrs	r3, r3, #17
 800246c:	f003 030f 	and.w	r3, r3, #15
 8002470:	2b06      	cmp	r3, #6
 8002472:	d110      	bne.n	8002496 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800247a:	2208      	movs	r2, #8
 800247c:	4619      	mov	r1, r3
 800247e:	6a38      	ldr	r0, [r7, #32]
 8002480:	f002 fe89 	bl	8005196 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	699a      	ldr	r2, [r3, #24]
 8002488:	69bb      	ldr	r3, [r7, #24]
 800248a:	091b      	lsrs	r3, r3, #4
 800248c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002490:	441a      	add	r2, r3
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	699a      	ldr	r2, [r3, #24]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f042 0210 	orr.w	r2, r2, #16
 80024a4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f003 f807 	bl	80054be <USB_ReadInterrupts>
 80024b0:	4603      	mov	r3, r0
 80024b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024b6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80024ba:	d16e      	bne.n	800259a <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80024bc:	2300      	movs	r3, #0
 80024be:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f003 f80d 	bl	80054e4 <USB_ReadDevAllOutEpInterrupt>
 80024ca:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80024cc:	e062      	b.n	8002594 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80024ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d0:	f003 0301 	and.w	r3, r3, #1
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d057      	beq.n	8002588 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	4611      	mov	r1, r2
 80024e2:	4618      	mov	r0, r3
 80024e4:	f003 f832 	bl	800554c <USB_ReadDevOutEPInterrupt>
 80024e8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00c      	beq.n	800250e <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80024f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f6:	015a      	lsls	r2, r3, #5
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	4413      	add	r3, r2
 80024fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002500:	461a      	mov	r2, r3
 8002502:	2301      	movs	r3, #1
 8002504:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002506:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002508:	6878      	ldr	r0, [r7, #4]
 800250a:	f000 fdb1 	bl	8003070 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	f003 0308 	and.w	r3, r3, #8
 8002514:	2b00      	cmp	r3, #0
 8002516:	d00c      	beq.n	8002532 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800251a:	015a      	lsls	r2, r3, #5
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	4413      	add	r3, r2
 8002520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002524:	461a      	mov	r2, r3
 8002526:	2308      	movs	r3, #8
 8002528:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800252a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f000 feab 	bl	8003288 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	f003 0310 	and.w	r3, r3, #16
 8002538:	2b00      	cmp	r3, #0
 800253a:	d008      	beq.n	800254e <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800253c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253e:	015a      	lsls	r2, r3, #5
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	4413      	add	r3, r2
 8002544:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002548:	461a      	mov	r2, r3
 800254a:	2310      	movs	r3, #16
 800254c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	f003 0320 	and.w	r3, r3, #32
 8002554:	2b00      	cmp	r3, #0
 8002556:	d008      	beq.n	800256a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255a:	015a      	lsls	r2, r3, #5
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	4413      	add	r3, r2
 8002560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002564:	461a      	mov	r2, r3
 8002566:	2320      	movs	r3, #32
 8002568:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d009      	beq.n	8002588 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002576:	015a      	lsls	r2, r3, #5
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	4413      	add	r3, r2
 800257c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002580:	461a      	mov	r2, r3
 8002582:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002586:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258a:	3301      	adds	r3, #1
 800258c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800258e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002590:	085b      	lsrs	r3, r3, #1
 8002592:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002596:	2b00      	cmp	r3, #0
 8002598:	d199      	bne.n	80024ce <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f002 ff8d 	bl	80054be <USB_ReadInterrupts>
 80025a4:	4603      	mov	r3, r0
 80025a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025aa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80025ae:	f040 80c0 	bne.w	8002732 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f002 ffae 	bl	8005518 <USB_ReadDevAllInEpInterrupt>
 80025bc:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80025be:	2300      	movs	r3, #0
 80025c0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80025c2:	e0b2      	b.n	800272a <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80025c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	f000 80a7 	beq.w	800271e <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	4611      	mov	r1, r2
 80025da:	4618      	mov	r0, r3
 80025dc:	f002 ffd4 	bl	8005588 <USB_ReadDevInEPInterrupt>
 80025e0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	f003 0301 	and.w	r3, r3, #1
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d057      	beq.n	800269c <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	f003 030f 	and.w	r3, r3, #15
 80025f2:	2201      	movs	r2, #1
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002600:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	43db      	mvns	r3, r3
 8002606:	69f9      	ldr	r1, [r7, #28]
 8002608:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800260c:	4013      	ands	r3, r2
 800260e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	015a      	lsls	r2, r3, #5
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	4413      	add	r3, r2
 8002618:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800261c:	461a      	mov	r2, r3
 800261e:	2301      	movs	r3, #1
 8002620:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d132      	bne.n	8002690 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800262a:	6879      	ldr	r1, [r7, #4]
 800262c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800262e:	4613      	mov	r3, r2
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	1a9b      	subs	r3, r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	440b      	add	r3, r1
 8002638:	3348      	adds	r3, #72	; 0x48
 800263a:	6819      	ldr	r1, [r3, #0]
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002640:	4613      	mov	r3, r2
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	1a9b      	subs	r3, r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	4403      	add	r3, r0
 800264a:	3344      	adds	r3, #68	; 0x44
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4419      	add	r1, r3
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002654:	4613      	mov	r3, r2
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	1a9b      	subs	r3, r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4403      	add	r3, r0
 800265e:	3348      	adds	r3, #72	; 0x48
 8002660:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002664:	2b00      	cmp	r3, #0
 8002666:	d113      	bne.n	8002690 <HAL_PCD_IRQHandler+0x31c>
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800266c:	4613      	mov	r3, r2
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	1a9b      	subs	r3, r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	440b      	add	r3, r1
 8002676:	3350      	adds	r3, #80	; 0x50
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d108      	bne.n	8002690 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6818      	ldr	r0, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002688:	461a      	mov	r2, r3
 800268a:	2101      	movs	r1, #1
 800268c:	f002 ffdc 	bl	8005648 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002692:	b2db      	uxtb	r3, r3
 8002694:	4619      	mov	r1, r3
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f004 ff8b 	bl	80075b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	f003 0308 	and.w	r3, r3, #8
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d008      	beq.n	80026b8 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80026a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a8:	015a      	lsls	r2, r3, #5
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	4413      	add	r3, r2
 80026ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026b2:	461a      	mov	r2, r3
 80026b4:	2308      	movs	r3, #8
 80026b6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80026b8:	693b      	ldr	r3, [r7, #16]
 80026ba:	f003 0310 	and.w	r3, r3, #16
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d008      	beq.n	80026d4 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80026c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c4:	015a      	lsls	r2, r3, #5
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	4413      	add	r3, r2
 80026ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026ce:	461a      	mov	r2, r3
 80026d0:	2310      	movs	r3, #16
 80026d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d008      	beq.n	80026f0 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80026de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e0:	015a      	lsls	r2, r3, #5
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	4413      	add	r3, r2
 80026e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026ea:	461a      	mov	r2, r3
 80026ec:	2340      	movs	r3, #64	; 0x40
 80026ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d008      	beq.n	800270c <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80026fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fc:	015a      	lsls	r2, r3, #5
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	4413      	add	r3, r2
 8002702:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002706:	461a      	mov	r2, r3
 8002708:	2302      	movs	r3, #2
 800270a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002716:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f000 fc1b 	bl	8002f54 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800271e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002720:	3301      	adds	r3, #1
 8002722:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002726:	085b      	lsrs	r3, r3, #1
 8002728:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800272a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272c:	2b00      	cmp	r3, #0
 800272e:	f47f af49 	bne.w	80025c4 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f002 fec1 	bl	80054be <USB_ReadInterrupts>
 800273c:	4603      	mov	r3, r0
 800273e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002742:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002746:	d122      	bne.n	800278e <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	69fa      	ldr	r2, [r7, #28]
 8002752:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002756:	f023 0301 	bic.w	r3, r3, #1
 800275a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002762:	2b01      	cmp	r3, #1
 8002764:	d108      	bne.n	8002778 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800276e:	2100      	movs	r1, #0
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f000 fe27 	bl	80033c4 <HAL_PCDEx_LPM_Callback>
 8002776:	e002      	b.n	800277e <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f004 ff91 	bl	80076a0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	695a      	ldr	r2, [r3, #20]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800278c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f002 fe93 	bl	80054be <USB_ReadInterrupts>
 8002798:	4603      	mov	r3, r0
 800279a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800279e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80027a2:	d112      	bne.n	80027ca <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d102      	bne.n	80027ba <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f004 ff4d 	bl	8007654 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	695a      	ldr	r2, [r3, #20]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80027c8:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f002 fe75 	bl	80054be <USB_ReadInterrupts>
 80027d4:	4603      	mov	r3, r0
 80027d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027de:	f040 80c7 	bne.w	8002970 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	69fa      	ldr	r2, [r7, #28]
 80027ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80027f0:	f023 0301 	bic.w	r3, r3, #1
 80027f4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2110      	movs	r1, #16
 80027fc:	4618      	mov	r0, r3
 80027fe:	f001 ff0f 	bl	8004620 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002802:	2300      	movs	r3, #0
 8002804:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002806:	e056      	b.n	80028b6 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800280a:	015a      	lsls	r2, r3, #5
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	4413      	add	r3, r2
 8002810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002814:	461a      	mov	r2, r3
 8002816:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800281a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800281c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800281e:	015a      	lsls	r2, r3, #5
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	4413      	add	r3, r2
 8002824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800282c:	0151      	lsls	r1, r2, #5
 800282e:	69fa      	ldr	r2, [r7, #28]
 8002830:	440a      	add	r2, r1
 8002832:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002836:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800283a:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800283c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283e:	015a      	lsls	r2, r3, #5
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	4413      	add	r3, r2
 8002844:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800284c:	0151      	lsls	r1, r2, #5
 800284e:	69fa      	ldr	r2, [r7, #28]
 8002850:	440a      	add	r2, r1
 8002852:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002856:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800285a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800285c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800285e:	015a      	lsls	r2, r3, #5
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	4413      	add	r3, r2
 8002864:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002868:	461a      	mov	r2, r3
 800286a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800286e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002872:	015a      	lsls	r2, r3, #5
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	4413      	add	r3, r2
 8002878:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002880:	0151      	lsls	r1, r2, #5
 8002882:	69fa      	ldr	r2, [r7, #28]
 8002884:	440a      	add	r2, r1
 8002886:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800288a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800288e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002890:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002892:	015a      	lsls	r2, r3, #5
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	4413      	add	r3, r2
 8002898:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028a0:	0151      	lsls	r1, r2, #5
 80028a2:	69fa      	ldr	r2, [r7, #28]
 80028a4:	440a      	add	r2, r1
 80028a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80028aa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80028ae:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028b2:	3301      	adds	r3, #1
 80028b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028bc:	429a      	cmp	r2, r3
 80028be:	d3a3      	bcc.n	8002808 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028c6:	69db      	ldr	r3, [r3, #28]
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028ce:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80028d2:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d016      	beq.n	800290a <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028e6:	69fa      	ldr	r2, [r7, #28]
 80028e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80028ec:	f043 030b 	orr.w	r3, r3, #11
 80028f0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fc:	69fa      	ldr	r2, [r7, #28]
 80028fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002902:	f043 030b 	orr.w	r3, r3, #11
 8002906:	6453      	str	r3, [r2, #68]	; 0x44
 8002908:	e015      	b.n	8002936 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002910:	695b      	ldr	r3, [r3, #20]
 8002912:	69fa      	ldr	r2, [r7, #28]
 8002914:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002918:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800291c:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002920:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	69fa      	ldr	r2, [r7, #28]
 800292c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002930:	f043 030b 	orr.w	r3, r3, #11
 8002934:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	69fa      	ldr	r2, [r7, #28]
 8002940:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002944:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002948:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6818      	ldr	r0, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800295a:	461a      	mov	r2, r3
 800295c:	f002 fe74 	bl	8005648 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	695a      	ldr	r2, [r3, #20]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800296e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4618      	mov	r0, r3
 8002976:	f002 fda2 	bl	80054be <USB_ReadInterrupts>
 800297a:	4603      	mov	r3, r0
 800297c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002980:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002984:	d124      	bne.n	80029d0 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4618      	mov	r0, r3
 800298c:	f002 fe38 	bl	8005600 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4618      	mov	r0, r3
 8002996:	f001 fea0 	bl	80046da <USB_GetDevSpeed>
 800299a:	4603      	mov	r3, r0
 800299c:	461a      	mov	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681c      	ldr	r4, [r3, #0]
 80029a6:	f001 f97d 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 80029aa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	461a      	mov	r2, r3
 80029b4:	4620      	mov	r0, r4
 80029b6:	f001 fbbf 	bl	8004138 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f004 fe21 	bl	8007602 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	695a      	ldr	r2, [r3, #20]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80029ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f002 fd72 	bl	80054be <USB_ReadInterrupts>
 80029da:	4603      	mov	r3, r0
 80029dc:	f003 0308 	and.w	r3, r3, #8
 80029e0:	2b08      	cmp	r3, #8
 80029e2:	d10a      	bne.n	80029fa <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f004 fdfe 	bl	80075e6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	695a      	ldr	r2, [r3, #20]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f002 0208 	and.w	r2, r2, #8
 80029f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f002 fd5d 	bl	80054be <USB_ReadInterrupts>
 8002a04:	4603      	mov	r3, r0
 8002a06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a0e:	d10f      	bne.n	8002a30 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	4619      	mov	r1, r3
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f004 fe60 	bl	80076e0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	695a      	ldr	r2, [r3, #20]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002a2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f002 fd42 	bl	80054be <USB_ReadInterrupts>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a40:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a44:	d10f      	bne.n	8002a66 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002a46:	2300      	movs	r3, #0
 8002a48:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	4619      	mov	r1, r3
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f004 fe33 	bl	80076bc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	695a      	ldr	r2, [r3, #20]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002a64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f002 fd27 	bl	80054be <USB_ReadInterrupts>
 8002a70:	4603      	mov	r3, r0
 8002a72:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002a76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a7a:	d10a      	bne.n	8002a92 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f004 fe41 	bl	8007704 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	695a      	ldr	r2, [r3, #20]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002a90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f002 fd11 	bl	80054be <USB_ReadInterrupts>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	f003 0304 	and.w	r3, r3, #4
 8002aa2:	2b04      	cmp	r3, #4
 8002aa4:	d115      	bne.n	8002ad2 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	f003 0304 	and.w	r3, r3, #4
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d002      	beq.n	8002abe <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f004 fe31 	bl	8007720 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	6859      	ldr	r1, [r3, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	430a      	orrs	r2, r1
 8002acc:	605a      	str	r2, [r3, #4]
 8002ace:	e000      	b.n	8002ad2 <HAL_PCD_IRQHandler+0x75e>
      return;
 8002ad0:	bf00      	nop
    }
  }
}
 8002ad2:	3734      	adds	r7, #52	; 0x34
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd90      	pop	{r4, r7, pc}

08002ad8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d101      	bne.n	8002af2 <HAL_PCD_SetAddress+0x1a>
 8002aee:	2302      	movs	r3, #2
 8002af0:	e013      	b.n	8002b1a <HAL_PCD_SetAddress+0x42>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	78fa      	ldrb	r2, [r7, #3]
 8002afe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	78fa      	ldrb	r2, [r7, #3]
 8002b08:	4611      	mov	r1, r2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f002 fc6f 	bl	80053ee <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b084      	sub	sp, #16
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
 8002b2a:	4608      	mov	r0, r1
 8002b2c:	4611      	mov	r1, r2
 8002b2e:	461a      	mov	r2, r3
 8002b30:	4603      	mov	r3, r0
 8002b32:	70fb      	strb	r3, [r7, #3]
 8002b34:	460b      	mov	r3, r1
 8002b36:	803b      	strh	r3, [r7, #0]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002b40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	da0f      	bge.n	8002b68 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b48:	78fb      	ldrb	r3, [r7, #3]
 8002b4a:	f003 020f 	and.w	r2, r3, #15
 8002b4e:	4613      	mov	r3, r2
 8002b50:	00db      	lsls	r3, r3, #3
 8002b52:	1a9b      	subs	r3, r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	3338      	adds	r3, #56	; 0x38
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	4413      	add	r3, r2
 8002b5c:	3304      	adds	r3, #4
 8002b5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2201      	movs	r2, #1
 8002b64:	705a      	strb	r2, [r3, #1]
 8002b66:	e00f      	b.n	8002b88 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b68:	78fb      	ldrb	r3, [r7, #3]
 8002b6a:	f003 020f 	and.w	r2, r3, #15
 8002b6e:	4613      	mov	r3, r2
 8002b70:	00db      	lsls	r3, r3, #3
 8002b72:	1a9b      	subs	r3, r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	3304      	adds	r3, #4
 8002b80:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002b88:	78fb      	ldrb	r3, [r7, #3]
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	b2da      	uxtb	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002b94:	883a      	ldrh	r2, [r7, #0]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	78ba      	ldrb	r2, [r7, #2]
 8002b9e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	785b      	ldrb	r3, [r3, #1]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d004      	beq.n	8002bb2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002bb2:	78bb      	ldrb	r3, [r7, #2]
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d102      	bne.n	8002bbe <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <HAL_PCD_EP_Open+0xaa>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e00e      	b.n	8002bea <HAL_PCD_EP_Open+0xc8>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68f9      	ldr	r1, [r7, #12]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f001 fda2 	bl	8004724 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8002be8:	7afb      	ldrb	r3, [r7, #11]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b084      	sub	sp, #16
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	6078      	str	r0, [r7, #4]
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002bfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	da0f      	bge.n	8002c26 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c06:	78fb      	ldrb	r3, [r7, #3]
 8002c08:	f003 020f 	and.w	r2, r3, #15
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	1a9b      	subs	r3, r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	3338      	adds	r3, #56	; 0x38
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	3304      	adds	r3, #4
 8002c1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2201      	movs	r2, #1
 8002c22:	705a      	strb	r2, [r3, #1]
 8002c24:	e00f      	b.n	8002c46 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c26:	78fb      	ldrb	r3, [r7, #3]
 8002c28:	f003 020f 	and.w	r2, r3, #15
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	00db      	lsls	r3, r3, #3
 8002c30:	1a9b      	subs	r3, r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	3304      	adds	r3, #4
 8002c3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2200      	movs	r2, #0
 8002c44:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002c46:	78fb      	ldrb	r3, [r7, #3]
 8002c48:	f003 030f 	and.w	r3, r3, #15
 8002c4c:	b2da      	uxtb	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d101      	bne.n	8002c60 <HAL_PCD_EP_Close+0x6e>
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	e00e      	b.n	8002c7e <HAL_PCD_EP_Close+0x8c>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68f9      	ldr	r1, [r7, #12]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f001 fde0 	bl	8004834 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3710      	adds	r7, #16
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b086      	sub	sp, #24
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	60f8      	str	r0, [r7, #12]
 8002c8e:	607a      	str	r2, [r7, #4]
 8002c90:	603b      	str	r3, [r7, #0]
 8002c92:	460b      	mov	r3, r1
 8002c94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c96:	7afb      	ldrb	r3, [r7, #11]
 8002c98:	f003 020f 	and.w	r2, r3, #15
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	00db      	lsls	r3, r3, #3
 8002ca0:	1a9b      	subs	r3, r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	4413      	add	r3, r2
 8002cac:	3304      	adds	r3, #4
 8002cae:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002cc8:	7afb      	ldrb	r3, [r7, #11]
 8002cca:	f003 030f 	and.w	r3, r3, #15
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	697b      	ldr	r3, [r7, #20]
 8002cd2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d102      	bne.n	8002ce2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002ce2:	7afb      	ldrb	r3, [r7, #11]
 8002ce4:	f003 030f 	and.w	r3, r3, #15
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d109      	bne.n	8002d00 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6818      	ldr	r0, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	6979      	ldr	r1, [r7, #20]
 8002cfa:	f002 f8bb 	bl	8004e74 <USB_EP0StartXfer>
 8002cfe:	e008      	b.n	8002d12 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6818      	ldr	r0, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	6979      	ldr	r1, [r7, #20]
 8002d0e:	f001 fe6d 	bl	80049ec <USB_EPStartXfer>
  }

  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002d28:	78fb      	ldrb	r3, [r7, #3]
 8002d2a:	f003 020f 	and.w	r2, r3, #15
 8002d2e:	6879      	ldr	r1, [r7, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	00db      	lsls	r3, r3, #3
 8002d34:	1a9b      	subs	r3, r3, r2
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002d3e:	681b      	ldr	r3, [r3, #0]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	607a      	str	r2, [r7, #4]
 8002d56:	603b      	str	r3, [r7, #0]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d5c:	7afb      	ldrb	r3, [r7, #11]
 8002d5e:	f003 020f 	and.w	r2, r3, #15
 8002d62:	4613      	mov	r3, r2
 8002d64:	00db      	lsls	r3, r3, #3
 8002d66:	1a9b      	subs	r3, r3, r2
 8002d68:	009b      	lsls	r3, r3, #2
 8002d6a:	3338      	adds	r3, #56	; 0x38
 8002d6c:	68fa      	ldr	r2, [r7, #12]
 8002d6e:	4413      	add	r3, r2
 8002d70:	3304      	adds	r3, #4
 8002d72:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	683a      	ldr	r2, [r7, #0]
 8002d7e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	2200      	movs	r2, #0
 8002d84:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d8c:	7afb      	ldrb	r3, [r7, #11]
 8002d8e:	f003 030f 	and.w	r3, r3, #15
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d102      	bne.n	8002da6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002da6:	7afb      	ldrb	r3, [r7, #11]
 8002da8:	f003 030f 	and.w	r3, r3, #15
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d109      	bne.n	8002dc4 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6818      	ldr	r0, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	461a      	mov	r2, r3
 8002dbc:	6979      	ldr	r1, [r7, #20]
 8002dbe:	f002 f859 	bl	8004e74 <USB_EP0StartXfer>
 8002dc2:	e008      	b.n	8002dd6 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	461a      	mov	r2, r3
 8002dd0:	6979      	ldr	r1, [r7, #20]
 8002dd2:	f001 fe0b 	bl	80049ec <USB_EPStartXfer>
  }

  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	460b      	mov	r3, r1
 8002dea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002dec:	78fb      	ldrb	r3, [r7, #3]
 8002dee:	f003 020f 	and.w	r2, r3, #15
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	d901      	bls.n	8002dfe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e050      	b.n	8002ea0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002dfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	da0f      	bge.n	8002e26 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e06:	78fb      	ldrb	r3, [r7, #3]
 8002e08:	f003 020f 	and.w	r2, r3, #15
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	00db      	lsls	r3, r3, #3
 8002e10:	1a9b      	subs	r3, r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	3338      	adds	r3, #56	; 0x38
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	4413      	add	r3, r2
 8002e1a:	3304      	adds	r3, #4
 8002e1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2201      	movs	r2, #1
 8002e22:	705a      	strb	r2, [r3, #1]
 8002e24:	e00d      	b.n	8002e42 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e26:	78fa      	ldrb	r2, [r7, #3]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	1a9b      	subs	r3, r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	4413      	add	r3, r2
 8002e38:	3304      	adds	r3, #4
 8002e3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2201      	movs	r2, #1
 8002e46:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e48:	78fb      	ldrb	r3, [r7, #3]
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	b2da      	uxtb	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d101      	bne.n	8002e62 <HAL_PCD_EP_SetStall+0x82>
 8002e5e:	2302      	movs	r3, #2
 8002e60:	e01e      	b.n	8002ea0 <HAL_PCD_EP_SetStall+0xc0>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68f9      	ldr	r1, [r7, #12]
 8002e70:	4618      	mov	r0, r3
 8002e72:	f002 f9e8 	bl	8005246 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e76:	78fb      	ldrb	r3, [r7, #3]
 8002e78:	f003 030f 	and.w	r3, r3, #15
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10a      	bne.n	8002e96 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6818      	ldr	r0, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	b2d9      	uxtb	r1, r3
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002e90:	461a      	mov	r2, r3
 8002e92:	f002 fbd9 	bl	8005648 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3710      	adds	r7, #16
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b084      	sub	sp, #16
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002eb4:	78fb      	ldrb	r3, [r7, #3]
 8002eb6:	f003 020f 	and.w	r2, r3, #15
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d901      	bls.n	8002ec6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e042      	b.n	8002f4c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002ec6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	da0f      	bge.n	8002eee <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ece:	78fb      	ldrb	r3, [r7, #3]
 8002ed0:	f003 020f 	and.w	r2, r3, #15
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	00db      	lsls	r3, r3, #3
 8002ed8:	1a9b      	subs	r3, r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	3338      	adds	r3, #56	; 0x38
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3304      	adds	r3, #4
 8002ee4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	705a      	strb	r2, [r3, #1]
 8002eec:	e00f      	b.n	8002f0e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002eee:	78fb      	ldrb	r3, [r7, #3]
 8002ef0:	f003 020f 	and.w	r2, r3, #15
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	1a9b      	subs	r3, r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	4413      	add	r3, r2
 8002f04:	3304      	adds	r3, #4
 8002f06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f14:	78fb      	ldrb	r3, [r7, #3]
 8002f16:	f003 030f 	and.w	r3, r3, #15
 8002f1a:	b2da      	uxtb	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d101      	bne.n	8002f2e <HAL_PCD_EP_ClrStall+0x86>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	e00e      	b.n	8002f4c <HAL_PCD_EP_ClrStall+0xa4>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2201      	movs	r2, #1
 8002f32:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68f9      	ldr	r1, [r7, #12]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f002 f9f0 	bl	8005322 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002f4a:	2300      	movs	r3, #0
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3710      	adds	r7, #16
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b08a      	sub	sp, #40	; 0x28
 8002f58:	af02      	add	r7, sp, #8
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002f68:	683a      	ldr	r2, [r7, #0]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	1a9b      	subs	r3, r3, r2
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	3338      	adds	r3, #56	; 0x38
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	4413      	add	r3, r2
 8002f78:	3304      	adds	r3, #4
 8002f7a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	699a      	ldr	r2, [r3, #24]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	695b      	ldr	r3, [r3, #20]
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d901      	bls.n	8002f8c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e06c      	b.n	8003066 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	695a      	ldr	r2, [r3, #20]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	69fa      	ldr	r2, [r7, #28]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d902      	bls.n	8002fa8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	3303      	adds	r3, #3
 8002fac:	089b      	lsrs	r3, r3, #2
 8002fae:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002fb0:	e02b      	b.n	800300a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	695a      	ldr	r2, [r3, #20]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	699b      	ldr	r3, [r3, #24]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	69fa      	ldr	r2, [r7, #28]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d902      	bls.n	8002fce <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	3303      	adds	r3, #3
 8002fd2:	089b      	lsrs	r3, r3, #2
 8002fd4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	68d9      	ldr	r1, [r3, #12]
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	9300      	str	r3, [sp, #0]
 8002fea:	4603      	mov	r3, r0
 8002fec:	6978      	ldr	r0, [r7, #20]
 8002fee:	f002 f894 	bl	800511a <USB_WritePacket>

    ep->xfer_buff  += len;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	441a      	add	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	699a      	ldr	r2, [r3, #24]
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	441a      	add	r2, r3
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	015a      	lsls	r2, r3, #5
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	4413      	add	r3, r2
 8003012:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800301a:	69ba      	ldr	r2, [r7, #24]
 800301c:	429a      	cmp	r2, r3
 800301e:	d809      	bhi.n	8003034 <PCD_WriteEmptyTxFifo+0xe0>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	699a      	ldr	r2, [r3, #24]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003028:	429a      	cmp	r2, r3
 800302a:	d203      	bcs.n	8003034 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	695b      	ldr	r3, [r3, #20]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1be      	bne.n	8002fb2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	695a      	ldr	r2, [r3, #20]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	429a      	cmp	r2, r3
 800303e:	d811      	bhi.n	8003064 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	2201      	movs	r2, #1
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003054:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	43db      	mvns	r3, r3
 800305a:	6939      	ldr	r1, [r7, #16]
 800305c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003060:	4013      	ands	r3, r2
 8003062:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3720      	adds	r7, #32
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	333c      	adds	r3, #60	; 0x3c
 8003088:	3304      	adds	r3, #4
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	015a      	lsls	r2, r3, #5
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	4413      	add	r3, r2
 8003096:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	f040 80a0 	bne.w	80031e8 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d015      	beq.n	80030de <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	4a72      	ldr	r2, [pc, #456]	; (8003280 <PCD_EP_OutXfrComplete_int+0x210>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	f240 80dd 	bls.w	8003276 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	f000 80d7 	beq.w	8003276 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	015a      	lsls	r2, r3, #5
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	4413      	add	r3, r2
 80030d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030d4:	461a      	mov	r2, r3
 80030d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030da:	6093      	str	r3, [r2, #8]
 80030dc:	e0cb      	b.n	8003276 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	f003 0320 	and.w	r3, r3, #32
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d009      	beq.n	80030fc <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	015a      	lsls	r2, r3, #5
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	4413      	add	r3, r2
 80030f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030f4:	461a      	mov	r2, r3
 80030f6:	2320      	movs	r3, #32
 80030f8:	6093      	str	r3, [r2, #8]
 80030fa:	e0bc      	b.n	8003276 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003102:	2b00      	cmp	r3, #0
 8003104:	f040 80b7 	bne.w	8003276 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	4a5d      	ldr	r2, [pc, #372]	; (8003280 <PCD_EP_OutXfrComplete_int+0x210>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d90f      	bls.n	8003130 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003116:	2b00      	cmp	r3, #0
 8003118:	d00a      	beq.n	8003130 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	015a      	lsls	r2, r3, #5
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	4413      	add	r3, r2
 8003122:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003126:	461a      	mov	r2, r3
 8003128:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800312c:	6093      	str	r3, [r2, #8]
 800312e:	e0a2      	b.n	8003276 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003130:	6879      	ldr	r1, [r7, #4]
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	4613      	mov	r3, r2
 8003136:	00db      	lsls	r3, r3, #3
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003142:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	0159      	lsls	r1, r3, #5
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	440b      	add	r3, r1
 800314c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003156:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	4613      	mov	r3, r2
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	1a9b      	subs	r3, r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	4403      	add	r3, r0
 8003166:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800316a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	4613      	mov	r3, r2
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800317e:	6819      	ldr	r1, [r3, #0]
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	683a      	ldr	r2, [r7, #0]
 8003184:	4613      	mov	r3, r2
 8003186:	00db      	lsls	r3, r3, #3
 8003188:	1a9b      	subs	r3, r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	4403      	add	r3, r0
 800318e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4419      	add	r1, r3
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	683a      	ldr	r2, [r7, #0]
 800319a:	4613      	mov	r3, r2
 800319c:	00db      	lsls	r3, r3, #3
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	4403      	add	r3, r0
 80031a4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80031a8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d114      	bne.n	80031da <PCD_EP_OutXfrComplete_int+0x16a>
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	4613      	mov	r3, r2
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	1a9b      	subs	r3, r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	440b      	add	r3, r1
 80031be:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d108      	bne.n	80031da <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6818      	ldr	r0, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80031d2:	461a      	mov	r2, r3
 80031d4:	2101      	movs	r1, #1
 80031d6:	f002 fa37 	bl	8005648 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	4619      	mov	r1, r3
 80031e0:	6878      	ldr	r0, [r7, #4]
 80031e2:	f004 f9cb 	bl	800757c <HAL_PCD_DataOutStageCallback>
 80031e6:	e046      	b.n	8003276 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	4a26      	ldr	r2, [pc, #152]	; (8003284 <PCD_EP_OutXfrComplete_int+0x214>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d124      	bne.n	800323a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00a      	beq.n	8003210 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	015a      	lsls	r2, r3, #5
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	4413      	add	r3, r2
 8003202:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003206:	461a      	mov	r2, r3
 8003208:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800320c:	6093      	str	r3, [r2, #8]
 800320e:	e032      	b.n	8003276 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	f003 0320 	and.w	r3, r3, #32
 8003216:	2b00      	cmp	r3, #0
 8003218:	d008      	beq.n	800322c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	015a      	lsls	r2, r3, #5
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	4413      	add	r3, r2
 8003222:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003226:	461a      	mov	r2, r3
 8003228:	2320      	movs	r3, #32
 800322a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	b2db      	uxtb	r3, r3
 8003230:	4619      	mov	r1, r3
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f004 f9a2 	bl	800757c <HAL_PCD_DataOutStageCallback>
 8003238:	e01d      	b.n	8003276 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d114      	bne.n	800326a <PCD_EP_OutXfrComplete_int+0x1fa>
 8003240:	6879      	ldr	r1, [r7, #4]
 8003242:	683a      	ldr	r2, [r7, #0]
 8003244:	4613      	mov	r3, r2
 8003246:	00db      	lsls	r3, r3, #3
 8003248:	1a9b      	subs	r3, r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	440b      	add	r3, r1
 800324e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d108      	bne.n	800326a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6818      	ldr	r0, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003262:	461a      	mov	r2, r3
 8003264:	2100      	movs	r1, #0
 8003266:	f002 f9ef 	bl	8005648 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	b2db      	uxtb	r3, r3
 800326e:	4619      	mov	r1, r3
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	f004 f983 	bl	800757c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3718      	adds	r7, #24
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	4f54300a 	.word	0x4f54300a
 8003284:	4f54310a 	.word	0x4f54310a

08003288 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	333c      	adds	r3, #60	; 0x3c
 80032a0:	3304      	adds	r3, #4
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	015a      	lsls	r2, r3, #5
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	4413      	add	r3, r2
 80032ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	4a15      	ldr	r2, [pc, #84]	; (8003310 <PCD_EP_OutSetupPacket_int+0x88>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d90e      	bls.n	80032dc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d009      	beq.n	80032dc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	015a      	lsls	r2, r3, #5
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	4413      	add	r3, r2
 80032d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032d4:	461a      	mov	r2, r3
 80032d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032da:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f004 f93b 	bl	8007558 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4a0a      	ldr	r2, [pc, #40]	; (8003310 <PCD_EP_OutSetupPacket_int+0x88>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d90c      	bls.n	8003304 <PCD_EP_OutSetupPacket_int+0x7c>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d108      	bne.n	8003304 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6818      	ldr	r0, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80032fc:	461a      	mov	r2, r3
 80032fe:	2101      	movs	r1, #1
 8003300:	f002 f9a2 	bl	8005648 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	4f54300a 	.word	0x4f54300a

08003314 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	460b      	mov	r3, r1
 800331e:	70fb      	strb	r3, [r7, #3]
 8003320:	4613      	mov	r3, r2
 8003322:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800332c:	78fb      	ldrb	r3, [r7, #3]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d107      	bne.n	8003342 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003332:	883b      	ldrh	r3, [r7, #0]
 8003334:	0419      	lsls	r1, r3, #16
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68ba      	ldr	r2, [r7, #8]
 800333c:	430a      	orrs	r2, r1
 800333e:	629a      	str	r2, [r3, #40]	; 0x28
 8003340:	e028      	b.n	8003394 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003348:	0c1b      	lsrs	r3, r3, #16
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	4413      	add	r3, r2
 800334e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003350:	2300      	movs	r3, #0
 8003352:	73fb      	strb	r3, [r7, #15]
 8003354:	e00d      	b.n	8003372 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	7bfb      	ldrb	r3, [r7, #15]
 800335c:	3340      	adds	r3, #64	; 0x40
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4413      	add	r3, r2
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	0c1b      	lsrs	r3, r3, #16
 8003366:	68ba      	ldr	r2, [r7, #8]
 8003368:	4413      	add	r3, r2
 800336a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800336c:	7bfb      	ldrb	r3, [r7, #15]
 800336e:	3301      	adds	r3, #1
 8003370:	73fb      	strb	r3, [r7, #15]
 8003372:	7bfa      	ldrb	r2, [r7, #15]
 8003374:	78fb      	ldrb	r3, [r7, #3]
 8003376:	3b01      	subs	r3, #1
 8003378:	429a      	cmp	r2, r3
 800337a:	d3ec      	bcc.n	8003356 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800337c:	883b      	ldrh	r3, [r7, #0]
 800337e:	0418      	lsls	r0, r3, #16
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6819      	ldr	r1, [r3, #0]
 8003384:	78fb      	ldrb	r3, [r7, #3]
 8003386:	3b01      	subs	r3, #1
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	4302      	orrs	r2, r0
 800338c:	3340      	adds	r3, #64	; 0x40
 800338e:	009b      	lsls	r3, r3, #2
 8003390:	440b      	add	r3, r1
 8003392:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3714      	adds	r7, #20
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80033a2:	b480      	push	{r7}
 80033a4:	b083      	sub	sp, #12
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	460b      	mov	r3, r1
 80033ac:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	887a      	ldrh	r2, [r7, #2]
 80033b4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	460b      	mov	r3, r1
 80033ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80033d0:	bf00      	nop
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e267      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d075      	beq.n	80034e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033fa:	4b88      	ldr	r3, [pc, #544]	; (800361c <HAL_RCC_OscConfig+0x240>)
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 030c 	and.w	r3, r3, #12
 8003402:	2b04      	cmp	r3, #4
 8003404:	d00c      	beq.n	8003420 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003406:	4b85      	ldr	r3, [pc, #532]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800340e:	2b08      	cmp	r3, #8
 8003410:	d112      	bne.n	8003438 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003412:	4b82      	ldr	r3, [pc, #520]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800341a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800341e:	d10b      	bne.n	8003438 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003420:	4b7e      	ldr	r3, [pc, #504]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d05b      	beq.n	80034e4 <HAL_RCC_OscConfig+0x108>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d157      	bne.n	80034e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e242      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003440:	d106      	bne.n	8003450 <HAL_RCC_OscConfig+0x74>
 8003442:	4b76      	ldr	r3, [pc, #472]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a75      	ldr	r2, [pc, #468]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003448:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	e01d      	b.n	800348c <HAL_RCC_OscConfig+0xb0>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003458:	d10c      	bne.n	8003474 <HAL_RCC_OscConfig+0x98>
 800345a:	4b70      	ldr	r3, [pc, #448]	; (800361c <HAL_RCC_OscConfig+0x240>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a6f      	ldr	r2, [pc, #444]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003460:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003464:	6013      	str	r3, [r2, #0]
 8003466:	4b6d      	ldr	r3, [pc, #436]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a6c      	ldr	r2, [pc, #432]	; (800361c <HAL_RCC_OscConfig+0x240>)
 800346c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003470:	6013      	str	r3, [r2, #0]
 8003472:	e00b      	b.n	800348c <HAL_RCC_OscConfig+0xb0>
 8003474:	4b69      	ldr	r3, [pc, #420]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a68      	ldr	r2, [pc, #416]	; (800361c <HAL_RCC_OscConfig+0x240>)
 800347a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800347e:	6013      	str	r3, [r2, #0]
 8003480:	4b66      	ldr	r3, [pc, #408]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a65      	ldr	r2, [pc, #404]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003486:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800348a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d013      	beq.n	80034bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003494:	f7fd fd10 	bl	8000eb8 <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800349c:	f7fd fd0c 	bl	8000eb8 <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b64      	cmp	r3, #100	; 0x64
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e207      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ae:	4b5b      	ldr	r3, [pc, #364]	; (800361c <HAL_RCC_OscConfig+0x240>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0f0      	beq.n	800349c <HAL_RCC_OscConfig+0xc0>
 80034ba:	e014      	b.n	80034e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034bc:	f7fd fcfc 	bl	8000eb8 <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034c4:	f7fd fcf8 	bl	8000eb8 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b64      	cmp	r3, #100	; 0x64
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e1f3      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034d6:	4b51      	ldr	r3, [pc, #324]	; (800361c <HAL_RCC_OscConfig+0x240>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f0      	bne.n	80034c4 <HAL_RCC_OscConfig+0xe8>
 80034e2:	e000      	b.n	80034e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d063      	beq.n	80035ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034f2:	4b4a      	ldr	r3, [pc, #296]	; (800361c <HAL_RCC_OscConfig+0x240>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f003 030c 	and.w	r3, r3, #12
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00b      	beq.n	8003516 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034fe:	4b47      	ldr	r3, [pc, #284]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003506:	2b08      	cmp	r3, #8
 8003508:	d11c      	bne.n	8003544 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800350a:	4b44      	ldr	r3, [pc, #272]	; (800361c <HAL_RCC_OscConfig+0x240>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d116      	bne.n	8003544 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003516:	4b41      	ldr	r3, [pc, #260]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d005      	beq.n	800352e <HAL_RCC_OscConfig+0x152>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d001      	beq.n	800352e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e1c7      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800352e:	4b3b      	ldr	r3, [pc, #236]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	4937      	ldr	r1, [pc, #220]	; (800361c <HAL_RCC_OscConfig+0x240>)
 800353e:	4313      	orrs	r3, r2
 8003540:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003542:	e03a      	b.n	80035ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d020      	beq.n	800358e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800354c:	4b34      	ldr	r3, [pc, #208]	; (8003620 <HAL_RCC_OscConfig+0x244>)
 800354e:	2201      	movs	r2, #1
 8003550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003552:	f7fd fcb1 	bl	8000eb8 <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800355a:	f7fd fcad 	bl	8000eb8 <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e1a8      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800356c:	4b2b      	ldr	r3, [pc, #172]	; (800361c <HAL_RCC_OscConfig+0x240>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0f0      	beq.n	800355a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003578:	4b28      	ldr	r3, [pc, #160]	; (800361c <HAL_RCC_OscConfig+0x240>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	00db      	lsls	r3, r3, #3
 8003586:	4925      	ldr	r1, [pc, #148]	; (800361c <HAL_RCC_OscConfig+0x240>)
 8003588:	4313      	orrs	r3, r2
 800358a:	600b      	str	r3, [r1, #0]
 800358c:	e015      	b.n	80035ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800358e:	4b24      	ldr	r3, [pc, #144]	; (8003620 <HAL_RCC_OscConfig+0x244>)
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003594:	f7fd fc90 	bl	8000eb8 <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800359c:	f7fd fc8c 	bl	8000eb8 <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e187      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ae:	4b1b      	ldr	r3, [pc, #108]	; (800361c <HAL_RCC_OscConfig+0x240>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1f0      	bne.n	800359c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d036      	beq.n	8003634 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d016      	beq.n	80035fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ce:	4b15      	ldr	r3, [pc, #84]	; (8003624 <HAL_RCC_OscConfig+0x248>)
 80035d0:	2201      	movs	r2, #1
 80035d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035d4:	f7fd fc70 	bl	8000eb8 <HAL_GetTick>
 80035d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035da:	e008      	b.n	80035ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035dc:	f7fd fc6c 	bl	8000eb8 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d901      	bls.n	80035ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e167      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ee:	4b0b      	ldr	r3, [pc, #44]	; (800361c <HAL_RCC_OscConfig+0x240>)
 80035f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d0f0      	beq.n	80035dc <HAL_RCC_OscConfig+0x200>
 80035fa:	e01b      	b.n	8003634 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035fc:	4b09      	ldr	r3, [pc, #36]	; (8003624 <HAL_RCC_OscConfig+0x248>)
 80035fe:	2200      	movs	r2, #0
 8003600:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003602:	f7fd fc59 	bl	8000eb8 <HAL_GetTick>
 8003606:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003608:	e00e      	b.n	8003628 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800360a:	f7fd fc55 	bl	8000eb8 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d907      	bls.n	8003628 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e150      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
 800361c:	40023800 	.word	0x40023800
 8003620:	42470000 	.word	0x42470000
 8003624:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003628:	4b88      	ldr	r3, [pc, #544]	; (800384c <HAL_RCC_OscConfig+0x470>)
 800362a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1ea      	bne.n	800360a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0304 	and.w	r3, r3, #4
 800363c:	2b00      	cmp	r3, #0
 800363e:	f000 8097 	beq.w	8003770 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003642:	2300      	movs	r3, #0
 8003644:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003646:	4b81      	ldr	r3, [pc, #516]	; (800384c <HAL_RCC_OscConfig+0x470>)
 8003648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d10f      	bne.n	8003672 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003652:	2300      	movs	r3, #0
 8003654:	60bb      	str	r3, [r7, #8]
 8003656:	4b7d      	ldr	r3, [pc, #500]	; (800384c <HAL_RCC_OscConfig+0x470>)
 8003658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365a:	4a7c      	ldr	r2, [pc, #496]	; (800384c <HAL_RCC_OscConfig+0x470>)
 800365c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003660:	6413      	str	r3, [r2, #64]	; 0x40
 8003662:	4b7a      	ldr	r3, [pc, #488]	; (800384c <HAL_RCC_OscConfig+0x470>)
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366a:	60bb      	str	r3, [r7, #8]
 800366c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800366e:	2301      	movs	r3, #1
 8003670:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003672:	4b77      	ldr	r3, [pc, #476]	; (8003850 <HAL_RCC_OscConfig+0x474>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800367a:	2b00      	cmp	r3, #0
 800367c:	d118      	bne.n	80036b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800367e:	4b74      	ldr	r3, [pc, #464]	; (8003850 <HAL_RCC_OscConfig+0x474>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a73      	ldr	r2, [pc, #460]	; (8003850 <HAL_RCC_OscConfig+0x474>)
 8003684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003688:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800368a:	f7fd fc15 	bl	8000eb8 <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003690:	e008      	b.n	80036a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003692:	f7fd fc11 	bl	8000eb8 <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d901      	bls.n	80036a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e10c      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a4:	4b6a      	ldr	r3, [pc, #424]	; (8003850 <HAL_RCC_OscConfig+0x474>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0f0      	beq.n	8003692 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d106      	bne.n	80036c6 <HAL_RCC_OscConfig+0x2ea>
 80036b8:	4b64      	ldr	r3, [pc, #400]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036bc:	4a63      	ldr	r2, [pc, #396]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036be:	f043 0301 	orr.w	r3, r3, #1
 80036c2:	6713      	str	r3, [r2, #112]	; 0x70
 80036c4:	e01c      	b.n	8003700 <HAL_RCC_OscConfig+0x324>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2b05      	cmp	r3, #5
 80036cc:	d10c      	bne.n	80036e8 <HAL_RCC_OscConfig+0x30c>
 80036ce:	4b5f      	ldr	r3, [pc, #380]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d2:	4a5e      	ldr	r2, [pc, #376]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036d4:	f043 0304 	orr.w	r3, r3, #4
 80036d8:	6713      	str	r3, [r2, #112]	; 0x70
 80036da:	4b5c      	ldr	r3, [pc, #368]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036de:	4a5b      	ldr	r2, [pc, #364]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036e0:	f043 0301 	orr.w	r3, r3, #1
 80036e4:	6713      	str	r3, [r2, #112]	; 0x70
 80036e6:	e00b      	b.n	8003700 <HAL_RCC_OscConfig+0x324>
 80036e8:	4b58      	ldr	r3, [pc, #352]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ec:	4a57      	ldr	r2, [pc, #348]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036ee:	f023 0301 	bic.w	r3, r3, #1
 80036f2:	6713      	str	r3, [r2, #112]	; 0x70
 80036f4:	4b55      	ldr	r3, [pc, #340]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f8:	4a54      	ldr	r2, [pc, #336]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80036fa:	f023 0304 	bic.w	r3, r3, #4
 80036fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d015      	beq.n	8003734 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003708:	f7fd fbd6 	bl	8000eb8 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800370e:	e00a      	b.n	8003726 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003710:	f7fd fbd2 	bl	8000eb8 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	f241 3288 	movw	r2, #5000	; 0x1388
 800371e:	4293      	cmp	r3, r2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e0cb      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003726:	4b49      	ldr	r3, [pc, #292]	; (800384c <HAL_RCC_OscConfig+0x470>)
 8003728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0ee      	beq.n	8003710 <HAL_RCC_OscConfig+0x334>
 8003732:	e014      	b.n	800375e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003734:	f7fd fbc0 	bl	8000eb8 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800373a:	e00a      	b.n	8003752 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800373c:	f7fd fbbc 	bl	8000eb8 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	f241 3288 	movw	r2, #5000	; 0x1388
 800374a:	4293      	cmp	r3, r2
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e0b5      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003752:	4b3e      	ldr	r3, [pc, #248]	; (800384c <HAL_RCC_OscConfig+0x470>)
 8003754:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003756:	f003 0302 	and.w	r3, r3, #2
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1ee      	bne.n	800373c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800375e:	7dfb      	ldrb	r3, [r7, #23]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d105      	bne.n	8003770 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003764:	4b39      	ldr	r3, [pc, #228]	; (800384c <HAL_RCC_OscConfig+0x470>)
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	4a38      	ldr	r2, [pc, #224]	; (800384c <HAL_RCC_OscConfig+0x470>)
 800376a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800376e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 80a1 	beq.w	80038bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800377a:	4b34      	ldr	r3, [pc, #208]	; (800384c <HAL_RCC_OscConfig+0x470>)
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f003 030c 	and.w	r3, r3, #12
 8003782:	2b08      	cmp	r3, #8
 8003784:	d05c      	beq.n	8003840 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	2b02      	cmp	r3, #2
 800378c:	d141      	bne.n	8003812 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800378e:	4b31      	ldr	r3, [pc, #196]	; (8003854 <HAL_RCC_OscConfig+0x478>)
 8003790:	2200      	movs	r2, #0
 8003792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003794:	f7fd fb90 	bl	8000eb8 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800379c:	f7fd fb8c 	bl	8000eb8 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e087      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ae:	4b27      	ldr	r3, [pc, #156]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f0      	bne.n	800379c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	69da      	ldr	r2, [r3, #28]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c8:	019b      	lsls	r3, r3, #6
 80037ca:	431a      	orrs	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d0:	085b      	lsrs	r3, r3, #1
 80037d2:	3b01      	subs	r3, #1
 80037d4:	041b      	lsls	r3, r3, #16
 80037d6:	431a      	orrs	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037dc:	061b      	lsls	r3, r3, #24
 80037de:	491b      	ldr	r1, [pc, #108]	; (800384c <HAL_RCC_OscConfig+0x470>)
 80037e0:	4313      	orrs	r3, r2
 80037e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037e4:	4b1b      	ldr	r3, [pc, #108]	; (8003854 <HAL_RCC_OscConfig+0x478>)
 80037e6:	2201      	movs	r2, #1
 80037e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ea:	f7fd fb65 	bl	8000eb8 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037f0:	e008      	b.n	8003804 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037f2:	f7fd fb61 	bl	8000eb8 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	2b02      	cmp	r3, #2
 80037fe:	d901      	bls.n	8003804 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e05c      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003804:	4b11      	ldr	r3, [pc, #68]	; (800384c <HAL_RCC_OscConfig+0x470>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0f0      	beq.n	80037f2 <HAL_RCC_OscConfig+0x416>
 8003810:	e054      	b.n	80038bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003812:	4b10      	ldr	r3, [pc, #64]	; (8003854 <HAL_RCC_OscConfig+0x478>)
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003818:	f7fd fb4e 	bl	8000eb8 <HAL_GetTick>
 800381c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800381e:	e008      	b.n	8003832 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003820:	f7fd fb4a 	bl	8000eb8 <HAL_GetTick>
 8003824:	4602      	mov	r2, r0
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	1ad3      	subs	r3, r2, r3
 800382a:	2b02      	cmp	r3, #2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e045      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003832:	4b06      	ldr	r3, [pc, #24]	; (800384c <HAL_RCC_OscConfig+0x470>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d1f0      	bne.n	8003820 <HAL_RCC_OscConfig+0x444>
 800383e:	e03d      	b.n	80038bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	2b01      	cmp	r3, #1
 8003846:	d107      	bne.n	8003858 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e038      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
 800384c:	40023800 	.word	0x40023800
 8003850:	40007000 	.word	0x40007000
 8003854:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003858:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <HAL_RCC_OscConfig+0x4ec>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d028      	beq.n	80038b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003870:	429a      	cmp	r2, r3
 8003872:	d121      	bne.n	80038b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800387e:	429a      	cmp	r2, r3
 8003880:	d11a      	bne.n	80038b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003888:	4013      	ands	r3, r2
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800388e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003890:	4293      	cmp	r3, r2
 8003892:	d111      	bne.n	80038b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800389e:	085b      	lsrs	r3, r3, #1
 80038a0:	3b01      	subs	r3, #1
 80038a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d107      	bne.n	80038b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d001      	beq.n	80038bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	e000      	b.n	80038be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80038bc:	2300      	movs	r3, #0
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3718      	adds	r7, #24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40023800 	.word	0x40023800

080038cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d101      	bne.n	80038e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e0cc      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038e0:	4b68      	ldr	r3, [pc, #416]	; (8003a84 <HAL_RCC_ClockConfig+0x1b8>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0307 	and.w	r3, r3, #7
 80038e8:	683a      	ldr	r2, [r7, #0]
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d90c      	bls.n	8003908 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ee:	4b65      	ldr	r3, [pc, #404]	; (8003a84 <HAL_RCC_ClockConfig+0x1b8>)
 80038f0:	683a      	ldr	r2, [r7, #0]
 80038f2:	b2d2      	uxtb	r2, r2
 80038f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038f6:	4b63      	ldr	r3, [pc, #396]	; (8003a84 <HAL_RCC_ClockConfig+0x1b8>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0307 	and.w	r3, r3, #7
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	429a      	cmp	r2, r3
 8003902:	d001      	beq.n	8003908 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e0b8      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d020      	beq.n	8003956 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0304 	and.w	r3, r3, #4
 800391c:	2b00      	cmp	r3, #0
 800391e:	d005      	beq.n	800392c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003920:	4b59      	ldr	r3, [pc, #356]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	4a58      	ldr	r2, [pc, #352]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 8003926:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800392a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 0308 	and.w	r3, r3, #8
 8003934:	2b00      	cmp	r3, #0
 8003936:	d005      	beq.n	8003944 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003938:	4b53      	ldr	r3, [pc, #332]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	4a52      	ldr	r2, [pc, #328]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 800393e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003942:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003944:	4b50      	ldr	r3, [pc, #320]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	494d      	ldr	r1, [pc, #308]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 8003952:	4313      	orrs	r3, r2
 8003954:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d044      	beq.n	80039ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d107      	bne.n	800397a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	4b47      	ldr	r3, [pc, #284]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d119      	bne.n	80039aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e07f      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b02      	cmp	r3, #2
 8003980:	d003      	beq.n	800398a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003986:	2b03      	cmp	r3, #3
 8003988:	d107      	bne.n	800399a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800398a:	4b3f      	ldr	r3, [pc, #252]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d109      	bne.n	80039aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e06f      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800399a:	4b3b      	ldr	r3, [pc, #236]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e067      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039aa:	4b37      	ldr	r3, [pc, #220]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f023 0203 	bic.w	r2, r3, #3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	4934      	ldr	r1, [pc, #208]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039bc:	f7fd fa7c 	bl	8000eb8 <HAL_GetTick>
 80039c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c2:	e00a      	b.n	80039da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c4:	f7fd fa78 	bl	8000eb8 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e04f      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039da:	4b2b      	ldr	r3, [pc, #172]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 020c 	and.w	r2, r3, #12
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d1eb      	bne.n	80039c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039ec:	4b25      	ldr	r3, [pc, #148]	; (8003a84 <HAL_RCC_ClockConfig+0x1b8>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0307 	and.w	r3, r3, #7
 80039f4:	683a      	ldr	r2, [r7, #0]
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d20c      	bcs.n	8003a14 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039fa:	4b22      	ldr	r3, [pc, #136]	; (8003a84 <HAL_RCC_ClockConfig+0x1b8>)
 80039fc:	683a      	ldr	r2, [r7, #0]
 80039fe:	b2d2      	uxtb	r2, r2
 8003a00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a02:	4b20      	ldr	r3, [pc, #128]	; (8003a84 <HAL_RCC_ClockConfig+0x1b8>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0307 	and.w	r3, r3, #7
 8003a0a:	683a      	ldr	r2, [r7, #0]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d001      	beq.n	8003a14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e032      	b.n	8003a7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0304 	and.w	r3, r3, #4
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d008      	beq.n	8003a32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a20:	4b19      	ldr	r3, [pc, #100]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	4916      	ldr	r1, [pc, #88]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d009      	beq.n	8003a52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a3e:	4b12      	ldr	r3, [pc, #72]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	490e      	ldr	r1, [pc, #56]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a52:	f000 f821 	bl	8003a98 <HAL_RCC_GetSysClockFreq>
 8003a56:	4602      	mov	r2, r0
 8003a58:	4b0b      	ldr	r3, [pc, #44]	; (8003a88 <HAL_RCC_ClockConfig+0x1bc>)
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	091b      	lsrs	r3, r3, #4
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	490a      	ldr	r1, [pc, #40]	; (8003a8c <HAL_RCC_ClockConfig+0x1c0>)
 8003a64:	5ccb      	ldrb	r3, [r1, r3]
 8003a66:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6a:	4a09      	ldr	r2, [pc, #36]	; (8003a90 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a6e:	4b09      	ldr	r3, [pc, #36]	; (8003a94 <HAL_RCC_ClockConfig+0x1c8>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fd f9dc 	bl	8000e30 <HAL_InitTick>

  return HAL_OK;
 8003a78:	2300      	movs	r3, #0
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40023c00 	.word	0x40023c00
 8003a88:	40023800 	.word	0x40023800
 8003a8c:	080084c8 	.word	0x080084c8
 8003a90:	20000000 	.word	0x20000000
 8003a94:	20000004 	.word	0x20000004

08003a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a9c:	b094      	sub	sp, #80	; 0x50
 8003a9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	647b      	str	r3, [r7, #68]	; 0x44
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003aac:	2300      	movs	r3, #0
 8003aae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ab0:	4b79      	ldr	r3, [pc, #484]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f003 030c 	and.w	r3, r3, #12
 8003ab8:	2b08      	cmp	r3, #8
 8003aba:	d00d      	beq.n	8003ad8 <HAL_RCC_GetSysClockFreq+0x40>
 8003abc:	2b08      	cmp	r3, #8
 8003abe:	f200 80e1 	bhi.w	8003c84 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d002      	beq.n	8003acc <HAL_RCC_GetSysClockFreq+0x34>
 8003ac6:	2b04      	cmp	r3, #4
 8003ac8:	d003      	beq.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003aca:	e0db      	b.n	8003c84 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003acc:	4b73      	ldr	r3, [pc, #460]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x204>)
 8003ace:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003ad0:	e0db      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ad2:	4b73      	ldr	r3, [pc, #460]	; (8003ca0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003ad4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003ad6:	e0d8      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ad8:	4b6f      	ldr	r3, [pc, #444]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ae0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ae2:	4b6d      	ldr	r3, [pc, #436]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d063      	beq.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aee:	4b6a      	ldr	r3, [pc, #424]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x200>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	099b      	lsrs	r3, r3, #6
 8003af4:	2200      	movs	r2, #0
 8003af6:	63bb      	str	r3, [r7, #56]	; 0x38
 8003af8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b00:	633b      	str	r3, [r7, #48]	; 0x30
 8003b02:	2300      	movs	r3, #0
 8003b04:	637b      	str	r3, [r7, #52]	; 0x34
 8003b06:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003b0a:	4622      	mov	r2, r4
 8003b0c:	462b      	mov	r3, r5
 8003b0e:	f04f 0000 	mov.w	r0, #0
 8003b12:	f04f 0100 	mov.w	r1, #0
 8003b16:	0159      	lsls	r1, r3, #5
 8003b18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b1c:	0150      	lsls	r0, r2, #5
 8003b1e:	4602      	mov	r2, r0
 8003b20:	460b      	mov	r3, r1
 8003b22:	4621      	mov	r1, r4
 8003b24:	1a51      	subs	r1, r2, r1
 8003b26:	6139      	str	r1, [r7, #16]
 8003b28:	4629      	mov	r1, r5
 8003b2a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b2e:	617b      	str	r3, [r7, #20]
 8003b30:	f04f 0200 	mov.w	r2, #0
 8003b34:	f04f 0300 	mov.w	r3, #0
 8003b38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b3c:	4659      	mov	r1, fp
 8003b3e:	018b      	lsls	r3, r1, #6
 8003b40:	4651      	mov	r1, sl
 8003b42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b46:	4651      	mov	r1, sl
 8003b48:	018a      	lsls	r2, r1, #6
 8003b4a:	4651      	mov	r1, sl
 8003b4c:	ebb2 0801 	subs.w	r8, r2, r1
 8003b50:	4659      	mov	r1, fp
 8003b52:	eb63 0901 	sbc.w	r9, r3, r1
 8003b56:	f04f 0200 	mov.w	r2, #0
 8003b5a:	f04f 0300 	mov.w	r3, #0
 8003b5e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b62:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b66:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b6a:	4690      	mov	r8, r2
 8003b6c:	4699      	mov	r9, r3
 8003b6e:	4623      	mov	r3, r4
 8003b70:	eb18 0303 	adds.w	r3, r8, r3
 8003b74:	60bb      	str	r3, [r7, #8]
 8003b76:	462b      	mov	r3, r5
 8003b78:	eb49 0303 	adc.w	r3, r9, r3
 8003b7c:	60fb      	str	r3, [r7, #12]
 8003b7e:	f04f 0200 	mov.w	r2, #0
 8003b82:	f04f 0300 	mov.w	r3, #0
 8003b86:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b8a:	4629      	mov	r1, r5
 8003b8c:	024b      	lsls	r3, r1, #9
 8003b8e:	4621      	mov	r1, r4
 8003b90:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b94:	4621      	mov	r1, r4
 8003b96:	024a      	lsls	r2, r1, #9
 8003b98:	4610      	mov	r0, r2
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ba2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ba4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ba8:	f7fc fb6a 	bl	8000280 <__aeabi_uldivmod>
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003bb4:	e058      	b.n	8003c68 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bb6:	4b38      	ldr	r3, [pc, #224]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	099b      	lsrs	r3, r3, #6
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	4611      	mov	r1, r2
 8003bc2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003bc6:	623b      	str	r3, [r7, #32]
 8003bc8:	2300      	movs	r3, #0
 8003bca:	627b      	str	r3, [r7, #36]	; 0x24
 8003bcc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003bd0:	4642      	mov	r2, r8
 8003bd2:	464b      	mov	r3, r9
 8003bd4:	f04f 0000 	mov.w	r0, #0
 8003bd8:	f04f 0100 	mov.w	r1, #0
 8003bdc:	0159      	lsls	r1, r3, #5
 8003bde:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003be2:	0150      	lsls	r0, r2, #5
 8003be4:	4602      	mov	r2, r0
 8003be6:	460b      	mov	r3, r1
 8003be8:	4641      	mov	r1, r8
 8003bea:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bee:	4649      	mov	r1, r9
 8003bf0:	eb63 0b01 	sbc.w	fp, r3, r1
 8003bf4:	f04f 0200 	mov.w	r2, #0
 8003bf8:	f04f 0300 	mov.w	r3, #0
 8003bfc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c00:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c04:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c08:	ebb2 040a 	subs.w	r4, r2, sl
 8003c0c:	eb63 050b 	sbc.w	r5, r3, fp
 8003c10:	f04f 0200 	mov.w	r2, #0
 8003c14:	f04f 0300 	mov.w	r3, #0
 8003c18:	00eb      	lsls	r3, r5, #3
 8003c1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c1e:	00e2      	lsls	r2, r4, #3
 8003c20:	4614      	mov	r4, r2
 8003c22:	461d      	mov	r5, r3
 8003c24:	4643      	mov	r3, r8
 8003c26:	18e3      	adds	r3, r4, r3
 8003c28:	603b      	str	r3, [r7, #0]
 8003c2a:	464b      	mov	r3, r9
 8003c2c:	eb45 0303 	adc.w	r3, r5, r3
 8003c30:	607b      	str	r3, [r7, #4]
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	f04f 0300 	mov.w	r3, #0
 8003c3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c3e:	4629      	mov	r1, r5
 8003c40:	028b      	lsls	r3, r1, #10
 8003c42:	4621      	mov	r1, r4
 8003c44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c48:	4621      	mov	r1, r4
 8003c4a:	028a      	lsls	r2, r1, #10
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	4619      	mov	r1, r3
 8003c50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c52:	2200      	movs	r2, #0
 8003c54:	61bb      	str	r3, [r7, #24]
 8003c56:	61fa      	str	r2, [r7, #28]
 8003c58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c5c:	f7fc fb10 	bl	8000280 <__aeabi_uldivmod>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4613      	mov	r3, r2
 8003c66:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c68:	4b0b      	ldr	r3, [pc, #44]	; (8003c98 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	0c1b      	lsrs	r3, r3, #16
 8003c6e:	f003 0303 	and.w	r3, r3, #3
 8003c72:	3301      	adds	r3, #1
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003c78:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c80:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c82:	e002      	b.n	8003c8a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c84:	4b05      	ldr	r3, [pc, #20]	; (8003c9c <HAL_RCC_GetSysClockFreq+0x204>)
 8003c86:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3750      	adds	r7, #80	; 0x50
 8003c90:	46bd      	mov	sp, r7
 8003c92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c96:	bf00      	nop
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	00f42400 	.word	0x00f42400
 8003ca0:	007a1200 	.word	0x007a1200

08003ca4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ca8:	4b03      	ldr	r3, [pc, #12]	; (8003cb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003caa:	681b      	ldr	r3, [r3, #0]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	20000000 	.word	0x20000000

08003cbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003cc0:	f7ff fff0 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	4b05      	ldr	r3, [pc, #20]	; (8003cdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	0a9b      	lsrs	r3, r3, #10
 8003ccc:	f003 0307 	and.w	r3, r3, #7
 8003cd0:	4903      	ldr	r1, [pc, #12]	; (8003ce0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cd2:	5ccb      	ldrb	r3, [r1, r3]
 8003cd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40023800 	.word	0x40023800
 8003ce0:	080084d8 	.word	0x080084d8

08003ce4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003cec:	2300      	movs	r3, #0
 8003cee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d105      	bne.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d035      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003d0c:	4b62      	ldr	r3, [pc, #392]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003d12:	f7fd f8d1 	bl	8000eb8 <HAL_GetTick>
 8003d16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003d18:	e008      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003d1a:	f7fd f8cd 	bl	8000eb8 <HAL_GetTick>
 8003d1e:	4602      	mov	r2, r0
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d901      	bls.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d28:	2303      	movs	r3, #3
 8003d2a:	e0b0      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003d2c:	4b5b      	ldr	r3, [pc, #364]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1f0      	bne.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	019a      	lsls	r2, r3, #6
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	071b      	lsls	r3, r3, #28
 8003d44:	4955      	ldr	r1, [pc, #340]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003d4c:	4b52      	ldr	r3, [pc, #328]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003d4e:	2201      	movs	r2, #1
 8003d50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003d52:	f7fd f8b1 	bl	8000eb8 <HAL_GetTick>
 8003d56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d58:	e008      	b.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003d5a:	f7fd f8ad 	bl	8000eb8 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e090      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d6c:	4b4b      	ldr	r3, [pc, #300]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0f0      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	f000 8083 	beq.w	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d86:	2300      	movs	r3, #0
 8003d88:	60fb      	str	r3, [r7, #12]
 8003d8a:	4b44      	ldr	r3, [pc, #272]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d8e:	4a43      	ldr	r2, [pc, #268]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003d90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d94:	6413      	str	r3, [r2, #64]	; 0x40
 8003d96:	4b41      	ldr	r3, [pc, #260]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d9e:	60fb      	str	r3, [r7, #12]
 8003da0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003da2:	4b3f      	ldr	r3, [pc, #252]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a3e      	ldr	r2, [pc, #248]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003dae:	f7fd f883 	bl	8000eb8 <HAL_GetTick>
 8003db2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003db4:	e008      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003db6:	f7fd f87f 	bl	8000eb8 <HAL_GetTick>
 8003dba:	4602      	mov	r2, r0
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	1ad3      	subs	r3, r2, r3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d901      	bls.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8003dc4:	2303      	movs	r3, #3
 8003dc6:	e062      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003dc8:	4b35      	ldr	r3, [pc, #212]	; (8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0f0      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003dd4:	4b31      	ldr	r3, [pc, #196]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ddc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d02f      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d028      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003df2:	4b2a      	ldr	r3, [pc, #168]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dfa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003dfc:	4b29      	ldr	r3, [pc, #164]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003dfe:	2201      	movs	r2, #1
 8003e00:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003e02:	4b28      	ldr	r3, [pc, #160]	; (8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003e08:	4a24      	ldr	r2, [pc, #144]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003e0e:	4b23      	ldr	r3, [pc, #140]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e12:	f003 0301 	and.w	r3, r3, #1
 8003e16:	2b01      	cmp	r3, #1
 8003e18:	d114      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003e1a:	f7fd f84d 	bl	8000eb8 <HAL_GetTick>
 8003e1e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e20:	e00a      	b.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e22:	f7fd f849 	bl	8000eb8 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d901      	bls.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e02a      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e38:	4b18      	ldr	r3, [pc, #96]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e3c:	f003 0302 	and.w	r3, r3, #2
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0ee      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e50:	d10d      	bne.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003e52:	4b12      	ldr	r3, [pc, #72]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	68db      	ldr	r3, [r3, #12]
 8003e5e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003e62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e66:	490d      	ldr	r1, [pc, #52]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	608b      	str	r3, [r1, #8]
 8003e6c:	e005      	b.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003e6e:	4b0b      	ldr	r3, [pc, #44]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	4a0a      	ldr	r2, [pc, #40]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e74:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003e78:	6093      	str	r3, [r2, #8]
 8003e7a:	4b08      	ldr	r3, [pc, #32]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e86:	4905      	ldr	r1, [pc, #20]	; (8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3718      	adds	r7, #24
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	42470068 	.word	0x42470068
 8003e9c:	40023800 	.word	0x40023800
 8003ea0:	40007000 	.word	0x40007000
 8003ea4:	42470e40 	.word	0x42470e40

08003ea8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b087      	sub	sp, #28
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d13e      	bne.n	8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003ec6:	4b23      	ldr	r3, [pc, #140]	; (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ece:	60fb      	str	r3, [r7, #12]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d005      	beq.n	8003ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d12f      	bne.n	8003f3c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003edc:	4b1e      	ldr	r3, [pc, #120]	; (8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003ede:	617b      	str	r3, [r7, #20]
          break;
 8003ee0:	e02f      	b.n	8003f42 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003ee2:	4b1c      	ldr	r3, [pc, #112]	; (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003eea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eee:	d108      	bne.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003ef0:	4b18      	ldr	r3, [pc, #96]	; (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ef8:	4a18      	ldr	r2, [pc, #96]	; (8003f5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efe:	613b      	str	r3, [r7, #16]
 8003f00:	e007      	b.n	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003f02:	4b14      	ldr	r3, [pc, #80]	; (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f0a:	4a15      	ldr	r2, [pc, #84]	; (8003f60 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f10:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003f12:	4b10      	ldr	r3, [pc, #64]	; (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003f14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f18:	099b      	lsrs	r3, r3, #6
 8003f1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	fb02 f303 	mul.w	r3, r2, r3
 8003f24:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003f26:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8003f28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f2c:	0f1b      	lsrs	r3, r3, #28
 8003f2e:	f003 0307 	and.w	r3, r3, #7
 8003f32:	68ba      	ldr	r2, [r7, #8]
 8003f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f38:	617b      	str	r3, [r7, #20]
          break;
 8003f3a:	e002      	b.n	8003f42 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	617b      	str	r3, [r7, #20]
          break;
 8003f40:	bf00      	nop
        }
      }
      break;
 8003f42:	bf00      	nop
    }
  }
  return frequency;
 8003f44:	697b      	ldr	r3, [r7, #20]
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	371c      	adds	r7, #28
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	40023800 	.word	0x40023800
 8003f58:	00bb8000 	.word	0x00bb8000
 8003f5c:	007a1200 	.word	0x007a1200
 8003f60:	00f42400 	.word	0x00f42400

08003f64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e07b      	b.n	800406e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d108      	bne.n	8003f90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f86:	d009      	beq.n	8003f9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	61da      	str	r2, [r3, #28]
 8003f8e:	e005      	b.n	8003f9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d106      	bne.n	8003fbc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7fc fe02 	bl	8000bc0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fd2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	695b      	ldr	r3, [r3, #20]
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	699b      	ldr	r3, [r3, #24]
 8004008:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800400c:	431a      	orrs	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004016:	431a      	orrs	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a1b      	ldr	r3, [r3, #32]
 800401c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004020:	ea42 0103 	orr.w	r1, r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004028:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	430a      	orrs	r2, r1
 8004032:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	0c1b      	lsrs	r3, r3, #16
 800403a:	f003 0104 	and.w	r1, r3, #4
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004042:	f003 0210 	and.w	r2, r3, #16
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	430a      	orrs	r2, r1
 800404c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	69da      	ldr	r2, [r3, #28]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800405c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004076:	b084      	sub	sp, #16
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	f107 001c 	add.w	r0, r7, #28
 8004084:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408a:	2b01      	cmp	r3, #1
 800408c:	d122      	bne.n	80040d4 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004092:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80040a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80040b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d105      	bne.n	80040c8 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f001 fb1b 	bl	8005704 <USB_CoreReset>
 80040ce:	4603      	mov	r3, r0
 80040d0:	73fb      	strb	r3, [r7, #15]
 80040d2:	e01a      	b.n	800410a <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f001 fb0f 	bl	8005704 <USB_CoreReset>
 80040e6:	4603      	mov	r3, r0
 80040e8:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80040ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d106      	bne.n	80040fe <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	639a      	str	r2, [r3, #56]	; 0x38
 80040fc:	e005      	b.n	800410a <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004102:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800410a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800410c:	2b01      	cmp	r3, #1
 800410e:	d10b      	bne.n	8004128 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f043 0206 	orr.w	r2, r3, #6
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f043 0220 	orr.w	r2, r3, #32
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004128:	7bfb      	ldrb	r3, [r7, #15]
}
 800412a:	4618      	mov	r0, r3
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004134:	b004      	add	sp, #16
 8004136:	4770      	bx	lr

08004138 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004138:	b480      	push	{r7}
 800413a:	b087      	sub	sp, #28
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	4613      	mov	r3, r2
 8004144:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	2b02      	cmp	r3, #2
 800414a:	d165      	bne.n	8004218 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	4a41      	ldr	r2, [pc, #260]	; (8004254 <USB_SetTurnaroundTime+0x11c>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d906      	bls.n	8004162 <USB_SetTurnaroundTime+0x2a>
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	4a40      	ldr	r2, [pc, #256]	; (8004258 <USB_SetTurnaroundTime+0x120>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d202      	bcs.n	8004162 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800415c:	230f      	movs	r3, #15
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	e062      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	4a3c      	ldr	r2, [pc, #240]	; (8004258 <USB_SetTurnaroundTime+0x120>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d306      	bcc.n	8004178 <USB_SetTurnaroundTime+0x40>
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	4a3b      	ldr	r2, [pc, #236]	; (800425c <USB_SetTurnaroundTime+0x124>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d202      	bcs.n	8004178 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004172:	230e      	movs	r3, #14
 8004174:	617b      	str	r3, [r7, #20]
 8004176:	e057      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	4a38      	ldr	r2, [pc, #224]	; (800425c <USB_SetTurnaroundTime+0x124>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d306      	bcc.n	800418e <USB_SetTurnaroundTime+0x56>
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	4a37      	ldr	r2, [pc, #220]	; (8004260 <USB_SetTurnaroundTime+0x128>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d202      	bcs.n	800418e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004188:	230d      	movs	r3, #13
 800418a:	617b      	str	r3, [r7, #20]
 800418c:	e04c      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	4a33      	ldr	r2, [pc, #204]	; (8004260 <USB_SetTurnaroundTime+0x128>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d306      	bcc.n	80041a4 <USB_SetTurnaroundTime+0x6c>
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	4a32      	ldr	r2, [pc, #200]	; (8004264 <USB_SetTurnaroundTime+0x12c>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d802      	bhi.n	80041a4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800419e:	230c      	movs	r3, #12
 80041a0:	617b      	str	r3, [r7, #20]
 80041a2:	e041      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	4a2f      	ldr	r2, [pc, #188]	; (8004264 <USB_SetTurnaroundTime+0x12c>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d906      	bls.n	80041ba <USB_SetTurnaroundTime+0x82>
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	4a2e      	ldr	r2, [pc, #184]	; (8004268 <USB_SetTurnaroundTime+0x130>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d802      	bhi.n	80041ba <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80041b4:	230b      	movs	r3, #11
 80041b6:	617b      	str	r3, [r7, #20]
 80041b8:	e036      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	4a2a      	ldr	r2, [pc, #168]	; (8004268 <USB_SetTurnaroundTime+0x130>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d906      	bls.n	80041d0 <USB_SetTurnaroundTime+0x98>
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	4a29      	ldr	r2, [pc, #164]	; (800426c <USB_SetTurnaroundTime+0x134>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d802      	bhi.n	80041d0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80041ca:	230a      	movs	r3, #10
 80041cc:	617b      	str	r3, [r7, #20]
 80041ce:	e02b      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	4a26      	ldr	r2, [pc, #152]	; (800426c <USB_SetTurnaroundTime+0x134>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d906      	bls.n	80041e6 <USB_SetTurnaroundTime+0xae>
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	4a25      	ldr	r2, [pc, #148]	; (8004270 <USB_SetTurnaroundTime+0x138>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d202      	bcs.n	80041e6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80041e0:	2309      	movs	r3, #9
 80041e2:	617b      	str	r3, [r7, #20]
 80041e4:	e020      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	4a21      	ldr	r2, [pc, #132]	; (8004270 <USB_SetTurnaroundTime+0x138>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d306      	bcc.n	80041fc <USB_SetTurnaroundTime+0xc4>
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	4a20      	ldr	r2, [pc, #128]	; (8004274 <USB_SetTurnaroundTime+0x13c>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d802      	bhi.n	80041fc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80041f6:	2308      	movs	r3, #8
 80041f8:	617b      	str	r3, [r7, #20]
 80041fa:	e015      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	4a1d      	ldr	r2, [pc, #116]	; (8004274 <USB_SetTurnaroundTime+0x13c>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d906      	bls.n	8004212 <USB_SetTurnaroundTime+0xda>
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	4a1c      	ldr	r2, [pc, #112]	; (8004278 <USB_SetTurnaroundTime+0x140>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d202      	bcs.n	8004212 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800420c:	2307      	movs	r3, #7
 800420e:	617b      	str	r3, [r7, #20]
 8004210:	e00a      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004212:	2306      	movs	r3, #6
 8004214:	617b      	str	r3, [r7, #20]
 8004216:	e007      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004218:	79fb      	ldrb	r3, [r7, #7]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d102      	bne.n	8004224 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800421e:	2309      	movs	r3, #9
 8004220:	617b      	str	r3, [r7, #20]
 8004222:	e001      	b.n	8004228 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004224:	2309      	movs	r3, #9
 8004226:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	68da      	ldr	r2, [r3, #12]
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	029b      	lsls	r3, r3, #10
 800423c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004240:	431a      	orrs	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004246:	2300      	movs	r3, #0
}
 8004248:	4618      	mov	r0, r3
 800424a:	371c      	adds	r7, #28
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	00d8acbf 	.word	0x00d8acbf
 8004258:	00e4e1c0 	.word	0x00e4e1c0
 800425c:	00f42400 	.word	0x00f42400
 8004260:	01067380 	.word	0x01067380
 8004264:	011a499f 	.word	0x011a499f
 8004268:	01312cff 	.word	0x01312cff
 800426c:	014ca43f 	.word	0x014ca43f
 8004270:	016e3600 	.word	0x016e3600
 8004274:	01a6ab1f 	.word	0x01a6ab1f
 8004278:	01e84800 	.word	0x01e84800

0800427c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f043 0201 	orr.w	r2, r3, #1
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004290:	2300      	movs	r3, #0
}
 8004292:	4618      	mov	r0, r3
 8004294:	370c      	adds	r7, #12
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr

0800429e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800429e:	b480      	push	{r7}
 80042a0:	b083      	sub	sp, #12
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f023 0201 	bic.w	r2, r3, #1
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	460b      	mov	r3, r1
 80042ca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80042cc:	2300      	movs	r3, #0
 80042ce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80042dc:	78fb      	ldrb	r3, [r7, #3]
 80042de:	2b01      	cmp	r3, #1
 80042e0:	d115      	bne.n	800430e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80042ee:	2001      	movs	r0, #1
 80042f0:	f7fc fdee 	bl	8000ed0 <HAL_Delay>
      ms++;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	3301      	adds	r3, #1
 80042f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f001 f972 	bl	80055e4 <USB_GetMode>
 8004300:	4603      	mov	r3, r0
 8004302:	2b01      	cmp	r3, #1
 8004304:	d01e      	beq.n	8004344 <USB_SetCurrentMode+0x84>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2b31      	cmp	r3, #49	; 0x31
 800430a:	d9f0      	bls.n	80042ee <USB_SetCurrentMode+0x2e>
 800430c:	e01a      	b.n	8004344 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800430e:	78fb      	ldrb	r3, [r7, #3]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d115      	bne.n	8004340 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004320:	2001      	movs	r0, #1
 8004322:	f7fc fdd5 	bl	8000ed0 <HAL_Delay>
      ms++;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	3301      	adds	r3, #1
 800432a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f001 f959 	bl	80055e4 <USB_GetMode>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d005      	beq.n	8004344 <USB_SetCurrentMode+0x84>
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2b31      	cmp	r3, #49	; 0x31
 800433c:	d9f0      	bls.n	8004320 <USB_SetCurrentMode+0x60>
 800433e:	e001      	b.n	8004344 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e005      	b.n	8004350 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2b32      	cmp	r3, #50	; 0x32
 8004348:	d101      	bne.n	800434e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e000      	b.n	8004350 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3710      	adds	r7, #16
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004358:	b084      	sub	sp, #16
 800435a:	b580      	push	{r7, lr}
 800435c:	b086      	sub	sp, #24
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
 8004362:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004366:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800436a:	2300      	movs	r3, #0
 800436c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004372:	2300      	movs	r3, #0
 8004374:	613b      	str	r3, [r7, #16]
 8004376:	e009      	b.n	800438c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	3340      	adds	r3, #64	; 0x40
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4413      	add	r3, r2
 8004382:	2200      	movs	r2, #0
 8004384:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	3301      	adds	r3, #1
 800438a:	613b      	str	r3, [r7, #16]
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	2b0e      	cmp	r3, #14
 8004390:	d9f2      	bls.n	8004378 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004394:	2b00      	cmp	r3, #0
 8004396:	d11c      	bne.n	80043d2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80043a6:	f043 0302 	orr.w	r3, r3, #2
 80043aa:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043bc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	639a      	str	r2, [r3, #56]	; 0x38
 80043d0:	e00b      	b.n	80043ea <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80043f0:	461a      	mov	r2, r3
 80043f2:	2300      	movs	r3, #0
 80043f4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043fc:	4619      	mov	r1, r3
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004404:	461a      	mov	r2, r3
 8004406:	680b      	ldr	r3, [r1, #0]
 8004408:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800440a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800440c:	2b01      	cmp	r3, #1
 800440e:	d10c      	bne.n	800442a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004412:	2b00      	cmp	r3, #0
 8004414:	d104      	bne.n	8004420 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004416:	2100      	movs	r1, #0
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 f945 	bl	80046a8 <USB_SetDevSpeed>
 800441e:	e008      	b.n	8004432 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004420:	2101      	movs	r1, #1
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 f940 	bl	80046a8 <USB_SetDevSpeed>
 8004428:	e003      	b.n	8004432 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800442a:	2103      	movs	r1, #3
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 f93b 	bl	80046a8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004432:	2110      	movs	r1, #16
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f000 f8f3 	bl	8004620 <USB_FlushTxFifo>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d001      	beq.n	8004444 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f90f 	bl	8004668 <USB_FlushRxFifo>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d001      	beq.n	8004454 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800445a:	461a      	mov	r2, r3
 800445c:	2300      	movs	r3, #0
 800445e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004466:	461a      	mov	r2, r3
 8004468:	2300      	movs	r3, #0
 800446a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004472:	461a      	mov	r2, r3
 8004474:	2300      	movs	r3, #0
 8004476:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004478:	2300      	movs	r3, #0
 800447a:	613b      	str	r3, [r7, #16]
 800447c:	e043      	b.n	8004506 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	015a      	lsls	r2, r3, #5
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	4413      	add	r3, r2
 8004486:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004490:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004494:	d118      	bne.n	80044c8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10a      	bne.n	80044b2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	015a      	lsls	r2, r3, #5
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4413      	add	r3, r2
 80044a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044a8:	461a      	mov	r2, r3
 80044aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80044ae:	6013      	str	r3, [r2, #0]
 80044b0:	e013      	b.n	80044da <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	015a      	lsls	r2, r3, #5
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	4413      	add	r3, r2
 80044ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044be:	461a      	mov	r2, r3
 80044c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80044c4:	6013      	str	r3, [r2, #0]
 80044c6:	e008      	b.n	80044da <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80044c8:	693b      	ldr	r3, [r7, #16]
 80044ca:	015a      	lsls	r2, r3, #5
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4413      	add	r3, r2
 80044d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044d4:	461a      	mov	r2, r3
 80044d6:	2300      	movs	r3, #0
 80044d8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	015a      	lsls	r2, r3, #5
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	4413      	add	r3, r2
 80044e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044e6:	461a      	mov	r2, r3
 80044e8:	2300      	movs	r3, #0
 80044ea:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044f8:	461a      	mov	r2, r3
 80044fa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80044fe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	3301      	adds	r3, #1
 8004504:	613b      	str	r3, [r7, #16]
 8004506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	429a      	cmp	r2, r3
 800450c:	d3b7      	bcc.n	800447e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800450e:	2300      	movs	r3, #0
 8004510:	613b      	str	r3, [r7, #16]
 8004512:	e043      	b.n	800459c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	015a      	lsls	r2, r3, #5
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4413      	add	r3, r2
 800451c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004526:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800452a:	d118      	bne.n	800455e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10a      	bne.n	8004548 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	015a      	lsls	r2, r3, #5
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	4413      	add	r3, r2
 800453a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800453e:	461a      	mov	r2, r3
 8004540:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004544:	6013      	str	r3, [r2, #0]
 8004546:	e013      	b.n	8004570 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	015a      	lsls	r2, r3, #5
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	4413      	add	r3, r2
 8004550:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004554:	461a      	mov	r2, r3
 8004556:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800455a:	6013      	str	r3, [r2, #0]
 800455c:	e008      	b.n	8004570 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	015a      	lsls	r2, r3, #5
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	4413      	add	r3, r2
 8004566:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800456a:	461a      	mov	r2, r3
 800456c:	2300      	movs	r3, #0
 800456e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004570:	693b      	ldr	r3, [r7, #16]
 8004572:	015a      	lsls	r2, r3, #5
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4413      	add	r3, r2
 8004578:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800457c:	461a      	mov	r2, r3
 800457e:	2300      	movs	r3, #0
 8004580:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	015a      	lsls	r2, r3, #5
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	4413      	add	r3, r2
 800458a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800458e:	461a      	mov	r2, r3
 8004590:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004594:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	3301      	adds	r3, #1
 800459a:	613b      	str	r3, [r7, #16]
 800459c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d3b7      	bcc.n	8004514 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80045b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80045b6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80045c4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80045c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d105      	bne.n	80045d8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	f043 0210 	orr.w	r2, r3, #16
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	699a      	ldr	r2, [r3, #24]
 80045dc:	4b0f      	ldr	r3, [pc, #60]	; (800461c <USB_DevInit+0x2c4>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80045e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d005      	beq.n	80045f6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f043 0208 	orr.w	r2, r3, #8
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80045f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d107      	bne.n	800460c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	699b      	ldr	r3, [r3, #24]
 8004600:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004604:	f043 0304 	orr.w	r3, r3, #4
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800460c:	7dfb      	ldrb	r3, [r7, #23]
}
 800460e:	4618      	mov	r0, r3
 8004610:	3718      	adds	r7, #24
 8004612:	46bd      	mov	sp, r7
 8004614:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004618:	b004      	add	sp, #16
 800461a:	4770      	bx	lr
 800461c:	803c3800 	.word	0x803c3800

08004620 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	019b      	lsls	r3, r3, #6
 8004632:	f043 0220 	orr.w	r2, r3, #32
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	3301      	adds	r3, #1
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	4a08      	ldr	r2, [pc, #32]	; (8004664 <USB_FlushTxFifo+0x44>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d901      	bls.n	800464a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e006      	b.n	8004658 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	f003 0320 	and.w	r3, r3, #32
 8004652:	2b20      	cmp	r3, #32
 8004654:	d0f1      	beq.n	800463a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	00030d40 	.word	0x00030d40

08004668 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004668:	b480      	push	{r7}
 800466a:	b085      	sub	sp, #20
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2210      	movs	r2, #16
 8004678:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	3301      	adds	r3, #1
 800467e:	60fb      	str	r3, [r7, #12]
 8004680:	4a08      	ldr	r2, [pc, #32]	; (80046a4 <USB_FlushRxFifo+0x3c>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d901      	bls.n	800468a <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e006      	b.n	8004698 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	f003 0310 	and.w	r3, r3, #16
 8004692:	2b10      	cmp	r3, #16
 8004694:	d0f1      	beq.n	800467a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004696:	2300      	movs	r3, #0
}
 8004698:	4618      	mov	r0, r3
 800469a:	3714      	adds	r7, #20
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	00030d40 	.word	0x00030d40

080046a8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	460b      	mov	r3, r1
 80046b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	78fb      	ldrb	r3, [r7, #3]
 80046c2:	68f9      	ldr	r1, [r7, #12]
 80046c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80046c8:	4313      	orrs	r3, r2
 80046ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr

080046da <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80046da:	b480      	push	{r7}
 80046dc:	b087      	sub	sp, #28
 80046de:	af00      	add	r7, sp, #0
 80046e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	f003 0306 	and.w	r3, r3, #6
 80046f2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d102      	bne.n	8004700 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80046fa:	2300      	movs	r3, #0
 80046fc:	75fb      	strb	r3, [r7, #23]
 80046fe:	e00a      	b.n	8004716 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2b02      	cmp	r3, #2
 8004704:	d002      	beq.n	800470c <USB_GetDevSpeed+0x32>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2b06      	cmp	r3, #6
 800470a:	d102      	bne.n	8004712 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800470c:	2302      	movs	r3, #2
 800470e:	75fb      	strb	r3, [r7, #23]
 8004710:	e001      	b.n	8004716 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004712:	230f      	movs	r3, #15
 8004714:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004716:	7dfb      	ldrb	r3, [r7, #23]
}
 8004718:	4618      	mov	r0, r3
 800471a:	371c      	adds	r7, #28
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	785b      	ldrb	r3, [r3, #1]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d13a      	bne.n	80047b6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004746:	69da      	ldr	r2, [r3, #28]
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	f003 030f 	and.w	r3, r3, #15
 8004750:	2101      	movs	r1, #1
 8004752:	fa01 f303 	lsl.w	r3, r1, r3
 8004756:	b29b      	uxth	r3, r3
 8004758:	68f9      	ldr	r1, [r7, #12]
 800475a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800475e:	4313      	orrs	r3, r2
 8004760:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	015a      	lsls	r2, r3, #5
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	4413      	add	r3, r2
 800476a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d155      	bne.n	8004824 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	015a      	lsls	r2, r3, #5
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	4413      	add	r3, r2
 8004780:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	78db      	ldrb	r3, [r3, #3]
 8004792:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004794:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	059b      	lsls	r3, r3, #22
 800479a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800479c:	4313      	orrs	r3, r2
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	0151      	lsls	r1, r2, #5
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	440a      	add	r2, r1
 80047a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80047aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047b2:	6013      	str	r3, [r2, #0]
 80047b4:	e036      	b.n	8004824 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047bc:	69da      	ldr	r2, [r3, #28]
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	f003 030f 	and.w	r3, r3, #15
 80047c6:	2101      	movs	r1, #1
 80047c8:	fa01 f303 	lsl.w	r3, r1, r3
 80047cc:	041b      	lsls	r3, r3, #16
 80047ce:	68f9      	ldr	r1, [r7, #12]
 80047d0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047d4:	4313      	orrs	r3, r2
 80047d6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	015a      	lsls	r2, r3, #5
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4413      	add	r3, r2
 80047e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d11a      	bne.n	8004824 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	015a      	lsls	r2, r3, #5
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	4413      	add	r3, r2
 80047f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	78db      	ldrb	r3, [r3, #3]
 8004808:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800480a:	430b      	orrs	r3, r1
 800480c:	4313      	orrs	r3, r2
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	0151      	lsls	r1, r2, #5
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	440a      	add	r2, r1
 8004816:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800481a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800481e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004822:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3714      	adds	r7, #20
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr
	...

08004834 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004834:	b480      	push	{r7}
 8004836:	b085      	sub	sp, #20
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	781b      	ldrb	r3, [r3, #0]
 8004846:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	785b      	ldrb	r3, [r3, #1]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d161      	bne.n	8004914 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	015a      	lsls	r2, r3, #5
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4413      	add	r3, r2
 8004858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004862:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004866:	d11f      	bne.n	80048a8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	015a      	lsls	r2, r3, #5
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	4413      	add	r3, r2
 8004870:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68ba      	ldr	r2, [r7, #8]
 8004878:	0151      	lsls	r1, r2, #5
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	440a      	add	r2, r1
 800487e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004882:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004886:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	015a      	lsls	r2, r3, #5
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4413      	add	r3, r2
 8004890:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	0151      	lsls	r1, r2, #5
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	440a      	add	r2, r1
 800489e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048a2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80048a6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	f003 030f 	and.w	r3, r3, #15
 80048b8:	2101      	movs	r1, #1
 80048ba:	fa01 f303 	lsl.w	r3, r1, r3
 80048be:	b29b      	uxth	r3, r3
 80048c0:	43db      	mvns	r3, r3
 80048c2:	68f9      	ldr	r1, [r7, #12]
 80048c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048c8:	4013      	ands	r3, r2
 80048ca:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048d2:	69da      	ldr	r2, [r3, #28]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	f003 030f 	and.w	r3, r3, #15
 80048dc:	2101      	movs	r1, #1
 80048de:	fa01 f303 	lsl.w	r3, r1, r3
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	43db      	mvns	r3, r3
 80048e6:	68f9      	ldr	r1, [r7, #12]
 80048e8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048ec:	4013      	ands	r3, r2
 80048ee:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	015a      	lsls	r2, r3, #5
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	4413      	add	r3, r2
 80048f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	0159      	lsls	r1, r3, #5
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	440b      	add	r3, r1
 8004906:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800490a:	4619      	mov	r1, r3
 800490c:	4b35      	ldr	r3, [pc, #212]	; (80049e4 <USB_DeactivateEndpoint+0x1b0>)
 800490e:	4013      	ands	r3, r2
 8004910:	600b      	str	r3, [r1, #0]
 8004912:	e060      	b.n	80049d6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	015a      	lsls	r2, r3, #5
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	4413      	add	r3, r2
 800491c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004926:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800492a:	d11f      	bne.n	800496c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	015a      	lsls	r2, r3, #5
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	4413      	add	r3, r2
 8004934:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68ba      	ldr	r2, [r7, #8]
 800493c:	0151      	lsls	r1, r2, #5
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	440a      	add	r2, r1
 8004942:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004946:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800494a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	015a      	lsls	r2, r3, #5
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	4413      	add	r3, r2
 8004954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68ba      	ldr	r2, [r7, #8]
 800495c:	0151      	lsls	r1, r2, #5
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	440a      	add	r2, r1
 8004962:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004966:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800496a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004972:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	f003 030f 	and.w	r3, r3, #15
 800497c:	2101      	movs	r1, #1
 800497e:	fa01 f303 	lsl.w	r3, r1, r3
 8004982:	041b      	lsls	r3, r3, #16
 8004984:	43db      	mvns	r3, r3
 8004986:	68f9      	ldr	r1, [r7, #12]
 8004988:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800498c:	4013      	ands	r3, r2
 800498e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004996:	69da      	ldr	r2, [r3, #28]
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	f003 030f 	and.w	r3, r3, #15
 80049a0:	2101      	movs	r1, #1
 80049a2:	fa01 f303 	lsl.w	r3, r1, r3
 80049a6:	041b      	lsls	r3, r3, #16
 80049a8:	43db      	mvns	r3, r3
 80049aa:	68f9      	ldr	r1, [r7, #12]
 80049ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80049b0:	4013      	ands	r3, r2
 80049b2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	015a      	lsls	r2, r3, #5
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	4413      	add	r3, r2
 80049bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	0159      	lsls	r1, r3, #5
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	440b      	add	r3, r1
 80049ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ce:	4619      	mov	r1, r3
 80049d0:	4b05      	ldr	r3, [pc, #20]	; (80049e8 <USB_DeactivateEndpoint+0x1b4>)
 80049d2:	4013      	ands	r3, r2
 80049d4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3714      	adds	r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr
 80049e4:	ec337800 	.word	0xec337800
 80049e8:	eff37800 	.word	0xeff37800

080049ec <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b08a      	sub	sp, #40	; 0x28
 80049f0:	af02      	add	r7, sp, #8
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	4613      	mov	r3, r2
 80049f8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	785b      	ldrb	r3, [r3, #1]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	f040 815c 	bne.w	8004cc6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d132      	bne.n	8004a7c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	015a      	lsls	r2, r3, #5
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	69ba      	ldr	r2, [r7, #24]
 8004a26:	0151      	lsls	r1, r2, #5
 8004a28:	69fa      	ldr	r2, [r7, #28]
 8004a2a:	440a      	add	r2, r1
 8004a2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a30:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004a34:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004a38:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004a3a:	69bb      	ldr	r3, [r7, #24]
 8004a3c:	015a      	lsls	r2, r3, #5
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	4413      	add	r3, r2
 8004a42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	69ba      	ldr	r2, [r7, #24]
 8004a4a:	0151      	lsls	r1, r2, #5
 8004a4c:	69fa      	ldr	r2, [r7, #28]
 8004a4e:	440a      	add	r2, r1
 8004a50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a54:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004a58:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	015a      	lsls	r2, r3, #5
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	4413      	add	r3, r2
 8004a62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	0151      	lsls	r1, r2, #5
 8004a6c:	69fa      	ldr	r2, [r7, #28]
 8004a6e:	440a      	add	r2, r1
 8004a70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a74:	0cdb      	lsrs	r3, r3, #19
 8004a76:	04db      	lsls	r3, r3, #19
 8004a78:	6113      	str	r3, [r2, #16]
 8004a7a:	e074      	b.n	8004b66 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a7c:	69bb      	ldr	r3, [r7, #24]
 8004a7e:	015a      	lsls	r2, r3, #5
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	4413      	add	r3, r2
 8004a84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	69ba      	ldr	r2, [r7, #24]
 8004a8c:	0151      	lsls	r1, r2, #5
 8004a8e:	69fa      	ldr	r2, [r7, #28]
 8004a90:	440a      	add	r2, r1
 8004a92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a96:	0cdb      	lsrs	r3, r3, #19
 8004a98:	04db      	lsls	r3, r3, #19
 8004a9a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	015a      	lsls	r2, r3, #5
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	69ba      	ldr	r2, [r7, #24]
 8004aac:	0151      	lsls	r1, r2, #5
 8004aae:	69fa      	ldr	r2, [r7, #28]
 8004ab0:	440a      	add	r2, r1
 8004ab2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ab6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004aba:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004abe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	015a      	lsls	r2, r3, #5
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004acc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	6959      	ldr	r1, [r3, #20]
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	440b      	add	r3, r1
 8004ad8:	1e59      	subs	r1, r3, #1
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ae2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004ae4:	4b9d      	ldr	r3, [pc, #628]	; (8004d5c <USB_EPStartXfer+0x370>)
 8004ae6:	400b      	ands	r3, r1
 8004ae8:	69b9      	ldr	r1, [r7, #24]
 8004aea:	0148      	lsls	r0, r1, #5
 8004aec:	69f9      	ldr	r1, [r7, #28]
 8004aee:	4401      	add	r1, r0
 8004af0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004af4:	4313      	orrs	r3, r2
 8004af6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	015a      	lsls	r2, r3, #5
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	4413      	add	r3, r2
 8004b00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b04:	691a      	ldr	r2, [r3, #16]
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b0e:	69b9      	ldr	r1, [r7, #24]
 8004b10:	0148      	lsls	r0, r1, #5
 8004b12:	69f9      	ldr	r1, [r7, #28]
 8004b14:	4401      	add	r1, r0
 8004b16:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	78db      	ldrb	r3, [r3, #3]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d11f      	bne.n	8004b66 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	015a      	lsls	r2, r3, #5
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	4413      	add	r3, r2
 8004b2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	0151      	lsls	r1, r2, #5
 8004b38:	69fa      	ldr	r2, [r7, #28]
 8004b3a:	440a      	add	r2, r1
 8004b3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b40:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004b44:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	015a      	lsls	r2, r3, #5
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	69ba      	ldr	r2, [r7, #24]
 8004b56:	0151      	lsls	r1, r2, #5
 8004b58:	69fa      	ldr	r2, [r7, #28]
 8004b5a:	440a      	add	r2, r1
 8004b5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b60:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004b64:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004b66:	79fb      	ldrb	r3, [r7, #7]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d14b      	bne.n	8004c04 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d009      	beq.n	8004b88 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	015a      	lsls	r2, r3, #5
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b80:	461a      	mov	r2, r3
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	78db      	ldrb	r3, [r3, #3]
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d128      	bne.n	8004be2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d110      	bne.n	8004bc2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	015a      	lsls	r2, r3, #5
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	4413      	add	r3, r2
 8004ba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	69ba      	ldr	r2, [r7, #24]
 8004bb0:	0151      	lsls	r1, r2, #5
 8004bb2:	69fa      	ldr	r2, [r7, #28]
 8004bb4:	440a      	add	r2, r1
 8004bb6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004bbe:	6013      	str	r3, [r2, #0]
 8004bc0:	e00f      	b.n	8004be2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	015a      	lsls	r2, r3, #5
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	4413      	add	r3, r2
 8004bca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	0151      	lsls	r1, r2, #5
 8004bd4:	69fa      	ldr	r2, [r7, #28]
 8004bd6:	440a      	add	r2, r1
 8004bd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004be0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	015a      	lsls	r2, r3, #5
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	4413      	add	r3, r2
 8004bea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	69ba      	ldr	r2, [r7, #24]
 8004bf2:	0151      	lsls	r1, r2, #5
 8004bf4:	69fa      	ldr	r2, [r7, #28]
 8004bf6:	440a      	add	r2, r1
 8004bf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bfc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c00:	6013      	str	r3, [r2, #0]
 8004c02:	e12f      	b.n	8004e64 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	015a      	lsls	r2, r3, #5
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	69ba      	ldr	r2, [r7, #24]
 8004c14:	0151      	lsls	r1, r2, #5
 8004c16:	69fa      	ldr	r2, [r7, #28]
 8004c18:	440a      	add	r2, r1
 8004c1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c1e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c22:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	78db      	ldrb	r3, [r3, #3]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d015      	beq.n	8004c58 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	f000 8117 	beq.w	8004e64 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	781b      	ldrb	r3, [r3, #0]
 8004c42:	f003 030f 	and.w	r3, r3, #15
 8004c46:	2101      	movs	r1, #1
 8004c48:	fa01 f303 	lsl.w	r3, r1, r3
 8004c4c:	69f9      	ldr	r1, [r7, #28]
 8004c4e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c52:	4313      	orrs	r3, r2
 8004c54:	634b      	str	r3, [r1, #52]	; 0x34
 8004c56:	e105      	b.n	8004e64 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d110      	bne.n	8004c8a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	015a      	lsls	r2, r3, #5
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	4413      	add	r3, r2
 8004c70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	0151      	lsls	r1, r2, #5
 8004c7a:	69fa      	ldr	r2, [r7, #28]
 8004c7c:	440a      	add	r2, r1
 8004c7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c82:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004c86:	6013      	str	r3, [r2, #0]
 8004c88:	e00f      	b.n	8004caa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	015a      	lsls	r2, r3, #5
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	4413      	add	r3, r2
 8004c92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	0151      	lsls	r1, r2, #5
 8004c9c:	69fa      	ldr	r2, [r7, #28]
 8004c9e:	440a      	add	r2, r1
 8004ca0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ca8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	68d9      	ldr	r1, [r3, #12]
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	781a      	ldrb	r2, [r3, #0]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	b298      	uxth	r0, r3
 8004cb8:	79fb      	ldrb	r3, [r7, #7]
 8004cba:	9300      	str	r3, [sp, #0]
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f000 fa2b 	bl	800511a <USB_WritePacket>
 8004cc4:	e0ce      	b.n	8004e64 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	015a      	lsls	r2, r3, #5
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	4413      	add	r3, r2
 8004cce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	69ba      	ldr	r2, [r7, #24]
 8004cd6:	0151      	lsls	r1, r2, #5
 8004cd8:	69fa      	ldr	r2, [r7, #28]
 8004cda:	440a      	add	r2, r1
 8004cdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ce0:	0cdb      	lsrs	r3, r3, #19
 8004ce2:	04db      	lsls	r3, r3, #19
 8004ce4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	015a      	lsls	r2, r3, #5
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	4413      	add	r3, r2
 8004cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	0151      	lsls	r1, r2, #5
 8004cf8:	69fa      	ldr	r2, [r7, #28]
 8004cfa:	440a      	add	r2, r1
 8004cfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d00:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004d04:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004d08:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	695b      	ldr	r3, [r3, #20]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d126      	bne.n	8004d60 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004d12:	69bb      	ldr	r3, [r7, #24]
 8004d14:	015a      	lsls	r2, r3, #5
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	4413      	add	r3, r2
 8004d1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d1e:	691a      	ldr	r2, [r3, #16]
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	689b      	ldr	r3, [r3, #8]
 8004d24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d28:	69b9      	ldr	r1, [r7, #24]
 8004d2a:	0148      	lsls	r0, r1, #5
 8004d2c:	69f9      	ldr	r1, [r7, #28]
 8004d2e:	4401      	add	r1, r0
 8004d30:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d34:	4313      	orrs	r3, r2
 8004d36:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	015a      	lsls	r2, r3, #5
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	4413      	add	r3, r2
 8004d40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	0151      	lsls	r1, r2, #5
 8004d4a:	69fa      	ldr	r2, [r7, #28]
 8004d4c:	440a      	add	r2, r1
 8004d4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d52:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d56:	6113      	str	r3, [r2, #16]
 8004d58:	e036      	b.n	8004dc8 <USB_EPStartXfer+0x3dc>
 8004d5a:	bf00      	nop
 8004d5c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	695a      	ldr	r2, [r3, #20]
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	4413      	add	r3, r2
 8004d6a:	1e5a      	subs	r2, r3, #1
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d74:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	015a      	lsls	r2, r3, #5
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	4413      	add	r3, r2
 8004d7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d82:	691a      	ldr	r2, [r3, #16]
 8004d84:	8afb      	ldrh	r3, [r7, #22]
 8004d86:	04d9      	lsls	r1, r3, #19
 8004d88:	4b39      	ldr	r3, [pc, #228]	; (8004e70 <USB_EPStartXfer+0x484>)
 8004d8a:	400b      	ands	r3, r1
 8004d8c:	69b9      	ldr	r1, [r7, #24]
 8004d8e:	0148      	lsls	r0, r1, #5
 8004d90:	69f9      	ldr	r1, [r7, #28]
 8004d92:	4401      	add	r1, r0
 8004d94:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	015a      	lsls	r2, r3, #5
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	4413      	add	r3, r2
 8004da4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004da8:	691a      	ldr	r2, [r3, #16]
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	8af9      	ldrh	r1, [r7, #22]
 8004db0:	fb01 f303 	mul.w	r3, r1, r3
 8004db4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004db8:	69b9      	ldr	r1, [r7, #24]
 8004dba:	0148      	lsls	r0, r1, #5
 8004dbc:	69f9      	ldr	r1, [r7, #28]
 8004dbe:	4401      	add	r1, r0
 8004dc0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004dc8:	79fb      	ldrb	r3, [r7, #7]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d10d      	bne.n	8004dea <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d009      	beq.n	8004dea <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	68d9      	ldr	r1, [r3, #12]
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	015a      	lsls	r2, r3, #5
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	4413      	add	r3, r2
 8004de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004de6:	460a      	mov	r2, r1
 8004de8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	78db      	ldrb	r3, [r3, #3]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d128      	bne.n	8004e44 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d110      	bne.n	8004e24 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	015a      	lsls	r2, r3, #5
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	4413      	add	r3, r2
 8004e0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	69ba      	ldr	r2, [r7, #24]
 8004e12:	0151      	lsls	r1, r2, #5
 8004e14:	69fa      	ldr	r2, [r7, #28]
 8004e16:	440a      	add	r2, r1
 8004e18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e1c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004e20:	6013      	str	r3, [r2, #0]
 8004e22:	e00f      	b.n	8004e44 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	015a      	lsls	r2, r3, #5
 8004e28:	69fb      	ldr	r3, [r7, #28]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	0151      	lsls	r1, r2, #5
 8004e36:	69fa      	ldr	r2, [r7, #28]
 8004e38:	440a      	add	r2, r1
 8004e3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e42:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004e44:	69bb      	ldr	r3, [r7, #24]
 8004e46:	015a      	lsls	r2, r3, #5
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	69ba      	ldr	r2, [r7, #24]
 8004e54:	0151      	lsls	r1, r2, #5
 8004e56:	69fa      	ldr	r2, [r7, #28]
 8004e58:	440a      	add	r2, r1
 8004e5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e5e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004e62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3720      	adds	r7, #32
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	1ff80000 	.word	0x1ff80000

08004e74 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b087      	sub	sp, #28
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	785b      	ldrb	r3, [r3, #1]
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	f040 80cd 	bne.w	8005030 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	695b      	ldr	r3, [r3, #20]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d132      	bne.n	8004f04 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	693a      	ldr	r2, [r7, #16]
 8004eae:	0151      	lsls	r1, r2, #5
 8004eb0:	697a      	ldr	r2, [r7, #20]
 8004eb2:	440a      	add	r2, r1
 8004eb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004eb8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004ebc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004ec0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	015a      	lsls	r2, r3, #5
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	4413      	add	r3, r2
 8004eca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	0151      	lsls	r1, r2, #5
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	440a      	add	r2, r1
 8004ed8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004edc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ee0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	015a      	lsls	r2, r3, #5
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	4413      	add	r3, r2
 8004eea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	693a      	ldr	r2, [r7, #16]
 8004ef2:	0151      	lsls	r1, r2, #5
 8004ef4:	697a      	ldr	r2, [r7, #20]
 8004ef6:	440a      	add	r2, r1
 8004ef8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004efc:	0cdb      	lsrs	r3, r3, #19
 8004efe:	04db      	lsls	r3, r3, #19
 8004f00:	6113      	str	r3, [r2, #16]
 8004f02:	e04e      	b.n	8004fa2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	015a      	lsls	r2, r3, #5
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	4413      	add	r3, r2
 8004f0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	693a      	ldr	r2, [r7, #16]
 8004f14:	0151      	lsls	r1, r2, #5
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	440a      	add	r2, r1
 8004f1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f1e:	0cdb      	lsrs	r3, r3, #19
 8004f20:	04db      	lsls	r3, r3, #19
 8004f22:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	015a      	lsls	r2, r3, #5
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	4413      	add	r3, r2
 8004f2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	0151      	lsls	r1, r2, #5
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	440a      	add	r2, r1
 8004f3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f3e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004f42:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004f46:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	695a      	ldr	r2, [r3, #20]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d903      	bls.n	8004f5c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	689a      	ldr	r2, [r3, #8]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	015a      	lsls	r2, r3, #5
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	4413      	add	r3, r2
 8004f64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	0151      	lsls	r1, r2, #5
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	440a      	add	r2, r1
 8004f72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004f7a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	015a      	lsls	r2, r3, #5
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	4413      	add	r3, r2
 8004f84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f88:	691a      	ldr	r2, [r3, #16]
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f92:	6939      	ldr	r1, [r7, #16]
 8004f94:	0148      	lsls	r0, r1, #5
 8004f96:	6979      	ldr	r1, [r7, #20]
 8004f98:	4401      	add	r1, r0
 8004f9a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d11e      	bne.n	8004fe6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d009      	beq.n	8004fc4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	015a      	lsls	r2, r3, #5
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	015a      	lsls	r2, r3, #5
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	4413      	add	r3, r2
 8004fcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	0151      	lsls	r1, r2, #5
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	440a      	add	r2, r1
 8004fda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fde:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004fe2:	6013      	str	r3, [r2, #0]
 8004fe4:	e092      	b.n	800510c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	015a      	lsls	r2, r3, #5
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	4413      	add	r3, r2
 8004fee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	693a      	ldr	r2, [r7, #16]
 8004ff6:	0151      	lsls	r1, r2, #5
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	440a      	add	r2, r1
 8004ffc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005000:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005004:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d07e      	beq.n	800510c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005014:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	f003 030f 	and.w	r3, r3, #15
 800501e:	2101      	movs	r1, #1
 8005020:	fa01 f303 	lsl.w	r3, r1, r3
 8005024:	6979      	ldr	r1, [r7, #20]
 8005026:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800502a:	4313      	orrs	r3, r2
 800502c:	634b      	str	r3, [r1, #52]	; 0x34
 800502e:	e06d      	b.n	800510c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	015a      	lsls	r2, r3, #5
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	4413      	add	r3, r2
 8005038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	0151      	lsls	r1, r2, #5
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	440a      	add	r2, r1
 8005046:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800504a:	0cdb      	lsrs	r3, r3, #19
 800504c:	04db      	lsls	r3, r3, #19
 800504e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	015a      	lsls	r2, r3, #5
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	4413      	add	r3, r2
 8005058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	693a      	ldr	r2, [r7, #16]
 8005060:	0151      	lsls	r1, r2, #5
 8005062:	697a      	ldr	r2, [r7, #20]
 8005064:	440a      	add	r2, r1
 8005066:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800506a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800506e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005072:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d003      	beq.n	8005084 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	689a      	ldr	r2, [r3, #8]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	015a      	lsls	r2, r3, #5
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	4413      	add	r3, r2
 800508c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	0151      	lsls	r1, r2, #5
 8005096:	697a      	ldr	r2, [r7, #20]
 8005098:	440a      	add	r2, r1
 800509a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800509e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80050a2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	015a      	lsls	r2, r3, #5
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	4413      	add	r3, r2
 80050ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050b0:	691a      	ldr	r2, [r3, #16]
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050ba:	6939      	ldr	r1, [r7, #16]
 80050bc:	0148      	lsls	r0, r1, #5
 80050be:	6979      	ldr	r1, [r7, #20]
 80050c0:	4401      	add	r1, r0
 80050c2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80050c6:	4313      	orrs	r3, r2
 80050c8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80050ca:	79fb      	ldrb	r3, [r7, #7]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d10d      	bne.n	80050ec <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d009      	beq.n	80050ec <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	68d9      	ldr	r1, [r3, #12]
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	015a      	lsls	r2, r3, #5
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	4413      	add	r3, r2
 80050e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050e8:	460a      	mov	r2, r1
 80050ea:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	015a      	lsls	r2, r3, #5
 80050f0:	697b      	ldr	r3, [r7, #20]
 80050f2:	4413      	add	r3, r2
 80050f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	0151      	lsls	r1, r2, #5
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	440a      	add	r2, r1
 8005102:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005106:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800510a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	371c      	adds	r7, #28
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr

0800511a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800511a:	b480      	push	{r7}
 800511c:	b089      	sub	sp, #36	; 0x24
 800511e:	af00      	add	r7, sp, #0
 8005120:	60f8      	str	r0, [r7, #12]
 8005122:	60b9      	str	r1, [r7, #8]
 8005124:	4611      	mov	r1, r2
 8005126:	461a      	mov	r2, r3
 8005128:	460b      	mov	r3, r1
 800512a:	71fb      	strb	r3, [r7, #7]
 800512c:	4613      	mov	r3, r2
 800512e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005138:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800513c:	2b00      	cmp	r3, #0
 800513e:	d123      	bne.n	8005188 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005140:	88bb      	ldrh	r3, [r7, #4]
 8005142:	3303      	adds	r3, #3
 8005144:	089b      	lsrs	r3, r3, #2
 8005146:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005148:	2300      	movs	r3, #0
 800514a:	61bb      	str	r3, [r7, #24]
 800514c:	e018      	b.n	8005180 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800514e:	79fb      	ldrb	r3, [r7, #7]
 8005150:	031a      	lsls	r2, r3, #12
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	4413      	add	r3, r2
 8005156:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800515a:	461a      	mov	r2, r3
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	3301      	adds	r3, #1
 8005166:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	3301      	adds	r3, #1
 800516c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	3301      	adds	r3, #1
 8005172:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	3301      	adds	r3, #1
 8005178:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	3301      	adds	r3, #1
 800517e:	61bb      	str	r3, [r7, #24]
 8005180:	69ba      	ldr	r2, [r7, #24]
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	429a      	cmp	r2, r3
 8005186:	d3e2      	bcc.n	800514e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3724      	adds	r7, #36	; 0x24
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005196:	b480      	push	{r7}
 8005198:	b08b      	sub	sp, #44	; 0x2c
 800519a:	af00      	add	r7, sp, #0
 800519c:	60f8      	str	r0, [r7, #12]
 800519e:	60b9      	str	r1, [r7, #8]
 80051a0:	4613      	mov	r3, r2
 80051a2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80051ac:	88fb      	ldrh	r3, [r7, #6]
 80051ae:	089b      	lsrs	r3, r3, #2
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80051b4:	88fb      	ldrh	r3, [r7, #6]
 80051b6:	f003 0303 	and.w	r3, r3, #3
 80051ba:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80051bc:	2300      	movs	r3, #0
 80051be:	623b      	str	r3, [r7, #32]
 80051c0:	e014      	b.n	80051ec <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051cc:	601a      	str	r2, [r3, #0]
    pDest++;
 80051ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d0:	3301      	adds	r3, #1
 80051d2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80051d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d6:	3301      	adds	r3, #1
 80051d8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80051da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051dc:	3301      	adds	r3, #1
 80051de:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80051e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e2:	3301      	adds	r3, #1
 80051e4:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	3301      	adds	r3, #1
 80051ea:	623b      	str	r3, [r7, #32]
 80051ec:	6a3a      	ldr	r2, [r7, #32]
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d3e6      	bcc.n	80051c2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80051f4:	8bfb      	ldrh	r3, [r7, #30]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d01e      	beq.n	8005238 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80051fa:	2300      	movs	r3, #0
 80051fc:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80051fe:	69bb      	ldr	r3, [r7, #24]
 8005200:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005204:	461a      	mov	r2, r3
 8005206:	f107 0310 	add.w	r3, r7, #16
 800520a:	6812      	ldr	r2, [r2, #0]
 800520c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800520e:	693a      	ldr	r2, [r7, #16]
 8005210:	6a3b      	ldr	r3, [r7, #32]
 8005212:	b2db      	uxtb	r3, r3
 8005214:	00db      	lsls	r3, r3, #3
 8005216:	fa22 f303 	lsr.w	r3, r2, r3
 800521a:	b2da      	uxtb	r2, r3
 800521c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800521e:	701a      	strb	r2, [r3, #0]
      i++;
 8005220:	6a3b      	ldr	r3, [r7, #32]
 8005222:	3301      	adds	r3, #1
 8005224:	623b      	str	r3, [r7, #32]
      pDest++;
 8005226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005228:	3301      	adds	r3, #1
 800522a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800522c:	8bfb      	ldrh	r3, [r7, #30]
 800522e:	3b01      	subs	r3, #1
 8005230:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005232:	8bfb      	ldrh	r3, [r7, #30]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d1ea      	bne.n	800520e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800523a:	4618      	mov	r0, r3
 800523c:	372c      	adds	r7, #44	; 0x2c
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005246:	b480      	push	{r7}
 8005248:	b085      	sub	sp, #20
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
 800524e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	785b      	ldrb	r3, [r3, #1]
 800525e:	2b01      	cmp	r3, #1
 8005260:	d12c      	bne.n	80052bc <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	015a      	lsls	r2, r3, #5
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	4413      	add	r3, r2
 800526a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	db12      	blt.n	800529a <USB_EPSetStall+0x54>
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00f      	beq.n	800529a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	015a      	lsls	r2, r3, #5
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	4413      	add	r3, r2
 8005282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	0151      	lsls	r1, r2, #5
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	440a      	add	r2, r1
 8005290:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005294:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005298:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	015a      	lsls	r2, r3, #5
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	4413      	add	r3, r2
 80052a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	0151      	lsls	r1, r2, #5
 80052ac:	68fa      	ldr	r2, [r7, #12]
 80052ae:	440a      	add	r2, r1
 80052b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80052b8:	6013      	str	r3, [r2, #0]
 80052ba:	e02b      	b.n	8005314 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	015a      	lsls	r2, r3, #5
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	4413      	add	r3, r2
 80052c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	db12      	blt.n	80052f4 <USB_EPSetStall+0xae>
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00f      	beq.n	80052f4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	015a      	lsls	r2, r3, #5
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	4413      	add	r3, r2
 80052dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68ba      	ldr	r2, [r7, #8]
 80052e4:	0151      	lsls	r1, r2, #5
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	440a      	add	r2, r1
 80052ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80052f2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	015a      	lsls	r2, r3, #5
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	4413      	add	r3, r2
 80052fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68ba      	ldr	r2, [r7, #8]
 8005304:	0151      	lsls	r1, r2, #5
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	440a      	add	r2, r1
 800530a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800530e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005312:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005314:	2300      	movs	r3, #0
}
 8005316:	4618      	mov	r0, r3
 8005318:	3714      	adds	r7, #20
 800531a:	46bd      	mov	sp, r7
 800531c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005320:	4770      	bx	lr

08005322 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005322:	b480      	push	{r7}
 8005324:	b085      	sub	sp, #20
 8005326:	af00      	add	r7, sp, #0
 8005328:	6078      	str	r0, [r7, #4]
 800532a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	785b      	ldrb	r3, [r3, #1]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d128      	bne.n	8005390 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	015a      	lsls	r2, r3, #5
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	4413      	add	r3, r2
 8005346:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	0151      	lsls	r1, r2, #5
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	440a      	add	r2, r1
 8005354:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005358:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800535c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	78db      	ldrb	r3, [r3, #3]
 8005362:	2b03      	cmp	r3, #3
 8005364:	d003      	beq.n	800536e <USB_EPClearStall+0x4c>
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	78db      	ldrb	r3, [r3, #3]
 800536a:	2b02      	cmp	r3, #2
 800536c:	d138      	bne.n	80053e0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	015a      	lsls	r2, r3, #5
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	4413      	add	r3, r2
 8005376:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	0151      	lsls	r1, r2, #5
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	440a      	add	r2, r1
 8005384:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800538c:	6013      	str	r3, [r2, #0]
 800538e:	e027      	b.n	80053e0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	015a      	lsls	r2, r3, #5
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	4413      	add	r3, r2
 8005398:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	0151      	lsls	r1, r2, #5
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	440a      	add	r2, r1
 80053a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80053ae:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	78db      	ldrb	r3, [r3, #3]
 80053b4:	2b03      	cmp	r3, #3
 80053b6:	d003      	beq.n	80053c0 <USB_EPClearStall+0x9e>
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	78db      	ldrb	r3, [r3, #3]
 80053bc:	2b02      	cmp	r3, #2
 80053be:	d10f      	bne.n	80053e0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	015a      	lsls	r2, r3, #5
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	4413      	add	r3, r2
 80053c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68ba      	ldr	r2, [r7, #8]
 80053d0:	0151      	lsls	r1, r2, #5
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	440a      	add	r2, r1
 80053d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053de:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3714      	adds	r7, #20
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr

080053ee <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80053ee:	b480      	push	{r7}
 80053f0:	b085      	sub	sp, #20
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
 80053f6:	460b      	mov	r3, r1
 80053f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800540c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005410:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	78fb      	ldrb	r3, [r7, #3]
 800541c:	011b      	lsls	r3, r3, #4
 800541e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005422:	68f9      	ldr	r1, [r7, #12]
 8005424:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005428:	4313      	orrs	r3, r2
 800542a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr

0800543a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800543a:	b480      	push	{r7}
 800543c:	b085      	sub	sp, #20
 800543e:	af00      	add	r7, sp, #0
 8005440:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005454:	f023 0303 	bic.w	r3, r3, #3
 8005458:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005468:	f023 0302 	bic.w	r3, r3, #2
 800546c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005496:	f023 0303 	bic.w	r3, r3, #3
 800549a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80054aa:	f043 0302 	orr.w	r3, r3, #2
 80054ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80054b0:	2300      	movs	r3, #0
}
 80054b2:	4618      	mov	r0, r3
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr

080054be <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80054be:	b480      	push	{r7}
 80054c0:	b085      	sub	sp, #20
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	695b      	ldr	r3, [r3, #20]
 80054ca:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	699b      	ldr	r3, [r3, #24]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	4013      	ands	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80054d6:	68fb      	ldr	r3, [r7, #12]
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3714      	adds	r7, #20
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b085      	sub	sp, #20
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	68ba      	ldr	r2, [r7, #8]
 8005504:	4013      	ands	r3, r2
 8005506:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	0c1b      	lsrs	r3, r3, #16
}
 800550c:	4618      	mov	r0, r3
 800550e:	3714      	adds	r7, #20
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005534:	69db      	ldr	r3, [r3, #28]
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	4013      	ands	r3, r2
 800553a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	b29b      	uxth	r3, r3
}
 8005540:	4618      	mov	r0, r3
 8005542:	3714      	adds	r7, #20
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	460b      	mov	r3, r1
 8005556:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800555c:	78fb      	ldrb	r3, [r7, #3]
 800555e:	015a      	lsls	r2, r3, #5
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	4413      	add	r3, r2
 8005564:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005572:	695b      	ldr	r3, [r3, #20]
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	4013      	ands	r3, r2
 8005578:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800557a:	68bb      	ldr	r3, [r7, #8]
}
 800557c:	4618      	mov	r0, r3
 800557e:	3714      	adds	r7, #20
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005588:	b480      	push	{r7}
 800558a:	b087      	sub	sp, #28
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	460b      	mov	r3, r1
 8005592:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055aa:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80055ac:	78fb      	ldrb	r3, [r7, #3]
 80055ae:	f003 030f 	and.w	r3, r3, #15
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	fa22 f303 	lsr.w	r3, r2, r3
 80055b8:	01db      	lsls	r3, r3, #7
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	4313      	orrs	r3, r2
 80055c0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80055c2:	78fb      	ldrb	r3, [r7, #3]
 80055c4:	015a      	lsls	r2, r3, #5
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	4413      	add	r3, r2
 80055ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	4013      	ands	r3, r2
 80055d4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80055d6:	68bb      	ldr	r3, [r7, #8]
}
 80055d8:	4618      	mov	r0, r3
 80055da:	371c      	adds	r7, #28
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr

080055e4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	695b      	ldr	r3, [r3, #20]
 80055f0:	f003 0301 	and.w	r3, r3, #1
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005600:	b480      	push	{r7}
 8005602:	b085      	sub	sp, #20
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68fa      	ldr	r2, [r7, #12]
 8005616:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800561a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800561e:	f023 0307 	bic.w	r3, r3, #7
 8005622:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005632:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005636:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3714      	adds	r7, #20
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
	...

08005648 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005648:	b480      	push	{r7}
 800564a:	b087      	sub	sp, #28
 800564c:	af00      	add	r7, sp, #0
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	460b      	mov	r3, r1
 8005652:	607a      	str	r2, [r7, #4]
 8005654:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	333c      	adds	r3, #60	; 0x3c
 800565e:	3304      	adds	r3, #4
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	4a26      	ldr	r2, [pc, #152]	; (8005700 <USB_EP0_OutStart+0xb8>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d90a      	bls.n	8005682 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005678:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800567c:	d101      	bne.n	8005682 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800567e:	2300      	movs	r3, #0
 8005680:	e037      	b.n	80056f2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005688:	461a      	mov	r2, r3
 800568a:	2300      	movs	r3, #0
 800568c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800569c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80056a0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056b0:	f043 0318 	orr.w	r3, r3, #24
 80056b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056c4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80056c8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80056ca:	7afb      	ldrb	r3, [r7, #11]
 80056cc:	2b01      	cmp	r3, #1
 80056ce:	d10f      	bne.n	80056f0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056d6:	461a      	mov	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056ea:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80056ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	371c      	adds	r7, #28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	4f54300a 	.word	0x4f54300a

08005704 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005704:	b480      	push	{r7}
 8005706:	b085      	sub	sp, #20
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800570c:	2300      	movs	r3, #0
 800570e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	3301      	adds	r3, #1
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	4a13      	ldr	r2, [pc, #76]	; (8005764 <USB_CoreReset+0x60>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d901      	bls.n	8005720 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	e01a      	b.n	8005756 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	2b00      	cmp	r3, #0
 8005726:	daf3      	bge.n	8005710 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005728:	2300      	movs	r3, #0
 800572a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	f043 0201 	orr.w	r2, r3, #1
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	3301      	adds	r3, #1
 800573c:	60fb      	str	r3, [r7, #12]
 800573e:	4a09      	ldr	r2, [pc, #36]	; (8005764 <USB_CoreReset+0x60>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d901      	bls.n	8005748 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e006      	b.n	8005756 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	f003 0301 	and.w	r3, r3, #1
 8005750:	2b01      	cmp	r3, #1
 8005752:	d0f1      	beq.n	8005738 <USB_CoreReset+0x34>

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	00030d40 	.word	0x00030d40

08005768 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b084      	sub	sp, #16
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	460b      	mov	r3, r1
 8005772:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005774:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005778:	f002 f96a 	bl	8007a50 <USBD_static_malloc>
 800577c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d105      	bne.n	8005790 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800578c:	2302      	movs	r3, #2
 800578e:	e066      	b.n	800585e <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	7c1b      	ldrb	r3, [r3, #16]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d119      	bne.n	80057d4 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80057a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057a4:	2202      	movs	r2, #2
 80057a6:	2181      	movs	r1, #129	; 0x81
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f002 f82e 	bl	800780a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80057b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80057b8:	2202      	movs	r2, #2
 80057ba:	2101      	movs	r1, #1
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f002 f824 	bl	800780a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2210      	movs	r2, #16
 80057ce:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80057d2:	e016      	b.n	8005802 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80057d4:	2340      	movs	r3, #64	; 0x40
 80057d6:	2202      	movs	r2, #2
 80057d8:	2181      	movs	r1, #129	; 0x81
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f002 f815 	bl	800780a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80057e6:	2340      	movs	r3, #64	; 0x40
 80057e8:	2202      	movs	r2, #2
 80057ea:	2101      	movs	r1, #1
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f002 f80c 	bl	800780a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2210      	movs	r2, #16
 80057fe:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005802:	2308      	movs	r3, #8
 8005804:	2203      	movs	r2, #3
 8005806:	2182      	movs	r1, #130	; 0x82
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f001 fffe 	bl	800780a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2201      	movs	r2, #1
 8005812:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	7c1b      	ldrb	r3, [r3, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d109      	bne.n	800584c <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800583e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005842:	2101      	movs	r1, #1
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f002 f8cf 	bl	80079e8 <USBD_LL_PrepareReceive>
 800584a:	e007      	b.n	800585c <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005852:	2340      	movs	r3, #64	; 0x40
 8005854:	2101      	movs	r1, #1
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f002 f8c6 	bl	80079e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800585c:	2300      	movs	r3, #0
}
 800585e:	4618      	mov	r0, r3
 8005860:	3710      	adds	r7, #16
 8005862:	46bd      	mov	sp, r7
 8005864:	bd80      	pop	{r7, pc}

08005866 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005866:	b580      	push	{r7, lr}
 8005868:	b082      	sub	sp, #8
 800586a:	af00      	add	r7, sp, #0
 800586c:	6078      	str	r0, [r7, #4]
 800586e:	460b      	mov	r3, r1
 8005870:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005872:	2181      	movs	r1, #129	; 0x81
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f001 ffee 	bl	8007856 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005880:	2101      	movs	r1, #1
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f001 ffe7 	bl	8007856 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005890:	2182      	movs	r1, #130	; 0x82
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f001 ffdf 	bl	8007856 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00e      	beq.n	80058d0 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80058c2:	4618      	mov	r0, r3
 80058c4:	f002 f8d2 	bl	8007a6c <USBD_static_free>
    pdev->pClassData = NULL;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3708      	adds	r7, #8
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bd80      	pop	{r7, pc}
	...

080058dc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b086      	sub	sp, #24
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
 80058e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80058ec:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80058ee:	2300      	movs	r3, #0
 80058f0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80058f6:	2300      	movs	r3, #0
 80058f8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8005900:	2303      	movs	r3, #3
 8005902:	e0af      	b.n	8005a64 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800590c:	2b00      	cmp	r3, #0
 800590e:	d03f      	beq.n	8005990 <USBD_CDC_Setup+0xb4>
 8005910:	2b20      	cmp	r3, #32
 8005912:	f040 809f 	bne.w	8005a54 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	88db      	ldrh	r3, [r3, #6]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d02e      	beq.n	800597c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	b25b      	sxtb	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	da16      	bge.n	8005956 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	683a      	ldr	r2, [r7, #0]
 8005932:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8005934:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005936:	683a      	ldr	r2, [r7, #0]
 8005938:	88d2      	ldrh	r2, [r2, #6]
 800593a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	88db      	ldrh	r3, [r3, #6]
 8005940:	2b07      	cmp	r3, #7
 8005942:	bf28      	it	cs
 8005944:	2307      	movcs	r3, #7
 8005946:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	89fa      	ldrh	r2, [r7, #14]
 800594c:	4619      	mov	r1, r3
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f001 fb19 	bl	8006f86 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8005954:	e085      	b.n	8005a62 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	785a      	ldrb	r2, [r3, #1]
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	88db      	ldrh	r3, [r3, #6]
 8005964:	b2da      	uxtb	r2, r3
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800596c:	6939      	ldr	r1, [r7, #16]
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	88db      	ldrh	r3, [r3, #6]
 8005972:	461a      	mov	r2, r3
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f001 fb32 	bl	8006fde <USBD_CtlPrepareRx>
      break;
 800597a:	e072      	b.n	8005a62 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005982:	689b      	ldr	r3, [r3, #8]
 8005984:	683a      	ldr	r2, [r7, #0]
 8005986:	7850      	ldrb	r0, [r2, #1]
 8005988:	2200      	movs	r2, #0
 800598a:	6839      	ldr	r1, [r7, #0]
 800598c:	4798      	blx	r3
      break;
 800598e:	e068      	b.n	8005a62 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	785b      	ldrb	r3, [r3, #1]
 8005994:	2b0b      	cmp	r3, #11
 8005996:	d852      	bhi.n	8005a3e <USBD_CDC_Setup+0x162>
 8005998:	a201      	add	r2, pc, #4	; (adr r2, 80059a0 <USBD_CDC_Setup+0xc4>)
 800599a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800599e:	bf00      	nop
 80059a0:	080059d1 	.word	0x080059d1
 80059a4:	08005a4d 	.word	0x08005a4d
 80059a8:	08005a3f 	.word	0x08005a3f
 80059ac:	08005a3f 	.word	0x08005a3f
 80059b0:	08005a3f 	.word	0x08005a3f
 80059b4:	08005a3f 	.word	0x08005a3f
 80059b8:	08005a3f 	.word	0x08005a3f
 80059bc:	08005a3f 	.word	0x08005a3f
 80059c0:	08005a3f 	.word	0x08005a3f
 80059c4:	08005a3f 	.word	0x08005a3f
 80059c8:	080059fb 	.word	0x080059fb
 80059cc:	08005a25 	.word	0x08005a25
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b03      	cmp	r3, #3
 80059da:	d107      	bne.n	80059ec <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80059dc:	f107 030a 	add.w	r3, r7, #10
 80059e0:	2202      	movs	r2, #2
 80059e2:	4619      	mov	r1, r3
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f001 face 	bl	8006f86 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80059ea:	e032      	b.n	8005a52 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80059ec:	6839      	ldr	r1, [r7, #0]
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f001 fa58 	bl	8006ea4 <USBD_CtlError>
            ret = USBD_FAIL;
 80059f4:	2303      	movs	r3, #3
 80059f6:	75fb      	strb	r3, [r7, #23]
          break;
 80059f8:	e02b      	b.n	8005a52 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b03      	cmp	r3, #3
 8005a04:	d107      	bne.n	8005a16 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005a06:	f107 030d 	add.w	r3, r7, #13
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f001 fab9 	bl	8006f86 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005a14:	e01d      	b.n	8005a52 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8005a16:	6839      	ldr	r1, [r7, #0]
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f001 fa43 	bl	8006ea4 <USBD_CtlError>
            ret = USBD_FAIL;
 8005a1e:	2303      	movs	r3, #3
 8005a20:	75fb      	strb	r3, [r7, #23]
          break;
 8005a22:	e016      	b.n	8005a52 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	2b03      	cmp	r3, #3
 8005a2e:	d00f      	beq.n	8005a50 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8005a30:	6839      	ldr	r1, [r7, #0]
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f001 fa36 	bl	8006ea4 <USBD_CtlError>
            ret = USBD_FAIL;
 8005a38:	2303      	movs	r3, #3
 8005a3a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005a3c:	e008      	b.n	8005a50 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005a3e:	6839      	ldr	r1, [r7, #0]
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f001 fa2f 	bl	8006ea4 <USBD_CtlError>
          ret = USBD_FAIL;
 8005a46:	2303      	movs	r3, #3
 8005a48:	75fb      	strb	r3, [r7, #23]
          break;
 8005a4a:	e002      	b.n	8005a52 <USBD_CDC_Setup+0x176>
          break;
 8005a4c:	bf00      	nop
 8005a4e:	e008      	b.n	8005a62 <USBD_CDC_Setup+0x186>
          break;
 8005a50:	bf00      	nop
      }
      break;
 8005a52:	e006      	b.n	8005a62 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8005a54:	6839      	ldr	r1, [r7, #0]
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f001 fa24 	bl	8006ea4 <USBD_CtlError>
      ret = USBD_FAIL;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	75fb      	strb	r3, [r7, #23]
      break;
 8005a60:	bf00      	nop
  }

  return (uint8_t)ret;
 8005a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3718      	adds	r7, #24
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	460b      	mov	r3, r1
 8005a76:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8005a7e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d101      	bne.n	8005a8e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e04f      	b.n	8005b2e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005a94:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005a96:	78fa      	ldrb	r2, [r7, #3]
 8005a98:	6879      	ldr	r1, [r7, #4]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	4413      	add	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	440b      	add	r3, r1
 8005aa4:	3318      	adds	r3, #24
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d029      	beq.n	8005b00 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005aac:	78fa      	ldrb	r2, [r7, #3]
 8005aae:	6879      	ldr	r1, [r7, #4]
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4413      	add	r3, r2
 8005ab6:	009b      	lsls	r3, r3, #2
 8005ab8:	440b      	add	r3, r1
 8005aba:	3318      	adds	r3, #24
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	78f9      	ldrb	r1, [r7, #3]
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	1a5b      	subs	r3, r3, r1
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	4403      	add	r3, r0
 8005acc:	3344      	adds	r3, #68	; 0x44
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	fbb2 f1f3 	udiv	r1, r2, r3
 8005ad4:	fb01 f303 	mul.w	r3, r1, r3
 8005ad8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d110      	bne.n	8005b00 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8005ade:	78fa      	ldrb	r2, [r7, #3]
 8005ae0:	6879      	ldr	r1, [r7, #4]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	4413      	add	r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	440b      	add	r3, r1
 8005aec:	3318      	adds	r3, #24
 8005aee:	2200      	movs	r2, #0
 8005af0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005af2:	78f9      	ldrb	r1, [r7, #3]
 8005af4:	2300      	movs	r3, #0
 8005af6:	2200      	movs	r2, #0
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f001 ff54 	bl	80079a6 <USBD_LL_Transmit>
 8005afe:	e015      	b.n	8005b2c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00b      	beq.n	8005b2c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005b28:	78fa      	ldrb	r2, [r7, #3]
 8005b2a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b084      	sub	sp, #16
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
 8005b3e:	460b      	mov	r3, r1
 8005b40:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005b48:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d101      	bne.n	8005b58 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e015      	b.n	8005b84 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005b58:	78fb      	ldrb	r3, [r7, #3]
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f001 ff64 	bl	8007a2a <USBD_LL_GetRxDataSize>
 8005b62:	4602      	mov	r2, r0
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005b7e:	4611      	mov	r1, r2
 8005b80:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005b9a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d101      	bne.n	8005ba6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e01b      	b.n	8005bde <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d015      	beq.n	8005bdc <USBD_CDC_EP0_RxReady+0x50>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005bb6:	2bff      	cmp	r3, #255	; 0xff
 8005bb8:	d010      	beq.n	8005bdc <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8005bc8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005bca:	68fa      	ldr	r2, [r7, #12]
 8005bcc:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005bd0:	b292      	uxth	r2, r2
 8005bd2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	22ff      	movs	r2, #255	; 0xff
 8005bd8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8005bdc:	2300      	movs	r3, #0
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	3710      	adds	r7, #16
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}
	...

08005be8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2243      	movs	r2, #67	; 0x43
 8005bf4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8005bf6:	4b03      	ldr	r3, [pc, #12]	; (8005c04 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr
 8005c04:	20000094 	.word	0x20000094

08005c08 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b083      	sub	sp, #12
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2243      	movs	r2, #67	; 0x43
 8005c14:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8005c16:	4b03      	ldr	r3, [pc, #12]	; (8005c24 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	20000050 	.word	0x20000050

08005c28 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2243      	movs	r2, #67	; 0x43
 8005c34:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8005c36:	4b03      	ldr	r3, [pc, #12]	; (8005c44 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr
 8005c44:	200000d8 	.word	0x200000d8

08005c48 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	220a      	movs	r2, #10
 8005c54:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005c56:	4b03      	ldr	r3, [pc, #12]	; (8005c64 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	2000000c 	.word	0x2000000c

08005c68 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e004      	b.n	8005c86 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	683a      	ldr	r2, [r7, #0]
 8005c80:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8005c84:	2300      	movs	r3, #0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	370c      	adds	r7, #12
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr

08005c92 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005c92:	b480      	push	{r7}
 8005c94:	b087      	sub	sp, #28
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	60f8      	str	r0, [r7, #12]
 8005c9a:	60b9      	str	r1, [r7, #8]
 8005c9c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005ca4:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d101      	bne.n	8005cb0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e008      	b.n	8005cc2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	371c      	adds	r7, #28
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr

08005cce <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005cce:	b480      	push	{r7}
 8005cd0:	b085      	sub	sp, #20
 8005cd2:	af00      	add	r7, sp, #0
 8005cd4:	6078      	str	r0, [r7, #4]
 8005cd6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005cde:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d101      	bne.n	8005cea <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8005ce6:	2303      	movs	r3, #3
 8005ce8:	e004      	b.n	8005cf4 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	683a      	ldr	r2, [r7, #0]
 8005cee:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3714      	adds	r7, #20
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005d0e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8005d10:	2301      	movs	r3, #1
 8005d12:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e01a      	b.n	8005d58 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d114      	bne.n	8005d56 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005d4a:	2181      	movs	r1, #129	; 0x81
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f001 fe2a 	bl	80079a6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3710      	adds	r7, #16
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005d6e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d101      	bne.n	8005d7e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e016      	b.n	8005dac <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	7c1b      	ldrb	r3, [r3, #16]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d109      	bne.n	8005d9a <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005d8c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005d90:	2101      	movs	r1, #1
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f001 fe28 	bl	80079e8 <USBD_LL_PrepareReceive>
 8005d98:	e007      	b.n	8005daa <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005da0:	2340      	movs	r3, #64	; 0x40
 8005da2:	2101      	movs	r1, #1
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f001 fe1f 	bl	80079e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005daa:	2300      	movs	r3, #0
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3710      	adds	r7, #16
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}

08005db4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b086      	sub	sp, #24
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d101      	bne.n	8005dcc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e01f      	b.n	8005e0c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d003      	beq.n	8005df2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	68ba      	ldr	r2, [r7, #8]
 8005dee:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	79fa      	ldrb	r2, [r7, #7]
 8005dfe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005e00:	68f8      	ldr	r0, [r7, #12]
 8005e02:	f001 fc9b 	bl	800773c <USBD_LL_Init>
 8005e06:	4603      	mov	r3, r0
 8005e08:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005e0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3718      	adds	r7, #24
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}

08005e14 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b084      	sub	sp, #16
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d101      	bne.n	8005e2c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005e28:	2303      	movs	r3, #3
 8005e2a:	e016      	b.n	8005e5a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	683a      	ldr	r2, [r7, #0]
 8005e30:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d00b      	beq.n	8005e58 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e48:	f107 020e 	add.w	r2, r7, #14
 8005e4c:	4610      	mov	r0, r2
 8005e4e:	4798      	blx	r3
 8005e50:	4602      	mov	r2, r0
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3710      	adds	r7, #16
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}

08005e62 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b082      	sub	sp, #8
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f001 fcb2 	bl	80077d4 <USBD_LL_Start>
 8005e70:	4603      	mov	r3, r0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}

08005e7a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8005e7a:	b480      	push	{r7}
 8005e7c:	b083      	sub	sp, #12
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b084      	sub	sp, #16
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	460b      	mov	r3, r1
 8005e9a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d009      	beq.n	8005ebe <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	78fa      	ldrb	r2, [r7, #3]
 8005eb4:	4611      	mov	r1, r2
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	4798      	blx	r3
 8005eba:	4603      	mov	r3, r0
 8005ebc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3710      	adds	r7, #16
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}

08005ec8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d007      	beq.n	8005eee <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	78fa      	ldrb	r2, [r7, #3]
 8005ee8:	4611      	mov	r1, r2
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	4798      	blx	r3
  }

  return USBD_OK;
 8005eee:	2300      	movs	r3, #0
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3708      	adds	r7, #8
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005f08:	6839      	ldr	r1, [r7, #0]
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f000 ff90 	bl	8006e30 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8005f1e:	461a      	mov	r2, r3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005f2c:	f003 031f 	and.w	r3, r3, #31
 8005f30:	2b02      	cmp	r3, #2
 8005f32:	d01a      	beq.n	8005f6a <USBD_LL_SetupStage+0x72>
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	d822      	bhi.n	8005f7e <USBD_LL_SetupStage+0x86>
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d002      	beq.n	8005f42 <USBD_LL_SetupStage+0x4a>
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d00a      	beq.n	8005f56 <USBD_LL_SetupStage+0x5e>
 8005f40:	e01d      	b.n	8005f7e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005f48:	4619      	mov	r1, r3
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fa62 	bl	8006414 <USBD_StdDevReq>
 8005f50:	4603      	mov	r3, r0
 8005f52:	73fb      	strb	r3, [r7, #15]
      break;
 8005f54:	e020      	b.n	8005f98 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005f5c:	4619      	mov	r1, r3
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 fac6 	bl	80064f0 <USBD_StdItfReq>
 8005f64:	4603      	mov	r3, r0
 8005f66:	73fb      	strb	r3, [r7, #15]
      break;
 8005f68:	e016      	b.n	8005f98 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005f70:	4619      	mov	r1, r3
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 fb05 	bl	8006582 <USBD_StdEPReq>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8005f7c:	e00c      	b.n	8005f98 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005f84:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f001 fc81 	bl	8007894 <USBD_LL_StallEP>
 8005f92:	4603      	mov	r3, r0
 8005f94:	73fb      	strb	r3, [r7, #15]
      break;
 8005f96:	bf00      	nop
  }

  return ret;
 8005f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3710      	adds	r7, #16
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005fa2:	b580      	push	{r7, lr}
 8005fa4:	b086      	sub	sp, #24
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	60f8      	str	r0, [r7, #12]
 8005faa:	460b      	mov	r3, r1
 8005fac:	607a      	str	r2, [r7, #4]
 8005fae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005fb0:	7afb      	ldrb	r3, [r7, #11]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d138      	bne.n	8006028 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005fbc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005fc4:	2b03      	cmp	r3, #3
 8005fc6:	d14a      	bne.n	800605e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	689a      	ldr	r2, [r3, #8]
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d913      	bls.n	8005ffc <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	1ad2      	subs	r2, r2, r3
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	4293      	cmp	r3, r2
 8005fec:	bf28      	it	cs
 8005fee:	4613      	movcs	r3, r2
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	6879      	ldr	r1, [r7, #4]
 8005ff4:	68f8      	ldr	r0, [r7, #12]
 8005ff6:	f001 f80f 	bl	8007018 <USBD_CtlContinueRx>
 8005ffa:	e030      	b.n	800605e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006002:	b2db      	uxtb	r3, r3
 8006004:	2b03      	cmp	r3, #3
 8006006:	d10b      	bne.n	8006020 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800600e:	691b      	ldr	r3, [r3, #16]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d005      	beq.n	8006020 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	68f8      	ldr	r0, [r7, #12]
 800601e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006020:	68f8      	ldr	r0, [r7, #12]
 8006022:	f001 f80a 	bl	800703a <USBD_CtlSendStatus>
 8006026:	e01a      	b.n	800605e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800602e:	b2db      	uxtb	r3, r3
 8006030:	2b03      	cmp	r3, #3
 8006032:	d114      	bne.n	800605e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00e      	beq.n	800605e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	7afa      	ldrb	r2, [r7, #11]
 800604a:	4611      	mov	r1, r2
 800604c:	68f8      	ldr	r0, [r7, #12]
 800604e:	4798      	blx	r3
 8006050:	4603      	mov	r3, r0
 8006052:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006054:	7dfb      	ldrb	r3, [r7, #23]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d001      	beq.n	800605e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800605a:	7dfb      	ldrb	r3, [r7, #23]
 800605c:	e000      	b.n	8006060 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3718      	adds	r7, #24
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b086      	sub	sp, #24
 800606c:	af00      	add	r7, sp, #0
 800606e:	60f8      	str	r0, [r7, #12]
 8006070:	460b      	mov	r3, r1
 8006072:	607a      	str	r2, [r7, #4]
 8006074:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006076:	7afb      	ldrb	r3, [r7, #11]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d16b      	bne.n	8006154 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	3314      	adds	r3, #20
 8006080:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006088:	2b02      	cmp	r3, #2
 800608a:	d156      	bne.n	800613a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	689a      	ldr	r2, [r3, #8]
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	429a      	cmp	r2, r3
 8006096:	d914      	bls.n	80060c2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	689a      	ldr	r2, [r3, #8]
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	1ad2      	subs	r2, r2, r3
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	461a      	mov	r2, r3
 80060ac:	6879      	ldr	r1, [r7, #4]
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f000 ff84 	bl	8006fbc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80060b4:	2300      	movs	r3, #0
 80060b6:	2200      	movs	r2, #0
 80060b8:	2100      	movs	r1, #0
 80060ba:	68f8      	ldr	r0, [r7, #12]
 80060bc:	f001 fc94 	bl	80079e8 <USBD_LL_PrepareReceive>
 80060c0:	e03b      	b.n	800613a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	68da      	ldr	r2, [r3, #12]
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	d11c      	bne.n	8006108 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d316      	bcc.n	8006108 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80060e4:	429a      	cmp	r2, r3
 80060e6:	d20f      	bcs.n	8006108 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80060e8:	2200      	movs	r2, #0
 80060ea:	2100      	movs	r1, #0
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 ff65 	bl	8006fbc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80060fa:	2300      	movs	r3, #0
 80060fc:	2200      	movs	r2, #0
 80060fe:	2100      	movs	r1, #0
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f001 fc71 	bl	80079e8 <USBD_LL_PrepareReceive>
 8006106:	e018      	b.n	800613a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b03      	cmp	r3, #3
 8006112:	d10b      	bne.n	800612c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d005      	beq.n	800612c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006126:	68db      	ldr	r3, [r3, #12]
 8006128:	68f8      	ldr	r0, [r7, #12]
 800612a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800612c:	2180      	movs	r1, #128	; 0x80
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f001 fbb0 	bl	8007894 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f000 ff93 	bl	8007060 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006140:	2b01      	cmp	r3, #1
 8006142:	d122      	bne.n	800618a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006144:	68f8      	ldr	r0, [r7, #12]
 8006146:	f7ff fe98 	bl	8005e7a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006152:	e01a      	b.n	800618a <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800615a:	b2db      	uxtb	r3, r3
 800615c:	2b03      	cmp	r3, #3
 800615e:	d114      	bne.n	800618a <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006166:	695b      	ldr	r3, [r3, #20]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00e      	beq.n	800618a <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	7afa      	ldrb	r2, [r7, #11]
 8006176:	4611      	mov	r1, r2
 8006178:	68f8      	ldr	r0, [r7, #12]
 800617a:	4798      	blx	r3
 800617c:	4603      	mov	r3, r0
 800617e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006180:	7dfb      	ldrb	r3, [r7, #23]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d001      	beq.n	800618a <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8006186:	7dfb      	ldrb	r3, [r7, #23]
 8006188:	e000      	b.n	800618c <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	3718      	adds	r7, #24
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d101      	bne.n	80061c8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e02f      	b.n	8006228 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00f      	beq.n	80061f2 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d009      	beq.n	80061f2 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	6852      	ldr	r2, [r2, #4]
 80061ea:	b2d2      	uxtb	r2, r2
 80061ec:	4611      	mov	r1, r2
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80061f2:	2340      	movs	r3, #64	; 0x40
 80061f4:	2200      	movs	r2, #0
 80061f6:	2100      	movs	r1, #0
 80061f8:	6878      	ldr	r0, [r7, #4]
 80061fa:	f001 fb06 	bl	800780a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2240      	movs	r2, #64	; 0x40
 800620a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800620e:	2340      	movs	r3, #64	; 0x40
 8006210:	2200      	movs	r2, #0
 8006212:	2180      	movs	r1, #128	; 0x80
 8006214:	6878      	ldr	r0, [r7, #4]
 8006216:	f001 faf8 	bl	800780a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2201      	movs	r2, #1
 800621e:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2240      	movs	r2, #64	; 0x40
 8006224:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8006226:	2300      	movs	r3, #0
}
 8006228:	4618      	mov	r0, r3
 800622a:	3708      	adds	r7, #8
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}

08006230 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006230:	b480      	push	{r7}
 8006232:	b083      	sub	sp, #12
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	460b      	mov	r3, r1
 800623a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	78fa      	ldrb	r2, [r7, #3]
 8006240:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006242:	2300      	movs	r3, #0
}
 8006244:	4618      	mov	r0, r3
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006250:	b480      	push	{r7}
 8006252:	b083      	sub	sp, #12
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800625e:	b2da      	uxtb	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2204      	movs	r2, #4
 800626a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800626e:	2300      	movs	r3, #0
}
 8006270:	4618      	mov	r0, r3
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800628a:	b2db      	uxtb	r3, r3
 800628c:	2b04      	cmp	r3, #4
 800628e:	d106      	bne.n	800629e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8006296:	b2da      	uxtb	r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	370c      	adds	r7, #12
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80062be:	2303      	movs	r3, #3
 80062c0:	e012      	b.n	80062e8 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b03      	cmp	r3, #3
 80062cc:	d10b      	bne.n	80062e6 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d005      	beq.n	80062e6 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062e0:	69db      	ldr	r3, [r3, #28]
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80062e6:	2300      	movs	r3, #0
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3708      	adds	r7, #8
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b082      	sub	sp, #8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	460b      	mov	r3, r1
 80062fa:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006302:	2b00      	cmp	r3, #0
 8006304:	d101      	bne.n	800630a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006306:	2303      	movs	r3, #3
 8006308:	e014      	b.n	8006334 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b03      	cmp	r3, #3
 8006314:	d10d      	bne.n	8006332 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800631c:	6a1b      	ldr	r3, [r3, #32]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d007      	beq.n	8006332 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	78fa      	ldrb	r2, [r7, #3]
 800632c:	4611      	mov	r1, r2
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006332:	2300      	movs	r3, #0
}
 8006334:	4618      	mov	r0, r3
 8006336:	3708      	adds	r7, #8
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	460b      	mov	r3, r1
 8006346:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006352:	2303      	movs	r3, #3
 8006354:	e014      	b.n	8006380 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800635c:	b2db      	uxtb	r3, r3
 800635e:	2b03      	cmp	r3, #3
 8006360:	d10d      	bne.n	800637e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800636a:	2b00      	cmp	r3, #0
 800636c:	d007      	beq.n	800637e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006376:	78fa      	ldrb	r2, [r7, #3]
 8006378:	4611      	mov	r1, r2
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800637e:	2300      	movs	r3, #0
}
 8006380:	4618      	mov	r0, r3
 8006382:	3708      	adds	r7, #8
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}

08006388 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006390:	2300      	movs	r3, #0
}
 8006392:	4618      	mov	r0, r3
 8006394:	370c      	adds	r7, #12
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800639e:	b580      	push	{r7, lr}
 80063a0:	b082      	sub	sp, #8
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d009      	beq.n	80063cc <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	6852      	ldr	r2, [r2, #4]
 80063c4:	b2d2      	uxtb	r2, r2
 80063c6:	4611      	mov	r1, r2
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	4798      	blx	r3
  }

  return USBD_OK;
 80063cc:	2300      	movs	r3, #0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3708      	adds	r7, #8
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b087      	sub	sp, #28
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	781b      	ldrb	r3, [r3, #0]
 80063e6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	3301      	adds	r3, #1
 80063ec:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80063f4:	8a3b      	ldrh	r3, [r7, #16]
 80063f6:	021b      	lsls	r3, r3, #8
 80063f8:	b21a      	sxth	r2, r3
 80063fa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80063fe:	4313      	orrs	r3, r2
 8006400:	b21b      	sxth	r3, r3
 8006402:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006404:	89fb      	ldrh	r3, [r7, #14]
}
 8006406:	4618      	mov	r0, r3
 8006408:	371c      	adds	r7, #28
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr
	...

08006414 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800641e:	2300      	movs	r3, #0
 8006420:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	781b      	ldrb	r3, [r3, #0]
 8006426:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800642a:	2b40      	cmp	r3, #64	; 0x40
 800642c:	d005      	beq.n	800643a <USBD_StdDevReq+0x26>
 800642e:	2b40      	cmp	r3, #64	; 0x40
 8006430:	d853      	bhi.n	80064da <USBD_StdDevReq+0xc6>
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00b      	beq.n	800644e <USBD_StdDevReq+0x3a>
 8006436:	2b20      	cmp	r3, #32
 8006438:	d14f      	bne.n	80064da <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	6839      	ldr	r1, [r7, #0]
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	4798      	blx	r3
 8006448:	4603      	mov	r3, r0
 800644a:	73fb      	strb	r3, [r7, #15]
      break;
 800644c:	e04a      	b.n	80064e4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	785b      	ldrb	r3, [r3, #1]
 8006452:	2b09      	cmp	r3, #9
 8006454:	d83b      	bhi.n	80064ce <USBD_StdDevReq+0xba>
 8006456:	a201      	add	r2, pc, #4	; (adr r2, 800645c <USBD_StdDevReq+0x48>)
 8006458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800645c:	080064b1 	.word	0x080064b1
 8006460:	080064c5 	.word	0x080064c5
 8006464:	080064cf 	.word	0x080064cf
 8006468:	080064bb 	.word	0x080064bb
 800646c:	080064cf 	.word	0x080064cf
 8006470:	0800648f 	.word	0x0800648f
 8006474:	08006485 	.word	0x08006485
 8006478:	080064cf 	.word	0x080064cf
 800647c:	080064a7 	.word	0x080064a7
 8006480:	08006499 	.word	0x08006499
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006484:	6839      	ldr	r1, [r7, #0]
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f9de 	bl	8006848 <USBD_GetDescriptor>
          break;
 800648c:	e024      	b.n	80064d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800648e:	6839      	ldr	r1, [r7, #0]
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 fb43 	bl	8006b1c <USBD_SetAddress>
          break;
 8006496:	e01f      	b.n	80064d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006498:	6839      	ldr	r1, [r7, #0]
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fb82 	bl	8006ba4 <USBD_SetConfig>
 80064a0:	4603      	mov	r3, r0
 80064a2:	73fb      	strb	r3, [r7, #15]
          break;
 80064a4:	e018      	b.n	80064d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80064a6:	6839      	ldr	r1, [r7, #0]
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f000 fc21 	bl	8006cf0 <USBD_GetConfig>
          break;
 80064ae:	e013      	b.n	80064d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80064b0:	6839      	ldr	r1, [r7, #0]
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 fc52 	bl	8006d5c <USBD_GetStatus>
          break;
 80064b8:	e00e      	b.n	80064d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80064ba:	6839      	ldr	r1, [r7, #0]
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 fc81 	bl	8006dc4 <USBD_SetFeature>
          break;
 80064c2:	e009      	b.n	80064d8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80064c4:	6839      	ldr	r1, [r7, #0]
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 fc90 	bl	8006dec <USBD_ClrFeature>
          break;
 80064cc:	e004      	b.n	80064d8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80064ce:	6839      	ldr	r1, [r7, #0]
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f000 fce7 	bl	8006ea4 <USBD_CtlError>
          break;
 80064d6:	bf00      	nop
      }
      break;
 80064d8:	e004      	b.n	80064e4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80064da:	6839      	ldr	r1, [r7, #0]
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 fce1 	bl	8006ea4 <USBD_CtlError>
      break;
 80064e2:	bf00      	nop
  }

  return ret;
 80064e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3710      	adds	r7, #16
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop

080064f0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80064fa:	2300      	movs	r3, #0
 80064fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006506:	2b40      	cmp	r3, #64	; 0x40
 8006508:	d005      	beq.n	8006516 <USBD_StdItfReq+0x26>
 800650a:	2b40      	cmp	r3, #64	; 0x40
 800650c:	d82f      	bhi.n	800656e <USBD_StdItfReq+0x7e>
 800650e:	2b00      	cmp	r3, #0
 8006510:	d001      	beq.n	8006516 <USBD_StdItfReq+0x26>
 8006512:	2b20      	cmp	r3, #32
 8006514:	d12b      	bne.n	800656e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800651c:	b2db      	uxtb	r3, r3
 800651e:	3b01      	subs	r3, #1
 8006520:	2b02      	cmp	r3, #2
 8006522:	d81d      	bhi.n	8006560 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	889b      	ldrh	r3, [r3, #4]
 8006528:	b2db      	uxtb	r3, r3
 800652a:	2b01      	cmp	r3, #1
 800652c:	d813      	bhi.n	8006556 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006534:	689b      	ldr	r3, [r3, #8]
 8006536:	6839      	ldr	r1, [r7, #0]
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	4798      	blx	r3
 800653c:	4603      	mov	r3, r0
 800653e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	88db      	ldrh	r3, [r3, #6]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d110      	bne.n	800656a <USBD_StdItfReq+0x7a>
 8006548:	7bfb      	ldrb	r3, [r7, #15]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d10d      	bne.n	800656a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 fd73 	bl	800703a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006554:	e009      	b.n	800656a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8006556:	6839      	ldr	r1, [r7, #0]
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 fca3 	bl	8006ea4 <USBD_CtlError>
          break;
 800655e:	e004      	b.n	800656a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006560:	6839      	ldr	r1, [r7, #0]
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 fc9e 	bl	8006ea4 <USBD_CtlError>
          break;
 8006568:	e000      	b.n	800656c <USBD_StdItfReq+0x7c>
          break;
 800656a:	bf00      	nop
      }
      break;
 800656c:	e004      	b.n	8006578 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800656e:	6839      	ldr	r1, [r7, #0]
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f000 fc97 	bl	8006ea4 <USBD_CtlError>
      break;
 8006576:	bf00      	nop
  }

  return ret;
 8006578:	7bfb      	ldrb	r3, [r7, #15]
}
 800657a:	4618      	mov	r0, r3
 800657c:	3710      	adds	r7, #16
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b084      	sub	sp, #16
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
 800658a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	889b      	ldrh	r3, [r3, #4]
 8006594:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	781b      	ldrb	r3, [r3, #0]
 800659a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800659e:	2b40      	cmp	r3, #64	; 0x40
 80065a0:	d007      	beq.n	80065b2 <USBD_StdEPReq+0x30>
 80065a2:	2b40      	cmp	r3, #64	; 0x40
 80065a4:	f200 8145 	bhi.w	8006832 <USBD_StdEPReq+0x2b0>
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d00c      	beq.n	80065c6 <USBD_StdEPReq+0x44>
 80065ac:	2b20      	cmp	r3, #32
 80065ae:	f040 8140 	bne.w	8006832 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	6839      	ldr	r1, [r7, #0]
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	4798      	blx	r3
 80065c0:	4603      	mov	r3, r0
 80065c2:	73fb      	strb	r3, [r7, #15]
      break;
 80065c4:	e13a      	b.n	800683c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	785b      	ldrb	r3, [r3, #1]
 80065ca:	2b03      	cmp	r3, #3
 80065cc:	d007      	beq.n	80065de <USBD_StdEPReq+0x5c>
 80065ce:	2b03      	cmp	r3, #3
 80065d0:	f300 8129 	bgt.w	8006826 <USBD_StdEPReq+0x2a4>
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d07f      	beq.n	80066d8 <USBD_StdEPReq+0x156>
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d03c      	beq.n	8006656 <USBD_StdEPReq+0xd4>
 80065dc:	e123      	b.n	8006826 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	2b02      	cmp	r3, #2
 80065e8:	d002      	beq.n	80065f0 <USBD_StdEPReq+0x6e>
 80065ea:	2b03      	cmp	r3, #3
 80065ec:	d016      	beq.n	800661c <USBD_StdEPReq+0x9a>
 80065ee:	e02c      	b.n	800664a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80065f0:	7bbb      	ldrb	r3, [r7, #14]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00d      	beq.n	8006612 <USBD_StdEPReq+0x90>
 80065f6:	7bbb      	ldrb	r3, [r7, #14]
 80065f8:	2b80      	cmp	r3, #128	; 0x80
 80065fa:	d00a      	beq.n	8006612 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80065fc:	7bbb      	ldrb	r3, [r7, #14]
 80065fe:	4619      	mov	r1, r3
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f001 f947 	bl	8007894 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006606:	2180      	movs	r1, #128	; 0x80
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f001 f943 	bl	8007894 <USBD_LL_StallEP>
 800660e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006610:	e020      	b.n	8006654 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8006612:	6839      	ldr	r1, [r7, #0]
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	f000 fc45 	bl	8006ea4 <USBD_CtlError>
              break;
 800661a:	e01b      	b.n	8006654 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	885b      	ldrh	r3, [r3, #2]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d10e      	bne.n	8006642 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006624:	7bbb      	ldrb	r3, [r7, #14]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00b      	beq.n	8006642 <USBD_StdEPReq+0xc0>
 800662a:	7bbb      	ldrb	r3, [r7, #14]
 800662c:	2b80      	cmp	r3, #128	; 0x80
 800662e:	d008      	beq.n	8006642 <USBD_StdEPReq+0xc0>
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	88db      	ldrh	r3, [r3, #6]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d104      	bne.n	8006642 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006638:	7bbb      	ldrb	r3, [r7, #14]
 800663a:	4619      	mov	r1, r3
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f001 f929 	bl	8007894 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 fcf9 	bl	800703a <USBD_CtlSendStatus>

              break;
 8006648:	e004      	b.n	8006654 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800664a:	6839      	ldr	r1, [r7, #0]
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f000 fc29 	bl	8006ea4 <USBD_CtlError>
              break;
 8006652:	bf00      	nop
          }
          break;
 8006654:	e0ec      	b.n	8006830 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800665c:	b2db      	uxtb	r3, r3
 800665e:	2b02      	cmp	r3, #2
 8006660:	d002      	beq.n	8006668 <USBD_StdEPReq+0xe6>
 8006662:	2b03      	cmp	r3, #3
 8006664:	d016      	beq.n	8006694 <USBD_StdEPReq+0x112>
 8006666:	e030      	b.n	80066ca <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006668:	7bbb      	ldrb	r3, [r7, #14]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00d      	beq.n	800668a <USBD_StdEPReq+0x108>
 800666e:	7bbb      	ldrb	r3, [r7, #14]
 8006670:	2b80      	cmp	r3, #128	; 0x80
 8006672:	d00a      	beq.n	800668a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006674:	7bbb      	ldrb	r3, [r7, #14]
 8006676:	4619      	mov	r1, r3
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f001 f90b 	bl	8007894 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800667e:	2180      	movs	r1, #128	; 0x80
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f001 f907 	bl	8007894 <USBD_LL_StallEP>
 8006686:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006688:	e025      	b.n	80066d6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800668a:	6839      	ldr	r1, [r7, #0]
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 fc09 	bl	8006ea4 <USBD_CtlError>
              break;
 8006692:	e020      	b.n	80066d6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	885b      	ldrh	r3, [r3, #2]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d11b      	bne.n	80066d4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800669c:	7bbb      	ldrb	r3, [r7, #14]
 800669e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d004      	beq.n	80066b0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80066a6:	7bbb      	ldrb	r3, [r7, #14]
 80066a8:	4619      	mov	r1, r3
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	f001 f911 	bl	80078d2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 fcc2 	bl	800703a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	6839      	ldr	r1, [r7, #0]
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	4798      	blx	r3
 80066c4:	4603      	mov	r3, r0
 80066c6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80066c8:	e004      	b.n	80066d4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80066ca:	6839      	ldr	r1, [r7, #0]
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 fbe9 	bl	8006ea4 <USBD_CtlError>
              break;
 80066d2:	e000      	b.n	80066d6 <USBD_StdEPReq+0x154>
              break;
 80066d4:	bf00      	nop
          }
          break;
 80066d6:	e0ab      	b.n	8006830 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d002      	beq.n	80066ea <USBD_StdEPReq+0x168>
 80066e4:	2b03      	cmp	r3, #3
 80066e6:	d032      	beq.n	800674e <USBD_StdEPReq+0x1cc>
 80066e8:	e097      	b.n	800681a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80066ea:	7bbb      	ldrb	r3, [r7, #14]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d007      	beq.n	8006700 <USBD_StdEPReq+0x17e>
 80066f0:	7bbb      	ldrb	r3, [r7, #14]
 80066f2:	2b80      	cmp	r3, #128	; 0x80
 80066f4:	d004      	beq.n	8006700 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 80066f6:	6839      	ldr	r1, [r7, #0]
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 fbd3 	bl	8006ea4 <USBD_CtlError>
                break;
 80066fe:	e091      	b.n	8006824 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006700:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006704:	2b00      	cmp	r3, #0
 8006706:	da0b      	bge.n	8006720 <USBD_StdEPReq+0x19e>
 8006708:	7bbb      	ldrb	r3, [r7, #14]
 800670a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800670e:	4613      	mov	r3, r2
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	4413      	add	r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	3310      	adds	r3, #16
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	4413      	add	r3, r2
 800671c:	3304      	adds	r3, #4
 800671e:	e00b      	b.n	8006738 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006720:	7bbb      	ldrb	r3, [r7, #14]
 8006722:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006726:	4613      	mov	r3, r2
 8006728:	009b      	lsls	r3, r3, #2
 800672a:	4413      	add	r3, r2
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	4413      	add	r3, r2
 8006736:	3304      	adds	r3, #4
 8006738:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	2200      	movs	r2, #0
 800673e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	2202      	movs	r2, #2
 8006744:	4619      	mov	r1, r3
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 fc1d 	bl	8006f86 <USBD_CtlSendData>
              break;
 800674c:	e06a      	b.n	8006824 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800674e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006752:	2b00      	cmp	r3, #0
 8006754:	da11      	bge.n	800677a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006756:	7bbb      	ldrb	r3, [r7, #14]
 8006758:	f003 020f 	and.w	r2, r3, #15
 800675c:	6879      	ldr	r1, [r7, #4]
 800675e:	4613      	mov	r3, r2
 8006760:	009b      	lsls	r3, r3, #2
 8006762:	4413      	add	r3, r2
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	440b      	add	r3, r1
 8006768:	3324      	adds	r3, #36	; 0x24
 800676a:	881b      	ldrh	r3, [r3, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d117      	bne.n	80067a0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006770:	6839      	ldr	r1, [r7, #0]
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f000 fb96 	bl	8006ea4 <USBD_CtlError>
                  break;
 8006778:	e054      	b.n	8006824 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800677a:	7bbb      	ldrb	r3, [r7, #14]
 800677c:	f003 020f 	and.w	r2, r3, #15
 8006780:	6879      	ldr	r1, [r7, #4]
 8006782:	4613      	mov	r3, r2
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	4413      	add	r3, r2
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	440b      	add	r3, r1
 800678c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006790:	881b      	ldrh	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d104      	bne.n	80067a0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006796:	6839      	ldr	r1, [r7, #0]
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 fb83 	bl	8006ea4 <USBD_CtlError>
                  break;
 800679e:	e041      	b.n	8006824 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80067a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	da0b      	bge.n	80067c0 <USBD_StdEPReq+0x23e>
 80067a8:	7bbb      	ldrb	r3, [r7, #14]
 80067aa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80067ae:	4613      	mov	r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	4413      	add	r3, r2
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	3310      	adds	r3, #16
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	4413      	add	r3, r2
 80067bc:	3304      	adds	r3, #4
 80067be:	e00b      	b.n	80067d8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80067c0:	7bbb      	ldrb	r3, [r7, #14]
 80067c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80067c6:	4613      	mov	r3, r2
 80067c8:	009b      	lsls	r3, r3, #2
 80067ca:	4413      	add	r3, r2
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	4413      	add	r3, r2
 80067d6:	3304      	adds	r3, #4
 80067d8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80067da:	7bbb      	ldrb	r3, [r7, #14]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d002      	beq.n	80067e6 <USBD_StdEPReq+0x264>
 80067e0:	7bbb      	ldrb	r3, [r7, #14]
 80067e2:	2b80      	cmp	r3, #128	; 0x80
 80067e4:	d103      	bne.n	80067ee <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	2200      	movs	r2, #0
 80067ea:	601a      	str	r2, [r3, #0]
 80067ec:	e00e      	b.n	800680c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80067ee:	7bbb      	ldrb	r3, [r7, #14]
 80067f0:	4619      	mov	r1, r3
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f001 f88c 	bl	8007910 <USBD_LL_IsStallEP>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d003      	beq.n	8006806 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	2201      	movs	r2, #1
 8006802:	601a      	str	r2, [r3, #0]
 8006804:	e002      	b.n	800680c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	2200      	movs	r2, #0
 800680a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	2202      	movs	r2, #2
 8006810:	4619      	mov	r1, r3
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 fbb7 	bl	8006f86 <USBD_CtlSendData>
              break;
 8006818:	e004      	b.n	8006824 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800681a:	6839      	ldr	r1, [r7, #0]
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 fb41 	bl	8006ea4 <USBD_CtlError>
              break;
 8006822:	bf00      	nop
          }
          break;
 8006824:	e004      	b.n	8006830 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8006826:	6839      	ldr	r1, [r7, #0]
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 fb3b 	bl	8006ea4 <USBD_CtlError>
          break;
 800682e:	bf00      	nop
      }
      break;
 8006830:	e004      	b.n	800683c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8006832:	6839      	ldr	r1, [r7, #0]
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 fb35 	bl	8006ea4 <USBD_CtlError>
      break;
 800683a:	bf00      	nop
  }

  return ret;
 800683c:	7bfb      	ldrb	r3, [r7, #15]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
	...

08006848 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006852:	2300      	movs	r3, #0
 8006854:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006856:	2300      	movs	r3, #0
 8006858:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800685a:	2300      	movs	r3, #0
 800685c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	885b      	ldrh	r3, [r3, #2]
 8006862:	0a1b      	lsrs	r3, r3, #8
 8006864:	b29b      	uxth	r3, r3
 8006866:	3b01      	subs	r3, #1
 8006868:	2b06      	cmp	r3, #6
 800686a:	f200 8128 	bhi.w	8006abe <USBD_GetDescriptor+0x276>
 800686e:	a201      	add	r2, pc, #4	; (adr r2, 8006874 <USBD_GetDescriptor+0x2c>)
 8006870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006874:	08006891 	.word	0x08006891
 8006878:	080068a9 	.word	0x080068a9
 800687c:	080068e9 	.word	0x080068e9
 8006880:	08006abf 	.word	0x08006abf
 8006884:	08006abf 	.word	0x08006abf
 8006888:	08006a5f 	.word	0x08006a5f
 800688c:	08006a8b 	.word	0x08006a8b
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	7c12      	ldrb	r2, [r2, #16]
 800689c:	f107 0108 	add.w	r1, r7, #8
 80068a0:	4610      	mov	r0, r2
 80068a2:	4798      	blx	r3
 80068a4:	60f8      	str	r0, [r7, #12]
      break;
 80068a6:	e112      	b.n	8006ace <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	7c1b      	ldrb	r3, [r3, #16]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d10d      	bne.n	80068cc <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068b8:	f107 0208 	add.w	r2, r7, #8
 80068bc:	4610      	mov	r0, r2
 80068be:	4798      	blx	r3
 80068c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	3301      	adds	r3, #1
 80068c6:	2202      	movs	r2, #2
 80068c8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80068ca:	e100      	b.n	8006ace <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d4:	f107 0208 	add.w	r2, r7, #8
 80068d8:	4610      	mov	r0, r2
 80068da:	4798      	blx	r3
 80068dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	3301      	adds	r3, #1
 80068e2:	2202      	movs	r2, #2
 80068e4:	701a      	strb	r2, [r3, #0]
      break;
 80068e6:	e0f2      	b.n	8006ace <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	885b      	ldrh	r3, [r3, #2]
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	2b05      	cmp	r3, #5
 80068f0:	f200 80ac 	bhi.w	8006a4c <USBD_GetDescriptor+0x204>
 80068f4:	a201      	add	r2, pc, #4	; (adr r2, 80068fc <USBD_GetDescriptor+0xb4>)
 80068f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068fa:	bf00      	nop
 80068fc:	08006915 	.word	0x08006915
 8006900:	08006949 	.word	0x08006949
 8006904:	0800697d 	.word	0x0800697d
 8006908:	080069b1 	.word	0x080069b1
 800690c:	080069e5 	.word	0x080069e5
 8006910:	08006a19 	.word	0x08006a19
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00b      	beq.n	8006938 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	7c12      	ldrb	r2, [r2, #16]
 800692c:	f107 0108 	add.w	r1, r7, #8
 8006930:	4610      	mov	r0, r2
 8006932:	4798      	blx	r3
 8006934:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006936:	e091      	b.n	8006a5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006938:	6839      	ldr	r1, [r7, #0]
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 fab2 	bl	8006ea4 <USBD_CtlError>
            err++;
 8006940:	7afb      	ldrb	r3, [r7, #11]
 8006942:	3301      	adds	r3, #1
 8006944:	72fb      	strb	r3, [r7, #11]
          break;
 8006946:	e089      	b.n	8006a5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00b      	beq.n	800696c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	7c12      	ldrb	r2, [r2, #16]
 8006960:	f107 0108 	add.w	r1, r7, #8
 8006964:	4610      	mov	r0, r2
 8006966:	4798      	blx	r3
 8006968:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800696a:	e077      	b.n	8006a5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800696c:	6839      	ldr	r1, [r7, #0]
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 fa98 	bl	8006ea4 <USBD_CtlError>
            err++;
 8006974:	7afb      	ldrb	r3, [r7, #11]
 8006976:	3301      	adds	r3, #1
 8006978:	72fb      	strb	r3, [r7, #11]
          break;
 800697a:	e06f      	b.n	8006a5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00b      	beq.n	80069a0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	7c12      	ldrb	r2, [r2, #16]
 8006994:	f107 0108 	add.w	r1, r7, #8
 8006998:	4610      	mov	r0, r2
 800699a:	4798      	blx	r3
 800699c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800699e:	e05d      	b.n	8006a5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80069a0:	6839      	ldr	r1, [r7, #0]
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 fa7e 	bl	8006ea4 <USBD_CtlError>
            err++;
 80069a8:	7afb      	ldrb	r3, [r7, #11]
 80069aa:	3301      	adds	r3, #1
 80069ac:	72fb      	strb	r3, [r7, #11]
          break;
 80069ae:	e055      	b.n	8006a5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00b      	beq.n	80069d4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80069c2:	691b      	ldr	r3, [r3, #16]
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	7c12      	ldrb	r2, [r2, #16]
 80069c8:	f107 0108 	add.w	r1, r7, #8
 80069cc:	4610      	mov	r0, r2
 80069ce:	4798      	blx	r3
 80069d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80069d2:	e043      	b.n	8006a5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80069d4:	6839      	ldr	r1, [r7, #0]
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f000 fa64 	bl	8006ea4 <USBD_CtlError>
            err++;
 80069dc:	7afb      	ldrb	r3, [r7, #11]
 80069de:	3301      	adds	r3, #1
 80069e0:	72fb      	strb	r3, [r7, #11]
          break;
 80069e2:	e03b      	b.n	8006a5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d00b      	beq.n	8006a08 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80069f6:	695b      	ldr	r3, [r3, #20]
 80069f8:	687a      	ldr	r2, [r7, #4]
 80069fa:	7c12      	ldrb	r2, [r2, #16]
 80069fc:	f107 0108 	add.w	r1, r7, #8
 8006a00:	4610      	mov	r0, r2
 8006a02:	4798      	blx	r3
 8006a04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006a06:	e029      	b.n	8006a5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006a08:	6839      	ldr	r1, [r7, #0]
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 fa4a 	bl	8006ea4 <USBD_CtlError>
            err++;
 8006a10:	7afb      	ldrb	r3, [r7, #11]
 8006a12:	3301      	adds	r3, #1
 8006a14:	72fb      	strb	r3, [r7, #11]
          break;
 8006a16:	e021      	b.n	8006a5c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d00b      	beq.n	8006a3c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a2a:	699b      	ldr	r3, [r3, #24]
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	7c12      	ldrb	r2, [r2, #16]
 8006a30:	f107 0108 	add.w	r1, r7, #8
 8006a34:	4610      	mov	r0, r2
 8006a36:	4798      	blx	r3
 8006a38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006a3a:	e00f      	b.n	8006a5c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006a3c:	6839      	ldr	r1, [r7, #0]
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 fa30 	bl	8006ea4 <USBD_CtlError>
            err++;
 8006a44:	7afb      	ldrb	r3, [r7, #11]
 8006a46:	3301      	adds	r3, #1
 8006a48:	72fb      	strb	r3, [r7, #11]
          break;
 8006a4a:	e007      	b.n	8006a5c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006a4c:	6839      	ldr	r1, [r7, #0]
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 fa28 	bl	8006ea4 <USBD_CtlError>
          err++;
 8006a54:	7afb      	ldrb	r3, [r7, #11]
 8006a56:	3301      	adds	r3, #1
 8006a58:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8006a5a:	bf00      	nop
      }
      break;
 8006a5c:	e037      	b.n	8006ace <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	7c1b      	ldrb	r3, [r3, #16]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d109      	bne.n	8006a7a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a6e:	f107 0208 	add.w	r2, r7, #8
 8006a72:	4610      	mov	r0, r2
 8006a74:	4798      	blx	r3
 8006a76:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006a78:	e029      	b.n	8006ace <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006a7a:	6839      	ldr	r1, [r7, #0]
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	f000 fa11 	bl	8006ea4 <USBD_CtlError>
        err++;
 8006a82:	7afb      	ldrb	r3, [r7, #11]
 8006a84:	3301      	adds	r3, #1
 8006a86:	72fb      	strb	r3, [r7, #11]
      break;
 8006a88:	e021      	b.n	8006ace <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	7c1b      	ldrb	r3, [r3, #16]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10d      	bne.n	8006aae <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a9a:	f107 0208 	add.w	r2, r7, #8
 8006a9e:	4610      	mov	r0, r2
 8006aa0:	4798      	blx	r3
 8006aa2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	2207      	movs	r2, #7
 8006aaa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006aac:	e00f      	b.n	8006ace <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006aae:	6839      	ldr	r1, [r7, #0]
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 f9f7 	bl	8006ea4 <USBD_CtlError>
        err++;
 8006ab6:	7afb      	ldrb	r3, [r7, #11]
 8006ab8:	3301      	adds	r3, #1
 8006aba:	72fb      	strb	r3, [r7, #11]
      break;
 8006abc:	e007      	b.n	8006ace <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006abe:	6839      	ldr	r1, [r7, #0]
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f9ef 	bl	8006ea4 <USBD_CtlError>
      err++;
 8006ac6:	7afb      	ldrb	r3, [r7, #11]
 8006ac8:	3301      	adds	r3, #1
 8006aca:	72fb      	strb	r3, [r7, #11]
      break;
 8006acc:	bf00      	nop
  }

  if (err != 0U)
 8006ace:	7afb      	ldrb	r3, [r7, #11]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d11e      	bne.n	8006b12 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	88db      	ldrh	r3, [r3, #6]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d016      	beq.n	8006b0a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006adc:	893b      	ldrh	r3, [r7, #8]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00e      	beq.n	8006b00 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	88da      	ldrh	r2, [r3, #6]
 8006ae6:	893b      	ldrh	r3, [r7, #8]
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	bf28      	it	cs
 8006aec:	4613      	movcs	r3, r2
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006af2:	893b      	ldrh	r3, [r7, #8]
 8006af4:	461a      	mov	r2, r3
 8006af6:	68f9      	ldr	r1, [r7, #12]
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 fa44 	bl	8006f86 <USBD_CtlSendData>
 8006afe:	e009      	b.n	8006b14 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006b00:	6839      	ldr	r1, [r7, #0]
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f9ce 	bl	8006ea4 <USBD_CtlError>
 8006b08:	e004      	b.n	8006b14 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fa95 	bl	800703a <USBD_CtlSendStatus>
 8006b10:	e000      	b.n	8006b14 <USBD_GetDescriptor+0x2cc>
    return;
 8006b12:	bf00      	nop
  }
}
 8006b14:	3710      	adds	r7, #16
 8006b16:	46bd      	mov	sp, r7
 8006b18:	bd80      	pop	{r7, pc}
 8006b1a:	bf00      	nop

08006b1c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	889b      	ldrh	r3, [r3, #4]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d131      	bne.n	8006b92 <USBD_SetAddress+0x76>
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	88db      	ldrh	r3, [r3, #6]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d12d      	bne.n	8006b92 <USBD_SetAddress+0x76>
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	885b      	ldrh	r3, [r3, #2]
 8006b3a:	2b7f      	cmp	r3, #127	; 0x7f
 8006b3c:	d829      	bhi.n	8006b92 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	885b      	ldrh	r3, [r3, #2]
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006b48:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	2b03      	cmp	r3, #3
 8006b54:	d104      	bne.n	8006b60 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006b56:	6839      	ldr	r1, [r7, #0]
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 f9a3 	bl	8006ea4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b5e:	e01d      	b.n	8006b9c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	7bfa      	ldrb	r2, [r7, #15]
 8006b64:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006b68:	7bfb      	ldrb	r3, [r7, #15]
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 fefb 	bl	8007968 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 fa61 	bl	800703a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006b78:	7bfb      	ldrb	r3, [r7, #15]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d004      	beq.n	8006b88 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2202      	movs	r2, #2
 8006b82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b86:	e009      	b.n	8006b9c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b90:	e004      	b.n	8006b9c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006b92:	6839      	ldr	r1, [r7, #0]
 8006b94:	6878      	ldr	r0, [r7, #4]
 8006b96:	f000 f985 	bl	8006ea4 <USBD_CtlError>
  }
}
 8006b9a:	bf00      	nop
 8006b9c:	bf00      	nop
 8006b9e:	3710      	adds	r7, #16
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	885b      	ldrh	r3, [r3, #2]
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	4b4c      	ldr	r3, [pc, #304]	; (8006cec <USBD_SetConfig+0x148>)
 8006bba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006bbc:	4b4b      	ldr	r3, [pc, #300]	; (8006cec <USBD_SetConfig+0x148>)
 8006bbe:	781b      	ldrb	r3, [r3, #0]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d905      	bls.n	8006bd0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006bc4:	6839      	ldr	r1, [r7, #0]
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f000 f96c 	bl	8006ea4 <USBD_CtlError>
    return USBD_FAIL;
 8006bcc:	2303      	movs	r3, #3
 8006bce:	e088      	b.n	8006ce2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d002      	beq.n	8006be2 <USBD_SetConfig+0x3e>
 8006bdc:	2b03      	cmp	r3, #3
 8006bde:	d025      	beq.n	8006c2c <USBD_SetConfig+0x88>
 8006be0:	e071      	b.n	8006cc6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006be2:	4b42      	ldr	r3, [pc, #264]	; (8006cec <USBD_SetConfig+0x148>)
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d01c      	beq.n	8006c24 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8006bea:	4b40      	ldr	r3, [pc, #256]	; (8006cec <USBD_SetConfig+0x148>)
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006bf4:	4b3d      	ldr	r3, [pc, #244]	; (8006cec <USBD_SetConfig+0x148>)
 8006bf6:	781b      	ldrb	r3, [r3, #0]
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7ff f948 	bl	8005e90 <USBD_SetClassConfig>
 8006c00:	4603      	mov	r3, r0
 8006c02:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8006c04:	7bfb      	ldrb	r3, [r7, #15]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d004      	beq.n	8006c14 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8006c0a:	6839      	ldr	r1, [r7, #0]
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 f949 	bl	8006ea4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006c12:	e065      	b.n	8006ce0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f000 fa10 	bl	800703a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2203      	movs	r2, #3
 8006c1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8006c22:	e05d      	b.n	8006ce0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 fa08 	bl	800703a <USBD_CtlSendStatus>
      break;
 8006c2a:	e059      	b.n	8006ce0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8006c2c:	4b2f      	ldr	r3, [pc, #188]	; (8006cec <USBD_SetConfig+0x148>)
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d112      	bne.n	8006c5a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2202      	movs	r2, #2
 8006c38:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8006c3c:	4b2b      	ldr	r3, [pc, #172]	; (8006cec <USBD_SetConfig+0x148>)
 8006c3e:	781b      	ldrb	r3, [r3, #0]
 8006c40:	461a      	mov	r2, r3
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006c46:	4b29      	ldr	r3, [pc, #164]	; (8006cec <USBD_SetConfig+0x148>)
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	4619      	mov	r1, r3
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f7ff f93b 	bl	8005ec8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f9f1 	bl	800703a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006c58:	e042      	b.n	8006ce0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8006c5a:	4b24      	ldr	r3, [pc, #144]	; (8006cec <USBD_SetConfig+0x148>)
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	461a      	mov	r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d02a      	beq.n	8006cbe <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	4619      	mov	r1, r3
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7ff f929 	bl	8005ec8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006c76:	4b1d      	ldr	r3, [pc, #116]	; (8006cec <USBD_SetConfig+0x148>)
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006c80:	4b1a      	ldr	r3, [pc, #104]	; (8006cec <USBD_SetConfig+0x148>)
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	4619      	mov	r1, r3
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f7ff f902 	bl	8005e90 <USBD_SetClassConfig>
 8006c8c:	4603      	mov	r3, r0
 8006c8e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006c90:	7bfb      	ldrb	r3, [r7, #15]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d00f      	beq.n	8006cb6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8006c96:	6839      	ldr	r1, [r7, #0]
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	f000 f903 	bl	8006ea4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f7ff f90e 	bl	8005ec8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2202      	movs	r2, #2
 8006cb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8006cb4:	e014      	b.n	8006ce0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 f9bf 	bl	800703a <USBD_CtlSendStatus>
      break;
 8006cbc:	e010      	b.n	8006ce0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 f9bb 	bl	800703a <USBD_CtlSendStatus>
      break;
 8006cc4:	e00c      	b.n	8006ce0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8006cc6:	6839      	ldr	r1, [r7, #0]
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 f8eb 	bl	8006ea4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006cce:	4b07      	ldr	r3, [pc, #28]	; (8006cec <USBD_SetConfig+0x148>)
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f7ff f8f7 	bl	8005ec8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	73fb      	strb	r3, [r7, #15]
      break;
 8006cde:	bf00      	nop
  }

  return ret;
 8006ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	200003f0 	.word	0x200003f0

08006cf0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	88db      	ldrh	r3, [r3, #6]
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d004      	beq.n	8006d0c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006d02:	6839      	ldr	r1, [r7, #0]
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f000 f8cd 	bl	8006ea4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006d0a:	e023      	b.n	8006d54 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	2b02      	cmp	r3, #2
 8006d16:	dc02      	bgt.n	8006d1e <USBD_GetConfig+0x2e>
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	dc03      	bgt.n	8006d24 <USBD_GetConfig+0x34>
 8006d1c:	e015      	b.n	8006d4a <USBD_GetConfig+0x5a>
 8006d1e:	2b03      	cmp	r3, #3
 8006d20:	d00b      	beq.n	8006d3a <USBD_GetConfig+0x4a>
 8006d22:	e012      	b.n	8006d4a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	3308      	adds	r3, #8
 8006d2e:	2201      	movs	r2, #1
 8006d30:	4619      	mov	r1, r3
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	f000 f927 	bl	8006f86 <USBD_CtlSendData>
        break;
 8006d38:	e00c      	b.n	8006d54 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	3304      	adds	r3, #4
 8006d3e:	2201      	movs	r2, #1
 8006d40:	4619      	mov	r1, r3
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 f91f 	bl	8006f86 <USBD_CtlSendData>
        break;
 8006d48:	e004      	b.n	8006d54 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006d4a:	6839      	ldr	r1, [r7, #0]
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f000 f8a9 	bl	8006ea4 <USBD_CtlError>
        break;
 8006d52:	bf00      	nop
}
 8006d54:	bf00      	nop
 8006d56:	3708      	adds	r7, #8
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	2b02      	cmp	r3, #2
 8006d72:	d81e      	bhi.n	8006db2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	88db      	ldrh	r3, [r3, #6]
 8006d78:	2b02      	cmp	r3, #2
 8006d7a:	d004      	beq.n	8006d86 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006d7c:	6839      	ldr	r1, [r7, #0]
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 f890 	bl	8006ea4 <USBD_CtlError>
        break;
 8006d84:	e01a      	b.n	8006dbc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2201      	movs	r2, #1
 8006d8a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d005      	beq.n	8006da2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	f043 0202 	orr.w	r2, r3, #2
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	330c      	adds	r3, #12
 8006da6:	2202      	movs	r2, #2
 8006da8:	4619      	mov	r1, r3
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f8eb 	bl	8006f86 <USBD_CtlSendData>
      break;
 8006db0:	e004      	b.n	8006dbc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006db2:	6839      	ldr	r1, [r7, #0]
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 f875 	bl	8006ea4 <USBD_CtlError>
      break;
 8006dba:	bf00      	nop
  }
}
 8006dbc:	bf00      	nop
 8006dbe:	3708      	adds	r7, #8
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}

08006dc4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b082      	sub	sp, #8
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
 8006dcc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	885b      	ldrh	r3, [r3, #2]
 8006dd2:	2b01      	cmp	r3, #1
 8006dd4:	d106      	bne.n	8006de4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006dde:	6878      	ldr	r0, [r7, #4]
 8006de0:	f000 f92b 	bl	800703a <USBD_CtlSendStatus>
  }
}
 8006de4:	bf00      	nop
 8006de6:	3708      	adds	r7, #8
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}

08006dec <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b082      	sub	sp, #8
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	2b02      	cmp	r3, #2
 8006e02:	d80b      	bhi.n	8006e1c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	885b      	ldrh	r3, [r3, #2]
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d10c      	bne.n	8006e26 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f000 f910 	bl	800703a <USBD_CtlSendStatus>
      }
      break;
 8006e1a:	e004      	b.n	8006e26 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006e1c:	6839      	ldr	r1, [r7, #0]
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 f840 	bl	8006ea4 <USBD_CtlError>
      break;
 8006e24:	e000      	b.n	8006e28 <USBD_ClrFeature+0x3c>
      break;
 8006e26:	bf00      	nop
  }
}
 8006e28:	bf00      	nop
 8006e2a:	3708      	adds	r7, #8
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}

08006e30 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	781a      	ldrb	r2, [r3, #0]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	3301      	adds	r3, #1
 8006e4a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	781a      	ldrb	r2, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	3301      	adds	r3, #1
 8006e58:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006e5a:	68f8      	ldr	r0, [r7, #12]
 8006e5c:	f7ff fabb 	bl	80063d6 <SWAPBYTE>
 8006e60:	4603      	mov	r3, r0
 8006e62:	461a      	mov	r2, r3
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	3301      	adds	r3, #1
 8006e72:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f7ff faae 	bl	80063d6 <SWAPBYTE>
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	461a      	mov	r2, r3
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	3301      	adds	r3, #1
 8006e86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006e8e:	68f8      	ldr	r0, [r7, #12]
 8006e90:	f7ff faa1 	bl	80063d6 <SWAPBYTE>
 8006e94:	4603      	mov	r3, r0
 8006e96:	461a      	mov	r2, r3
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	80da      	strh	r2, [r3, #6]
}
 8006e9c:	bf00      	nop
 8006e9e:	3710      	adds	r7, #16
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b082      	sub	sp, #8
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006eae:	2180      	movs	r1, #128	; 0x80
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 fcef 	bl	8007894 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006eb6:	2100      	movs	r1, #0
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f000 fceb 	bl	8007894 <USBD_LL_StallEP>
}
 8006ebe:	bf00      	nop
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}

08006ec6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006ec6:	b580      	push	{r7, lr}
 8006ec8:	b086      	sub	sp, #24
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	60f8      	str	r0, [r7, #12]
 8006ece:	60b9      	str	r1, [r7, #8]
 8006ed0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d036      	beq.n	8006f4a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006ee0:	6938      	ldr	r0, [r7, #16]
 8006ee2:	f000 f836 	bl	8006f52 <USBD_GetLen>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	3301      	adds	r3, #1
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	005b      	lsls	r3, r3, #1
 8006eee:	b29a      	uxth	r2, r3
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006ef4:	7dfb      	ldrb	r3, [r7, #23]
 8006ef6:	68ba      	ldr	r2, [r7, #8]
 8006ef8:	4413      	add	r3, r2
 8006efa:	687a      	ldr	r2, [r7, #4]
 8006efc:	7812      	ldrb	r2, [r2, #0]
 8006efe:	701a      	strb	r2, [r3, #0]
  idx++;
 8006f00:	7dfb      	ldrb	r3, [r7, #23]
 8006f02:	3301      	adds	r3, #1
 8006f04:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006f06:	7dfb      	ldrb	r3, [r7, #23]
 8006f08:	68ba      	ldr	r2, [r7, #8]
 8006f0a:	4413      	add	r3, r2
 8006f0c:	2203      	movs	r2, #3
 8006f0e:	701a      	strb	r2, [r3, #0]
  idx++;
 8006f10:	7dfb      	ldrb	r3, [r7, #23]
 8006f12:	3301      	adds	r3, #1
 8006f14:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006f16:	e013      	b.n	8006f40 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006f18:	7dfb      	ldrb	r3, [r7, #23]
 8006f1a:	68ba      	ldr	r2, [r7, #8]
 8006f1c:	4413      	add	r3, r2
 8006f1e:	693a      	ldr	r2, [r7, #16]
 8006f20:	7812      	ldrb	r2, [r2, #0]
 8006f22:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	3301      	adds	r3, #1
 8006f28:	613b      	str	r3, [r7, #16]
    idx++;
 8006f2a:	7dfb      	ldrb	r3, [r7, #23]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006f30:	7dfb      	ldrb	r3, [r7, #23]
 8006f32:	68ba      	ldr	r2, [r7, #8]
 8006f34:	4413      	add	r3, r2
 8006f36:	2200      	movs	r2, #0
 8006f38:	701a      	strb	r2, [r3, #0]
    idx++;
 8006f3a:	7dfb      	ldrb	r3, [r7, #23]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	781b      	ldrb	r3, [r3, #0]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d1e7      	bne.n	8006f18 <USBD_GetString+0x52>
 8006f48:	e000      	b.n	8006f4c <USBD_GetString+0x86>
    return;
 8006f4a:	bf00      	nop
  }
}
 8006f4c:	3718      	adds	r7, #24
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006f52:	b480      	push	{r7}
 8006f54:	b085      	sub	sp, #20
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006f62:	e005      	b.n	8006f70 <USBD_GetLen+0x1e>
  {
    len++;
 8006f64:	7bfb      	ldrb	r3, [r7, #15]
 8006f66:	3301      	adds	r3, #1
 8006f68:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	3301      	adds	r3, #1
 8006f6e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d1f5      	bne.n	8006f64 <USBD_GetLen+0x12>
  }

  return len;
 8006f78:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3714      	adds	r7, #20
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr

08006f86 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006f86:	b580      	push	{r7, lr}
 8006f88:	b084      	sub	sp, #16
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	60f8      	str	r0, [r7, #12]
 8006f8e:	60b9      	str	r1, [r7, #8]
 8006f90:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2202      	movs	r2, #2
 8006f96:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	687a      	ldr	r2, [r7, #4]
 8006fa4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	2100      	movs	r1, #0
 8006fac:	68f8      	ldr	r0, [r7, #12]
 8006fae:	f000 fcfa 	bl	80079a6 <USBD_LL_Transmit>

  return USBD_OK;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3710      	adds	r7, #16
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	68ba      	ldr	r2, [r7, #8]
 8006fcc:	2100      	movs	r1, #0
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f000 fce9 	bl	80079a6 <USBD_LL_Transmit>

  return USBD_OK;
 8006fd4:	2300      	movs	r3, #0
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3710      	adds	r7, #16
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}

08006fde <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006fde:	b580      	push	{r7, lr}
 8006fe0:	b084      	sub	sp, #16
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	60f8      	str	r0, [r7, #12]
 8006fe6:	60b9      	str	r1, [r7, #8]
 8006fe8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2203      	movs	r2, #3
 8006fee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	687a      	ldr	r2, [r7, #4]
 8006ff6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	2100      	movs	r1, #0
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f000 fced 	bl	80079e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800700e:	2300      	movs	r3, #0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	68ba      	ldr	r2, [r7, #8]
 8007028:	2100      	movs	r1, #0
 800702a:	68f8      	ldr	r0, [r7, #12]
 800702c:	f000 fcdc 	bl	80079e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007030:	2300      	movs	r3, #0
}
 8007032:	4618      	mov	r0, r3
 8007034:	3710      	adds	r7, #16
 8007036:	46bd      	mov	sp, r7
 8007038:	bd80      	pop	{r7, pc}

0800703a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800703a:	b580      	push	{r7, lr}
 800703c:	b082      	sub	sp, #8
 800703e:	af00      	add	r7, sp, #0
 8007040:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2204      	movs	r2, #4
 8007046:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800704a:	2300      	movs	r3, #0
 800704c:	2200      	movs	r2, #0
 800704e:	2100      	movs	r1, #0
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 fca8 	bl	80079a6 <USBD_LL_Transmit>

  return USBD_OK;
 8007056:	2300      	movs	r3, #0
}
 8007058:	4618      	mov	r0, r3
 800705a:	3708      	adds	r7, #8
 800705c:	46bd      	mov	sp, r7
 800705e:	bd80      	pop	{r7, pc}

08007060 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007060:	b580      	push	{r7, lr}
 8007062:	b082      	sub	sp, #8
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2205      	movs	r2, #5
 800706c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007070:	2300      	movs	r3, #0
 8007072:	2200      	movs	r2, #0
 8007074:	2100      	movs	r1, #0
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f000 fcb6 	bl	80079e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3708      	adds	r7, #8
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
	...

08007088 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800708c:	2200      	movs	r2, #0
 800708e:	4912      	ldr	r1, [pc, #72]	; (80070d8 <MX_USB_DEVICE_Init+0x50>)
 8007090:	4812      	ldr	r0, [pc, #72]	; (80070dc <MX_USB_DEVICE_Init+0x54>)
 8007092:	f7fe fe8f 	bl	8005db4 <USBD_Init>
 8007096:	4603      	mov	r3, r0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d001      	beq.n	80070a0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800709c:	f7f9 fd54 	bl	8000b48 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80070a0:	490f      	ldr	r1, [pc, #60]	; (80070e0 <MX_USB_DEVICE_Init+0x58>)
 80070a2:	480e      	ldr	r0, [pc, #56]	; (80070dc <MX_USB_DEVICE_Init+0x54>)
 80070a4:	f7fe feb6 	bl	8005e14 <USBD_RegisterClass>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d001      	beq.n	80070b2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80070ae:	f7f9 fd4b 	bl	8000b48 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80070b2:	490c      	ldr	r1, [pc, #48]	; (80070e4 <MX_USB_DEVICE_Init+0x5c>)
 80070b4:	4809      	ldr	r0, [pc, #36]	; (80070dc <MX_USB_DEVICE_Init+0x54>)
 80070b6:	f7fe fdd7 	bl	8005c68 <USBD_CDC_RegisterInterface>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d001      	beq.n	80070c4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80070c0:	f7f9 fd42 	bl	8000b48 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80070c4:	4805      	ldr	r0, [pc, #20]	; (80070dc <MX_USB_DEVICE_Init+0x54>)
 80070c6:	f7fe fecc 	bl	8005e62 <USBD_Start>
 80070ca:	4603      	mov	r3, r0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d001      	beq.n	80070d4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80070d0:	f7f9 fd3a 	bl	8000b48 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80070d4:	bf00      	nop
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	20000130 	.word	0x20000130
 80070dc:	200003f4 	.word	0x200003f4
 80070e0:	20000018 	.word	0x20000018
 80070e4:	2000011c 	.word	0x2000011c

080070e8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80070ec:	2200      	movs	r2, #0
 80070ee:	4905      	ldr	r1, [pc, #20]	; (8007104 <CDC_Init_FS+0x1c>)
 80070f0:	4805      	ldr	r0, [pc, #20]	; (8007108 <CDC_Init_FS+0x20>)
 80070f2:	f7fe fdce 	bl	8005c92 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80070f6:	4905      	ldr	r1, [pc, #20]	; (800710c <CDC_Init_FS+0x24>)
 80070f8:	4803      	ldr	r0, [pc, #12]	; (8007108 <CDC_Init_FS+0x20>)
 80070fa:	f7fe fde8 	bl	8005cce <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80070fe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007100:	4618      	mov	r0, r3
 8007102:	bd80      	pop	{r7, pc}
 8007104:	20000ec4 	.word	0x20000ec4
 8007108:	200003f4 	.word	0x200003f4
 800710c:	200006c4 	.word	0x200006c4

08007110 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007110:	b480      	push	{r7}
 8007112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007114:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007116:	4618      	mov	r0, r3
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007120:	b480      	push	{r7}
 8007122:	b083      	sub	sp, #12
 8007124:	af00      	add	r7, sp, #0
 8007126:	4603      	mov	r3, r0
 8007128:	6039      	str	r1, [r7, #0]
 800712a:	71fb      	strb	r3, [r7, #7]
 800712c:	4613      	mov	r3, r2
 800712e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007130:	79fb      	ldrb	r3, [r7, #7]
 8007132:	2b23      	cmp	r3, #35	; 0x23
 8007134:	d84a      	bhi.n	80071cc <CDC_Control_FS+0xac>
 8007136:	a201      	add	r2, pc, #4	; (adr r2, 800713c <CDC_Control_FS+0x1c>)
 8007138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713c:	080071cd 	.word	0x080071cd
 8007140:	080071cd 	.word	0x080071cd
 8007144:	080071cd 	.word	0x080071cd
 8007148:	080071cd 	.word	0x080071cd
 800714c:	080071cd 	.word	0x080071cd
 8007150:	080071cd 	.word	0x080071cd
 8007154:	080071cd 	.word	0x080071cd
 8007158:	080071cd 	.word	0x080071cd
 800715c:	080071cd 	.word	0x080071cd
 8007160:	080071cd 	.word	0x080071cd
 8007164:	080071cd 	.word	0x080071cd
 8007168:	080071cd 	.word	0x080071cd
 800716c:	080071cd 	.word	0x080071cd
 8007170:	080071cd 	.word	0x080071cd
 8007174:	080071cd 	.word	0x080071cd
 8007178:	080071cd 	.word	0x080071cd
 800717c:	080071cd 	.word	0x080071cd
 8007180:	080071cd 	.word	0x080071cd
 8007184:	080071cd 	.word	0x080071cd
 8007188:	080071cd 	.word	0x080071cd
 800718c:	080071cd 	.word	0x080071cd
 8007190:	080071cd 	.word	0x080071cd
 8007194:	080071cd 	.word	0x080071cd
 8007198:	080071cd 	.word	0x080071cd
 800719c:	080071cd 	.word	0x080071cd
 80071a0:	080071cd 	.word	0x080071cd
 80071a4:	080071cd 	.word	0x080071cd
 80071a8:	080071cd 	.word	0x080071cd
 80071ac:	080071cd 	.word	0x080071cd
 80071b0:	080071cd 	.word	0x080071cd
 80071b4:	080071cd 	.word	0x080071cd
 80071b8:	080071cd 	.word	0x080071cd
 80071bc:	080071cd 	.word	0x080071cd
 80071c0:	080071cd 	.word	0x080071cd
 80071c4:	080071cd 	.word	0x080071cd
 80071c8:	080071cd 	.word	0x080071cd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80071cc:	bf00      	nop
  }

  return (USBD_OK);
 80071ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	370c      	adds	r7, #12
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b082      	sub	sp, #8
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80071e6:	6879      	ldr	r1, [r7, #4]
 80071e8:	4805      	ldr	r0, [pc, #20]	; (8007200 <CDC_Receive_FS+0x24>)
 80071ea:	f7fe fd70 	bl	8005cce <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80071ee:	4804      	ldr	r0, [pc, #16]	; (8007200 <CDC_Receive_FS+0x24>)
 80071f0:	f7fe fdb6 	bl	8005d60 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80071f4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3708      	adds	r7, #8
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	200003f4 	.word	0x200003f4

08007204 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	460b      	mov	r3, r1
 800720e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007210:	2300      	movs	r3, #0
 8007212:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007214:	4b0d      	ldr	r3, [pc, #52]	; (800724c <CDC_Transmit_FS+0x48>)
 8007216:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800721a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007222:	2b00      	cmp	r3, #0
 8007224:	d001      	beq.n	800722a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007226:	2301      	movs	r3, #1
 8007228:	e00b      	b.n	8007242 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800722a:	887b      	ldrh	r3, [r7, #2]
 800722c:	461a      	mov	r2, r3
 800722e:	6879      	ldr	r1, [r7, #4]
 8007230:	4806      	ldr	r0, [pc, #24]	; (800724c <CDC_Transmit_FS+0x48>)
 8007232:	f7fe fd2e 	bl	8005c92 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007236:	4805      	ldr	r0, [pc, #20]	; (800724c <CDC_Transmit_FS+0x48>)
 8007238:	f7fe fd62 	bl	8005d00 <USBD_CDC_TransmitPacket>
 800723c:	4603      	mov	r3, r0
 800723e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007240:	7bfb      	ldrb	r3, [r7, #15]
}
 8007242:	4618      	mov	r0, r3
 8007244:	3710      	adds	r7, #16
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
 800724a:	bf00      	nop
 800724c:	200003f4 	.word	0x200003f4

08007250 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007250:	b480      	push	{r7}
 8007252:	b087      	sub	sp, #28
 8007254:	af00      	add	r7, sp, #0
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	4613      	mov	r3, r2
 800725c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800725e:	2300      	movs	r3, #0
 8007260:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8007262:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007266:	4618      	mov	r0, r3
 8007268:	371c      	adds	r7, #28
 800726a:	46bd      	mov	sp, r7
 800726c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007270:	4770      	bx	lr
	...

08007274 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	4603      	mov	r3, r0
 800727c:	6039      	str	r1, [r7, #0]
 800727e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	2212      	movs	r2, #18
 8007284:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007286:	4b03      	ldr	r3, [pc, #12]	; (8007294 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007288:	4618      	mov	r0, r3
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr
 8007294:	2000014c 	.word	0x2000014c

08007298 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	4603      	mov	r3, r0
 80072a0:	6039      	str	r1, [r7, #0]
 80072a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	2204      	movs	r2, #4
 80072a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80072aa:	4b03      	ldr	r3, [pc, #12]	; (80072b8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr
 80072b8:	20000160 	.word	0x20000160

080072bc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	4603      	mov	r3, r0
 80072c4:	6039      	str	r1, [r7, #0]
 80072c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80072c8:	79fb      	ldrb	r3, [r7, #7]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d105      	bne.n	80072da <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80072ce:	683a      	ldr	r2, [r7, #0]
 80072d0:	4907      	ldr	r1, [pc, #28]	; (80072f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80072d2:	4808      	ldr	r0, [pc, #32]	; (80072f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80072d4:	f7ff fdf7 	bl	8006ec6 <USBD_GetString>
 80072d8:	e004      	b.n	80072e4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80072da:	683a      	ldr	r2, [r7, #0]
 80072dc:	4904      	ldr	r1, [pc, #16]	; (80072f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80072de:	4805      	ldr	r0, [pc, #20]	; (80072f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80072e0:	f7ff fdf1 	bl	8006ec6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80072e4:	4b02      	ldr	r3, [pc, #8]	; (80072f0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3708      	adds	r7, #8
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	200016c4 	.word	0x200016c4
 80072f4:	0800847c 	.word	0x0800847c

080072f8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b082      	sub	sp, #8
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	4603      	mov	r3, r0
 8007300:	6039      	str	r1, [r7, #0]
 8007302:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007304:	683a      	ldr	r2, [r7, #0]
 8007306:	4904      	ldr	r1, [pc, #16]	; (8007318 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007308:	4804      	ldr	r0, [pc, #16]	; (800731c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800730a:	f7ff fddc 	bl	8006ec6 <USBD_GetString>
  return USBD_StrDesc;
 800730e:	4b02      	ldr	r3, [pc, #8]	; (8007318 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007310:	4618      	mov	r0, r3
 8007312:	3708      	adds	r7, #8
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}
 8007318:	200016c4 	.word	0x200016c4
 800731c:	08008498 	.word	0x08008498

08007320 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af00      	add	r7, sp, #0
 8007326:	4603      	mov	r3, r0
 8007328:	6039      	str	r1, [r7, #0]
 800732a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	221a      	movs	r2, #26
 8007330:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007332:	f000 f843 	bl	80073bc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007336:	4b02      	ldr	r3, [pc, #8]	; (8007340 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007338:	4618      	mov	r0, r3
 800733a:	3708      	adds	r7, #8
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}
 8007340:	20000164 	.word	0x20000164

08007344 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	4603      	mov	r3, r0
 800734c:	6039      	str	r1, [r7, #0]
 800734e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007350:	79fb      	ldrb	r3, [r7, #7]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d105      	bne.n	8007362 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007356:	683a      	ldr	r2, [r7, #0]
 8007358:	4907      	ldr	r1, [pc, #28]	; (8007378 <USBD_FS_ConfigStrDescriptor+0x34>)
 800735a:	4808      	ldr	r0, [pc, #32]	; (800737c <USBD_FS_ConfigStrDescriptor+0x38>)
 800735c:	f7ff fdb3 	bl	8006ec6 <USBD_GetString>
 8007360:	e004      	b.n	800736c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007362:	683a      	ldr	r2, [r7, #0]
 8007364:	4904      	ldr	r1, [pc, #16]	; (8007378 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007366:	4805      	ldr	r0, [pc, #20]	; (800737c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007368:	f7ff fdad 	bl	8006ec6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800736c:	4b02      	ldr	r3, [pc, #8]	; (8007378 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800736e:	4618      	mov	r0, r3
 8007370:	3708      	adds	r7, #8
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	200016c4 	.word	0x200016c4
 800737c:	080084ac 	.word	0x080084ac

08007380 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b082      	sub	sp, #8
 8007384:	af00      	add	r7, sp, #0
 8007386:	4603      	mov	r3, r0
 8007388:	6039      	str	r1, [r7, #0]
 800738a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800738c:	79fb      	ldrb	r3, [r7, #7]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d105      	bne.n	800739e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007392:	683a      	ldr	r2, [r7, #0]
 8007394:	4907      	ldr	r1, [pc, #28]	; (80073b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007396:	4808      	ldr	r0, [pc, #32]	; (80073b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007398:	f7ff fd95 	bl	8006ec6 <USBD_GetString>
 800739c:	e004      	b.n	80073a8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800739e:	683a      	ldr	r2, [r7, #0]
 80073a0:	4904      	ldr	r1, [pc, #16]	; (80073b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80073a2:	4805      	ldr	r0, [pc, #20]	; (80073b8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80073a4:	f7ff fd8f 	bl	8006ec6 <USBD_GetString>
  }
  return USBD_StrDesc;
 80073a8:	4b02      	ldr	r3, [pc, #8]	; (80073b4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3708      	adds	r7, #8
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	200016c4 	.word	0x200016c4
 80073b8:	080084b8 	.word	0x080084b8

080073bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80073c2:	4b0f      	ldr	r3, [pc, #60]	; (8007400 <Get_SerialNum+0x44>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80073c8:	4b0e      	ldr	r3, [pc, #56]	; (8007404 <Get_SerialNum+0x48>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80073ce:	4b0e      	ldr	r3, [pc, #56]	; (8007408 <Get_SerialNum+0x4c>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80073d4:	68fa      	ldr	r2, [r7, #12]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4413      	add	r3, r2
 80073da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d009      	beq.n	80073f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80073e2:	2208      	movs	r2, #8
 80073e4:	4909      	ldr	r1, [pc, #36]	; (800740c <Get_SerialNum+0x50>)
 80073e6:	68f8      	ldr	r0, [r7, #12]
 80073e8:	f000 f814 	bl	8007414 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80073ec:	2204      	movs	r2, #4
 80073ee:	4908      	ldr	r1, [pc, #32]	; (8007410 <Get_SerialNum+0x54>)
 80073f0:	68b8      	ldr	r0, [r7, #8]
 80073f2:	f000 f80f 	bl	8007414 <IntToUnicode>
  }
}
 80073f6:	bf00      	nop
 80073f8:	3710      	adds	r7, #16
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	1fff7a10 	.word	0x1fff7a10
 8007404:	1fff7a14 	.word	0x1fff7a14
 8007408:	1fff7a18 	.word	0x1fff7a18
 800740c:	20000166 	.word	0x20000166
 8007410:	20000176 	.word	0x20000176

08007414 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007414:	b480      	push	{r7}
 8007416:	b087      	sub	sp, #28
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	4613      	mov	r3, r2
 8007420:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007422:	2300      	movs	r3, #0
 8007424:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007426:	2300      	movs	r3, #0
 8007428:	75fb      	strb	r3, [r7, #23]
 800742a:	e027      	b.n	800747c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	0f1b      	lsrs	r3, r3, #28
 8007430:	2b09      	cmp	r3, #9
 8007432:	d80b      	bhi.n	800744c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	0f1b      	lsrs	r3, r3, #28
 8007438:	b2da      	uxtb	r2, r3
 800743a:	7dfb      	ldrb	r3, [r7, #23]
 800743c:	005b      	lsls	r3, r3, #1
 800743e:	4619      	mov	r1, r3
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	440b      	add	r3, r1
 8007444:	3230      	adds	r2, #48	; 0x30
 8007446:	b2d2      	uxtb	r2, r2
 8007448:	701a      	strb	r2, [r3, #0]
 800744a:	e00a      	b.n	8007462 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	0f1b      	lsrs	r3, r3, #28
 8007450:	b2da      	uxtb	r2, r3
 8007452:	7dfb      	ldrb	r3, [r7, #23]
 8007454:	005b      	lsls	r3, r3, #1
 8007456:	4619      	mov	r1, r3
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	440b      	add	r3, r1
 800745c:	3237      	adds	r2, #55	; 0x37
 800745e:	b2d2      	uxtb	r2, r2
 8007460:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	011b      	lsls	r3, r3, #4
 8007466:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007468:	7dfb      	ldrb	r3, [r7, #23]
 800746a:	005b      	lsls	r3, r3, #1
 800746c:	3301      	adds	r3, #1
 800746e:	68ba      	ldr	r2, [r7, #8]
 8007470:	4413      	add	r3, r2
 8007472:	2200      	movs	r2, #0
 8007474:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007476:	7dfb      	ldrb	r3, [r7, #23]
 8007478:	3301      	adds	r3, #1
 800747a:	75fb      	strb	r3, [r7, #23]
 800747c:	7dfa      	ldrb	r2, [r7, #23]
 800747e:	79fb      	ldrb	r3, [r7, #7]
 8007480:	429a      	cmp	r2, r3
 8007482:	d3d3      	bcc.n	800742c <IntToUnicode+0x18>
  }
}
 8007484:	bf00      	nop
 8007486:	bf00      	nop
 8007488:	371c      	adds	r7, #28
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
	...

08007494 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b08a      	sub	sp, #40	; 0x28
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800749c:	f107 0314 	add.w	r3, r7, #20
 80074a0:	2200      	movs	r2, #0
 80074a2:	601a      	str	r2, [r3, #0]
 80074a4:	605a      	str	r2, [r3, #4]
 80074a6:	609a      	str	r2, [r3, #8]
 80074a8:	60da      	str	r2, [r3, #12]
 80074aa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80074b4:	d147      	bne.n	8007546 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80074b6:	2300      	movs	r3, #0
 80074b8:	613b      	str	r3, [r7, #16]
 80074ba:	4b25      	ldr	r3, [pc, #148]	; (8007550 <HAL_PCD_MspInit+0xbc>)
 80074bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074be:	4a24      	ldr	r2, [pc, #144]	; (8007550 <HAL_PCD_MspInit+0xbc>)
 80074c0:	f043 0301 	orr.w	r3, r3, #1
 80074c4:	6313      	str	r3, [r2, #48]	; 0x30
 80074c6:	4b22      	ldr	r3, [pc, #136]	; (8007550 <HAL_PCD_MspInit+0xbc>)
 80074c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074ca:	f003 0301 	and.w	r3, r3, #1
 80074ce:	613b      	str	r3, [r7, #16]
 80074d0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80074d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80074d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074d8:	2300      	movs	r3, #0
 80074da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074dc:	2300      	movs	r3, #0
 80074de:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80074e0:	f107 0314 	add.w	r3, r7, #20
 80074e4:	4619      	mov	r1, r3
 80074e6:	481b      	ldr	r0, [pc, #108]	; (8007554 <HAL_PCD_MspInit+0xc0>)
 80074e8:	f7f9 fe28 	bl	800113c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80074ec:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80074f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074f2:	2302      	movs	r3, #2
 80074f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074f6:	2300      	movs	r3, #0
 80074f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074fa:	2300      	movs	r3, #0
 80074fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80074fe:	230a      	movs	r3, #10
 8007500:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007502:	f107 0314 	add.w	r3, r7, #20
 8007506:	4619      	mov	r1, r3
 8007508:	4812      	ldr	r0, [pc, #72]	; (8007554 <HAL_PCD_MspInit+0xc0>)
 800750a:	f7f9 fe17 	bl	800113c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800750e:	4b10      	ldr	r3, [pc, #64]	; (8007550 <HAL_PCD_MspInit+0xbc>)
 8007510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007512:	4a0f      	ldr	r2, [pc, #60]	; (8007550 <HAL_PCD_MspInit+0xbc>)
 8007514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007518:	6353      	str	r3, [r2, #52]	; 0x34
 800751a:	2300      	movs	r3, #0
 800751c:	60fb      	str	r3, [r7, #12]
 800751e:	4b0c      	ldr	r3, [pc, #48]	; (8007550 <HAL_PCD_MspInit+0xbc>)
 8007520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007522:	4a0b      	ldr	r2, [pc, #44]	; (8007550 <HAL_PCD_MspInit+0xbc>)
 8007524:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007528:	6453      	str	r3, [r2, #68]	; 0x44
 800752a:	4b09      	ldr	r3, [pc, #36]	; (8007550 <HAL_PCD_MspInit+0xbc>)
 800752c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800752e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007532:	60fb      	str	r3, [r7, #12]
 8007534:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007536:	2200      	movs	r2, #0
 8007538:	2100      	movs	r1, #0
 800753a:	2043      	movs	r0, #67	; 0x43
 800753c:	f7f9 fdc7 	bl	80010ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007540:	2043      	movs	r0, #67	; 0x43
 8007542:	f7f9 fde0 	bl	8001106 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007546:	bf00      	nop
 8007548:	3728      	adds	r7, #40	; 0x28
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop
 8007550:	40023800 	.word	0x40023800
 8007554:	40020000 	.word	0x40020000

08007558 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800756c:	4619      	mov	r1, r3
 800756e:	4610      	mov	r0, r2
 8007570:	f7fe fcc2 	bl	8005ef8 <USBD_LL_SetupStage>
}
 8007574:	bf00      	nop
 8007576:	3708      	adds	r7, #8
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}

0800757c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800757c:	b580      	push	{r7, lr}
 800757e:	b082      	sub	sp, #8
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	460b      	mov	r3, r1
 8007586:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800758e:	78fa      	ldrb	r2, [r7, #3]
 8007590:	6879      	ldr	r1, [r7, #4]
 8007592:	4613      	mov	r3, r2
 8007594:	00db      	lsls	r3, r3, #3
 8007596:	1a9b      	subs	r3, r3, r2
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	440b      	add	r3, r1
 800759c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	78fb      	ldrb	r3, [r7, #3]
 80075a4:	4619      	mov	r1, r3
 80075a6:	f7fe fcfc 	bl	8005fa2 <USBD_LL_DataOutStage>
}
 80075aa:	bf00      	nop
 80075ac:	3708      	adds	r7, #8
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}

080075b2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075b2:	b580      	push	{r7, lr}
 80075b4:	b082      	sub	sp, #8
 80075b6:	af00      	add	r7, sp, #0
 80075b8:	6078      	str	r0, [r7, #4]
 80075ba:	460b      	mov	r3, r1
 80075bc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80075c4:	78fa      	ldrb	r2, [r7, #3]
 80075c6:	6879      	ldr	r1, [r7, #4]
 80075c8:	4613      	mov	r3, r2
 80075ca:	00db      	lsls	r3, r3, #3
 80075cc:	1a9b      	subs	r3, r3, r2
 80075ce:	009b      	lsls	r3, r3, #2
 80075d0:	440b      	add	r3, r1
 80075d2:	3348      	adds	r3, #72	; 0x48
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	78fb      	ldrb	r3, [r7, #3]
 80075d8:	4619      	mov	r1, r3
 80075da:	f7fe fd45 	bl	8006068 <USBD_LL_DataInStage>
}
 80075de:	bf00      	nop
 80075e0:	3708      	adds	r7, #8
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}

080075e6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075e6:	b580      	push	{r7, lr}
 80075e8:	b082      	sub	sp, #8
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80075f4:	4618      	mov	r0, r3
 80075f6:	f7fe fe59 	bl	80062ac <USBD_LL_SOF>
}
 80075fa:	bf00      	nop
 80075fc:	3708      	adds	r7, #8
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}

08007602 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007602:	b580      	push	{r7, lr}
 8007604:	b084      	sub	sp, #16
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800760a:	2301      	movs	r3, #1
 800760c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	68db      	ldr	r3, [r3, #12]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d102      	bne.n	800761c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8007616:	2300      	movs	r3, #0
 8007618:	73fb      	strb	r3, [r7, #15]
 800761a:	e008      	b.n	800762e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	2b02      	cmp	r3, #2
 8007622:	d102      	bne.n	800762a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007624:	2301      	movs	r3, #1
 8007626:	73fb      	strb	r3, [r7, #15]
 8007628:	e001      	b.n	800762e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800762a:	f7f9 fa8d 	bl	8000b48 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007634:	7bfa      	ldrb	r2, [r7, #15]
 8007636:	4611      	mov	r1, r2
 8007638:	4618      	mov	r0, r3
 800763a:	f7fe fdf9 	bl	8006230 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007644:	4618      	mov	r0, r3
 8007646:	f7fe fda5 	bl	8006194 <USBD_LL_Reset>
}
 800764a:	bf00      	nop
 800764c:	3710      	adds	r7, #16
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
	...

08007654 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007662:	4618      	mov	r0, r3
 8007664:	f7fe fdf4 	bl	8006250 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	6812      	ldr	r2, [r2, #0]
 8007676:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800767a:	f043 0301 	orr.w	r3, r3, #1
 800767e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a1b      	ldr	r3, [r3, #32]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d005      	beq.n	8007694 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007688:	4b04      	ldr	r3, [pc, #16]	; (800769c <HAL_PCD_SuspendCallback+0x48>)
 800768a:	691b      	ldr	r3, [r3, #16]
 800768c:	4a03      	ldr	r2, [pc, #12]	; (800769c <HAL_PCD_SuspendCallback+0x48>)
 800768e:	f043 0306 	orr.w	r3, r3, #6
 8007692:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007694:	bf00      	nop
 8007696:	3708      	adds	r7, #8
 8007698:	46bd      	mov	sp, r7
 800769a:	bd80      	pop	{r7, pc}
 800769c:	e000ed00 	.word	0xe000ed00

080076a0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7fe fde4 	bl	800627c <USBD_LL_Resume>
}
 80076b4:	bf00      	nop
 80076b6:	3708      	adds	r7, #8
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	460b      	mov	r3, r1
 80076c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80076ce:	78fa      	ldrb	r2, [r7, #3]
 80076d0:	4611      	mov	r1, r2
 80076d2:	4618      	mov	r0, r3
 80076d4:	f7fe fe32 	bl	800633c <USBD_LL_IsoOUTIncomplete>
}
 80076d8:	bf00      	nop
 80076da:	3708      	adds	r7, #8
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	460b      	mov	r3, r1
 80076ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80076f2:	78fa      	ldrb	r2, [r7, #3]
 80076f4:	4611      	mov	r1, r2
 80076f6:	4618      	mov	r0, r3
 80076f8:	f7fe fdfa 	bl	80062f0 <USBD_LL_IsoINIncomplete>
}
 80076fc:	bf00      	nop
 80076fe:	3708      	adds	r7, #8
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b082      	sub	sp, #8
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007712:	4618      	mov	r0, r3
 8007714:	f7fe fe38 	bl	8006388 <USBD_LL_DevConnected>
}
 8007718:	bf00      	nop
 800771a:	3708      	adds	r7, #8
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b082      	sub	sp, #8
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800772e:	4618      	mov	r0, r3
 8007730:	f7fe fe35 	bl	800639e <USBD_LL_DevDisconnected>
}
 8007734:	bf00      	nop
 8007736:	3708      	adds	r7, #8
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d13c      	bne.n	80077c6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800774c:	4a20      	ldr	r2, [pc, #128]	; (80077d0 <USBD_LL_Init+0x94>)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a1e      	ldr	r2, [pc, #120]	; (80077d0 <USBD_LL_Init+0x94>)
 8007758:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800775c:	4b1c      	ldr	r3, [pc, #112]	; (80077d0 <USBD_LL_Init+0x94>)
 800775e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007762:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007764:	4b1a      	ldr	r3, [pc, #104]	; (80077d0 <USBD_LL_Init+0x94>)
 8007766:	2204      	movs	r2, #4
 8007768:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800776a:	4b19      	ldr	r3, [pc, #100]	; (80077d0 <USBD_LL_Init+0x94>)
 800776c:	2202      	movs	r2, #2
 800776e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007770:	4b17      	ldr	r3, [pc, #92]	; (80077d0 <USBD_LL_Init+0x94>)
 8007772:	2200      	movs	r2, #0
 8007774:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007776:	4b16      	ldr	r3, [pc, #88]	; (80077d0 <USBD_LL_Init+0x94>)
 8007778:	2202      	movs	r2, #2
 800777a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800777c:	4b14      	ldr	r3, [pc, #80]	; (80077d0 <USBD_LL_Init+0x94>)
 800777e:	2200      	movs	r2, #0
 8007780:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007782:	4b13      	ldr	r3, [pc, #76]	; (80077d0 <USBD_LL_Init+0x94>)
 8007784:	2200      	movs	r2, #0
 8007786:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007788:	4b11      	ldr	r3, [pc, #68]	; (80077d0 <USBD_LL_Init+0x94>)
 800778a:	2200      	movs	r2, #0
 800778c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800778e:	4b10      	ldr	r3, [pc, #64]	; (80077d0 <USBD_LL_Init+0x94>)
 8007790:	2200      	movs	r2, #0
 8007792:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007794:	4b0e      	ldr	r3, [pc, #56]	; (80077d0 <USBD_LL_Init+0x94>)
 8007796:	2200      	movs	r2, #0
 8007798:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800779a:	480d      	ldr	r0, [pc, #52]	; (80077d0 <USBD_LL_Init+0x94>)
 800779c:	f7fa fc9a 	bl	80020d4 <HAL_PCD_Init>
 80077a0:	4603      	mov	r3, r0
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d001      	beq.n	80077aa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80077a6:	f7f9 f9cf 	bl	8000b48 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80077aa:	2180      	movs	r1, #128	; 0x80
 80077ac:	4808      	ldr	r0, [pc, #32]	; (80077d0 <USBD_LL_Init+0x94>)
 80077ae:	f7fb fdf8 	bl	80033a2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80077b2:	2240      	movs	r2, #64	; 0x40
 80077b4:	2100      	movs	r1, #0
 80077b6:	4806      	ldr	r0, [pc, #24]	; (80077d0 <USBD_LL_Init+0x94>)
 80077b8:	f7fb fdac 	bl	8003314 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80077bc:	2280      	movs	r2, #128	; 0x80
 80077be:	2101      	movs	r1, #1
 80077c0:	4803      	ldr	r0, [pc, #12]	; (80077d0 <USBD_LL_Init+0x94>)
 80077c2:	f7fb fda7 	bl	8003314 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80077c6:	2300      	movs	r3, #0
}
 80077c8:	4618      	mov	r0, r3
 80077ca:	3708      	adds	r7, #8
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}
 80077d0:	200018c4 	.word	0x200018c4

080077d4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077dc:	2300      	movs	r3, #0
 80077de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077e0:	2300      	movs	r3, #0
 80077e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7fa fd8f 	bl	800230e <HAL_PCD_Start>
 80077f0:	4603      	mov	r3, r0
 80077f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077f4:	7bfb      	ldrb	r3, [r7, #15]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 f942 	bl	8007a80 <USBD_Get_USB_Status>
 80077fc:	4603      	mov	r3, r0
 80077fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007800:	7bbb      	ldrb	r3, [r7, #14]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b084      	sub	sp, #16
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
 8007812:	4608      	mov	r0, r1
 8007814:	4611      	mov	r1, r2
 8007816:	461a      	mov	r2, r3
 8007818:	4603      	mov	r3, r0
 800781a:	70fb      	strb	r3, [r7, #3]
 800781c:	460b      	mov	r3, r1
 800781e:	70bb      	strb	r3, [r7, #2]
 8007820:	4613      	mov	r3, r2
 8007822:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007824:	2300      	movs	r3, #0
 8007826:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007828:	2300      	movs	r3, #0
 800782a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007832:	78bb      	ldrb	r3, [r7, #2]
 8007834:	883a      	ldrh	r2, [r7, #0]
 8007836:	78f9      	ldrb	r1, [r7, #3]
 8007838:	f7fb f973 	bl	8002b22 <HAL_PCD_EP_Open>
 800783c:	4603      	mov	r3, r0
 800783e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007840:	7bfb      	ldrb	r3, [r7, #15]
 8007842:	4618      	mov	r0, r3
 8007844:	f000 f91c 	bl	8007a80 <USBD_Get_USB_Status>
 8007848:	4603      	mov	r3, r0
 800784a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800784c:	7bbb      	ldrb	r3, [r7, #14]
}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007856:	b580      	push	{r7, lr}
 8007858:	b084      	sub	sp, #16
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
 800785e:	460b      	mov	r3, r1
 8007860:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007862:	2300      	movs	r3, #0
 8007864:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007866:	2300      	movs	r3, #0
 8007868:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007870:	78fa      	ldrb	r2, [r7, #3]
 8007872:	4611      	mov	r1, r2
 8007874:	4618      	mov	r0, r3
 8007876:	f7fb f9bc 	bl	8002bf2 <HAL_PCD_EP_Close>
 800787a:	4603      	mov	r3, r0
 800787c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800787e:	7bfb      	ldrb	r3, [r7, #15]
 8007880:	4618      	mov	r0, r3
 8007882:	f000 f8fd 	bl	8007a80 <USBD_Get_USB_Status>
 8007886:	4603      	mov	r3, r0
 8007888:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800788a:	7bbb      	ldrb	r3, [r7, #14]
}
 800788c:	4618      	mov	r0, r3
 800788e:	3710      	adds	r7, #16
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	460b      	mov	r3, r1
 800789e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078a0:	2300      	movs	r3, #0
 80078a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078a4:	2300      	movs	r3, #0
 80078a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80078ae:	78fa      	ldrb	r2, [r7, #3]
 80078b0:	4611      	mov	r1, r2
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fb fa94 	bl	8002de0 <HAL_PCD_EP_SetStall>
 80078b8:	4603      	mov	r3, r0
 80078ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80078bc:	7bfb      	ldrb	r3, [r7, #15]
 80078be:	4618      	mov	r0, r3
 80078c0:	f000 f8de 	bl	8007a80 <USBD_Get_USB_Status>
 80078c4:	4603      	mov	r3, r0
 80078c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80078c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}

080078d2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80078d2:	b580      	push	{r7, lr}
 80078d4:	b084      	sub	sp, #16
 80078d6:	af00      	add	r7, sp, #0
 80078d8:	6078      	str	r0, [r7, #4]
 80078da:	460b      	mov	r3, r1
 80078dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078de:	2300      	movs	r3, #0
 80078e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078e2:	2300      	movs	r3, #0
 80078e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80078ec:	78fa      	ldrb	r2, [r7, #3]
 80078ee:	4611      	mov	r1, r2
 80078f0:	4618      	mov	r0, r3
 80078f2:	f7fb fad9 	bl	8002ea8 <HAL_PCD_EP_ClrStall>
 80078f6:	4603      	mov	r3, r0
 80078f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80078fa:	7bfb      	ldrb	r3, [r7, #15]
 80078fc:	4618      	mov	r0, r3
 80078fe:	f000 f8bf 	bl	8007a80 <USBD_Get_USB_Status>
 8007902:	4603      	mov	r3, r0
 8007904:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007906:	7bbb      	ldrb	r3, [r7, #14]
}
 8007908:	4618      	mov	r0, r3
 800790a:	3710      	adds	r7, #16
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}

08007910 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	460b      	mov	r3, r1
 800791a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007922:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007924:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007928:	2b00      	cmp	r3, #0
 800792a:	da0b      	bge.n	8007944 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800792c:	78fb      	ldrb	r3, [r7, #3]
 800792e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007932:	68f9      	ldr	r1, [r7, #12]
 8007934:	4613      	mov	r3, r2
 8007936:	00db      	lsls	r3, r3, #3
 8007938:	1a9b      	subs	r3, r3, r2
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	440b      	add	r3, r1
 800793e:	333e      	adds	r3, #62	; 0x3e
 8007940:	781b      	ldrb	r3, [r3, #0]
 8007942:	e00b      	b.n	800795c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007944:	78fb      	ldrb	r3, [r7, #3]
 8007946:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800794a:	68f9      	ldr	r1, [r7, #12]
 800794c:	4613      	mov	r3, r2
 800794e:	00db      	lsls	r3, r3, #3
 8007950:	1a9b      	subs	r3, r3, r2
 8007952:	009b      	lsls	r3, r3, #2
 8007954:	440b      	add	r3, r1
 8007956:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800795a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800795c:	4618      	mov	r0, r3
 800795e:	3714      	adds	r7, #20
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	460b      	mov	r3, r1
 8007972:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007974:	2300      	movs	r3, #0
 8007976:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007978:	2300      	movs	r3, #0
 800797a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007982:	78fa      	ldrb	r2, [r7, #3]
 8007984:	4611      	mov	r1, r2
 8007986:	4618      	mov	r0, r3
 8007988:	f7fb f8a6 	bl	8002ad8 <HAL_PCD_SetAddress>
 800798c:	4603      	mov	r3, r0
 800798e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007990:	7bfb      	ldrb	r3, [r7, #15]
 8007992:	4618      	mov	r0, r3
 8007994:	f000 f874 	bl	8007a80 <USBD_Get_USB_Status>
 8007998:	4603      	mov	r3, r0
 800799a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800799c:	7bbb      	ldrb	r3, [r7, #14]
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}

080079a6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80079a6:	b580      	push	{r7, lr}
 80079a8:	b086      	sub	sp, #24
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	60f8      	str	r0, [r7, #12]
 80079ae:	607a      	str	r2, [r7, #4]
 80079b0:	603b      	str	r3, [r7, #0]
 80079b2:	460b      	mov	r3, r1
 80079b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079b6:	2300      	movs	r3, #0
 80079b8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80079ba:	2300      	movs	r3, #0
 80079bc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80079c4:	7af9      	ldrb	r1, [r7, #11]
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	f7fb f9bf 	bl	8002d4c <HAL_PCD_EP_Transmit>
 80079ce:	4603      	mov	r3, r0
 80079d0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80079d2:	7dfb      	ldrb	r3, [r7, #23]
 80079d4:	4618      	mov	r0, r3
 80079d6:	f000 f853 	bl	8007a80 <USBD_Get_USB_Status>
 80079da:	4603      	mov	r3, r0
 80079dc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80079de:	7dbb      	ldrb	r3, [r7, #22]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3718      	adds	r7, #24
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b086      	sub	sp, #24
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	607a      	str	r2, [r7, #4]
 80079f2:	603b      	str	r3, [r7, #0]
 80079f4:	460b      	mov	r3, r1
 80079f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079f8:	2300      	movs	r3, #0
 80079fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80079fc:	2300      	movs	r3, #0
 80079fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007a06:	7af9      	ldrb	r1, [r7, #11]
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	f7fb f93b 	bl	8002c86 <HAL_PCD_EP_Receive>
 8007a10:	4603      	mov	r3, r0
 8007a12:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007a14:	7dfb      	ldrb	r3, [r7, #23]
 8007a16:	4618      	mov	r0, r3
 8007a18:	f000 f832 	bl	8007a80 <USBD_Get_USB_Status>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007a20:	7dbb      	ldrb	r3, [r7, #22]
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3718      	adds	r7, #24
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007a2a:	b580      	push	{r7, lr}
 8007a2c:	b082      	sub	sp, #8
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6078      	str	r0, [r7, #4]
 8007a32:	460b      	mov	r3, r1
 8007a34:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007a3c:	78fa      	ldrb	r2, [r7, #3]
 8007a3e:	4611      	mov	r1, r2
 8007a40:	4618      	mov	r0, r3
 8007a42:	f7fb f96b 	bl	8002d1c <HAL_PCD_EP_GetRxCount>
 8007a46:	4603      	mov	r3, r0
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3708      	adds	r7, #8
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007a58:	4b03      	ldr	r3, [pc, #12]	; (8007a68 <USBD_static_malloc+0x18>)
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	370c      	adds	r7, #12
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop
 8007a68:	20001ccc 	.word	0x20001ccc

08007a6c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]

}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b085      	sub	sp, #20
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	4603      	mov	r3, r0
 8007a88:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007a8e:	79fb      	ldrb	r3, [r7, #7]
 8007a90:	2b03      	cmp	r3, #3
 8007a92:	d817      	bhi.n	8007ac4 <USBD_Get_USB_Status+0x44>
 8007a94:	a201      	add	r2, pc, #4	; (adr r2, 8007a9c <USBD_Get_USB_Status+0x1c>)
 8007a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a9a:	bf00      	nop
 8007a9c:	08007aad 	.word	0x08007aad
 8007aa0:	08007ab3 	.word	0x08007ab3
 8007aa4:	08007ab9 	.word	0x08007ab9
 8007aa8:	08007abf 	.word	0x08007abf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007aac:	2300      	movs	r3, #0
 8007aae:	73fb      	strb	r3, [r7, #15]
    break;
 8007ab0:	e00b      	b.n	8007aca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	73fb      	strb	r3, [r7, #15]
    break;
 8007ab6:	e008      	b.n	8007aca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	73fb      	strb	r3, [r7, #15]
    break;
 8007abc:	e005      	b.n	8007aca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	73fb      	strb	r3, [r7, #15]
    break;
 8007ac2:	e002      	b.n	8007aca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007ac4:	2303      	movs	r3, #3
 8007ac6:	73fb      	strb	r3, [r7, #15]
    break;
 8007ac8:	bf00      	nop
  }
  return usb_status;
 8007aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3714      	adds	r7, #20
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr

08007ad8 <sniprintf>:
 8007ad8:	b40c      	push	{r2, r3}
 8007ada:	b530      	push	{r4, r5, lr}
 8007adc:	4b17      	ldr	r3, [pc, #92]	; (8007b3c <sniprintf+0x64>)
 8007ade:	1e0c      	subs	r4, r1, #0
 8007ae0:	681d      	ldr	r5, [r3, #0]
 8007ae2:	b09d      	sub	sp, #116	; 0x74
 8007ae4:	da08      	bge.n	8007af8 <sniprintf+0x20>
 8007ae6:	238b      	movs	r3, #139	; 0x8b
 8007ae8:	602b      	str	r3, [r5, #0]
 8007aea:	f04f 30ff 	mov.w	r0, #4294967295
 8007aee:	b01d      	add	sp, #116	; 0x74
 8007af0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007af4:	b002      	add	sp, #8
 8007af6:	4770      	bx	lr
 8007af8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007afc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007b00:	bf14      	ite	ne
 8007b02:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007b06:	4623      	moveq	r3, r4
 8007b08:	9304      	str	r3, [sp, #16]
 8007b0a:	9307      	str	r3, [sp, #28]
 8007b0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007b10:	9002      	str	r0, [sp, #8]
 8007b12:	9006      	str	r0, [sp, #24]
 8007b14:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007b18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007b1a:	ab21      	add	r3, sp, #132	; 0x84
 8007b1c:	a902      	add	r1, sp, #8
 8007b1e:	4628      	mov	r0, r5
 8007b20:	9301      	str	r3, [sp, #4]
 8007b22:	f000 f993 	bl	8007e4c <_svfiprintf_r>
 8007b26:	1c43      	adds	r3, r0, #1
 8007b28:	bfbc      	itt	lt
 8007b2a:	238b      	movlt	r3, #139	; 0x8b
 8007b2c:	602b      	strlt	r3, [r5, #0]
 8007b2e:	2c00      	cmp	r4, #0
 8007b30:	d0dd      	beq.n	8007aee <sniprintf+0x16>
 8007b32:	9b02      	ldr	r3, [sp, #8]
 8007b34:	2200      	movs	r2, #0
 8007b36:	701a      	strb	r2, [r3, #0]
 8007b38:	e7d9      	b.n	8007aee <sniprintf+0x16>
 8007b3a:	bf00      	nop
 8007b3c:	200001cc 	.word	0x200001cc

08007b40 <memset>:
 8007b40:	4402      	add	r2, r0
 8007b42:	4603      	mov	r3, r0
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d100      	bne.n	8007b4a <memset+0xa>
 8007b48:	4770      	bx	lr
 8007b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8007b4e:	e7f9      	b.n	8007b44 <memset+0x4>

08007b50 <__errno>:
 8007b50:	4b01      	ldr	r3, [pc, #4]	; (8007b58 <__errno+0x8>)
 8007b52:	6818      	ldr	r0, [r3, #0]
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	200001cc 	.word	0x200001cc

08007b5c <__libc_init_array>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	4d0d      	ldr	r5, [pc, #52]	; (8007b94 <__libc_init_array+0x38>)
 8007b60:	4c0d      	ldr	r4, [pc, #52]	; (8007b98 <__libc_init_array+0x3c>)
 8007b62:	1b64      	subs	r4, r4, r5
 8007b64:	10a4      	asrs	r4, r4, #2
 8007b66:	2600      	movs	r6, #0
 8007b68:	42a6      	cmp	r6, r4
 8007b6a:	d109      	bne.n	8007b80 <__libc_init_array+0x24>
 8007b6c:	4d0b      	ldr	r5, [pc, #44]	; (8007b9c <__libc_init_array+0x40>)
 8007b6e:	4c0c      	ldr	r4, [pc, #48]	; (8007ba0 <__libc_init_array+0x44>)
 8007b70:	f000 fc6a 	bl	8008448 <_init>
 8007b74:	1b64      	subs	r4, r4, r5
 8007b76:	10a4      	asrs	r4, r4, #2
 8007b78:	2600      	movs	r6, #0
 8007b7a:	42a6      	cmp	r6, r4
 8007b7c:	d105      	bne.n	8007b8a <__libc_init_array+0x2e>
 8007b7e:	bd70      	pop	{r4, r5, r6, pc}
 8007b80:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b84:	4798      	blx	r3
 8007b86:	3601      	adds	r6, #1
 8007b88:	e7ee      	b.n	8007b68 <__libc_init_array+0xc>
 8007b8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b8e:	4798      	blx	r3
 8007b90:	3601      	adds	r6, #1
 8007b92:	e7f2      	b.n	8007b7a <__libc_init_array+0x1e>
 8007b94:	0800851c 	.word	0x0800851c
 8007b98:	0800851c 	.word	0x0800851c
 8007b9c:	0800851c 	.word	0x0800851c
 8007ba0:	08008520 	.word	0x08008520

08007ba4 <__retarget_lock_acquire_recursive>:
 8007ba4:	4770      	bx	lr

08007ba6 <__retarget_lock_release_recursive>:
 8007ba6:	4770      	bx	lr

08007ba8 <_free_r>:
 8007ba8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007baa:	2900      	cmp	r1, #0
 8007bac:	d044      	beq.n	8007c38 <_free_r+0x90>
 8007bae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bb2:	9001      	str	r0, [sp, #4]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	f1a1 0404 	sub.w	r4, r1, #4
 8007bba:	bfb8      	it	lt
 8007bbc:	18e4      	addlt	r4, r4, r3
 8007bbe:	f000 f8df 	bl	8007d80 <__malloc_lock>
 8007bc2:	4a1e      	ldr	r2, [pc, #120]	; (8007c3c <_free_r+0x94>)
 8007bc4:	9801      	ldr	r0, [sp, #4]
 8007bc6:	6813      	ldr	r3, [r2, #0]
 8007bc8:	b933      	cbnz	r3, 8007bd8 <_free_r+0x30>
 8007bca:	6063      	str	r3, [r4, #4]
 8007bcc:	6014      	str	r4, [r2, #0]
 8007bce:	b003      	add	sp, #12
 8007bd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007bd4:	f000 b8da 	b.w	8007d8c <__malloc_unlock>
 8007bd8:	42a3      	cmp	r3, r4
 8007bda:	d908      	bls.n	8007bee <_free_r+0x46>
 8007bdc:	6825      	ldr	r5, [r4, #0]
 8007bde:	1961      	adds	r1, r4, r5
 8007be0:	428b      	cmp	r3, r1
 8007be2:	bf01      	itttt	eq
 8007be4:	6819      	ldreq	r1, [r3, #0]
 8007be6:	685b      	ldreq	r3, [r3, #4]
 8007be8:	1949      	addeq	r1, r1, r5
 8007bea:	6021      	streq	r1, [r4, #0]
 8007bec:	e7ed      	b.n	8007bca <_free_r+0x22>
 8007bee:	461a      	mov	r2, r3
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	b10b      	cbz	r3, 8007bf8 <_free_r+0x50>
 8007bf4:	42a3      	cmp	r3, r4
 8007bf6:	d9fa      	bls.n	8007bee <_free_r+0x46>
 8007bf8:	6811      	ldr	r1, [r2, #0]
 8007bfa:	1855      	adds	r5, r2, r1
 8007bfc:	42a5      	cmp	r5, r4
 8007bfe:	d10b      	bne.n	8007c18 <_free_r+0x70>
 8007c00:	6824      	ldr	r4, [r4, #0]
 8007c02:	4421      	add	r1, r4
 8007c04:	1854      	adds	r4, r2, r1
 8007c06:	42a3      	cmp	r3, r4
 8007c08:	6011      	str	r1, [r2, #0]
 8007c0a:	d1e0      	bne.n	8007bce <_free_r+0x26>
 8007c0c:	681c      	ldr	r4, [r3, #0]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	6053      	str	r3, [r2, #4]
 8007c12:	440c      	add	r4, r1
 8007c14:	6014      	str	r4, [r2, #0]
 8007c16:	e7da      	b.n	8007bce <_free_r+0x26>
 8007c18:	d902      	bls.n	8007c20 <_free_r+0x78>
 8007c1a:	230c      	movs	r3, #12
 8007c1c:	6003      	str	r3, [r0, #0]
 8007c1e:	e7d6      	b.n	8007bce <_free_r+0x26>
 8007c20:	6825      	ldr	r5, [r4, #0]
 8007c22:	1961      	adds	r1, r4, r5
 8007c24:	428b      	cmp	r3, r1
 8007c26:	bf04      	itt	eq
 8007c28:	6819      	ldreq	r1, [r3, #0]
 8007c2a:	685b      	ldreq	r3, [r3, #4]
 8007c2c:	6063      	str	r3, [r4, #4]
 8007c2e:	bf04      	itt	eq
 8007c30:	1949      	addeq	r1, r1, r5
 8007c32:	6021      	streq	r1, [r4, #0]
 8007c34:	6054      	str	r4, [r2, #4]
 8007c36:	e7ca      	b.n	8007bce <_free_r+0x26>
 8007c38:	b003      	add	sp, #12
 8007c3a:	bd30      	pop	{r4, r5, pc}
 8007c3c:	2000202c 	.word	0x2000202c

08007c40 <sbrk_aligned>:
 8007c40:	b570      	push	{r4, r5, r6, lr}
 8007c42:	4e0e      	ldr	r6, [pc, #56]	; (8007c7c <sbrk_aligned+0x3c>)
 8007c44:	460c      	mov	r4, r1
 8007c46:	6831      	ldr	r1, [r6, #0]
 8007c48:	4605      	mov	r5, r0
 8007c4a:	b911      	cbnz	r1, 8007c52 <sbrk_aligned+0x12>
 8007c4c:	f000 fba6 	bl	800839c <_sbrk_r>
 8007c50:	6030      	str	r0, [r6, #0]
 8007c52:	4621      	mov	r1, r4
 8007c54:	4628      	mov	r0, r5
 8007c56:	f000 fba1 	bl	800839c <_sbrk_r>
 8007c5a:	1c43      	adds	r3, r0, #1
 8007c5c:	d00a      	beq.n	8007c74 <sbrk_aligned+0x34>
 8007c5e:	1cc4      	adds	r4, r0, #3
 8007c60:	f024 0403 	bic.w	r4, r4, #3
 8007c64:	42a0      	cmp	r0, r4
 8007c66:	d007      	beq.n	8007c78 <sbrk_aligned+0x38>
 8007c68:	1a21      	subs	r1, r4, r0
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	f000 fb96 	bl	800839c <_sbrk_r>
 8007c70:	3001      	adds	r0, #1
 8007c72:	d101      	bne.n	8007c78 <sbrk_aligned+0x38>
 8007c74:	f04f 34ff 	mov.w	r4, #4294967295
 8007c78:	4620      	mov	r0, r4
 8007c7a:	bd70      	pop	{r4, r5, r6, pc}
 8007c7c:	20002030 	.word	0x20002030

08007c80 <_malloc_r>:
 8007c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c84:	1ccd      	adds	r5, r1, #3
 8007c86:	f025 0503 	bic.w	r5, r5, #3
 8007c8a:	3508      	adds	r5, #8
 8007c8c:	2d0c      	cmp	r5, #12
 8007c8e:	bf38      	it	cc
 8007c90:	250c      	movcc	r5, #12
 8007c92:	2d00      	cmp	r5, #0
 8007c94:	4607      	mov	r7, r0
 8007c96:	db01      	blt.n	8007c9c <_malloc_r+0x1c>
 8007c98:	42a9      	cmp	r1, r5
 8007c9a:	d905      	bls.n	8007ca8 <_malloc_r+0x28>
 8007c9c:	230c      	movs	r3, #12
 8007c9e:	603b      	str	r3, [r7, #0]
 8007ca0:	2600      	movs	r6, #0
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ca8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007d7c <_malloc_r+0xfc>
 8007cac:	f000 f868 	bl	8007d80 <__malloc_lock>
 8007cb0:	f8d8 3000 	ldr.w	r3, [r8]
 8007cb4:	461c      	mov	r4, r3
 8007cb6:	bb5c      	cbnz	r4, 8007d10 <_malloc_r+0x90>
 8007cb8:	4629      	mov	r1, r5
 8007cba:	4638      	mov	r0, r7
 8007cbc:	f7ff ffc0 	bl	8007c40 <sbrk_aligned>
 8007cc0:	1c43      	adds	r3, r0, #1
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	d155      	bne.n	8007d72 <_malloc_r+0xf2>
 8007cc6:	f8d8 4000 	ldr.w	r4, [r8]
 8007cca:	4626      	mov	r6, r4
 8007ccc:	2e00      	cmp	r6, #0
 8007cce:	d145      	bne.n	8007d5c <_malloc_r+0xdc>
 8007cd0:	2c00      	cmp	r4, #0
 8007cd2:	d048      	beq.n	8007d66 <_malloc_r+0xe6>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	4631      	mov	r1, r6
 8007cd8:	4638      	mov	r0, r7
 8007cda:	eb04 0903 	add.w	r9, r4, r3
 8007cde:	f000 fb5d 	bl	800839c <_sbrk_r>
 8007ce2:	4581      	cmp	r9, r0
 8007ce4:	d13f      	bne.n	8007d66 <_malloc_r+0xe6>
 8007ce6:	6821      	ldr	r1, [r4, #0]
 8007ce8:	1a6d      	subs	r5, r5, r1
 8007cea:	4629      	mov	r1, r5
 8007cec:	4638      	mov	r0, r7
 8007cee:	f7ff ffa7 	bl	8007c40 <sbrk_aligned>
 8007cf2:	3001      	adds	r0, #1
 8007cf4:	d037      	beq.n	8007d66 <_malloc_r+0xe6>
 8007cf6:	6823      	ldr	r3, [r4, #0]
 8007cf8:	442b      	add	r3, r5
 8007cfa:	6023      	str	r3, [r4, #0]
 8007cfc:	f8d8 3000 	ldr.w	r3, [r8]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d038      	beq.n	8007d76 <_malloc_r+0xf6>
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	42a2      	cmp	r2, r4
 8007d08:	d12b      	bne.n	8007d62 <_malloc_r+0xe2>
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	605a      	str	r2, [r3, #4]
 8007d0e:	e00f      	b.n	8007d30 <_malloc_r+0xb0>
 8007d10:	6822      	ldr	r2, [r4, #0]
 8007d12:	1b52      	subs	r2, r2, r5
 8007d14:	d41f      	bmi.n	8007d56 <_malloc_r+0xd6>
 8007d16:	2a0b      	cmp	r2, #11
 8007d18:	d917      	bls.n	8007d4a <_malloc_r+0xca>
 8007d1a:	1961      	adds	r1, r4, r5
 8007d1c:	42a3      	cmp	r3, r4
 8007d1e:	6025      	str	r5, [r4, #0]
 8007d20:	bf18      	it	ne
 8007d22:	6059      	strne	r1, [r3, #4]
 8007d24:	6863      	ldr	r3, [r4, #4]
 8007d26:	bf08      	it	eq
 8007d28:	f8c8 1000 	streq.w	r1, [r8]
 8007d2c:	5162      	str	r2, [r4, r5]
 8007d2e:	604b      	str	r3, [r1, #4]
 8007d30:	4638      	mov	r0, r7
 8007d32:	f104 060b 	add.w	r6, r4, #11
 8007d36:	f000 f829 	bl	8007d8c <__malloc_unlock>
 8007d3a:	f026 0607 	bic.w	r6, r6, #7
 8007d3e:	1d23      	adds	r3, r4, #4
 8007d40:	1af2      	subs	r2, r6, r3
 8007d42:	d0ae      	beq.n	8007ca2 <_malloc_r+0x22>
 8007d44:	1b9b      	subs	r3, r3, r6
 8007d46:	50a3      	str	r3, [r4, r2]
 8007d48:	e7ab      	b.n	8007ca2 <_malloc_r+0x22>
 8007d4a:	42a3      	cmp	r3, r4
 8007d4c:	6862      	ldr	r2, [r4, #4]
 8007d4e:	d1dd      	bne.n	8007d0c <_malloc_r+0x8c>
 8007d50:	f8c8 2000 	str.w	r2, [r8]
 8007d54:	e7ec      	b.n	8007d30 <_malloc_r+0xb0>
 8007d56:	4623      	mov	r3, r4
 8007d58:	6864      	ldr	r4, [r4, #4]
 8007d5a:	e7ac      	b.n	8007cb6 <_malloc_r+0x36>
 8007d5c:	4634      	mov	r4, r6
 8007d5e:	6876      	ldr	r6, [r6, #4]
 8007d60:	e7b4      	b.n	8007ccc <_malloc_r+0x4c>
 8007d62:	4613      	mov	r3, r2
 8007d64:	e7cc      	b.n	8007d00 <_malloc_r+0x80>
 8007d66:	230c      	movs	r3, #12
 8007d68:	603b      	str	r3, [r7, #0]
 8007d6a:	4638      	mov	r0, r7
 8007d6c:	f000 f80e 	bl	8007d8c <__malloc_unlock>
 8007d70:	e797      	b.n	8007ca2 <_malloc_r+0x22>
 8007d72:	6025      	str	r5, [r4, #0]
 8007d74:	e7dc      	b.n	8007d30 <_malloc_r+0xb0>
 8007d76:	605b      	str	r3, [r3, #4]
 8007d78:	deff      	udf	#255	; 0xff
 8007d7a:	bf00      	nop
 8007d7c:	2000202c 	.word	0x2000202c

08007d80 <__malloc_lock>:
 8007d80:	4801      	ldr	r0, [pc, #4]	; (8007d88 <__malloc_lock+0x8>)
 8007d82:	f7ff bf0f 	b.w	8007ba4 <__retarget_lock_acquire_recursive>
 8007d86:	bf00      	nop
 8007d88:	20002028 	.word	0x20002028

08007d8c <__malloc_unlock>:
 8007d8c:	4801      	ldr	r0, [pc, #4]	; (8007d94 <__malloc_unlock+0x8>)
 8007d8e:	f7ff bf0a 	b.w	8007ba6 <__retarget_lock_release_recursive>
 8007d92:	bf00      	nop
 8007d94:	20002028 	.word	0x20002028

08007d98 <__ssputs_r>:
 8007d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d9c:	688e      	ldr	r6, [r1, #8]
 8007d9e:	461f      	mov	r7, r3
 8007da0:	42be      	cmp	r6, r7
 8007da2:	680b      	ldr	r3, [r1, #0]
 8007da4:	4682      	mov	sl, r0
 8007da6:	460c      	mov	r4, r1
 8007da8:	4690      	mov	r8, r2
 8007daa:	d82c      	bhi.n	8007e06 <__ssputs_r+0x6e>
 8007dac:	898a      	ldrh	r2, [r1, #12]
 8007dae:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007db2:	d026      	beq.n	8007e02 <__ssputs_r+0x6a>
 8007db4:	6965      	ldr	r5, [r4, #20]
 8007db6:	6909      	ldr	r1, [r1, #16]
 8007db8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007dbc:	eba3 0901 	sub.w	r9, r3, r1
 8007dc0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007dc4:	1c7b      	adds	r3, r7, #1
 8007dc6:	444b      	add	r3, r9
 8007dc8:	106d      	asrs	r5, r5, #1
 8007dca:	429d      	cmp	r5, r3
 8007dcc:	bf38      	it	cc
 8007dce:	461d      	movcc	r5, r3
 8007dd0:	0553      	lsls	r3, r2, #21
 8007dd2:	d527      	bpl.n	8007e24 <__ssputs_r+0x8c>
 8007dd4:	4629      	mov	r1, r5
 8007dd6:	f7ff ff53 	bl	8007c80 <_malloc_r>
 8007dda:	4606      	mov	r6, r0
 8007ddc:	b360      	cbz	r0, 8007e38 <__ssputs_r+0xa0>
 8007dde:	6921      	ldr	r1, [r4, #16]
 8007de0:	464a      	mov	r2, r9
 8007de2:	f000 faeb 	bl	80083bc <memcpy>
 8007de6:	89a3      	ldrh	r3, [r4, #12]
 8007de8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007df0:	81a3      	strh	r3, [r4, #12]
 8007df2:	6126      	str	r6, [r4, #16]
 8007df4:	6165      	str	r5, [r4, #20]
 8007df6:	444e      	add	r6, r9
 8007df8:	eba5 0509 	sub.w	r5, r5, r9
 8007dfc:	6026      	str	r6, [r4, #0]
 8007dfe:	60a5      	str	r5, [r4, #8]
 8007e00:	463e      	mov	r6, r7
 8007e02:	42be      	cmp	r6, r7
 8007e04:	d900      	bls.n	8007e08 <__ssputs_r+0x70>
 8007e06:	463e      	mov	r6, r7
 8007e08:	6820      	ldr	r0, [r4, #0]
 8007e0a:	4632      	mov	r2, r6
 8007e0c:	4641      	mov	r1, r8
 8007e0e:	f000 faab 	bl	8008368 <memmove>
 8007e12:	68a3      	ldr	r3, [r4, #8]
 8007e14:	1b9b      	subs	r3, r3, r6
 8007e16:	60a3      	str	r3, [r4, #8]
 8007e18:	6823      	ldr	r3, [r4, #0]
 8007e1a:	4433      	add	r3, r6
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	2000      	movs	r0, #0
 8007e20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e24:	462a      	mov	r2, r5
 8007e26:	f000 fad7 	bl	80083d8 <_realloc_r>
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	2800      	cmp	r0, #0
 8007e2e:	d1e0      	bne.n	8007df2 <__ssputs_r+0x5a>
 8007e30:	6921      	ldr	r1, [r4, #16]
 8007e32:	4650      	mov	r0, sl
 8007e34:	f7ff feb8 	bl	8007ba8 <_free_r>
 8007e38:	230c      	movs	r3, #12
 8007e3a:	f8ca 3000 	str.w	r3, [sl]
 8007e3e:	89a3      	ldrh	r3, [r4, #12]
 8007e40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e44:	81a3      	strh	r3, [r4, #12]
 8007e46:	f04f 30ff 	mov.w	r0, #4294967295
 8007e4a:	e7e9      	b.n	8007e20 <__ssputs_r+0x88>

08007e4c <_svfiprintf_r>:
 8007e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e50:	4698      	mov	r8, r3
 8007e52:	898b      	ldrh	r3, [r1, #12]
 8007e54:	061b      	lsls	r3, r3, #24
 8007e56:	b09d      	sub	sp, #116	; 0x74
 8007e58:	4607      	mov	r7, r0
 8007e5a:	460d      	mov	r5, r1
 8007e5c:	4614      	mov	r4, r2
 8007e5e:	d50e      	bpl.n	8007e7e <_svfiprintf_r+0x32>
 8007e60:	690b      	ldr	r3, [r1, #16]
 8007e62:	b963      	cbnz	r3, 8007e7e <_svfiprintf_r+0x32>
 8007e64:	2140      	movs	r1, #64	; 0x40
 8007e66:	f7ff ff0b 	bl	8007c80 <_malloc_r>
 8007e6a:	6028      	str	r0, [r5, #0]
 8007e6c:	6128      	str	r0, [r5, #16]
 8007e6e:	b920      	cbnz	r0, 8007e7a <_svfiprintf_r+0x2e>
 8007e70:	230c      	movs	r3, #12
 8007e72:	603b      	str	r3, [r7, #0]
 8007e74:	f04f 30ff 	mov.w	r0, #4294967295
 8007e78:	e0d0      	b.n	800801c <_svfiprintf_r+0x1d0>
 8007e7a:	2340      	movs	r3, #64	; 0x40
 8007e7c:	616b      	str	r3, [r5, #20]
 8007e7e:	2300      	movs	r3, #0
 8007e80:	9309      	str	r3, [sp, #36]	; 0x24
 8007e82:	2320      	movs	r3, #32
 8007e84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e88:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e8c:	2330      	movs	r3, #48	; 0x30
 8007e8e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008034 <_svfiprintf_r+0x1e8>
 8007e92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e96:	f04f 0901 	mov.w	r9, #1
 8007e9a:	4623      	mov	r3, r4
 8007e9c:	469a      	mov	sl, r3
 8007e9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ea2:	b10a      	cbz	r2, 8007ea8 <_svfiprintf_r+0x5c>
 8007ea4:	2a25      	cmp	r2, #37	; 0x25
 8007ea6:	d1f9      	bne.n	8007e9c <_svfiprintf_r+0x50>
 8007ea8:	ebba 0b04 	subs.w	fp, sl, r4
 8007eac:	d00b      	beq.n	8007ec6 <_svfiprintf_r+0x7a>
 8007eae:	465b      	mov	r3, fp
 8007eb0:	4622      	mov	r2, r4
 8007eb2:	4629      	mov	r1, r5
 8007eb4:	4638      	mov	r0, r7
 8007eb6:	f7ff ff6f 	bl	8007d98 <__ssputs_r>
 8007eba:	3001      	adds	r0, #1
 8007ebc:	f000 80a9 	beq.w	8008012 <_svfiprintf_r+0x1c6>
 8007ec0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ec2:	445a      	add	r2, fp
 8007ec4:	9209      	str	r2, [sp, #36]	; 0x24
 8007ec6:	f89a 3000 	ldrb.w	r3, [sl]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	f000 80a1 	beq.w	8008012 <_svfiprintf_r+0x1c6>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ed6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007eda:	f10a 0a01 	add.w	sl, sl, #1
 8007ede:	9304      	str	r3, [sp, #16]
 8007ee0:	9307      	str	r3, [sp, #28]
 8007ee2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007ee6:	931a      	str	r3, [sp, #104]	; 0x68
 8007ee8:	4654      	mov	r4, sl
 8007eea:	2205      	movs	r2, #5
 8007eec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ef0:	4850      	ldr	r0, [pc, #320]	; (8008034 <_svfiprintf_r+0x1e8>)
 8007ef2:	f7f8 f975 	bl	80001e0 <memchr>
 8007ef6:	9a04      	ldr	r2, [sp, #16]
 8007ef8:	b9d8      	cbnz	r0, 8007f32 <_svfiprintf_r+0xe6>
 8007efa:	06d0      	lsls	r0, r2, #27
 8007efc:	bf44      	itt	mi
 8007efe:	2320      	movmi	r3, #32
 8007f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f04:	0711      	lsls	r1, r2, #28
 8007f06:	bf44      	itt	mi
 8007f08:	232b      	movmi	r3, #43	; 0x2b
 8007f0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f0e:	f89a 3000 	ldrb.w	r3, [sl]
 8007f12:	2b2a      	cmp	r3, #42	; 0x2a
 8007f14:	d015      	beq.n	8007f42 <_svfiprintf_r+0xf6>
 8007f16:	9a07      	ldr	r2, [sp, #28]
 8007f18:	4654      	mov	r4, sl
 8007f1a:	2000      	movs	r0, #0
 8007f1c:	f04f 0c0a 	mov.w	ip, #10
 8007f20:	4621      	mov	r1, r4
 8007f22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f26:	3b30      	subs	r3, #48	; 0x30
 8007f28:	2b09      	cmp	r3, #9
 8007f2a:	d94d      	bls.n	8007fc8 <_svfiprintf_r+0x17c>
 8007f2c:	b1b0      	cbz	r0, 8007f5c <_svfiprintf_r+0x110>
 8007f2e:	9207      	str	r2, [sp, #28]
 8007f30:	e014      	b.n	8007f5c <_svfiprintf_r+0x110>
 8007f32:	eba0 0308 	sub.w	r3, r0, r8
 8007f36:	fa09 f303 	lsl.w	r3, r9, r3
 8007f3a:	4313      	orrs	r3, r2
 8007f3c:	9304      	str	r3, [sp, #16]
 8007f3e:	46a2      	mov	sl, r4
 8007f40:	e7d2      	b.n	8007ee8 <_svfiprintf_r+0x9c>
 8007f42:	9b03      	ldr	r3, [sp, #12]
 8007f44:	1d19      	adds	r1, r3, #4
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	9103      	str	r1, [sp, #12]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	bfbb      	ittet	lt
 8007f4e:	425b      	neglt	r3, r3
 8007f50:	f042 0202 	orrlt.w	r2, r2, #2
 8007f54:	9307      	strge	r3, [sp, #28]
 8007f56:	9307      	strlt	r3, [sp, #28]
 8007f58:	bfb8      	it	lt
 8007f5a:	9204      	strlt	r2, [sp, #16]
 8007f5c:	7823      	ldrb	r3, [r4, #0]
 8007f5e:	2b2e      	cmp	r3, #46	; 0x2e
 8007f60:	d10c      	bne.n	8007f7c <_svfiprintf_r+0x130>
 8007f62:	7863      	ldrb	r3, [r4, #1]
 8007f64:	2b2a      	cmp	r3, #42	; 0x2a
 8007f66:	d134      	bne.n	8007fd2 <_svfiprintf_r+0x186>
 8007f68:	9b03      	ldr	r3, [sp, #12]
 8007f6a:	1d1a      	adds	r2, r3, #4
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	9203      	str	r2, [sp, #12]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	bfb8      	it	lt
 8007f74:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f78:	3402      	adds	r4, #2
 8007f7a:	9305      	str	r3, [sp, #20]
 8007f7c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008044 <_svfiprintf_r+0x1f8>
 8007f80:	7821      	ldrb	r1, [r4, #0]
 8007f82:	2203      	movs	r2, #3
 8007f84:	4650      	mov	r0, sl
 8007f86:	f7f8 f92b 	bl	80001e0 <memchr>
 8007f8a:	b138      	cbz	r0, 8007f9c <_svfiprintf_r+0x150>
 8007f8c:	9b04      	ldr	r3, [sp, #16]
 8007f8e:	eba0 000a 	sub.w	r0, r0, sl
 8007f92:	2240      	movs	r2, #64	; 0x40
 8007f94:	4082      	lsls	r2, r0
 8007f96:	4313      	orrs	r3, r2
 8007f98:	3401      	adds	r4, #1
 8007f9a:	9304      	str	r3, [sp, #16]
 8007f9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fa0:	4825      	ldr	r0, [pc, #148]	; (8008038 <_svfiprintf_r+0x1ec>)
 8007fa2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007fa6:	2206      	movs	r2, #6
 8007fa8:	f7f8 f91a 	bl	80001e0 <memchr>
 8007fac:	2800      	cmp	r0, #0
 8007fae:	d038      	beq.n	8008022 <_svfiprintf_r+0x1d6>
 8007fb0:	4b22      	ldr	r3, [pc, #136]	; (800803c <_svfiprintf_r+0x1f0>)
 8007fb2:	bb1b      	cbnz	r3, 8007ffc <_svfiprintf_r+0x1b0>
 8007fb4:	9b03      	ldr	r3, [sp, #12]
 8007fb6:	3307      	adds	r3, #7
 8007fb8:	f023 0307 	bic.w	r3, r3, #7
 8007fbc:	3308      	adds	r3, #8
 8007fbe:	9303      	str	r3, [sp, #12]
 8007fc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fc2:	4433      	add	r3, r6
 8007fc4:	9309      	str	r3, [sp, #36]	; 0x24
 8007fc6:	e768      	b.n	8007e9a <_svfiprintf_r+0x4e>
 8007fc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fcc:	460c      	mov	r4, r1
 8007fce:	2001      	movs	r0, #1
 8007fd0:	e7a6      	b.n	8007f20 <_svfiprintf_r+0xd4>
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	3401      	adds	r4, #1
 8007fd6:	9305      	str	r3, [sp, #20]
 8007fd8:	4619      	mov	r1, r3
 8007fda:	f04f 0c0a 	mov.w	ip, #10
 8007fde:	4620      	mov	r0, r4
 8007fe0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fe4:	3a30      	subs	r2, #48	; 0x30
 8007fe6:	2a09      	cmp	r2, #9
 8007fe8:	d903      	bls.n	8007ff2 <_svfiprintf_r+0x1a6>
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d0c6      	beq.n	8007f7c <_svfiprintf_r+0x130>
 8007fee:	9105      	str	r1, [sp, #20]
 8007ff0:	e7c4      	b.n	8007f7c <_svfiprintf_r+0x130>
 8007ff2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ff6:	4604      	mov	r4, r0
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e7f0      	b.n	8007fde <_svfiprintf_r+0x192>
 8007ffc:	ab03      	add	r3, sp, #12
 8007ffe:	9300      	str	r3, [sp, #0]
 8008000:	462a      	mov	r2, r5
 8008002:	4b0f      	ldr	r3, [pc, #60]	; (8008040 <_svfiprintf_r+0x1f4>)
 8008004:	a904      	add	r1, sp, #16
 8008006:	4638      	mov	r0, r7
 8008008:	f3af 8000 	nop.w
 800800c:	1c42      	adds	r2, r0, #1
 800800e:	4606      	mov	r6, r0
 8008010:	d1d6      	bne.n	8007fc0 <_svfiprintf_r+0x174>
 8008012:	89ab      	ldrh	r3, [r5, #12]
 8008014:	065b      	lsls	r3, r3, #25
 8008016:	f53f af2d 	bmi.w	8007e74 <_svfiprintf_r+0x28>
 800801a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800801c:	b01d      	add	sp, #116	; 0x74
 800801e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008022:	ab03      	add	r3, sp, #12
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	462a      	mov	r2, r5
 8008028:	4b05      	ldr	r3, [pc, #20]	; (8008040 <_svfiprintf_r+0x1f4>)
 800802a:	a904      	add	r1, sp, #16
 800802c:	4638      	mov	r0, r7
 800802e:	f000 f879 	bl	8008124 <_printf_i>
 8008032:	e7eb      	b.n	800800c <_svfiprintf_r+0x1c0>
 8008034:	080084e0 	.word	0x080084e0
 8008038:	080084ea 	.word	0x080084ea
 800803c:	00000000 	.word	0x00000000
 8008040:	08007d99 	.word	0x08007d99
 8008044:	080084e6 	.word	0x080084e6

08008048 <_printf_common>:
 8008048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800804c:	4616      	mov	r6, r2
 800804e:	4699      	mov	r9, r3
 8008050:	688a      	ldr	r2, [r1, #8]
 8008052:	690b      	ldr	r3, [r1, #16]
 8008054:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008058:	4293      	cmp	r3, r2
 800805a:	bfb8      	it	lt
 800805c:	4613      	movlt	r3, r2
 800805e:	6033      	str	r3, [r6, #0]
 8008060:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008064:	4607      	mov	r7, r0
 8008066:	460c      	mov	r4, r1
 8008068:	b10a      	cbz	r2, 800806e <_printf_common+0x26>
 800806a:	3301      	adds	r3, #1
 800806c:	6033      	str	r3, [r6, #0]
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	0699      	lsls	r1, r3, #26
 8008072:	bf42      	ittt	mi
 8008074:	6833      	ldrmi	r3, [r6, #0]
 8008076:	3302      	addmi	r3, #2
 8008078:	6033      	strmi	r3, [r6, #0]
 800807a:	6825      	ldr	r5, [r4, #0]
 800807c:	f015 0506 	ands.w	r5, r5, #6
 8008080:	d106      	bne.n	8008090 <_printf_common+0x48>
 8008082:	f104 0a19 	add.w	sl, r4, #25
 8008086:	68e3      	ldr	r3, [r4, #12]
 8008088:	6832      	ldr	r2, [r6, #0]
 800808a:	1a9b      	subs	r3, r3, r2
 800808c:	42ab      	cmp	r3, r5
 800808e:	dc26      	bgt.n	80080de <_printf_common+0x96>
 8008090:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008094:	1e13      	subs	r3, r2, #0
 8008096:	6822      	ldr	r2, [r4, #0]
 8008098:	bf18      	it	ne
 800809a:	2301      	movne	r3, #1
 800809c:	0692      	lsls	r2, r2, #26
 800809e:	d42b      	bmi.n	80080f8 <_printf_common+0xb0>
 80080a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80080a4:	4649      	mov	r1, r9
 80080a6:	4638      	mov	r0, r7
 80080a8:	47c0      	blx	r8
 80080aa:	3001      	adds	r0, #1
 80080ac:	d01e      	beq.n	80080ec <_printf_common+0xa4>
 80080ae:	6823      	ldr	r3, [r4, #0]
 80080b0:	6922      	ldr	r2, [r4, #16]
 80080b2:	f003 0306 	and.w	r3, r3, #6
 80080b6:	2b04      	cmp	r3, #4
 80080b8:	bf02      	ittt	eq
 80080ba:	68e5      	ldreq	r5, [r4, #12]
 80080bc:	6833      	ldreq	r3, [r6, #0]
 80080be:	1aed      	subeq	r5, r5, r3
 80080c0:	68a3      	ldr	r3, [r4, #8]
 80080c2:	bf0c      	ite	eq
 80080c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80080c8:	2500      	movne	r5, #0
 80080ca:	4293      	cmp	r3, r2
 80080cc:	bfc4      	itt	gt
 80080ce:	1a9b      	subgt	r3, r3, r2
 80080d0:	18ed      	addgt	r5, r5, r3
 80080d2:	2600      	movs	r6, #0
 80080d4:	341a      	adds	r4, #26
 80080d6:	42b5      	cmp	r5, r6
 80080d8:	d11a      	bne.n	8008110 <_printf_common+0xc8>
 80080da:	2000      	movs	r0, #0
 80080dc:	e008      	b.n	80080f0 <_printf_common+0xa8>
 80080de:	2301      	movs	r3, #1
 80080e0:	4652      	mov	r2, sl
 80080e2:	4649      	mov	r1, r9
 80080e4:	4638      	mov	r0, r7
 80080e6:	47c0      	blx	r8
 80080e8:	3001      	adds	r0, #1
 80080ea:	d103      	bne.n	80080f4 <_printf_common+0xac>
 80080ec:	f04f 30ff 	mov.w	r0, #4294967295
 80080f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f4:	3501      	adds	r5, #1
 80080f6:	e7c6      	b.n	8008086 <_printf_common+0x3e>
 80080f8:	18e1      	adds	r1, r4, r3
 80080fa:	1c5a      	adds	r2, r3, #1
 80080fc:	2030      	movs	r0, #48	; 0x30
 80080fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008102:	4422      	add	r2, r4
 8008104:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008108:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800810c:	3302      	adds	r3, #2
 800810e:	e7c7      	b.n	80080a0 <_printf_common+0x58>
 8008110:	2301      	movs	r3, #1
 8008112:	4622      	mov	r2, r4
 8008114:	4649      	mov	r1, r9
 8008116:	4638      	mov	r0, r7
 8008118:	47c0      	blx	r8
 800811a:	3001      	adds	r0, #1
 800811c:	d0e6      	beq.n	80080ec <_printf_common+0xa4>
 800811e:	3601      	adds	r6, #1
 8008120:	e7d9      	b.n	80080d6 <_printf_common+0x8e>
	...

08008124 <_printf_i>:
 8008124:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008128:	7e0f      	ldrb	r7, [r1, #24]
 800812a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800812c:	2f78      	cmp	r7, #120	; 0x78
 800812e:	4691      	mov	r9, r2
 8008130:	4680      	mov	r8, r0
 8008132:	460c      	mov	r4, r1
 8008134:	469a      	mov	sl, r3
 8008136:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800813a:	d807      	bhi.n	800814c <_printf_i+0x28>
 800813c:	2f62      	cmp	r7, #98	; 0x62
 800813e:	d80a      	bhi.n	8008156 <_printf_i+0x32>
 8008140:	2f00      	cmp	r7, #0
 8008142:	f000 80d4 	beq.w	80082ee <_printf_i+0x1ca>
 8008146:	2f58      	cmp	r7, #88	; 0x58
 8008148:	f000 80c0 	beq.w	80082cc <_printf_i+0x1a8>
 800814c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008150:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008154:	e03a      	b.n	80081cc <_printf_i+0xa8>
 8008156:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800815a:	2b15      	cmp	r3, #21
 800815c:	d8f6      	bhi.n	800814c <_printf_i+0x28>
 800815e:	a101      	add	r1, pc, #4	; (adr r1, 8008164 <_printf_i+0x40>)
 8008160:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008164:	080081bd 	.word	0x080081bd
 8008168:	080081d1 	.word	0x080081d1
 800816c:	0800814d 	.word	0x0800814d
 8008170:	0800814d 	.word	0x0800814d
 8008174:	0800814d 	.word	0x0800814d
 8008178:	0800814d 	.word	0x0800814d
 800817c:	080081d1 	.word	0x080081d1
 8008180:	0800814d 	.word	0x0800814d
 8008184:	0800814d 	.word	0x0800814d
 8008188:	0800814d 	.word	0x0800814d
 800818c:	0800814d 	.word	0x0800814d
 8008190:	080082d5 	.word	0x080082d5
 8008194:	080081fd 	.word	0x080081fd
 8008198:	0800828f 	.word	0x0800828f
 800819c:	0800814d 	.word	0x0800814d
 80081a0:	0800814d 	.word	0x0800814d
 80081a4:	080082f7 	.word	0x080082f7
 80081a8:	0800814d 	.word	0x0800814d
 80081ac:	080081fd 	.word	0x080081fd
 80081b0:	0800814d 	.word	0x0800814d
 80081b4:	0800814d 	.word	0x0800814d
 80081b8:	08008297 	.word	0x08008297
 80081bc:	682b      	ldr	r3, [r5, #0]
 80081be:	1d1a      	adds	r2, r3, #4
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	602a      	str	r2, [r5, #0]
 80081c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80081c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80081cc:	2301      	movs	r3, #1
 80081ce:	e09f      	b.n	8008310 <_printf_i+0x1ec>
 80081d0:	6820      	ldr	r0, [r4, #0]
 80081d2:	682b      	ldr	r3, [r5, #0]
 80081d4:	0607      	lsls	r7, r0, #24
 80081d6:	f103 0104 	add.w	r1, r3, #4
 80081da:	6029      	str	r1, [r5, #0]
 80081dc:	d501      	bpl.n	80081e2 <_printf_i+0xbe>
 80081de:	681e      	ldr	r6, [r3, #0]
 80081e0:	e003      	b.n	80081ea <_printf_i+0xc6>
 80081e2:	0646      	lsls	r6, r0, #25
 80081e4:	d5fb      	bpl.n	80081de <_printf_i+0xba>
 80081e6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80081ea:	2e00      	cmp	r6, #0
 80081ec:	da03      	bge.n	80081f6 <_printf_i+0xd2>
 80081ee:	232d      	movs	r3, #45	; 0x2d
 80081f0:	4276      	negs	r6, r6
 80081f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081f6:	485a      	ldr	r0, [pc, #360]	; (8008360 <_printf_i+0x23c>)
 80081f8:	230a      	movs	r3, #10
 80081fa:	e012      	b.n	8008222 <_printf_i+0xfe>
 80081fc:	682b      	ldr	r3, [r5, #0]
 80081fe:	6820      	ldr	r0, [r4, #0]
 8008200:	1d19      	adds	r1, r3, #4
 8008202:	6029      	str	r1, [r5, #0]
 8008204:	0605      	lsls	r5, r0, #24
 8008206:	d501      	bpl.n	800820c <_printf_i+0xe8>
 8008208:	681e      	ldr	r6, [r3, #0]
 800820a:	e002      	b.n	8008212 <_printf_i+0xee>
 800820c:	0641      	lsls	r1, r0, #25
 800820e:	d5fb      	bpl.n	8008208 <_printf_i+0xe4>
 8008210:	881e      	ldrh	r6, [r3, #0]
 8008212:	4853      	ldr	r0, [pc, #332]	; (8008360 <_printf_i+0x23c>)
 8008214:	2f6f      	cmp	r7, #111	; 0x6f
 8008216:	bf0c      	ite	eq
 8008218:	2308      	moveq	r3, #8
 800821a:	230a      	movne	r3, #10
 800821c:	2100      	movs	r1, #0
 800821e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008222:	6865      	ldr	r5, [r4, #4]
 8008224:	60a5      	str	r5, [r4, #8]
 8008226:	2d00      	cmp	r5, #0
 8008228:	bfa2      	ittt	ge
 800822a:	6821      	ldrge	r1, [r4, #0]
 800822c:	f021 0104 	bicge.w	r1, r1, #4
 8008230:	6021      	strge	r1, [r4, #0]
 8008232:	b90e      	cbnz	r6, 8008238 <_printf_i+0x114>
 8008234:	2d00      	cmp	r5, #0
 8008236:	d04b      	beq.n	80082d0 <_printf_i+0x1ac>
 8008238:	4615      	mov	r5, r2
 800823a:	fbb6 f1f3 	udiv	r1, r6, r3
 800823e:	fb03 6711 	mls	r7, r3, r1, r6
 8008242:	5dc7      	ldrb	r7, [r0, r7]
 8008244:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008248:	4637      	mov	r7, r6
 800824a:	42bb      	cmp	r3, r7
 800824c:	460e      	mov	r6, r1
 800824e:	d9f4      	bls.n	800823a <_printf_i+0x116>
 8008250:	2b08      	cmp	r3, #8
 8008252:	d10b      	bne.n	800826c <_printf_i+0x148>
 8008254:	6823      	ldr	r3, [r4, #0]
 8008256:	07de      	lsls	r6, r3, #31
 8008258:	d508      	bpl.n	800826c <_printf_i+0x148>
 800825a:	6923      	ldr	r3, [r4, #16]
 800825c:	6861      	ldr	r1, [r4, #4]
 800825e:	4299      	cmp	r1, r3
 8008260:	bfde      	ittt	le
 8008262:	2330      	movle	r3, #48	; 0x30
 8008264:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008268:	f105 35ff 	addle.w	r5, r5, #4294967295
 800826c:	1b52      	subs	r2, r2, r5
 800826e:	6122      	str	r2, [r4, #16]
 8008270:	f8cd a000 	str.w	sl, [sp]
 8008274:	464b      	mov	r3, r9
 8008276:	aa03      	add	r2, sp, #12
 8008278:	4621      	mov	r1, r4
 800827a:	4640      	mov	r0, r8
 800827c:	f7ff fee4 	bl	8008048 <_printf_common>
 8008280:	3001      	adds	r0, #1
 8008282:	d14a      	bne.n	800831a <_printf_i+0x1f6>
 8008284:	f04f 30ff 	mov.w	r0, #4294967295
 8008288:	b004      	add	sp, #16
 800828a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800828e:	6823      	ldr	r3, [r4, #0]
 8008290:	f043 0320 	orr.w	r3, r3, #32
 8008294:	6023      	str	r3, [r4, #0]
 8008296:	4833      	ldr	r0, [pc, #204]	; (8008364 <_printf_i+0x240>)
 8008298:	2778      	movs	r7, #120	; 0x78
 800829a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800829e:	6823      	ldr	r3, [r4, #0]
 80082a0:	6829      	ldr	r1, [r5, #0]
 80082a2:	061f      	lsls	r7, r3, #24
 80082a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80082a8:	d402      	bmi.n	80082b0 <_printf_i+0x18c>
 80082aa:	065f      	lsls	r7, r3, #25
 80082ac:	bf48      	it	mi
 80082ae:	b2b6      	uxthmi	r6, r6
 80082b0:	07df      	lsls	r7, r3, #31
 80082b2:	bf48      	it	mi
 80082b4:	f043 0320 	orrmi.w	r3, r3, #32
 80082b8:	6029      	str	r1, [r5, #0]
 80082ba:	bf48      	it	mi
 80082bc:	6023      	strmi	r3, [r4, #0]
 80082be:	b91e      	cbnz	r6, 80082c8 <_printf_i+0x1a4>
 80082c0:	6823      	ldr	r3, [r4, #0]
 80082c2:	f023 0320 	bic.w	r3, r3, #32
 80082c6:	6023      	str	r3, [r4, #0]
 80082c8:	2310      	movs	r3, #16
 80082ca:	e7a7      	b.n	800821c <_printf_i+0xf8>
 80082cc:	4824      	ldr	r0, [pc, #144]	; (8008360 <_printf_i+0x23c>)
 80082ce:	e7e4      	b.n	800829a <_printf_i+0x176>
 80082d0:	4615      	mov	r5, r2
 80082d2:	e7bd      	b.n	8008250 <_printf_i+0x12c>
 80082d4:	682b      	ldr	r3, [r5, #0]
 80082d6:	6826      	ldr	r6, [r4, #0]
 80082d8:	6961      	ldr	r1, [r4, #20]
 80082da:	1d18      	adds	r0, r3, #4
 80082dc:	6028      	str	r0, [r5, #0]
 80082de:	0635      	lsls	r5, r6, #24
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	d501      	bpl.n	80082e8 <_printf_i+0x1c4>
 80082e4:	6019      	str	r1, [r3, #0]
 80082e6:	e002      	b.n	80082ee <_printf_i+0x1ca>
 80082e8:	0670      	lsls	r0, r6, #25
 80082ea:	d5fb      	bpl.n	80082e4 <_printf_i+0x1c0>
 80082ec:	8019      	strh	r1, [r3, #0]
 80082ee:	2300      	movs	r3, #0
 80082f0:	6123      	str	r3, [r4, #16]
 80082f2:	4615      	mov	r5, r2
 80082f4:	e7bc      	b.n	8008270 <_printf_i+0x14c>
 80082f6:	682b      	ldr	r3, [r5, #0]
 80082f8:	1d1a      	adds	r2, r3, #4
 80082fa:	602a      	str	r2, [r5, #0]
 80082fc:	681d      	ldr	r5, [r3, #0]
 80082fe:	6862      	ldr	r2, [r4, #4]
 8008300:	2100      	movs	r1, #0
 8008302:	4628      	mov	r0, r5
 8008304:	f7f7 ff6c 	bl	80001e0 <memchr>
 8008308:	b108      	cbz	r0, 800830e <_printf_i+0x1ea>
 800830a:	1b40      	subs	r0, r0, r5
 800830c:	6060      	str	r0, [r4, #4]
 800830e:	6863      	ldr	r3, [r4, #4]
 8008310:	6123      	str	r3, [r4, #16]
 8008312:	2300      	movs	r3, #0
 8008314:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008318:	e7aa      	b.n	8008270 <_printf_i+0x14c>
 800831a:	6923      	ldr	r3, [r4, #16]
 800831c:	462a      	mov	r2, r5
 800831e:	4649      	mov	r1, r9
 8008320:	4640      	mov	r0, r8
 8008322:	47d0      	blx	sl
 8008324:	3001      	adds	r0, #1
 8008326:	d0ad      	beq.n	8008284 <_printf_i+0x160>
 8008328:	6823      	ldr	r3, [r4, #0]
 800832a:	079b      	lsls	r3, r3, #30
 800832c:	d413      	bmi.n	8008356 <_printf_i+0x232>
 800832e:	68e0      	ldr	r0, [r4, #12]
 8008330:	9b03      	ldr	r3, [sp, #12]
 8008332:	4298      	cmp	r0, r3
 8008334:	bfb8      	it	lt
 8008336:	4618      	movlt	r0, r3
 8008338:	e7a6      	b.n	8008288 <_printf_i+0x164>
 800833a:	2301      	movs	r3, #1
 800833c:	4632      	mov	r2, r6
 800833e:	4649      	mov	r1, r9
 8008340:	4640      	mov	r0, r8
 8008342:	47d0      	blx	sl
 8008344:	3001      	adds	r0, #1
 8008346:	d09d      	beq.n	8008284 <_printf_i+0x160>
 8008348:	3501      	adds	r5, #1
 800834a:	68e3      	ldr	r3, [r4, #12]
 800834c:	9903      	ldr	r1, [sp, #12]
 800834e:	1a5b      	subs	r3, r3, r1
 8008350:	42ab      	cmp	r3, r5
 8008352:	dcf2      	bgt.n	800833a <_printf_i+0x216>
 8008354:	e7eb      	b.n	800832e <_printf_i+0x20a>
 8008356:	2500      	movs	r5, #0
 8008358:	f104 0619 	add.w	r6, r4, #25
 800835c:	e7f5      	b.n	800834a <_printf_i+0x226>
 800835e:	bf00      	nop
 8008360:	080084f1 	.word	0x080084f1
 8008364:	08008502 	.word	0x08008502

08008368 <memmove>:
 8008368:	4288      	cmp	r0, r1
 800836a:	b510      	push	{r4, lr}
 800836c:	eb01 0402 	add.w	r4, r1, r2
 8008370:	d902      	bls.n	8008378 <memmove+0x10>
 8008372:	4284      	cmp	r4, r0
 8008374:	4623      	mov	r3, r4
 8008376:	d807      	bhi.n	8008388 <memmove+0x20>
 8008378:	1e43      	subs	r3, r0, #1
 800837a:	42a1      	cmp	r1, r4
 800837c:	d008      	beq.n	8008390 <memmove+0x28>
 800837e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008382:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008386:	e7f8      	b.n	800837a <memmove+0x12>
 8008388:	4402      	add	r2, r0
 800838a:	4601      	mov	r1, r0
 800838c:	428a      	cmp	r2, r1
 800838e:	d100      	bne.n	8008392 <memmove+0x2a>
 8008390:	bd10      	pop	{r4, pc}
 8008392:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008396:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800839a:	e7f7      	b.n	800838c <memmove+0x24>

0800839c <_sbrk_r>:
 800839c:	b538      	push	{r3, r4, r5, lr}
 800839e:	4d06      	ldr	r5, [pc, #24]	; (80083b8 <_sbrk_r+0x1c>)
 80083a0:	2300      	movs	r3, #0
 80083a2:	4604      	mov	r4, r0
 80083a4:	4608      	mov	r0, r1
 80083a6:	602b      	str	r3, [r5, #0]
 80083a8:	f7f8 fcae 	bl	8000d08 <_sbrk>
 80083ac:	1c43      	adds	r3, r0, #1
 80083ae:	d102      	bne.n	80083b6 <_sbrk_r+0x1a>
 80083b0:	682b      	ldr	r3, [r5, #0]
 80083b2:	b103      	cbz	r3, 80083b6 <_sbrk_r+0x1a>
 80083b4:	6023      	str	r3, [r4, #0]
 80083b6:	bd38      	pop	{r3, r4, r5, pc}
 80083b8:	20002024 	.word	0x20002024

080083bc <memcpy>:
 80083bc:	440a      	add	r2, r1
 80083be:	4291      	cmp	r1, r2
 80083c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80083c4:	d100      	bne.n	80083c8 <memcpy+0xc>
 80083c6:	4770      	bx	lr
 80083c8:	b510      	push	{r4, lr}
 80083ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083d2:	4291      	cmp	r1, r2
 80083d4:	d1f9      	bne.n	80083ca <memcpy+0xe>
 80083d6:	bd10      	pop	{r4, pc}

080083d8 <_realloc_r>:
 80083d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083dc:	4680      	mov	r8, r0
 80083de:	4614      	mov	r4, r2
 80083e0:	460e      	mov	r6, r1
 80083e2:	b921      	cbnz	r1, 80083ee <_realloc_r+0x16>
 80083e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083e8:	4611      	mov	r1, r2
 80083ea:	f7ff bc49 	b.w	8007c80 <_malloc_r>
 80083ee:	b92a      	cbnz	r2, 80083fc <_realloc_r+0x24>
 80083f0:	f7ff fbda 	bl	8007ba8 <_free_r>
 80083f4:	4625      	mov	r5, r4
 80083f6:	4628      	mov	r0, r5
 80083f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083fc:	f000 f81b 	bl	8008436 <_malloc_usable_size_r>
 8008400:	4284      	cmp	r4, r0
 8008402:	4607      	mov	r7, r0
 8008404:	d802      	bhi.n	800840c <_realloc_r+0x34>
 8008406:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800840a:	d812      	bhi.n	8008432 <_realloc_r+0x5a>
 800840c:	4621      	mov	r1, r4
 800840e:	4640      	mov	r0, r8
 8008410:	f7ff fc36 	bl	8007c80 <_malloc_r>
 8008414:	4605      	mov	r5, r0
 8008416:	2800      	cmp	r0, #0
 8008418:	d0ed      	beq.n	80083f6 <_realloc_r+0x1e>
 800841a:	42bc      	cmp	r4, r7
 800841c:	4622      	mov	r2, r4
 800841e:	4631      	mov	r1, r6
 8008420:	bf28      	it	cs
 8008422:	463a      	movcs	r2, r7
 8008424:	f7ff ffca 	bl	80083bc <memcpy>
 8008428:	4631      	mov	r1, r6
 800842a:	4640      	mov	r0, r8
 800842c:	f7ff fbbc 	bl	8007ba8 <_free_r>
 8008430:	e7e1      	b.n	80083f6 <_realloc_r+0x1e>
 8008432:	4635      	mov	r5, r6
 8008434:	e7df      	b.n	80083f6 <_realloc_r+0x1e>

08008436 <_malloc_usable_size_r>:
 8008436:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800843a:	1f18      	subs	r0, r3, #4
 800843c:	2b00      	cmp	r3, #0
 800843e:	bfbc      	itt	lt
 8008440:	580b      	ldrlt	r3, [r1, r0]
 8008442:	18c0      	addlt	r0, r0, r3
 8008444:	4770      	bx	lr
	...

08008448 <_init>:
 8008448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800844a:	bf00      	nop
 800844c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800844e:	bc08      	pop	{r3}
 8008450:	469e      	mov	lr, r3
 8008452:	4770      	bx	lr

08008454 <_fini>:
 8008454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008456:	bf00      	nop
 8008458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800845a:	bc08      	pop	{r3}
 800845c:	469e      	mov	lr, r3
 800845e:	4770      	bx	lr
