CLOCKS,frequency,duty_cycle,early_rise_delay,early_fall_delay,late_rise_delay,late_fall_delay,early_rise_slew,early_fall_slew,late_rise_slew,late_fall_slew,
clk,4000,50,150,151,152,153,154,155,156,157,
,,,,,,,,,,,
INPUTS,early_rise_delay,early_fall_delay,late_rise_delay,late_fall_delay,early_rise_slew,early_fall_slew,late_rise_slew,late_fall_slew,clocks,bussed,bus width
resetn,100,101,102,103,150,151,152,153,clk,no,
mem_ready,101,102,103,104,151,152,153,154,clk,no,
mem_rdata,102,103,104,105,152,153,154,155,clk,yes,32
pcpi_wr,103,104,105,106,153,154,155,156,clk,no,
pcpi_rd,104,105,106,107,154,155,156,157,clk,yes,32
pcpi_wait,105,106,107,108,155,156,157,158,clk,no,
pcpi_ready,106,107,108,109,156,157,158,159,clk,no,
irq,108,109,110,111,158,159,160,161,clk,yes,32
,,,,,,,,,,,
OUTPUTS,early_rise_delay,early_fall_delay,late_rise_delay,late_fall_delay,clocks,load,bussed,bus width,,,
trap,100,101,102,103,clk,10,no,,,,
mem_valid,101,102,103,104,clk,11,no,,,,
mem_instr,102,103,104,105,clk,12,no,,,,
mem_addr,103,104,105,106,clk,13,yes,32,,,
mem_wdata,104,105,106,107,clk,14,yes,32,,,
mem_wstrb,105,106,107,108,clk,15,yes,4,,,
mem_la_read,106,107,108,109,clk,16,no,,,,
mem_la_write,107,108,109,110,clk,17,no,,,,
mem_la_addr,108,109,110,111,clk,18,yes,32,,,
mem_la_wdata,109,110,111,112,clk,19,yes,32,,,
mem_la_wstrb,110,111,112,113,clk,20,yes,4,,,
pcpi_valid,111,112,113,114,clk,21,no,,,,
pcpi_insn,112,113,114,115,clk,22,yes,32,,,
pcpi_rs1,113,114,115,116,clk,23,yes,32,,,
pcpi_rs2,114,115,116,117,clk,24,yes,32,,,
eoi,115,116,117,118,clk,25,yes,32,,,
trace_valid,135,136,137,138,clk,45,no,,,,
trace_data,136,137,138,139,clk,46,yes,36,,,
