
STATION_F407VE_SSD1963.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010bc4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e998  08010d58  08010d58  00020d58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f6f0  0801f6f0  00030234  2**0
                  CONTENTS
  4 .ARM          00000008  0801f6f0  0801f6f0  0002f6f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801f6f8  0801f6f8  00030234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f6f8  0801f6f8  0002f6f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801f6fc  0801f6fc  0002f6fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000234  20000000  0801f700  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030234  2**0
                  CONTENTS
 10 .bss          00000f38  20000238  20000238  00030238  2**3
                  ALLOC
 11 ._user_heap_stack 00000c00  20001170  20001170  00030238  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001897f  00000000  00000000  00030264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000037b5  00000000  00000000  00048be3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013d0  00000000  00000000  0004c398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001270  00000000  00000000  0004d768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002572f  00000000  00000000  0004e9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a667  00000000  00000000  00074107  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4f96  00000000  00000000  0008e76e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00163704  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006ae4  00000000  00000000  00163754  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000238 	.word	0x20000238
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010d3c 	.word	0x08010d3c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000023c 	.word	0x2000023c
 80001cc:	08010d3c 	.word	0x08010d3c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <AT24XX_Save>:
		return 1;
	else
		return 0;
}

uint8_t AT24XX_Save(uint16_t address, void *data, size_t size_of_data) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af04      	add	r7, sp, #16
 8000ffe:	4603      	mov	r3, r0
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
 8001004:	81fb      	strh	r3, [r7, #14]
#if ((AT24XX_SIZE_KBIT == 4) || (AT24XX_SIZE_KBIT == 8) || (AT24XX_SIZE_KBIT == 16))
	if(size_of_data > 16)
		return 0;
#endif
#if ((AT24XX_SIZE_KBIT == 32) || (AT24XX_SIZE_KBIT == 64) || (AT24XX_SIZE_KBIT == 128))
	if(size_of_data > 32)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2b20      	cmp	r3, #32
 800100a:	d901      	bls.n	8001010 <AT24XX_Save+0x18>
		return 0;
 800100c:	2300      	movs	r3, #0
 800100e:	e016      	b.n	800103e <AT24XX_Save+0x46>
#endif

#if ((AT24XX_SIZE_KBIT == 1) || (AT24XX_SIZE_KBIT == 2))
	if(HAL_I2C_Mem_Write(&EEPROM24XX_I2C, AT24XX_ADDRESS<<1, Address, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data, size_of_data, HAL_MAX_DELAY) == HAL_OK)
#else
		if (HAL_I2C_Mem_Write(&AT24XX_I2C, AT24XX_ADDRESS << 1, address, I2C_MEMADD_SIZE_16BIT, (uint8_t *) data, size_of_data, HAL_MAX_DELAY) == HAL_OK)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	b29b      	uxth	r3, r3
 8001014:	89fa      	ldrh	r2, [r7, #14]
 8001016:	f04f 31ff 	mov.w	r1, #4294967295
 800101a:	9102      	str	r1, [sp, #8]
 800101c:	9301      	str	r3, [sp, #4]
 800101e:	68bb      	ldr	r3, [r7, #8]
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	2310      	movs	r3, #16
 8001024:	21ae      	movs	r1, #174	; 0xae
 8001026:	4808      	ldr	r0, [pc, #32]	; (8001048 <AT24XX_Save+0x50>)
 8001028:	f006 f99a 	bl	8007360 <HAL_I2C_Mem_Write>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d104      	bne.n	800103c <AT24XX_Save+0x44>
#endif
{

			HAL_Delay(5);
 8001032:	2005      	movs	r0, #5
 8001034:	f004 fffa 	bl	800602c <HAL_Delay>
			return 1;
 8001038:	2301      	movs	r3, #1
 800103a:	e000      	b.n	800103e <AT24XX_Save+0x46>
} else
	return 0;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	200002b8 	.word	0x200002b8

0800104c <AT24XX_Load>:

uint8_t AT24XX_Load(uint16_t address, void *data, size_t size_of_data) {
 800104c:	b580      	push	{r7, lr}
 800104e:	b088      	sub	sp, #32
 8001050:	af04      	add	r7, sp, #16
 8001052:	4603      	mov	r3, r0
 8001054:	60b9      	str	r1, [r7, #8]
 8001056:	607a      	str	r2, [r7, #4]
 8001058:	81fb      	strh	r3, [r7, #14]
#if ((AT24XX_SIZE_KBIT == 1) || (AT24XX_SIZE_KBIT == 2))
	if(HAL_I2C_Mem_Read(&EEPROM24XX_I2C, AT24XX_ADDRESS<<1, Address, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data, size_of_data, HAL_MAX_DELAY) == HAL_OK)
#else
		if (HAL_I2C_Mem_Read(&AT24XX_I2C, AT24XX_ADDRESS << 1, address, I2C_MEMADD_SIZE_16BIT, (uint8_t *) data, size_of_data, HAL_MAX_DELAY) == HAL_OK)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	b29b      	uxth	r3, r3
 800105e:	89fa      	ldrh	r2, [r7, #14]
 8001060:	f04f 31ff 	mov.w	r1, #4294967295
 8001064:	9102      	str	r1, [sp, #8]
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	2310      	movs	r3, #16
 800106e:	21ae      	movs	r1, #174	; 0xae
 8001070:	4806      	ldr	r0, [pc, #24]	; (800108c <AT24XX_Load+0x40>)
 8001072:	f006 fa6f 	bl	8007554 <HAL_I2C_Mem_Read>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d101      	bne.n	8001080 <AT24XX_Load+0x34>
#endif
{
	return 1;
 800107c:	2301      	movs	r3, #1
 800107e:	e000      	b.n	8001082 <AT24XX_Load+0x36>
} else
	return 0;
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200002b8 	.word	0x200002b8

08001090 <AT24XX_Read>:

uint8_t AT24XX_Read(uint16_t address) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	80fb      	strh	r3, [r7, #6]
	uint16_t dt[1] = {0};
 800109a:	2300      	movs	r3, #0
 800109c:	81bb      	strh	r3, [r7, #12]
	AT24XX_Load(address, dt, 1);
 800109e:	f107 010c 	add.w	r1, r7, #12
 80010a2:	88fb      	ldrh	r3, [r7, #6]
 80010a4:	2201      	movs	r2, #1
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff ffd0 	bl	800104c <AT24XX_Load>
	return dt[0];
 80010ac:	89bb      	ldrh	r3, [r7, #12]
 80010ae:	b2db      	uxtb	r3, r3
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <AT24XX_Write>:

void AT24XX_Write(uint16_t address, uint8_t val) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	460a      	mov	r2, r1
 80010c2:	80fb      	strh	r3, [r7, #6]
 80010c4:	4613      	mov	r3, r2
 80010c6:	717b      	strb	r3, [r7, #5]
	uint8_t save[] = {val};
 80010c8:	797b      	ldrb	r3, [r7, #5]
 80010ca:	733b      	strb	r3, [r7, #12]
	AT24XX_Save(address, save, 1);
 80010cc:	f107 010c 	add.w	r1, r7, #12
 80010d0:	88fb      	ldrh	r3, [r7, #6]
 80010d2:	2201      	movs	r2, #1
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ff8f 	bl	8000ff8 <AT24XX_Save>
}
 80010da:	bf00      	nop
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <AT24XX_Update>:

void AT24XX_Update(uint16_t address, uint8_t val) {
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	4603      	mov	r3, r0
 80010ea:	460a      	mov	r2, r1
 80010ec:	80fb      	strh	r3, [r7, #6]
 80010ee:	4613      	mov	r3, r2
 80010f0:	717b      	strb	r3, [r7, #5]
	if (AT24XX_Read(address) != val) AT24XX_Write(address, val);
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ffcb 	bl	8001090 <AT24XX_Read>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	797b      	ldrb	r3, [r7, #5]
 8001100:	4293      	cmp	r3, r2
 8001102:	d005      	beq.n	8001110 <AT24XX_Update+0x2e>
 8001104:	797a      	ldrb	r2, [r7, #5]
 8001106:	88fb      	ldrh	r3, [r7, #6]
 8001108:	4611      	mov	r1, r2
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff ffd4 	bl	80010b8 <AT24XX_Write>
}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <round_eps>:
uint16_t dig_H1, dig_H3;
int16_t dig_H2, dig_H4, dig_H5, dig_H6;
int32_t t_fine;

float round_eps(double v,
                double eps) {                                                                                        // round_eps(1.234, 0.05) = 1.25
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001122:	ed87 1b00 	vstr	d1, [r7]
    return floor(v / eps + 0.5) * eps;                        // round_eps(1.234, 0.01) = 1.23
 8001126:	e9d7 2300 	ldrd	r2, r3, [r7]
 800112a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800112e:	f7ff fb8d 	bl	800084c <__aeabi_ddiv>
 8001132:	4602      	mov	r2, r0
 8001134:	460b      	mov	r3, r1
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	4b10      	ldr	r3, [pc, #64]	; (8001180 <round_eps+0x68>)
 8001140:	f7ff f8a4 	bl	800028c <__adddf3>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	ec43 2b17 	vmov	d7, r2, r3
 800114c:	eeb0 0a47 	vmov.f32	s0, s14
 8001150:	eef0 0a67 	vmov.f32	s1, s15
 8001154:	f00e fe58 	bl	800fe08 <floor>
 8001158:	ec51 0b10 	vmov	r0, r1, d0
 800115c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001160:	f7ff fa4a 	bl	80005f8 <__aeabi_dmul>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4610      	mov	r0, r2
 800116a:	4619      	mov	r1, r3
 800116c:	f7ff fd3c 	bl	8000be8 <__aeabi_d2f>
 8001170:	4603      	mov	r3, r0
 8001172:	ee07 3a90 	vmov	s15, r3
}                                                                                        // round_eps(1.235, 0.01) = 1.24
 8001176:	eeb0 0a67 	vmov.f32	s0, s15
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	3fe00000 	.word	0x3fe00000
 8001184:	00000000 	.word	0x00000000

08001188 <round_nth>:

float round_nth(float v, int8_t n)                    // round_nth(1.235, 1) = 0.
{                                                                                        // round_nth(1.235, 0) = 1.
 8001188:	b5b0      	push	{r4, r5, r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001192:	4603      	mov	r3, r0
 8001194:	70fb      	strb	r3, [r7, #3]
    return round_eps(v, pow(10., n));                    // round_nth(1.235, -1) = 1.2
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff f9d6 	bl	8000548 <__aeabi_f2d>
 800119c:	4604      	mov	r4, r0
 800119e:	460d      	mov	r5, r1
 80011a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80011a4:	4618      	mov	r0, r3
 80011a6:	f7ff f9bd 	bl	8000524 <__aeabi_i2d>
 80011aa:	4602      	mov	r2, r0
 80011ac:	460b      	mov	r3, r1
 80011ae:	ec43 2b11 	vmov	d1, r2, r3
 80011b2:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 80011e0 <round_nth+0x58>
 80011b6:	f00e fea7 	bl	800ff08 <pow>
 80011ba:	eeb0 7a40 	vmov.f32	s14, s0
 80011be:	eef0 7a60 	vmov.f32	s15, s1
 80011c2:	eeb0 1a47 	vmov.f32	s2, s14
 80011c6:	eef0 1a67 	vmov.f32	s3, s15
 80011ca:	ec45 4b10 	vmov	d0, r4, r5
 80011ce:	f7ff ffa3 	bl	8001118 <round_eps>
 80011d2:	eef0 7a40 	vmov.f32	s15, s0
}                                                                                        // round_nth(1.235, -2) = 1.24
 80011d6:	eeb0 0a67 	vmov.f32	s0, s15
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bdb0      	pop	{r4, r5, r7, pc}
 80011e0:	00000000 	.word	0x00000000
 80011e4:	40240000 	.word	0x40240000

080011e8 <BME280_getTemperature>:

float BME280_getTemperature(int8_t n) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af02      	add	r7, sp, #8
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
    uint32_t temp_raw;
    float tempf;
    uint8_t cmd[4];

    cmd[0] = 0xFA; // temp_msb
 80011f2:	23fa      	movs	r3, #250	; 0xfa
 80011f4:	723b      	strb	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 80011f6:	f107 0208 	add.w	r2, r7, #8
 80011fa:	f04f 33ff 	mov.w	r3, #4294967295
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	2301      	movs	r3, #1
 8001202:	21ec      	movs	r1, #236	; 0xec
 8001204:	482e      	ldr	r0, [pc, #184]	; (80012c0 <BME280_getTemperature+0xd8>)
 8001206:	f005 fd87 	bl	8006d18 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 3, HAL_MAX_DELAY);
 800120a:	f107 0308 	add.w	r3, r7, #8
 800120e:	1c5a      	adds	r2, r3, #1
 8001210:	f04f 33ff 	mov.w	r3, #4294967295
 8001214:	9300      	str	r3, [sp, #0]
 8001216:	2303      	movs	r3, #3
 8001218:	21ec      	movs	r1, #236	; 0xec
 800121a:	4829      	ldr	r0, [pc, #164]	; (80012c0 <BME280_getTemperature+0xd8>)
 800121c:	f005 fe7a 	bl	8006f14 <HAL_I2C_Master_Receive>

    temp_raw = (cmd[1] << 12) | (cmd[2] << 4) | (cmd[3] >> 4);
 8001220:	7a7b      	ldrb	r3, [r7, #9]
 8001222:	031a      	lsls	r2, r3, #12
 8001224:	7abb      	ldrb	r3, [r7, #10]
 8001226:	011b      	lsls	r3, r3, #4
 8001228:	4313      	orrs	r3, r2
 800122a:	7afa      	ldrb	r2, [r7, #11]
 800122c:	0912      	lsrs	r2, r2, #4
 800122e:	b2d2      	uxtb	r2, r2
 8001230:	4313      	orrs	r3, r2
 8001232:	617b      	str	r3, [r7, #20]

    int32_t temp;

    temp =
            (((((temp_raw >> 3) - (dig_T1 << 1))) * dig_T2) >> 11) +
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	4a22      	ldr	r2, [pc, #136]	; (80012c4 <BME280_getTemperature+0xdc>)
 800123a:	8812      	ldrh	r2, [r2, #0]
 800123c:	0052      	lsls	r2, r2, #1
 800123e:	1a9b      	subs	r3, r3, r2
 8001240:	4a21      	ldr	r2, [pc, #132]	; (80012c8 <BME280_getTemperature+0xe0>)
 8001242:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001246:	fb02 f303 	mul.w	r3, r2, r3
 800124a:	0ada      	lsrs	r2, r3, #11
            ((((((temp_raw >> 4) - dig_T1) * ((temp_raw >> 4) - dig_T1)) >> 12) * dig_T3) >> 14);
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	091b      	lsrs	r3, r3, #4
 8001250:	491c      	ldr	r1, [pc, #112]	; (80012c4 <BME280_getTemperature+0xdc>)
 8001252:	8809      	ldrh	r1, [r1, #0]
 8001254:	1a5b      	subs	r3, r3, r1
 8001256:	6979      	ldr	r1, [r7, #20]
 8001258:	0909      	lsrs	r1, r1, #4
 800125a:	481a      	ldr	r0, [pc, #104]	; (80012c4 <BME280_getTemperature+0xdc>)
 800125c:	8800      	ldrh	r0, [r0, #0]
 800125e:	1a09      	subs	r1, r1, r0
 8001260:	fb01 f303 	mul.w	r3, r1, r3
 8001264:	0b1b      	lsrs	r3, r3, #12
 8001266:	4919      	ldr	r1, [pc, #100]	; (80012cc <BME280_getTemperature+0xe4>)
 8001268:	f9b1 1000 	ldrsh.w	r1, [r1]
 800126c:	fb01 f303 	mul.w	r3, r1, r3
 8001270:	0b9b      	lsrs	r3, r3, #14
            (((((temp_raw >> 3) - (dig_T1 << 1))) * dig_T2) >> 11) +
 8001272:	4413      	add	r3, r2
    temp =
 8001274:	613b      	str	r3, [r7, #16]

    t_fine = temp;
 8001276:	4a16      	ldr	r2, [pc, #88]	; (80012d0 <BME280_getTemperature+0xe8>)
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	6013      	str	r3, [r2, #0]
    temp = (temp * 5 + 128) >> 8;
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	4613      	mov	r3, r2
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	4413      	add	r3, r2
 8001284:	3380      	adds	r3, #128	; 0x80
 8001286:	121b      	asrs	r3, r3, #8
 8001288:	613b      	str	r3, [r7, #16]
    tempf = (float) temp;
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	ee07 3a90 	vmov	s15, r3
 8001290:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001294:	edc7 7a03 	vstr	s15, [r7, #12]

    return round_nth((tempf / 100.0f), n);
 8001298:	edd7 7a03 	vldr	s15, [r7, #12]
 800129c:	eddf 6a0d 	vldr	s13, [pc, #52]	; 80012d4 <BME280_getTemperature+0xec>
 80012a0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80012a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a8:	4618      	mov	r0, r3
 80012aa:	eeb0 0a47 	vmov.f32	s0, s14
 80012ae:	f7ff ff6b 	bl	8001188 <round_nth>
 80012b2:	eef0 7a40 	vmov.f32	s15, s0
}
 80012b6:	eeb0 0a67 	vmov.f32	s0, s15
 80012ba:	3718      	adds	r7, #24
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200002b8 	.word	0x200002b8
 80012c4:	20000254 	.word	0x20000254
 80012c8:	20000256 	.word	0x20000256
 80012cc:	20000258 	.word	0x20000258
 80012d0:	20000278 	.word	0x20000278
 80012d4:	42c80000 	.word	0x42c80000

080012d8 <BME280_getHumidity>:

float BME280_getHumidity(int8_t n) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b088      	sub	sp, #32
 80012dc:	af02      	add	r7, sp, #8
 80012de:	4603      	mov	r3, r0
 80012e0:	71fb      	strb	r3, [r7, #7]
    uint32_t hum_raw;
    float humf;
    uint8_t cmd[4];

    cmd[0] = 0xFD; // hum_msb
 80012e2:	23fd      	movs	r3, #253	; 0xfd
 80012e4:	723b      	strb	r3, [r7, #8]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 80012e6:	f107 0208 	add.w	r2, r7, #8
 80012ea:	f04f 33ff 	mov.w	r3, #4294967295
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	2301      	movs	r3, #1
 80012f2:	21ec      	movs	r1, #236	; 0xec
 80012f4:	4840      	ldr	r0, [pc, #256]	; (80013f8 <BME280_getHumidity+0x120>)
 80012f6:	f005 fd0f 	bl	8006d18 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 2, HAL_MAX_DELAY);
 80012fa:	f107 0308 	add.w	r3, r7, #8
 80012fe:	1c5a      	adds	r2, r3, #1
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
 8001304:	9300      	str	r3, [sp, #0]
 8001306:	2302      	movs	r3, #2
 8001308:	21ec      	movs	r1, #236	; 0xec
 800130a:	483b      	ldr	r0, [pc, #236]	; (80013f8 <BME280_getHumidity+0x120>)
 800130c:	f005 fe02 	bl	8006f14 <HAL_I2C_Master_Receive>

    hum_raw = (cmd[1] << 8) | cmd[2];
 8001310:	7a7b      	ldrb	r3, [r7, #9]
 8001312:	021b      	lsls	r3, r3, #8
 8001314:	7aba      	ldrb	r2, [r7, #10]
 8001316:	4313      	orrs	r3, r2
 8001318:	617b      	str	r3, [r7, #20]

    int32_t v_x1;

    v_x1 = t_fine - 76800;
 800131a:	4b38      	ldr	r3, [pc, #224]	; (80013fc <BME280_getHumidity+0x124>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001322:	613b      	str	r3, [r7, #16]
    v_x1 = (((((hum_raw << 14) - (((int32_t) dig_H4) << 20) - (((int32_t) dig_H5) * v_x1)) +
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	039b      	lsls	r3, r3, #14
 8001328:	4a35      	ldr	r2, [pc, #212]	; (8001400 <BME280_getHumidity+0x128>)
 800132a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800132e:	0512      	lsls	r2, r2, #20
 8001330:	1a9b      	subs	r3, r3, r2
 8001332:	4a34      	ldr	r2, [pc, #208]	; (8001404 <BME280_getHumidity+0x12c>)
 8001334:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001338:	4611      	mov	r1, r2
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	fb01 f202 	mul.w	r2, r1, r2
 8001340:	1a9b      	subs	r3, r3, r2
 8001342:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8001346:	0bdb      	lsrs	r3, r3, #15
 8001348:	4a2f      	ldr	r2, [pc, #188]	; (8001408 <BME280_getHumidity+0x130>)
 800134a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800134e:	4611      	mov	r1, r2
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	fb01 f202 	mul.w	r2, r1, r2
 8001356:	1292      	asrs	r2, r2, #10
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 8001358:	492c      	ldr	r1, [pc, #176]	; (800140c <BME280_getHumidity+0x134>)
 800135a:	8809      	ldrh	r1, [r1, #0]
 800135c:	4608      	mov	r0, r1
 800135e:	6939      	ldr	r1, [r7, #16]
 8001360:	fb00 f101 	mul.w	r1, r0, r1
 8001364:	12c9      	asrs	r1, r1, #11
 8001366:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 800136a:	fb01 f202 	mul.w	r2, r1, r2
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 800136e:	1292      	asrs	r2, r2, #10
 8001370:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
                                            (int32_t) dig_H2 + 8192) >> 14));
 8001374:	4926      	ldr	r1, [pc, #152]	; (8001410 <BME280_getHumidity+0x138>)
 8001376:	f9b1 1000 	ldrsh.w	r1, [r1]
                                               (((v_x1 * ((int32_t) dig_H3)) >> 11) + 32768)) >> 10) + 2097152) *
 800137a:	fb01 f202 	mul.w	r2, r1, r2
                                            (int32_t) dig_H2 + 8192) >> 14));
 800137e:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8001382:	1392      	asrs	r2, r2, #14
              ((int32_t) 16384)) >> 15) * (((((((v_x1 * (int32_t) dig_H6) >> 10) *
 8001384:	fb02 f303 	mul.w	r3, r2, r3
    v_x1 = (((((hum_raw << 14) - (((int32_t) dig_H4) << 20) - (((int32_t) dig_H5) * v_x1)) +
 8001388:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 - (((((v_x1 >> 15) * (v_x1 >> 15)) >> 7) * (int32_t) dig_H1) >> 4));
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	13db      	asrs	r3, r3, #15
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	13d2      	asrs	r2, r2, #15
 8001392:	fb02 f303 	mul.w	r3, r2, r3
 8001396:	11db      	asrs	r3, r3, #7
 8001398:	4a1e      	ldr	r2, [pc, #120]	; (8001414 <BME280_getHumidity+0x13c>)
 800139a:	8812      	ldrh	r2, [r2, #0]
 800139c:	fb02 f303 	mul.w	r3, r2, r3
 80013a0:	111b      	asrs	r3, r3, #4
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 < 0 ? 0 : v_x1);
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80013ae:	613b      	str	r3, [r7, #16]
    v_x1 = (v_x1 > 419430400 ? 419430400 : v_x1);
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80013b6:	bfa8      	it	ge
 80013b8:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80013bc:	613b      	str	r3, [r7, #16]

    humf = (float) (v_x1 >> 12);
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	131b      	asrs	r3, r3, #12
 80013c2:	ee07 3a90 	vmov	s15, r3
 80013c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ca:	edc7 7a03 	vstr	s15, [r7, #12]

    return round_nth((humf / 1024.0f), n);
 80013ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80013d2:	eddf 6a11 	vldr	s13, [pc, #68]	; 8001418 <BME280_getHumidity+0x140>
 80013d6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	4618      	mov	r0, r3
 80013e0:	eeb0 0a47 	vmov.f32	s0, s14
 80013e4:	f7ff fed0 	bl	8001188 <round_nth>
 80013e8:	eef0 7a40 	vmov.f32	s15, s0
}
 80013ec:	eeb0 0a67 	vmov.f32	s0, s15
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	200002b8 	.word	0x200002b8
 80013fc:	20000278 	.word	0x20000278
 8001400:	20000272 	.word	0x20000272
 8001404:	20000274 	.word	0x20000274
 8001408:	20000276 	.word	0x20000276
 800140c:	2000026e 	.word	0x2000026e
 8001410:	20000270 	.word	0x20000270
 8001414:	2000026c 	.word	0x2000026c
 8001418:	44800000 	.word	0x44800000

0800141c <BME280_getPressure>:

float BME280_getPressure(void) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b088      	sub	sp, #32
 8001420:	af02      	add	r7, sp, #8
    uint32_t press_raw;
    float pressf;
    uint8_t cmd[4];

    cmd[0] = 0xF7; // press_msb
 8001422:	23f7      	movs	r3, #247	; 0xf7
 8001424:	703b      	strb	r3, [r7, #0]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001426:	463a      	mov	r2, r7
 8001428:	f04f 33ff 	mov.w	r3, #4294967295
 800142c:	9300      	str	r3, [sp, #0]
 800142e:	2301      	movs	r3, #1
 8001430:	21ec      	movs	r1, #236	; 0xec
 8001432:	485d      	ldr	r0, [pc, #372]	; (80015a8 <BME280_getPressure+0x18c>)
 8001434:	f005 fc70 	bl	8006d18 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 3, HAL_MAX_DELAY);
 8001438:	463b      	mov	r3, r7
 800143a:	1c5a      	adds	r2, r3, #1
 800143c:	f04f 33ff 	mov.w	r3, #4294967295
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	2303      	movs	r3, #3
 8001444:	21ec      	movs	r1, #236	; 0xec
 8001446:	4858      	ldr	r0, [pc, #352]	; (80015a8 <BME280_getPressure+0x18c>)
 8001448:	f005 fd64 	bl	8006f14 <HAL_I2C_Master_Receive>

    press_raw = (cmd[1] << 12) | (cmd[2] << 4) | (cmd[3] >> 4);
 800144c:	787b      	ldrb	r3, [r7, #1]
 800144e:	031a      	lsls	r2, r3, #12
 8001450:	78bb      	ldrb	r3, [r7, #2]
 8001452:	011b      	lsls	r3, r3, #4
 8001454:	4313      	orrs	r3, r2
 8001456:	78fa      	ldrb	r2, [r7, #3]
 8001458:	0912      	lsrs	r2, r2, #4
 800145a:	b2d2      	uxtb	r2, r2
 800145c:	4313      	orrs	r3, r2
 800145e:	613b      	str	r3, [r7, #16]

    int32_t var1, var2;
    uint32_t press;

    var1 = (t_fine >> 1) - 64000;
 8001460:	4b52      	ldr	r3, [pc, #328]	; (80015ac <BME280_getPressure+0x190>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	105b      	asrs	r3, r3, #1
 8001466:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 800146a:	60fb      	str	r3, [r7, #12]
    var2 = (((var1 >> 2) * (var1 >> 2)) >> 11) * dig_P6;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	109b      	asrs	r3, r3, #2
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	1092      	asrs	r2, r2, #2
 8001474:	fb02 f303 	mul.w	r3, r2, r3
 8001478:	12db      	asrs	r3, r3, #11
 800147a:	4a4d      	ldr	r2, [pc, #308]	; (80015b0 <BME280_getPressure+0x194>)
 800147c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001480:	fb02 f303 	mul.w	r3, r2, r3
 8001484:	60bb      	str	r3, [r7, #8]
    var2 = var2 + ((var1 * dig_P5) << 1);
 8001486:	4b4b      	ldr	r3, [pc, #300]	; (80015b4 <BME280_getPressure+0x198>)
 8001488:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148c:	461a      	mov	r2, r3
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	fb02 f303 	mul.w	r3, r2, r3
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4413      	add	r3, r2
 800149a:	60bb      	str	r3, [r7, #8]
    var2 = (var2 >> 2) + (dig_P4 << 16);
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	109a      	asrs	r2, r3, #2
 80014a0:	4b45      	ldr	r3, [pc, #276]	; (80015b8 <BME280_getPressure+0x19c>)
 80014a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a6:	041b      	lsls	r3, r3, #16
 80014a8:	4413      	add	r3, r2
 80014aa:	60bb      	str	r3, [r7, #8]
    var1 = (((dig_P3 * (((var1 >> 2) * (var1 >> 2)) >> 13)) >> 3) + ((dig_P2 * var1) >> 1)) >> 18;
 80014ac:	4b43      	ldr	r3, [pc, #268]	; (80015bc <BME280_getPressure+0x1a0>)
 80014ae:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b2:	4619      	mov	r1, r3
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	109b      	asrs	r3, r3, #2
 80014b8:	68fa      	ldr	r2, [r7, #12]
 80014ba:	1092      	asrs	r2, r2, #2
 80014bc:	fb02 f303 	mul.w	r3, r2, r3
 80014c0:	135b      	asrs	r3, r3, #13
 80014c2:	fb01 f303 	mul.w	r3, r1, r3
 80014c6:	10da      	asrs	r2, r3, #3
 80014c8:	4b3d      	ldr	r3, [pc, #244]	; (80015c0 <BME280_getPressure+0x1a4>)
 80014ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ce:	4619      	mov	r1, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	fb01 f303 	mul.w	r3, r1, r3
 80014d6:	105b      	asrs	r3, r3, #1
 80014d8:	4413      	add	r3, r2
 80014da:	149b      	asrs	r3, r3, #18
 80014dc:	60fb      	str	r3, [r7, #12]
    var1 = ((32768 + var1) * dig_P1) >> 15;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80014e4:	4a37      	ldr	r2, [pc, #220]	; (80015c4 <BME280_getPressure+0x1a8>)
 80014e6:	8812      	ldrh	r2, [r2, #0]
 80014e8:	fb02 f303 	mul.w	r3, r2, r3
 80014ec:	13db      	asrs	r3, r3, #15
 80014ee:	60fb      	str	r3, [r7, #12]
    if (var1 == 0) {
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d102      	bne.n	80014fc <BME280_getPressure+0xe0>
        return 0;
 80014f6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80015c8 <BME280_getPressure+0x1ac>
 80014fa:	e04e      	b.n	800159a <BME280_getPressure+0x17e>
    }
    press = (((1048576 - press_raw) - (var2 >> 12))) * 3125;
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	131b      	asrs	r3, r3, #12
 8001500:	461a      	mov	r2, r3
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	4413      	add	r3, r2
 8001506:	4a31      	ldr	r2, [pc, #196]	; (80015cc <BME280_getPressure+0x1b0>)
 8001508:	fb02 f303 	mul.w	r3, r2, r3
 800150c:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
 8001510:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
 8001514:	617b      	str	r3, [r7, #20]
    if (press < 0x80000000) {
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	2b00      	cmp	r3, #0
 800151a:	db06      	blt.n	800152a <BME280_getPressure+0x10e>
        press = (press << 1) / var1;
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	005a      	lsls	r2, r3, #1
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	fbb2 f3f3 	udiv	r3, r2, r3
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	e005      	b.n	8001536 <BME280_getPressure+0x11a>
    } else {
        press = (press / var1) * 2;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	617b      	str	r3, [r7, #20]
    }
    var1 = ((int32_t) dig_P9 * ((int32_t)(((press >> 3) * (press >> 3)) >> 13))) >> 12;
 8001536:	4b26      	ldr	r3, [pc, #152]	; (80015d0 <BME280_getPressure+0x1b4>)
 8001538:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153c:	4619      	mov	r1, r3
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	08db      	lsrs	r3, r3, #3
 8001542:	697a      	ldr	r2, [r7, #20]
 8001544:	08d2      	lsrs	r2, r2, #3
 8001546:	fb02 f303 	mul.w	r3, r2, r3
 800154a:	0b5b      	lsrs	r3, r3, #13
 800154c:	fb01 f303 	mul.w	r3, r1, r3
 8001550:	131b      	asrs	r3, r3, #12
 8001552:	60fb      	str	r3, [r7, #12]
    var2 = (((int32_t)(press >> 2)) * (int32_t) dig_P8) >> 13;
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	089b      	lsrs	r3, r3, #2
 8001558:	461a      	mov	r2, r3
 800155a:	4b1e      	ldr	r3, [pc, #120]	; (80015d4 <BME280_getPressure+0x1b8>)
 800155c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001560:	fb02 f303 	mul.w	r3, r2, r3
 8001564:	135b      	asrs	r3, r3, #13
 8001566:	60bb      	str	r3, [r7, #8]
    press = (press + ((var1 + var2 + dig_P7) >> 4));
 8001568:	68fa      	ldr	r2, [r7, #12]
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	4413      	add	r3, r2
 800156e:	4a1a      	ldr	r2, [pc, #104]	; (80015d8 <BME280_getPressure+0x1bc>)
 8001570:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001574:	4413      	add	r3, r2
 8001576:	111b      	asrs	r3, r3, #4
 8001578:	461a      	mov	r2, r3
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	4413      	add	r3, r2
 800157e:	617b      	str	r3, [r7, #20]

    pressf = (float) press;
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	ee07 3a90 	vmov	s15, r3
 8001586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800158a:	edc7 7a01 	vstr	s15, [r7, #4]
    return (pressf / 100.0f);
 800158e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001592:	eddf 6a12 	vldr	s13, [pc, #72]	; 80015dc <BME280_getPressure+0x1c0>
 8001596:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 800159a:	eef0 7a47 	vmov.f32	s15, s14
 800159e:	eeb0 0a67 	vmov.f32	s0, s15
 80015a2:	3718      	adds	r7, #24
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200002b8 	.word	0x200002b8
 80015ac:	20000278 	.word	0x20000278
 80015b0:	20000264 	.word	0x20000264
 80015b4:	20000262 	.word	0x20000262
 80015b8:	20000260 	.word	0x20000260
 80015bc:	2000025e 	.word	0x2000025e
 80015c0:	2000025c 	.word	0x2000025c
 80015c4:	2000025a 	.word	0x2000025a
 80015c8:	00000000 	.word	0x00000000
 80015cc:	fffff3cb 	.word	0xfffff3cb
 80015d0:	2000026a 	.word	0x2000026a
 80015d4:	20000268 	.word	0x20000268
 80015d8:	20000266 	.word	0x20000266
 80015dc:	42c80000 	.word	0x42c80000

080015e0 <BME280_Init>:

void BME280_Init(void) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b088      	sub	sp, #32
 80015e4:	af02      	add	r7, sp, #8
    uint8_t cmd[18];

    cmd[0] = 0xF2; // ctrl_hum
 80015e6:	23f2      	movs	r3, #242	; 0xf2
 80015e8:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0x05; // Humidity oversampling x16
 80015ea:	2305      	movs	r3, #5
 80015ec:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, HAL_MAX_DELAY);
 80015ee:	1d3a      	adds	r2, r7, #4
 80015f0:	f04f 33ff 	mov.w	r3, #4294967295
 80015f4:	9300      	str	r3, [sp, #0]
 80015f6:	2302      	movs	r3, #2
 80015f8:	21ec      	movs	r1, #236	; 0xec
 80015fa:	4888      	ldr	r0, [pc, #544]	; (800181c <BME280_Init+0x23c>)
 80015fc:	f005 fb8c 	bl	8006d18 <HAL_I2C_Master_Transmit>

    cmd[0] = 0xF4; // ctrl_meas
 8001600:	23f4      	movs	r3, #244	; 0xf4
 8001602:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0xB7; // Temparature oversampling x16, Pressure oversampling x16, Normal mode
 8001604:	23b7      	movs	r3, #183	; 0xb7
 8001606:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, HAL_MAX_DELAY);
 8001608:	1d3a      	adds	r2, r7, #4
 800160a:	f04f 33ff 	mov.w	r3, #4294967295
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	2302      	movs	r3, #2
 8001612:	21ec      	movs	r1, #236	; 0xec
 8001614:	4881      	ldr	r0, [pc, #516]	; (800181c <BME280_Init+0x23c>)
 8001616:	f005 fb7f 	bl	8006d18 <HAL_I2C_Master_Transmit>

    cmd[0] = 0xF5; // config
 800161a:	23f5      	movs	r3, #245	; 0xf5
 800161c:	713b      	strb	r3, [r7, #4]
    cmd[1] = 0xa0; // Standby HAL_MAX_DELAYms, Filter off
 800161e:	23a0      	movs	r3, #160	; 0xa0
 8001620:	717b      	strb	r3, [r7, #5]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 2, HAL_MAX_DELAY);
 8001622:	1d3a      	adds	r2, r7, #4
 8001624:	f04f 33ff 	mov.w	r3, #4294967295
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	2302      	movs	r3, #2
 800162c:	21ec      	movs	r1, #236	; 0xec
 800162e:	487b      	ldr	r0, [pc, #492]	; (800181c <BME280_Init+0x23c>)
 8001630:	f005 fb72 	bl	8006d18 <HAL_I2C_Master_Transmit>

    cmd[0] = 0x88; // read dig_T regs
 8001634:	2388      	movs	r3, #136	; 0x88
 8001636:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001638:	1d3a      	adds	r2, r7, #4
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
 800163e:	9300      	str	r3, [sp, #0]
 8001640:	2301      	movs	r3, #1
 8001642:	21ec      	movs	r1, #236	; 0xec
 8001644:	4875      	ldr	r0, [pc, #468]	; (800181c <BME280_Init+0x23c>)
 8001646:	f005 fb67 	bl	8006d18 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 6, HAL_MAX_DELAY);
 800164a:	1d3a      	adds	r2, r7, #4
 800164c:	f04f 33ff 	mov.w	r3, #4294967295
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	2306      	movs	r3, #6
 8001654:	21ec      	movs	r1, #236	; 0xec
 8001656:	4871      	ldr	r0, [pc, #452]	; (800181c <BME280_Init+0x23c>)
 8001658:	f005 fc5c 	bl	8006f14 <HAL_I2C_Master_Receive>

    dig_T1 = (cmd[1] << 8) | cmd[0];
 800165c:	797b      	ldrb	r3, [r7, #5]
 800165e:	021b      	lsls	r3, r3, #8
 8001660:	b21a      	sxth	r2, r3
 8001662:	793b      	ldrb	r3, [r7, #4]
 8001664:	b21b      	sxth	r3, r3
 8001666:	4313      	orrs	r3, r2
 8001668:	b21b      	sxth	r3, r3
 800166a:	b29a      	uxth	r2, r3
 800166c:	4b6c      	ldr	r3, [pc, #432]	; (8001820 <BME280_Init+0x240>)
 800166e:	801a      	strh	r2, [r3, #0]
    dig_T2 = (cmd[3] << 8) | cmd[2];
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	b21a      	sxth	r2, r3
 8001676:	79bb      	ldrb	r3, [r7, #6]
 8001678:	b21b      	sxth	r3, r3
 800167a:	4313      	orrs	r3, r2
 800167c:	b21a      	sxth	r2, r3
 800167e:	4b69      	ldr	r3, [pc, #420]	; (8001824 <BME280_Init+0x244>)
 8001680:	801a      	strh	r2, [r3, #0]
    dig_T3 = (cmd[5] << 8) | cmd[4];
 8001682:	7a7b      	ldrb	r3, [r7, #9]
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	b21a      	sxth	r2, r3
 8001688:	7a3b      	ldrb	r3, [r7, #8]
 800168a:	b21b      	sxth	r3, r3
 800168c:	4313      	orrs	r3, r2
 800168e:	b21a      	sxth	r2, r3
 8001690:	4b65      	ldr	r3, [pc, #404]	; (8001828 <BME280_Init+0x248>)
 8001692:	801a      	strh	r2, [r3, #0]

    cmd[0] = 0x8E; // read dig_P regs
 8001694:	238e      	movs	r3, #142	; 0x8e
 8001696:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001698:	1d3a      	adds	r2, r7, #4
 800169a:	f04f 33ff 	mov.w	r3, #4294967295
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	2301      	movs	r3, #1
 80016a2:	21ec      	movs	r1, #236	; 0xec
 80016a4:	485d      	ldr	r0, [pc, #372]	; (800181c <BME280_Init+0x23c>)
 80016a6:	f005 fb37 	bl	8006d18 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 18, HAL_MAX_DELAY);
 80016aa:	1d3a      	adds	r2, r7, #4
 80016ac:	f04f 33ff 	mov.w	r3, #4294967295
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	2312      	movs	r3, #18
 80016b4:	21ec      	movs	r1, #236	; 0xec
 80016b6:	4859      	ldr	r0, [pc, #356]	; (800181c <BME280_Init+0x23c>)
 80016b8:	f005 fc2c 	bl	8006f14 <HAL_I2C_Master_Receive>

    dig_P1 = (cmd[1] << 8) | cmd[0];
 80016bc:	797b      	ldrb	r3, [r7, #5]
 80016be:	021b      	lsls	r3, r3, #8
 80016c0:	b21a      	sxth	r2, r3
 80016c2:	793b      	ldrb	r3, [r7, #4]
 80016c4:	b21b      	sxth	r3, r3
 80016c6:	4313      	orrs	r3, r2
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	4b57      	ldr	r3, [pc, #348]	; (800182c <BME280_Init+0x24c>)
 80016ce:	801a      	strh	r2, [r3, #0]
    dig_P2 = (cmd[3] << 8) | cmd[2];
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	021b      	lsls	r3, r3, #8
 80016d4:	b21a      	sxth	r2, r3
 80016d6:	79bb      	ldrb	r3, [r7, #6]
 80016d8:	b21b      	sxth	r3, r3
 80016da:	4313      	orrs	r3, r2
 80016dc:	b21a      	sxth	r2, r3
 80016de:	4b54      	ldr	r3, [pc, #336]	; (8001830 <BME280_Init+0x250>)
 80016e0:	801a      	strh	r2, [r3, #0]
    dig_P3 = (cmd[5] << 8) | cmd[4];
 80016e2:	7a7b      	ldrb	r3, [r7, #9]
 80016e4:	021b      	lsls	r3, r3, #8
 80016e6:	b21a      	sxth	r2, r3
 80016e8:	7a3b      	ldrb	r3, [r7, #8]
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	4313      	orrs	r3, r2
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	4b50      	ldr	r3, [pc, #320]	; (8001834 <BME280_Init+0x254>)
 80016f2:	801a      	strh	r2, [r3, #0]
    dig_P4 = (cmd[7] << 8) | cmd[6];
 80016f4:	7afb      	ldrb	r3, [r7, #11]
 80016f6:	021b      	lsls	r3, r3, #8
 80016f8:	b21a      	sxth	r2, r3
 80016fa:	7abb      	ldrb	r3, [r7, #10]
 80016fc:	b21b      	sxth	r3, r3
 80016fe:	4313      	orrs	r3, r2
 8001700:	b21a      	sxth	r2, r3
 8001702:	4b4d      	ldr	r3, [pc, #308]	; (8001838 <BME280_Init+0x258>)
 8001704:	801a      	strh	r2, [r3, #0]
    dig_P5 = (cmd[9] << 8) | cmd[8];
 8001706:	7b7b      	ldrb	r3, [r7, #13]
 8001708:	021b      	lsls	r3, r3, #8
 800170a:	b21a      	sxth	r2, r3
 800170c:	7b3b      	ldrb	r3, [r7, #12]
 800170e:	b21b      	sxth	r3, r3
 8001710:	4313      	orrs	r3, r2
 8001712:	b21a      	sxth	r2, r3
 8001714:	4b49      	ldr	r3, [pc, #292]	; (800183c <BME280_Init+0x25c>)
 8001716:	801a      	strh	r2, [r3, #0]
    dig_P6 = (cmd[11] << 8) | cmd[10];
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	021b      	lsls	r3, r3, #8
 800171c:	b21a      	sxth	r2, r3
 800171e:	7bbb      	ldrb	r3, [r7, #14]
 8001720:	b21b      	sxth	r3, r3
 8001722:	4313      	orrs	r3, r2
 8001724:	b21a      	sxth	r2, r3
 8001726:	4b46      	ldr	r3, [pc, #280]	; (8001840 <BME280_Init+0x260>)
 8001728:	801a      	strh	r2, [r3, #0]
    dig_P7 = (cmd[13] << 8) | cmd[12];
 800172a:	7c7b      	ldrb	r3, [r7, #17]
 800172c:	021b      	lsls	r3, r3, #8
 800172e:	b21a      	sxth	r2, r3
 8001730:	7c3b      	ldrb	r3, [r7, #16]
 8001732:	b21b      	sxth	r3, r3
 8001734:	4313      	orrs	r3, r2
 8001736:	b21a      	sxth	r2, r3
 8001738:	4b42      	ldr	r3, [pc, #264]	; (8001844 <BME280_Init+0x264>)
 800173a:	801a      	strh	r2, [r3, #0]
    dig_P8 = (cmd[15] << 8) | cmd[14];
 800173c:	7cfb      	ldrb	r3, [r7, #19]
 800173e:	021b      	lsls	r3, r3, #8
 8001740:	b21a      	sxth	r2, r3
 8001742:	7cbb      	ldrb	r3, [r7, #18]
 8001744:	b21b      	sxth	r3, r3
 8001746:	4313      	orrs	r3, r2
 8001748:	b21a      	sxth	r2, r3
 800174a:	4b3f      	ldr	r3, [pc, #252]	; (8001848 <BME280_Init+0x268>)
 800174c:	801a      	strh	r2, [r3, #0]
    dig_P9 = (cmd[17] << 8) | cmd[16];
 800174e:	7d7b      	ldrb	r3, [r7, #21]
 8001750:	021b      	lsls	r3, r3, #8
 8001752:	b21a      	sxth	r2, r3
 8001754:	7d3b      	ldrb	r3, [r7, #20]
 8001756:	b21b      	sxth	r3, r3
 8001758:	4313      	orrs	r3, r2
 800175a:	b21a      	sxth	r2, r3
 800175c:	4b3b      	ldr	r3, [pc, #236]	; (800184c <BME280_Init+0x26c>)
 800175e:	801a      	strh	r2, [r3, #0]

    cmd[0] = 0xA1; // read dig_H regs
 8001760:	23a1      	movs	r3, #161	; 0xa1
 8001762:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001764:	1d3a      	adds	r2, r7, #4
 8001766:	f04f 33ff 	mov.w	r3, #4294967295
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2301      	movs	r3, #1
 800176e:	21ec      	movs	r1, #236	; 0xec
 8001770:	482a      	ldr	r0, [pc, #168]	; (800181c <BME280_Init+0x23c>)
 8001772:	f005 fad1 	bl	8006d18 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, cmd, 1, HAL_MAX_DELAY);
 8001776:	1d3a      	adds	r2, r7, #4
 8001778:	f04f 33ff 	mov.w	r3, #4294967295
 800177c:	9300      	str	r3, [sp, #0]
 800177e:	2301      	movs	r3, #1
 8001780:	21ec      	movs	r1, #236	; 0xec
 8001782:	4826      	ldr	r0, [pc, #152]	; (800181c <BME280_Init+0x23c>)
 8001784:	f005 fbc6 	bl	8006f14 <HAL_I2C_Master_Receive>

    cmd[1] = 0xE1; // read dig_H regs
 8001788:	23e1      	movs	r3, #225	; 0xe1
 800178a:	717b      	strb	r3, [r7, #5]

    HAL_I2C_Master_Transmit(&BME280_I2C, BME280_ADDR, &cmd[1], 1, HAL_MAX_DELAY);
 800178c:	1d3b      	adds	r3, r7, #4
 800178e:	1c5a      	adds	r2, r3, #1
 8001790:	f04f 33ff 	mov.w	r3, #4294967295
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	2301      	movs	r3, #1
 8001798:	21ec      	movs	r1, #236	; 0xec
 800179a:	4820      	ldr	r0, [pc, #128]	; (800181c <BME280_Init+0x23c>)
 800179c:	f005 fabc 	bl	8006d18 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&BME280_I2C, BME280_ADDR, &cmd[1], 7, HAL_MAX_DELAY);
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	1c5a      	adds	r2, r3, #1
 80017a4:	f04f 33ff 	mov.w	r3, #4294967295
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	2307      	movs	r3, #7
 80017ac:	21ec      	movs	r1, #236	; 0xec
 80017ae:	481b      	ldr	r0, [pc, #108]	; (800181c <BME280_Init+0x23c>)
 80017b0:	f005 fbb0 	bl	8006f14 <HAL_I2C_Master_Receive>

    dig_H1 = cmd[0];
 80017b4:	793b      	ldrb	r3, [r7, #4]
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	4b25      	ldr	r3, [pc, #148]	; (8001850 <BME280_Init+0x270>)
 80017ba:	801a      	strh	r2, [r3, #0]
    dig_H2 = (cmd[2] << 8) | cmd[1];
 80017bc:	79bb      	ldrb	r3, [r7, #6]
 80017be:	021b      	lsls	r3, r3, #8
 80017c0:	b21a      	sxth	r2, r3
 80017c2:	797b      	ldrb	r3, [r7, #5]
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	4313      	orrs	r3, r2
 80017c8:	b21a      	sxth	r2, r3
 80017ca:	4b22      	ldr	r3, [pc, #136]	; (8001854 <BME280_Init+0x274>)
 80017cc:	801a      	strh	r2, [r3, #0]
    dig_H3 = cmd[3];
 80017ce:	79fb      	ldrb	r3, [r7, #7]
 80017d0:	b29a      	uxth	r2, r3
 80017d2:	4b21      	ldr	r3, [pc, #132]	; (8001858 <BME280_Init+0x278>)
 80017d4:	801a      	strh	r2, [r3, #0]
    dig_H4 = (cmd[4] << 4) | (cmd[5] & 0x0f);
 80017d6:	7a3b      	ldrb	r3, [r7, #8]
 80017d8:	011b      	lsls	r3, r3, #4
 80017da:	b21a      	sxth	r2, r3
 80017dc:	7a7b      	ldrb	r3, [r7, #9]
 80017de:	b21b      	sxth	r3, r3
 80017e0:	f003 030f 	and.w	r3, r3, #15
 80017e4:	b21b      	sxth	r3, r3
 80017e6:	4313      	orrs	r3, r2
 80017e8:	b21a      	sxth	r2, r3
 80017ea:	4b1c      	ldr	r3, [pc, #112]	; (800185c <BME280_Init+0x27c>)
 80017ec:	801a      	strh	r2, [r3, #0]
    dig_H5 = (cmd[6] << 4) | ((cmd[5] >> 4) & 0x0f);
 80017ee:	7abb      	ldrb	r3, [r7, #10]
 80017f0:	011b      	lsls	r3, r3, #4
 80017f2:	b21a      	sxth	r2, r3
 80017f4:	7a7b      	ldrb	r3, [r7, #9]
 80017f6:	091b      	lsrs	r3, r3, #4
 80017f8:	b2db      	uxtb	r3, r3
 80017fa:	b21b      	sxth	r3, r3
 80017fc:	f003 030f 	and.w	r3, r3, #15
 8001800:	b21b      	sxth	r3, r3
 8001802:	4313      	orrs	r3, r2
 8001804:	b21a      	sxth	r2, r3
 8001806:	4b16      	ldr	r3, [pc, #88]	; (8001860 <BME280_Init+0x280>)
 8001808:	801a      	strh	r2, [r3, #0]
    dig_H6 = cmd[7];
 800180a:	7afb      	ldrb	r3, [r7, #11]
 800180c:	b21a      	sxth	r2, r3
 800180e:	4b15      	ldr	r3, [pc, #84]	; (8001864 <BME280_Init+0x284>)
 8001810:	801a      	strh	r2, [r3, #0]
}
 8001812:	bf00      	nop
 8001814:	3718      	adds	r7, #24
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	200002b8 	.word	0x200002b8
 8001820:	20000254 	.word	0x20000254
 8001824:	20000256 	.word	0x20000256
 8001828:	20000258 	.word	0x20000258
 800182c:	2000025a 	.word	0x2000025a
 8001830:	2000025c 	.word	0x2000025c
 8001834:	2000025e 	.word	0x2000025e
 8001838:	20000260 	.word	0x20000260
 800183c:	20000262 	.word	0x20000262
 8001840:	20000264 	.word	0x20000264
 8001844:	20000266 	.word	0x20000266
 8001848:	20000268 	.word	0x20000268
 800184c:	2000026a 	.word	0x2000026a
 8001850:	2000026c 	.word	0x2000026c
 8001854:	20000270 	.word	0x20000270
 8001858:	2000026e 	.word	0x2000026e
 800185c:	20000272 	.word	0x20000272
 8001860:	20000274 	.word	0x20000274
 8001864:	20000276 	.word	0x20000276

08001868 <decToBcd>:

extern I2C_HandleTypeDef DS3231_I2C;

uint8_t rtcBuffer[19], rtcBufferSet[17];

uint8_t decToBcd(uint8_t val) {
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	71fb      	strb	r3, [r7, #7]
    return ((val / 10 * 16) + (val % 10));
 8001872:	79fb      	ldrb	r3, [r7, #7]
 8001874:	4a0c      	ldr	r2, [pc, #48]	; (80018a8 <decToBcd+0x40>)
 8001876:	fba2 2303 	umull	r2, r3, r2, r3
 800187a:	08db      	lsrs	r3, r3, #3
 800187c:	b2db      	uxtb	r3, r3
 800187e:	011b      	lsls	r3, r3, #4
 8001880:	b2d8      	uxtb	r0, r3
 8001882:	79fa      	ldrb	r2, [r7, #7]
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <decToBcd+0x40>)
 8001886:	fba3 1302 	umull	r1, r3, r3, r2
 800188a:	08d9      	lsrs	r1, r3, #3
 800188c:	460b      	mov	r3, r1
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	440b      	add	r3, r1
 8001892:	005b      	lsls	r3, r3, #1
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	b2db      	uxtb	r3, r3
 8001898:	4403      	add	r3, r0
 800189a:	b2db      	uxtb	r3, r3
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	cccccccd 	.word	0xcccccccd

080018ac <bcdToDec>:

uint8_t bcdToDec(uint8_t val) {
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	71fb      	strb	r3, [r7, #7]
    return ((val / 16 * 10) + (val % 16));
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	091b      	lsrs	r3, r3, #4
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	461a      	mov	r2, r3
 80018be:	0092      	lsls	r2, r2, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	f003 030f 	and.w	r3, r3, #15
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	4413      	add	r3, r2
 80018d0:	b2db      	uxtb	r3, r3
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
	...

080018e0 <DS3231_Update>:

void DS3231_Update(void) {
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af02      	add	r7, sp, #8
    uint8_t cmd = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 80018ea:	1dfa      	adds	r2, r7, #7
 80018ec:	f04f 33ff 	mov.w	r3, #4294967295
 80018f0:	9300      	str	r3, [sp, #0]
 80018f2:	2301      	movs	r3, #1
 80018f4:	21d0      	movs	r1, #208	; 0xd0
 80018f6:	4808      	ldr	r0, [pc, #32]	; (8001918 <DS3231_Update+0x38>)
 80018f8:	f005 fa0e 	bl	8006d18 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&DS3231_I2C, DS3231_ADDRESS, rtcBuffer, 19, HAL_MAX_DELAY);
 80018fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	2313      	movs	r3, #19
 8001904:	4a05      	ldr	r2, [pc, #20]	; (800191c <DS3231_Update+0x3c>)
 8001906:	21d0      	movs	r1, #208	; 0xd0
 8001908:	4803      	ldr	r0, [pc, #12]	; (8001918 <DS3231_Update+0x38>)
 800190a:	f005 fb03 	bl	8006f14 <HAL_I2C_Master_Receive>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	200002b8 	.word	0x200002b8
 800191c:	2000027c 	.word	0x2000027c

08001920 <DS3231_getSec>:

uint8_t DS3231_getSec(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
//	DS3231_Update();
    return bcdToDec(rtcBuffer[0]);
 8001924:	4b03      	ldr	r3, [pc, #12]	; (8001934 <DS3231_getSec+0x14>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff ffbf 	bl	80018ac <bcdToDec>
 800192e:	4603      	mov	r3, r0
}
 8001930:	4618      	mov	r0, r3
 8001932:	bd80      	pop	{r7, pc}
 8001934:	2000027c 	.word	0x2000027c

08001938 <DS3231_getMin>:

uint8_t DS3231_getMin(void) {
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
//	DS3231_Update();
    return bcdToDec(rtcBuffer[1]);
 800193c:	4b03      	ldr	r3, [pc, #12]	; (800194c <DS3231_getMin+0x14>)
 800193e:	785b      	ldrb	r3, [r3, #1]
 8001940:	4618      	mov	r0, r3
 8001942:	f7ff ffb3 	bl	80018ac <bcdToDec>
 8001946:	4603      	mov	r3, r0
}
 8001948:	4618      	mov	r0, r3
 800194a:	bd80      	pop	{r7, pc}
 800194c:	2000027c 	.word	0x2000027c

08001950 <DS3231_getHrs>:

uint8_t DS3231_getHrs(void) {
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
//	DS3231_Update();
    return bcdToDec(rtcBuffer[2]);
 8001954:	4b03      	ldr	r3, [pc, #12]	; (8001964 <DS3231_getHrs+0x14>)
 8001956:	789b      	ldrb	r3, [r3, #2]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ffa7 	bl	80018ac <bcdToDec>
 800195e:	4603      	mov	r3, r0
}
 8001960:	4618      	mov	r0, r3
 8001962:	bd80      	pop	{r7, pc}
 8001964:	2000027c 	.word	0x2000027c

08001968 <DS3231_getDay>:

uint8_t DS3231_getDay(void) {
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
//	DS3231_Update();
    return bcdToDec(rtcBuffer[3]);
 800196c:	4b03      	ldr	r3, [pc, #12]	; (800197c <DS3231_getDay+0x14>)
 800196e:	78db      	ldrb	r3, [r3, #3]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff9b 	bl	80018ac <bcdToDec>
 8001976:	4603      	mov	r3, r0
}
 8001978:	4618      	mov	r0, r3
 800197a:	bd80      	pop	{r7, pc}
 800197c:	2000027c 	.word	0x2000027c

08001980 <DS3231_getDate>:

uint8_t DS3231_getDate(void) {
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
//	DS3231_Update();
    return bcdToDec(rtcBuffer[4]);
 8001984:	4b03      	ldr	r3, [pc, #12]	; (8001994 <DS3231_getDate+0x14>)
 8001986:	791b      	ldrb	r3, [r3, #4]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff ff8f 	bl	80018ac <bcdToDec>
 800198e:	4603      	mov	r3, r0
}
 8001990:	4618      	mov	r0, r3
 8001992:	bd80      	pop	{r7, pc}
 8001994:	2000027c 	.word	0x2000027c

08001998 <DS3231_getMonth>:

uint8_t DS3231_getMonth(void) {
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
//	DS3231_Update();
    return bcdToDec(rtcBuffer[5]);
 800199c:	4b03      	ldr	r3, [pc, #12]	; (80019ac <DS3231_getMonth+0x14>)
 800199e:	795b      	ldrb	r3, [r3, #5]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff83 	bl	80018ac <bcdToDec>
 80019a6:	4603      	mov	r3, r0
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	2000027c 	.word	0x2000027c

080019b0 <DS3231_getYear>:

uint8_t DS3231_getYear(void) {
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
//	DS3231_Update();
    return bcdToDec(rtcBuffer[6]);
 80019b4:	4b03      	ldr	r3, [pc, #12]	; (80019c4 <DS3231_getYear+0x14>)
 80019b6:	799b      	ldrb	r3, [r3, #6]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff77 	bl	80018ac <bcdToDec>
 80019be:	4603      	mov	r3, r0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	2000027c 	.word	0x2000027c

080019c8 <DS3231_setSec>:
    t *= 0.25;
    t += tempMSB;
    return t;
}

void DS3231_setSec(uint8_t value) {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af02      	add	r7, sp, #8
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 80019d2:	f7ff ff85 	bl	80018e0 <DS3231_Update>
    for (uint8_t i = 0; i < 16; i++) rtcBufferSet[i+1] = rtcBufferSet[i];
 80019d6:	2300      	movs	r3, #0
 80019d8:	73fb      	strb	r3, [r7, #15]
 80019da:	e009      	b.n	80019f0 <DS3231_setSec+0x28>
 80019dc:	7bfa      	ldrb	r2, [r7, #15]
 80019de:	7bfb      	ldrb	r3, [r7, #15]
 80019e0:	3301      	adds	r3, #1
 80019e2:	490f      	ldr	r1, [pc, #60]	; (8001a20 <DS3231_setSec+0x58>)
 80019e4:	5c89      	ldrb	r1, [r1, r2]
 80019e6:	4a0e      	ldr	r2, [pc, #56]	; (8001a20 <DS3231_setSec+0x58>)
 80019e8:	54d1      	strb	r1, [r2, r3]
 80019ea:	7bfb      	ldrb	r3, [r7, #15]
 80019ec:	3301      	adds	r3, #1
 80019ee:	73fb      	strb	r3, [r7, #15]
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	2b0f      	cmp	r3, #15
 80019f4:	d9f2      	bls.n	80019dc <DS3231_setSec+0x14>
    rtcBufferSet[1] = decToBcd(value);
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7ff ff35 	bl	8001868 <decToBcd>
 80019fe:	4603      	mov	r3, r0
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <DS3231_setSec+0x58>)
 8001a04:	705a      	strb	r2, [r3, #1]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	2311      	movs	r3, #17
 8001a0e:	4a04      	ldr	r2, [pc, #16]	; (8001a20 <DS3231_setSec+0x58>)
 8001a10:	21d0      	movs	r1, #208	; 0xd0
 8001a12:	4804      	ldr	r0, [pc, #16]	; (8001a24 <DS3231_setSec+0x5c>)
 8001a14:	f005 f980 	bl	8006d18 <HAL_I2C_Master_Transmit>
}
 8001a18:	bf00      	nop
 8001a1a:	3710      	adds	r7, #16
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000290 	.word	0x20000290
 8001a24:	200002b8 	.word	0x200002b8

08001a28 <DS3231_setMin>:

void DS3231_setMin(uint8_t value) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af02      	add	r7, sp, #8
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001a32:	f7ff ff55 	bl	80018e0 <DS3231_Update>
    for (uint8_t i = 0; i < 16; i++) rtcBufferSet[i+1] = rtcBufferSet[i];
 8001a36:	2300      	movs	r3, #0
 8001a38:	73fb      	strb	r3, [r7, #15]
 8001a3a:	e009      	b.n	8001a50 <DS3231_setMin+0x28>
 8001a3c:	7bfa      	ldrb	r2, [r7, #15]
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
 8001a40:	3301      	adds	r3, #1
 8001a42:	490f      	ldr	r1, [pc, #60]	; (8001a80 <DS3231_setMin+0x58>)
 8001a44:	5c89      	ldrb	r1, [r1, r2]
 8001a46:	4a0e      	ldr	r2, [pc, #56]	; (8001a80 <DS3231_setMin+0x58>)
 8001a48:	54d1      	strb	r1, [r2, r3]
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	73fb      	strb	r3, [r7, #15]
 8001a50:	7bfb      	ldrb	r3, [r7, #15]
 8001a52:	2b0f      	cmp	r3, #15
 8001a54:	d9f2      	bls.n	8001a3c <DS3231_setMin+0x14>
    rtcBufferSet[2] = decToBcd(value);
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff ff05 	bl	8001868 <decToBcd>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	461a      	mov	r2, r3
 8001a62:	4b07      	ldr	r3, [pc, #28]	; (8001a80 <DS3231_setMin+0x58>)
 8001a64:	709a      	strb	r2, [r3, #2]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	2311      	movs	r3, #17
 8001a6e:	4a04      	ldr	r2, [pc, #16]	; (8001a80 <DS3231_setMin+0x58>)
 8001a70:	21d0      	movs	r1, #208	; 0xd0
 8001a72:	4804      	ldr	r0, [pc, #16]	; (8001a84 <DS3231_setMin+0x5c>)
 8001a74:	f005 f950 	bl	8006d18 <HAL_I2C_Master_Transmit>
}
 8001a78:	bf00      	nop
 8001a7a:	3710      	adds	r7, #16
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20000290 	.word	0x20000290
 8001a84:	200002b8 	.word	0x200002b8

08001a88 <DS3231_setHrs>:

void DS3231_setHrs(uint8_t value) {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af02      	add	r7, sp, #8
 8001a8e:	4603      	mov	r3, r0
 8001a90:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001a92:	f7ff ff25 	bl	80018e0 <DS3231_Update>
    for (uint8_t i = 0; i < 16; i++) rtcBufferSet[i+1] = rtcBufferSet[i];
 8001a96:	2300      	movs	r3, #0
 8001a98:	73fb      	strb	r3, [r7, #15]
 8001a9a:	e009      	b.n	8001ab0 <DS3231_setHrs+0x28>
 8001a9c:	7bfa      	ldrb	r2, [r7, #15]
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	490f      	ldr	r1, [pc, #60]	; (8001ae0 <DS3231_setHrs+0x58>)
 8001aa4:	5c89      	ldrb	r1, [r1, r2]
 8001aa6:	4a0e      	ldr	r2, [pc, #56]	; (8001ae0 <DS3231_setHrs+0x58>)
 8001aa8:	54d1      	strb	r1, [r2, r3]
 8001aaa:	7bfb      	ldrb	r3, [r7, #15]
 8001aac:	3301      	adds	r3, #1
 8001aae:	73fb      	strb	r3, [r7, #15]
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
 8001ab2:	2b0f      	cmp	r3, #15
 8001ab4:	d9f2      	bls.n	8001a9c <DS3231_setHrs+0x14>
    rtcBufferSet[3] = decToBcd(value);
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff fed5 	bl	8001868 <decToBcd>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	4b07      	ldr	r3, [pc, #28]	; (8001ae0 <DS3231_setHrs+0x58>)
 8001ac4:	70da      	strb	r2, [r3, #3]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	2311      	movs	r3, #17
 8001ace:	4a04      	ldr	r2, [pc, #16]	; (8001ae0 <DS3231_setHrs+0x58>)
 8001ad0:	21d0      	movs	r1, #208	; 0xd0
 8001ad2:	4804      	ldr	r0, [pc, #16]	; (8001ae4 <DS3231_setHrs+0x5c>)
 8001ad4:	f005 f920 	bl	8006d18 <HAL_I2C_Master_Transmit>
}
 8001ad8:	bf00      	nop
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000290 	.word	0x20000290
 8001ae4:	200002b8 	.word	0x200002b8

08001ae8 <DS3231_setDay>:

void DS3231_setDay(uint8_t value) {
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af02      	add	r7, sp, #8
 8001aee:	4603      	mov	r3, r0
 8001af0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001af2:	f7ff fef5 	bl	80018e0 <DS3231_Update>
    for (uint8_t i = 0; i < 16; i++) rtcBufferSet[i+1] = rtcBufferSet[i];
 8001af6:	2300      	movs	r3, #0
 8001af8:	73fb      	strb	r3, [r7, #15]
 8001afa:	e009      	b.n	8001b10 <DS3231_setDay+0x28>
 8001afc:	7bfa      	ldrb	r2, [r7, #15]
 8001afe:	7bfb      	ldrb	r3, [r7, #15]
 8001b00:	3301      	adds	r3, #1
 8001b02:	490f      	ldr	r1, [pc, #60]	; (8001b40 <DS3231_setDay+0x58>)
 8001b04:	5c89      	ldrb	r1, [r1, r2]
 8001b06:	4a0e      	ldr	r2, [pc, #56]	; (8001b40 <DS3231_setDay+0x58>)
 8001b08:	54d1      	strb	r1, [r2, r3]
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	73fb      	strb	r3, [r7, #15]
 8001b10:	7bfb      	ldrb	r3, [r7, #15]
 8001b12:	2b0f      	cmp	r3, #15
 8001b14:	d9f2      	bls.n	8001afc <DS3231_setDay+0x14>
    rtcBufferSet[4] = decToBcd(value);
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fea5 	bl	8001868 <decToBcd>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <DS3231_setDay+0x58>)
 8001b24:	711a      	strb	r2, [r3, #4]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001b26:	f04f 33ff 	mov.w	r3, #4294967295
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	2311      	movs	r3, #17
 8001b2e:	4a04      	ldr	r2, [pc, #16]	; (8001b40 <DS3231_setDay+0x58>)
 8001b30:	21d0      	movs	r1, #208	; 0xd0
 8001b32:	4804      	ldr	r0, [pc, #16]	; (8001b44 <DS3231_setDay+0x5c>)
 8001b34:	f005 f8f0 	bl	8006d18 <HAL_I2C_Master_Transmit>
}
 8001b38:	bf00      	nop
 8001b3a:	3710      	adds	r7, #16
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	20000290 	.word	0x20000290
 8001b44:	200002b8 	.word	0x200002b8

08001b48 <DS3231_setDate>:

void DS3231_setDate(uint8_t value) {
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af02      	add	r7, sp, #8
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001b52:	f7ff fec5 	bl	80018e0 <DS3231_Update>
    for (uint8_t i = 0; i < 16; i++) rtcBufferSet[i+1] = rtcBufferSet[i];
 8001b56:	2300      	movs	r3, #0
 8001b58:	73fb      	strb	r3, [r7, #15]
 8001b5a:	e009      	b.n	8001b70 <DS3231_setDate+0x28>
 8001b5c:	7bfa      	ldrb	r2, [r7, #15]
 8001b5e:	7bfb      	ldrb	r3, [r7, #15]
 8001b60:	3301      	adds	r3, #1
 8001b62:	490f      	ldr	r1, [pc, #60]	; (8001ba0 <DS3231_setDate+0x58>)
 8001b64:	5c89      	ldrb	r1, [r1, r2]
 8001b66:	4a0e      	ldr	r2, [pc, #56]	; (8001ba0 <DS3231_setDate+0x58>)
 8001b68:	54d1      	strb	r1, [r2, r3]
 8001b6a:	7bfb      	ldrb	r3, [r7, #15]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	73fb      	strb	r3, [r7, #15]
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	2b0f      	cmp	r3, #15
 8001b74:	d9f2      	bls.n	8001b5c <DS3231_setDate+0x14>
    rtcBufferSet[5] = decToBcd(value);
 8001b76:	79fb      	ldrb	r3, [r7, #7]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fe75 	bl	8001868 <decToBcd>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <DS3231_setDate+0x58>)
 8001b84:	715a      	strb	r2, [r3, #5]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	2311      	movs	r3, #17
 8001b8e:	4a04      	ldr	r2, [pc, #16]	; (8001ba0 <DS3231_setDate+0x58>)
 8001b90:	21d0      	movs	r1, #208	; 0xd0
 8001b92:	4804      	ldr	r0, [pc, #16]	; (8001ba4 <DS3231_setDate+0x5c>)
 8001b94:	f005 f8c0 	bl	8006d18 <HAL_I2C_Master_Transmit>
}
 8001b98:	bf00      	nop
 8001b9a:	3710      	adds	r7, #16
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20000290 	.word	0x20000290
 8001ba4:	200002b8 	.word	0x200002b8

08001ba8 <DS3231_setMonth>:

void DS3231_setMonth(uint8_t value) {
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af02      	add	r7, sp, #8
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001bb2:	f7ff fe95 	bl	80018e0 <DS3231_Update>
    for (uint8_t i = 0; i < 16; i++) rtcBufferSet[i+1] = rtcBufferSet[i];
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	73fb      	strb	r3, [r7, #15]
 8001bba:	e009      	b.n	8001bd0 <DS3231_setMonth+0x28>
 8001bbc:	7bfa      	ldrb	r2, [r7, #15]
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	490f      	ldr	r1, [pc, #60]	; (8001c00 <DS3231_setMonth+0x58>)
 8001bc4:	5c89      	ldrb	r1, [r1, r2]
 8001bc6:	4a0e      	ldr	r2, [pc, #56]	; (8001c00 <DS3231_setMonth+0x58>)
 8001bc8:	54d1      	strb	r1, [r2, r3]
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	73fb      	strb	r3, [r7, #15]
 8001bd0:	7bfb      	ldrb	r3, [r7, #15]
 8001bd2:	2b0f      	cmp	r3, #15
 8001bd4:	d9f2      	bls.n	8001bbc <DS3231_setMonth+0x14>
    rtcBufferSet[6] = decToBcd(value);
 8001bd6:	79fb      	ldrb	r3, [r7, #7]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fe45 	bl	8001868 <decToBcd>
 8001bde:	4603      	mov	r3, r0
 8001be0:	461a      	mov	r2, r3
 8001be2:	4b07      	ldr	r3, [pc, #28]	; (8001c00 <DS3231_setMonth+0x58>)
 8001be4:	719a      	strb	r2, [r3, #6]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001be6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	2311      	movs	r3, #17
 8001bee:	4a04      	ldr	r2, [pc, #16]	; (8001c00 <DS3231_setMonth+0x58>)
 8001bf0:	21d0      	movs	r1, #208	; 0xd0
 8001bf2:	4804      	ldr	r0, [pc, #16]	; (8001c04 <DS3231_setMonth+0x5c>)
 8001bf4:	f005 f890 	bl	8006d18 <HAL_I2C_Master_Transmit>
}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000290 	.word	0x20000290
 8001c04:	200002b8 	.word	0x200002b8

08001c08 <DS3231_setYear>:

void DS3231_setYear(uint8_t value) {
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af02      	add	r7, sp, #8
 8001c0e:	4603      	mov	r3, r0
 8001c10:	71fb      	strb	r3, [r7, #7]
    DS3231_Update();
 8001c12:	f7ff fe65 	bl	80018e0 <DS3231_Update>
    for (uint8_t i = 0; i < 16; i++) rtcBufferSet[i+1] = rtcBufferSet[i];
 8001c16:	2300      	movs	r3, #0
 8001c18:	73fb      	strb	r3, [r7, #15]
 8001c1a:	e009      	b.n	8001c30 <DS3231_setYear+0x28>
 8001c1c:	7bfa      	ldrb	r2, [r7, #15]
 8001c1e:	7bfb      	ldrb	r3, [r7, #15]
 8001c20:	3301      	adds	r3, #1
 8001c22:	490f      	ldr	r1, [pc, #60]	; (8001c60 <DS3231_setYear+0x58>)
 8001c24:	5c89      	ldrb	r1, [r1, r2]
 8001c26:	4a0e      	ldr	r2, [pc, #56]	; (8001c60 <DS3231_setYear+0x58>)
 8001c28:	54d1      	strb	r1, [r2, r3]
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	73fb      	strb	r3, [r7, #15]
 8001c30:	7bfb      	ldrb	r3, [r7, #15]
 8001c32:	2b0f      	cmp	r3, #15
 8001c34:	d9f2      	bls.n	8001c1c <DS3231_setYear+0x14>
    rtcBufferSet[7] = decToBcd(value);
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fe15 	bl	8001868 <decToBcd>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	461a      	mov	r2, r3
 8001c42:	4b07      	ldr	r3, [pc, #28]	; (8001c60 <DS3231_setYear+0x58>)
 8001c44:	71da      	strb	r2, [r3, #7]
    HAL_I2C_Master_Transmit(&DS3231_I2C, DS3231_ADDRESS, rtcBufferSet, 17, HAL_MAX_DELAY);
 8001c46:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4a:	9300      	str	r3, [sp, #0]
 8001c4c:	2311      	movs	r3, #17
 8001c4e:	4a04      	ldr	r2, [pc, #16]	; (8001c60 <DS3231_setYear+0x58>)
 8001c50:	21d0      	movs	r1, #208	; 0xd0
 8001c52:	4804      	ldr	r0, [pc, #16]	; (8001c64 <DS3231_setYear+0x5c>)
 8001c54:	f005 f860 	bl	8006d18 <HAL_I2C_Master_Transmit>
}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000290 	.word	0x20000290
 8001c64:	200002b8 	.word	0x200002b8

08001c68 <I2C_Scan_Bus>:

#if (INIT_DEBUG == 1)
extern UART_HandleTypeDef &DEBUG_UART_I2C;
#endif

void I2C_Scan_Bus(I2C_HandleTypeDef *hi2c) {
 8001c68:	b5b0      	push	{r4, r5, r7, lr}
 8001c6a:	b09a      	sub	sp, #104	; 0x68
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
    char info[] = "SCANNING I2C BUS... \r\n";
 8001c70:	4b2c      	ldr	r3, [pc, #176]	; (8001d24 <I2C_Scan_Bus+0xbc>)
 8001c72:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8001c76:	461d      	mov	r5, r3
 8001c78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c7c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001c80:	6020      	str	r0, [r4, #0]
 8001c82:	3404      	adds	r4, #4
 8001c84:	8021      	strh	r1, [r4, #0]
 8001c86:	3402      	adds	r4, #2
 8001c88:	0c0b      	lsrs	r3, r1, #16
 8001c8a:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&DEBUG_UART_I2C, (uint8_t*)info, strlen(info), 1000);
 8001c8c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7fe fa9d 	bl	80001d0 <strlen>
 8001c96:	4603      	mov	r3, r0
 8001c98:	b29a      	uxth	r2, r3
 8001c9a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001c9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ca2:	4821      	ldr	r0, [pc, #132]	; (8001d28 <I2C_Scan_Bus+0xc0>)
 8001ca4:	f008 fac3 	bl	800a22e <HAL_UART_Transmit>

    for(uint16_t i = 0; i < 128; i++) {
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001cae:	e02f      	b.n	8001d10 <I2C_Scan_Bus+0xa8>
        if(HAL_I2C_IsDeviceReady(hi2c, i << 1, 1, 100) == HAL_OK)
 8001cb0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	b299      	uxth	r1, r3
 8001cb8:	2364      	movs	r3, #100	; 0x64
 8001cba:	2201      	movs	r2, #1
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f005 fe6f 	bl	80079a0 <HAL_I2C_IsDeviceReady>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d11e      	bne.n	8001d06 <I2C_Scan_Bus+0x9e>
        {
        	char msg[64] = {0,};
 8001cc8:	2300      	movs	r3, #0
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	f107 0310 	add.w	r3, r7, #16
 8001cd0:	223c      	movs	r2, #60	; 0x3c
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f009 fbed 	bl	800b4b4 <memset>
            snprintf(msg, 64, "I2C DEVICE: 0x%02X \r\n", i);
 8001cda:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001cde:	f107 000c 	add.w	r0, r7, #12
 8001ce2:	4a12      	ldr	r2, [pc, #72]	; (8001d2c <I2C_Scan_Bus+0xc4>)
 8001ce4:	2140      	movs	r1, #64	; 0x40
 8001ce6:	f00a fa6d 	bl	800c1c4 <sniprintf>
            HAL_UART_Transmit(&DEBUG_UART_I2C, (uint8_t*)msg, strlen(msg), 1000);
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe fa6e 	bl	80001d0 <strlen>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	f107 010c 	add.w	r1, r7, #12
 8001cfc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d00:	4809      	ldr	r0, [pc, #36]	; (8001d28 <I2C_Scan_Bus+0xc0>)
 8001d02:	f008 fa94 	bl	800a22e <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 8001d06:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8001d10:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8001d14:	2b7f      	cmp	r3, #127	; 0x7f
 8001d16:	d9cb      	bls.n	8001cb0 <I2C_Scan_Bus+0x48>
        }
    }
}
 8001d18:	bf00      	nop
 8001d1a:	bf00      	nop
 8001d1c:	3768      	adds	r7, #104	; 0x68
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bdb0      	pop	{r4, r5, r7, pc}
 8001d22:	bf00      	nop
 8001d24:	08010d70 	.word	0x08010d70
 8001d28:	20000440 	.word	0x20000440
 8001d2c:	08010d58 	.word	0x08010d58

08001d30 <wait_for_gpio_state_timeout>:
	}

	while(1){};
}

static uint8_t wait_for_gpio_state_timeout(GPIO_TypeDef *port, uint16_t pin, GPIO_PinState state, uint32_t timeout) {
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	60f8      	str	r0, [r7, #12]
 8001d38:	607b      	str	r3, [r7, #4]
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	817b      	strh	r3, [r7, #10]
 8001d3e:	4613      	mov	r3, r2
 8001d40:	727b      	strb	r3, [r7, #9]
    uint32_t Tickstart = HAL_GetTick();
 8001d42:	f004 f967 	bl	8006014 <HAL_GetTick>
 8001d46:	6138      	str	r0, [r7, #16]
    uint8_t ret = 1;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	75fb      	strb	r3, [r7, #23]

    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) {
 8001d4c:	e011      	b.n	8001d72 <wait_for_gpio_state_timeout+0x42>
        if(timeout != HAL_MAX_DELAY) {
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d54:	d00c      	beq.n	8001d70 <wait_for_gpio_state_timeout+0x40>
            if((timeout == 0U) || ((HAL_GetTick() - Tickstart) > timeout)) ret = 0;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d007      	beq.n	8001d6c <wait_for_gpio_state_timeout+0x3c>
 8001d5c:	f004 f95a 	bl	8006014 <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	693b      	ldr	r3, [r7, #16]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d201      	bcs.n	8001d70 <wait_for_gpio_state_timeout+0x40>
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	75fb      	strb	r3, [r7, #23]
        }
        asm("nop");
 8001d70:	bf00      	nop
    for(;(state != HAL_GPIO_ReadPin(port, pin)) && (1 == ret);) {
 8001d72:	897b      	ldrh	r3, [r7, #10]
 8001d74:	4619      	mov	r1, r3
 8001d76:	68f8      	ldr	r0, [r7, #12]
 8001d78:	f004 fe28 	bl	80069cc <HAL_GPIO_ReadPin>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	461a      	mov	r2, r3
 8001d80:	7a7b      	ldrb	r3, [r7, #9]
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d002      	beq.n	8001d8c <wait_for_gpio_state_timeout+0x5c>
 8001d86:	7dfb      	ldrb	r3, [r7, #23]
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d0e0      	beq.n	8001d4e <wait_for_gpio_state_timeout+0x1e>
    }
    return ret;
 8001d8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <I2C_Clear>:

void I2C_Clear(I2C_HandleTypeDef *hi2c) {
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStructure = {0};
 8001da0:	f107 030c 	add.w	r3, r7, #12
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]

    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f022 0201 	bic.w	r2, r2, #1
 8001dbe:	601a      	str	r2, [r3, #0]

    HAL_I2C_DeInit(hi2c);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f004 ff79 	bl	8006cb8 <HAL_I2C_DeInit>

    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;
 8001dc6:	2311      	movs	r3, #17
 8001dc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	617b      	str	r3, [r7, #20]

    GPIO_InitStructure.Pin = SCL_PIN;
 8001dce:	2340      	movs	r3, #64	; 0x40
 8001dd0:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001dd2:	f107 030c 	add.w	r3, r7, #12
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4843      	ldr	r0, [pc, #268]	; (8001ee8 <I2C_Clear+0x150>)
 8001dda:	f004 fb5f 	bl	800649c <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 8001dde:	2380      	movs	r3, #128	; 0x80
 8001de0:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001de2:	f107 030c 	add.w	r3, r7, #12
 8001de6:	4619      	mov	r1, r3
 8001de8:	483f      	ldr	r0, [pc, #252]	; (8001ee8 <I2C_Clear+0x150>)
 8001dea:	f004 fb57 	bl	800649c <HAL_GPIO_Init>

    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001dee:	2201      	movs	r2, #1
 8001df0:	2180      	movs	r1, #128	; 0x80
 8001df2:	483d      	ldr	r0, [pc, #244]	; (8001ee8 <I2C_Clear+0x150>)
 8001df4:	f004 fe02 	bl	80069fc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 8001df8:	2201      	movs	r2, #1
 8001dfa:	2140      	movs	r1, #64	; 0x40
 8001dfc:	483a      	ldr	r0, [pc, #232]	; (8001ee8 <I2C_Clear+0x150>)
 8001dfe:	f004 fdfd 	bl	80069fc <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, 1000);
 8001e02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e06:	2201      	movs	r2, #1
 8001e08:	2140      	movs	r1, #64	; 0x40
 8001e0a:	4837      	ldr	r0, [pc, #220]	; (8001ee8 <I2C_Clear+0x150>)
 8001e0c:	f7ff ff90 	bl	8001d30 <wait_for_gpio_state_timeout>
    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, 1000);
 8001e10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e14:	2201      	movs	r2, #1
 8001e16:	2180      	movs	r1, #128	; 0x80
 8001e18:	4833      	ldr	r0, [pc, #204]	; (8001ee8 <I2C_Clear+0x150>)
 8001e1a:	f7ff ff89 	bl	8001d30 <wait_for_gpio_state_timeout>

    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_RESET);
 8001e1e:	2200      	movs	r2, #0
 8001e20:	2180      	movs	r1, #128	; 0x80
 8001e22:	4831      	ldr	r0, [pc, #196]	; (8001ee8 <I2C_Clear+0x150>)
 8001e24:	f004 fdea 	bl	80069fc <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_RESET, 1000);
 8001e28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2180      	movs	r1, #128	; 0x80
 8001e30:	482d      	ldr	r0, [pc, #180]	; (8001ee8 <I2C_Clear+0x150>)
 8001e32:	f7ff ff7d 	bl	8001d30 <wait_for_gpio_state_timeout>

    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_RESET);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2140      	movs	r1, #64	; 0x40
 8001e3a:	482b      	ldr	r0, [pc, #172]	; (8001ee8 <I2C_Clear+0x150>)
 8001e3c:	f004 fdde 	bl	80069fc <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_RESET, 1000);
 8001e40:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e44:	2200      	movs	r2, #0
 8001e46:	2140      	movs	r1, #64	; 0x40
 8001e48:	4827      	ldr	r0, [pc, #156]	; (8001ee8 <I2C_Clear+0x150>)
 8001e4a:	f7ff ff71 	bl	8001d30 <wait_for_gpio_state_timeout>

    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 8001e4e:	2201      	movs	r2, #1
 8001e50:	2140      	movs	r1, #64	; 0x40
 8001e52:	4825      	ldr	r0, [pc, #148]	; (8001ee8 <I2C_Clear+0x150>)
 8001e54:	f004 fdd2 	bl	80069fc <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SCL_PORT, SCL_PIN, GPIO_PIN_SET, 1000);
 8001e58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	2140      	movs	r1, #64	; 0x40
 8001e60:	4821      	ldr	r0, [pc, #132]	; (8001ee8 <I2C_Clear+0x150>)
 8001e62:	f7ff ff65 	bl	8001d30 <wait_for_gpio_state_timeout>

    HAL_GPIO_WritePin(SDA_PORT, SDA_PIN, GPIO_PIN_SET);
 8001e66:	2201      	movs	r2, #1
 8001e68:	2180      	movs	r1, #128	; 0x80
 8001e6a:	481f      	ldr	r0, [pc, #124]	; (8001ee8 <I2C_Clear+0x150>)
 8001e6c:	f004 fdc6 	bl	80069fc <HAL_GPIO_WritePin>

    wait_for_gpio_state_timeout(SDA_PORT, SDA_PIN, GPIO_PIN_SET, 1000);
 8001e70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e74:	2201      	movs	r2, #1
 8001e76:	2180      	movs	r1, #128	; 0x80
 8001e78:	481b      	ldr	r0, [pc, #108]	; (8001ee8 <I2C_Clear+0x150>)
 8001e7a:	f7ff ff59 	bl	8001d30 <wait_for_gpio_state_timeout>

    GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8001e7e:	2312      	movs	r3, #18
 8001e80:	613b      	str	r3, [r7, #16]

    GPIO_InitStructure.Pin = SCL_PIN;
 8001e82:	2340      	movs	r3, #64	; 0x40
 8001e84:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SCL_PORT, &GPIO_InitStructure);
 8001e86:	f107 030c 	add.w	r3, r7, #12
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4816      	ldr	r0, [pc, #88]	; (8001ee8 <I2C_Clear+0x150>)
 8001e8e:	f004 fb05 	bl	800649c <HAL_GPIO_Init>

    GPIO_InitStructure.Pin = SDA_PIN;
 8001e92:	2380      	movs	r3, #128	; 0x80
 8001e94:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(SDA_PORT, &GPIO_InitStructure);
 8001e96:	f107 030c 	add.w	r3, r7, #12
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4812      	ldr	r0, [pc, #72]	; (8001ee8 <I2C_Clear+0x150>)
 8001e9e:	f004 fafd 	bl	800649c <HAL_GPIO_Init>

    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001eb0:	601a      	str	r2, [r3, #0]
    asm("nop");
 8001eb2:	bf00      	nop

    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ec2:	601a      	str	r2, [r3, #0]
    asm("nop");
 8001ec4:	bf00      	nop

    SET_BIT(hi2c->Instance->CR1, I2C_CR1_PE);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f042 0201 	orr.w	r2, r2, #1
 8001ed4:	601a      	str	r2, [r3, #0]
    asm("nop");
 8001ed6:	bf00      	nop

    HAL_I2C_Init(hi2c);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f004 fda9 	bl	8006a30 <HAL_I2C_Init>
}
 8001ede:	bf00      	nop
 8001ee0:	3720      	adds	r7, #32
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40020400 	.word	0x40020400

08001eec <map>:
#define WAIT_REMOTE_SENSOR_SEC 100
/* USER CODE END PD */

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */
double map(uint16_t x, uint16_t in_min, uint16_t in_max, uint16_t out_min, uint16_t out_max) {
 8001eec:	b590      	push	{r4, r7, lr}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4604      	mov	r4, r0
 8001ef4:	4608      	mov	r0, r1
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4623      	mov	r3, r4
 8001efc:	80fb      	strh	r3, [r7, #6]
 8001efe:	4603      	mov	r3, r0
 8001f00:	80bb      	strh	r3, [r7, #4]
 8001f02:	460b      	mov	r3, r1
 8001f04:	807b      	strh	r3, [r7, #2]
 8001f06:	4613      	mov	r3, r2
 8001f08:	803b      	strh	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001f0a:	88fa      	ldrh	r2, [r7, #6]
 8001f0c:	88bb      	ldrh	r3, [r7, #4]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	8b39      	ldrh	r1, [r7, #24]
 8001f12:	883a      	ldrh	r2, [r7, #0]
 8001f14:	1a8a      	subs	r2, r1, r2
 8001f16:	fb03 f202 	mul.w	r2, r3, r2
 8001f1a:	8879      	ldrh	r1, [r7, #2]
 8001f1c:	88bb      	ldrh	r3, [r7, #4]
 8001f1e:	1acb      	subs	r3, r1, r3
 8001f20:	fb92 f2f3 	sdiv	r2, r2, r3
 8001f24:	883b      	ldrh	r3, [r7, #0]
 8001f26:	4413      	add	r3, r2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7fe fafb 	bl	8000524 <__aeabi_i2d>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	460b      	mov	r3, r1
 8001f32:	ec43 2b17 	vmov	d7, r2, r3
}
 8001f36:	eeb0 0a47 	vmov.f32	s0, s14
 8001f3a:	eef0 0a67 	vmov.f32	s1, s15
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd90      	pop	{r4, r7, pc}

08001f44 <byteL>:

uint8_t byteL(uint16_t val) {
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	80fb      	strh	r3, [r7, #6]
	return (val & 0xFF);
 8001f4e:	88fb      	ldrh	r3, [r7, #6]
 8001f50:	b2db      	uxtb	r3, r3
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <byteH>:

uint8_t byteH(uint16_t val) {
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	4603      	mov	r3, r0
 8001f66:	80fb      	strh	r3, [r7, #6]
	return ((val >> 8) & 0xFF);
 8001f68:	88fb      	ldrh	r3, [r7, #6]
 8001f6a:	0a1b      	lsrs	r3, r3, #8
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	b2db      	uxtb	r3, r3
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <byteS>:

uint16_t byteS(uint8_t byteL, uint8_t byteH) {
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	460a      	mov	r2, r1
 8001f86:	71fb      	strb	r3, [r7, #7]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	71bb      	strb	r3, [r7, #6]
	return (byteH << 8) | byteL;
 8001f8c:	79bb      	ldrb	r3, [r7, #6]
 8001f8e:	021b      	lsls	r3, r3, #8
 8001f90:	b21a      	sxth	r2, r3
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	b21b      	sxth	r3, r3
 8001f96:	4313      	orrs	r3, r2
 8001f98:	b21b      	sxth	r3, r3
 8001f9a:	b29b      	uxth	r3, r3
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_UART_RxCpltCallback>:

uint8_t rx_buffer[UART_RX_BUFFER_SIZE];
uint8_t rx_index = 0;
uint8_t rx_data;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a0b      	ldr	r2, [pc, #44]	; (8001fe4 <HAL_UART_RxCpltCallback+0x3c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d10f      	bne.n	8001fda <HAL_UART_RxCpltCallback+0x32>
		rx_buffer[rx_index++] = rx_data;
 8001fba:	4b0b      	ldr	r3, [pc, #44]	; (8001fe8 <HAL_UART_RxCpltCallback+0x40>)
 8001fbc:	781b      	ldrb	r3, [r3, #0]
 8001fbe:	1c5a      	adds	r2, r3, #1
 8001fc0:	b2d1      	uxtb	r1, r2
 8001fc2:	4a09      	ldr	r2, [pc, #36]	; (8001fe8 <HAL_UART_RxCpltCallback+0x40>)
 8001fc4:	7011      	strb	r1, [r2, #0]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	4b08      	ldr	r3, [pc, #32]	; (8001fec <HAL_UART_RxCpltCallback+0x44>)
 8001fca:	7819      	ldrb	r1, [r3, #0]
 8001fcc:	4b08      	ldr	r3, [pc, #32]	; (8001ff0 <HAL_UART_RxCpltCallback+0x48>)
 8001fce:	5499      	strb	r1, [r3, r2]
		HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	4906      	ldr	r1, [pc, #24]	; (8001fec <HAL_UART_RxCpltCallback+0x44>)
 8001fd4:	4807      	ldr	r0, [pc, #28]	; (8001ff4 <HAL_UART_RxCpltCallback+0x4c>)
 8001fd6:	f008 f9bc 	bl	800a352 <HAL_UART_Receive_IT>
		//		HAL_UART_Receive_DMA(&huart1, &rx_data, 1);
	}
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40011000 	.word	0x40011000
 8001fe8:	200010ec 	.word	0x200010ec
 8001fec:	200010ed 	.word	0x200010ed
 8001ff0:	200010dc 	.word	0x200010dc
 8001ff4:	20000440 	.word	0x20000440

08001ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ffa:	b0b9      	sub	sp, #228	; 0xe4
 8001ffc:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ffe:	f003 ffa3 	bl	8005f48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002002:	f002 f851 	bl	80040a8 <SystemClock_Config>
	//	__HAL_RCC_I2C1_RELEASE_RESET();
	//	HAL_Delay(100);
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002006:	f002 fa5f 	bl	80044c8 <MX_GPIO_Init>
  MX_FSMC_Init();
 800200a:	f002 fb37 	bl	800467c <MX_FSMC_Init>
  MX_USART1_UART_Init();
 800200e:	f002 fa31 	bl	8004474 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 8002012:	f002 f9f9 	bl	8004408 <MX_SPI3_Init>
  MX_SPI2_Init();
 8002016:	f002 f9c1 	bl	800439c <MX_SPI2_Init>
  MX_DAC_Init();
 800201a:	f002 f8b3 	bl	8004184 <MX_DAC_Init>
  MX_SPI1_Init();
 800201e:	f002 f987 	bl	8004330 <MX_SPI1_Init>
  MX_I2C1_Init();
 8002022:	f002 f8e3 	bl	80041ec <MX_I2C1_Init>
  MX_IWDG_Init();
 8002026:	f002 f90f 	bl	8004248 <MX_IWDG_Init>
  MX_RTC_Init();
 800202a:	f002 f927 	bl	800427c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	//	HAL_RTC_Init(&hrtc);
	uint8_t uartTransmit[] = "\r\n";
 800202e:	4acb      	ldr	r2, [pc, #812]	; (800235c <main+0x364>)
 8002030:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8002034:	6812      	ldr	r2, [r2, #0]
 8002036:	4611      	mov	r1, r2
 8002038:	8019      	strh	r1, [r3, #0]
 800203a:	3302      	adds	r3, #2
 800203c:	0c12      	lsrs	r2, r2, #16
 800203e:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 8002040:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8002044:	2364      	movs	r3, #100	; 0x64
 8002046:	2203      	movs	r2, #3
 8002048:	48c5      	ldr	r0, [pc, #788]	; (8002360 <main+0x368>)
 800204a:	f008 f8f0 	bl	800a22e <HAL_UART_Transmit>
	I2C_Clear(&hi2c1);
 800204e:	48c5      	ldr	r0, [pc, #788]	; (8002364 <main+0x36c>)
 8002050:	f7ff fea2 	bl	8001d98 <I2C_Clear>
	I2C_Scan_Bus(&hi2c1);
 8002054:	48c3      	ldr	r0, [pc, #780]	; (8002364 <main+0x36c>)
 8002056:	f7ff fe07 	bl	8001c68 <I2C_Scan_Bus>
	HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 800205a:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 800205e:	2364      	movs	r3, #100	; 0x64
 8002060:	2203      	movs	r2, #3
 8002062:	48bf      	ldr	r0, [pc, #764]	; (8002360 <main+0x368>)
 8002064:	f008 f8e3 	bl	800a22e <HAL_UART_Transmit>
	W25Q_Init();
 8002068:	f003 fc06 	bl	8005878 <W25Q_Init>
	HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 800206c:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8002070:	2364      	movs	r3, #100	; 0x64
 8002072:	2203      	movs	r2, #3
 8002074:	48ba      	ldr	r0, [pc, #744]	; (8002360 <main+0x368>)
 8002076:	f008 f8da 	bl	800a22e <HAL_UART_Transmit>
	BME280_Init();
 800207a:	f7ff fab1 	bl	80015e0 <BME280_Init>
	LCD_Init();
 800207e:	f002 ff80 	bl	8004f82 <LCD_Init>
	XPT2046_Init();
 8002082:	f003 fe41 	bl	8005d08 <XPT2046_Init>
	//	clockDate.Month = RTC_MONTH_JANUARY;
	//	clockDate.WeekDay = RTC_WEEKDAY_MONDAY;
	//	clockDate.Year = 22;
	//	HAL_RTC_SetDate(&hrtc, &clockDate, RTC_FORMAT_BIN);

	DS3231_Update();
 8002086:	f7ff fc2b 	bl	80018e0 <DS3231_Update>
	rtcSec = DS3231_getSec();
 800208a:	f7ff fc49 	bl	8001920 <DS3231_getSec>
 800208e:	4603      	mov	r3, r0
 8002090:	461a      	mov	r2, r3
 8002092:	4bb5      	ldr	r3, [pc, #724]	; (8002368 <main+0x370>)
 8002094:	701a      	strb	r2, [r3, #0]
	rtcMin = DS3231_getMin();
 8002096:	f7ff fc4f 	bl	8001938 <DS3231_getMin>
 800209a:	4603      	mov	r3, r0
 800209c:	461a      	mov	r2, r3
 800209e:	4bb3      	ldr	r3, [pc, #716]	; (800236c <main+0x374>)
 80020a0:	701a      	strb	r2, [r3, #0]
	rtcHrs = DS3231_getHrs();
 80020a2:	f7ff fc55 	bl	8001950 <DS3231_getHrs>
 80020a6:	4603      	mov	r3, r0
 80020a8:	461a      	mov	r2, r3
 80020aa:	4bb1      	ldr	r3, [pc, #708]	; (8002370 <main+0x378>)
 80020ac:	701a      	strb	r2, [r3, #0]
	rtcDay = DS3231_getDay();
 80020ae:	f7ff fc5b 	bl	8001968 <DS3231_getDay>
 80020b2:	4603      	mov	r3, r0
 80020b4:	461a      	mov	r2, r3
 80020b6:	4baf      	ldr	r3, [pc, #700]	; (8002374 <main+0x37c>)
 80020b8:	701a      	strb	r2, [r3, #0]
	rtcDate = DS3231_getDate();
 80020ba:	f7ff fc61 	bl	8001980 <DS3231_getDate>
 80020be:	4603      	mov	r3, r0
 80020c0:	461a      	mov	r2, r3
 80020c2:	4bad      	ldr	r3, [pc, #692]	; (8002378 <main+0x380>)
 80020c4:	701a      	strb	r2, [r3, #0]
	rtcMonth = DS3231_getMonth();
 80020c6:	f7ff fc67 	bl	8001998 <DS3231_getMonth>
 80020ca:	4603      	mov	r3, r0
 80020cc:	461a      	mov	r2, r3
 80020ce:	4bab      	ldr	r3, [pc, #684]	; (800237c <main+0x384>)
 80020d0:	701a      	strb	r2, [r3, #0]
	rtcYear = DS3231_getYear();
 80020d2:	f7ff fc6d 	bl	80019b0 <DS3231_getYear>
 80020d6:	4603      	mov	r3, r0
 80020d8:	461a      	mov	r2, r3
 80020da:	4ba9      	ldr	r3, [pc, #676]	; (8002380 <main+0x388>)
 80020dc:	701a      	strb	r2, [r3, #0]

	char uart_tx[38];

	//    HAL_RTC_GetTime(&hrtc, &clockTime, RTC_FORMAT_BIN); // RTC_FORMAT_BIN , RTC_FORMAT_BCD
	//    snprintf(uart_tx, 63, "Time: %02d:%02d:%02d \r\n", clockTime.Hours, clockTime.Minutes, clockTime.Seconds);
	snprintf(uart_tx, 38, "Time: %02d:%02d:%02d ", rtcHrs, rtcMin, rtcSec);
 80020de:	4ba4      	ldr	r3, [pc, #656]	; (8002370 <main+0x378>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	4619      	mov	r1, r3
 80020e4:	4ba1      	ldr	r3, [pc, #644]	; (800236c <main+0x374>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	461a      	mov	r2, r3
 80020ea:	4b9f      	ldr	r3, [pc, #636]	; (8002368 <main+0x370>)
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	f107 0064 	add.w	r0, r7, #100	; 0x64
 80020f2:	9301      	str	r3, [sp, #4]
 80020f4:	9200      	str	r2, [sp, #0]
 80020f6:	460b      	mov	r3, r1
 80020f8:	4aa2      	ldr	r2, [pc, #648]	; (8002384 <main+0x38c>)
 80020fa:	2126      	movs	r1, #38	; 0x26
 80020fc:	f00a f862 	bl	800c1c4 <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 8002100:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002104:	4618      	mov	r0, r3
 8002106:	f7fe f863 	bl	80001d0 <strlen>
 800210a:	4603      	mov	r3, r0
 800210c:	b29a      	uxth	r2, r3
 800210e:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8002112:	2364      	movs	r3, #100	; 0x64
 8002114:	4892      	ldr	r0, [pc, #584]	; (8002360 <main+0x368>)
 8002116:	f008 f88a 	bl	800a22e <HAL_UART_Transmit>
	//
	//    HAL_RTC_GetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN);
	//    snprintf(uart_tx, 63, "Date: %02d.%02d.20%02d \r\n", DateToUpdate.Date, DateToUpdate.Month, DateToUpdate.Year);
	snprintf(uart_tx, 38, "Date: %02d.%02d.20%02d \r\n", rtcDate, rtcMonth, rtcYear);
 800211a:	4b97      	ldr	r3, [pc, #604]	; (8002378 <main+0x380>)
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	4619      	mov	r1, r3
 8002120:	4b96      	ldr	r3, [pc, #600]	; (800237c <main+0x384>)
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	461a      	mov	r2, r3
 8002126:	4b96      	ldr	r3, [pc, #600]	; (8002380 <main+0x388>)
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	f107 0064 	add.w	r0, r7, #100	; 0x64
 800212e:	9301      	str	r3, [sp, #4]
 8002130:	9200      	str	r2, [sp, #0]
 8002132:	460b      	mov	r3, r1
 8002134:	4a94      	ldr	r2, [pc, #592]	; (8002388 <main+0x390>)
 8002136:	2126      	movs	r1, #38	; 0x26
 8002138:	f00a f844 	bl	800c1c4 <sniprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 800213c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002140:	4618      	mov	r0, r3
 8002142:	f7fe f845 	bl	80001d0 <strlen>
 8002146:	4603      	mov	r3, r0
 8002148:	b29a      	uxth	r2, r3
 800214a:	f107 0164 	add.w	r1, r7, #100	; 0x64
 800214e:	2364      	movs	r3, #100	; 0x64
 8002150:	4883      	ldr	r0, [pc, #524]	; (8002360 <main+0x368>)
 8002152:	f008 f86c 	bl	800a22e <HAL_UART_Transmit>

	temperature = BME280_getTemperature(-1);
 8002156:	f04f 30ff 	mov.w	r0, #4294967295
 800215a:	f7ff f845 	bl	80011e8 <BME280_getTemperature>
 800215e:	ee10 3a10 	vmov	r3, s0
 8002162:	4618      	mov	r0, r3
 8002164:	f7fe f9f0 	bl	8000548 <__aeabi_f2d>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	4987      	ldr	r1, [pc, #540]	; (800238c <main+0x394>)
 800216e:	e9c1 2300 	strd	r2, r3, [r1]
	humidity = BME280_getHumidity(-1);
 8002172:	f04f 30ff 	mov.w	r0, #4294967295
 8002176:	f7ff f8af 	bl	80012d8 <BME280_getHumidity>
 800217a:	ee10 3a10 	vmov	r3, s0
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe f9e2 	bl	8000548 <__aeabi_f2d>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	4981      	ldr	r1, [pc, #516]	; (8002390 <main+0x398>)
 800218a:	e9c1 2300 	strd	r2, r3, [r1]
	pressure = (uint16_t)BME280_getPressure();
 800218e:	f7ff f945 	bl	800141c <BME280_getPressure>
 8002192:	eef0 7a40 	vmov.f32	s15, s0
 8002196:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800219a:	ee17 3a90 	vmov	r3, s15
 800219e:	b29a      	uxth	r2, r3
 80021a0:	4b7c      	ldr	r3, [pc, #496]	; (8002394 <main+0x39c>)
 80021a2:	801a      	strh	r2, [r3, #0]
	snprintf(uart_tx, 38, "T: %.1f 'C | H: %.1f %% | P: %04d HPa\r\n", temperature, humidity, pressure);
 80021a4:	4b79      	ldr	r3, [pc, #484]	; (800238c <main+0x394>)
 80021a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021aa:	4979      	ldr	r1, [pc, #484]	; (8002390 <main+0x398>)
 80021ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80021b0:	4c78      	ldr	r4, [pc, #480]	; (8002394 <main+0x39c>)
 80021b2:	8824      	ldrh	r4, [r4, #0]
 80021b4:	4625      	mov	r5, r4
 80021b6:	f107 0464 	add.w	r4, r7, #100	; 0x64
 80021ba:	9504      	str	r5, [sp, #16]
 80021bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80021c0:	e9cd 2300 	strd	r2, r3, [sp]
 80021c4:	4a74      	ldr	r2, [pc, #464]	; (8002398 <main+0x3a0>)
 80021c6:	2126      	movs	r1, #38	; 0x26
 80021c8:	4620      	mov	r0, r4
 80021ca:	f009 fffb 	bl	800c1c4 <sniprintf>
	HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 80021ce:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 80021d2:	2364      	movs	r3, #100	; 0x64
 80021d4:	2203      	movs	r2, #3
 80021d6:	4862      	ldr	r0, [pc, #392]	; (8002360 <main+0x368>)
 80021d8:	f008 f829 	bl	800a22e <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx, strlen(uart_tx), 100);
 80021dc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7fd fff5 	bl	80001d0 <strlen>
 80021e6:	4603      	mov	r3, r0
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	f107 0164 	add.w	r1, r7, #100	; 0x64
 80021ee:	2364      	movs	r3, #100	; 0x64
 80021f0:	485b      	ldr	r0, [pc, #364]	; (8002360 <main+0x368>)
 80021f2:	f008 f81c 	bl	800a22e <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 80021f6:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 80021fa:	2364      	movs	r3, #100	; 0x64
 80021fc:	2203      	movs	r2, #3
 80021fe:	4858      	ldr	r0, [pc, #352]	; (8002360 <main+0x368>)
 8002200:	f008 f815 	bl	800a22e <HAL_UART_Transmit>

	LCD_Rect_Fill(0, 0, 800, 480, BLUE);
 8002204:	23ff      	movs	r3, #255	; 0xff
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800220c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002210:	2100      	movs	r1, #0
 8002212:	2000      	movs	r0, #0
 8002214:	f002 fb60 	bl	80048d8 <LCD_Rect_Fill>
	LCD_Rect_Fill(1, 1, 798, 478, BLACK);
 8002218:	2300      	movs	r3, #0
 800221a:	9300      	str	r3, [sp, #0]
 800221c:	f44f 73ef 	mov.w	r3, #478	; 0x1de
 8002220:	f240 321e 	movw	r2, #798	; 0x31e
 8002224:	2101      	movs	r1, #1
 8002226:	2001      	movs	r0, #1
 8002228:	f002 fb56 	bl	80048d8 <LCD_Rect_Fill>

	//	uint8_t flashOUT[10] = {0};
	//	W25Q_Load_Page(15, flashOUT, 10);
	//	HAL_UART_Transmit(&huart1, flashOUT, sizeof(flashOUT), 100);

	for (uint16_t i = 0; i < 499; i++) hT[i] =  byteS(AT24XX_Read(i * 2 + 1000), AT24XX_Read(i * 2 + 1 + 1000));
 800222c:	2300      	movs	r3, #0
 800222e:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
 8002232:	e027      	b.n	8002284 <main+0x28c>
 8002234:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002238:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800223c:	b29b      	uxth	r3, r3
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	b29b      	uxth	r3, r3
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe ff24 	bl	8001090 <AT24XX_Read>
 8002248:	4603      	mov	r3, r0
 800224a:	461c      	mov	r4, r3
 800224c:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	b29b      	uxth	r3, r3
 8002254:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 8002258:	b29b      	uxth	r3, r3
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe ff18 	bl	8001090 <AT24XX_Read>
 8002260:	4603      	mov	r3, r0
 8002262:	4619      	mov	r1, r3
 8002264:	4620      	mov	r0, r4
 8002266:	f7ff fe89 	bl	8001f7c <byteS>
 800226a:	4603      	mov	r3, r0
 800226c:	461a      	mov	r2, r3
 800226e:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002272:	b211      	sxth	r1, r2
 8002274:	4a49      	ldr	r2, [pc, #292]	; (800239c <main+0x3a4>)
 8002276:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800227a:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 800227e:	3301      	adds	r3, #1
 8002280:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
 8002284:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8002288:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800228c:	d9d2      	bls.n	8002234 <main+0x23c>
	for (uint16_t i = 0; i < 499; i++) hH[i] =  byteS(AT24XX_Read(i * 2 + 2000), AT24XX_Read(i * 2 + 1 + 2000));
 800228e:	2300      	movs	r3, #0
 8002290:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8002294:	e027      	b.n	80022e6 <main+0x2ee>
 8002296:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 800229a:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 800229e:	b29b      	uxth	r3, r3
 80022a0:	005b      	lsls	r3, r3, #1
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7fe fef3 	bl	8001090 <AT24XX_Read>
 80022aa:	4603      	mov	r3, r0
 80022ac:	461c      	mov	r4, r3
 80022ae:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 80022b2:	005b      	lsls	r3, r3, #1
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe fee7 	bl	8001090 <AT24XX_Read>
 80022c2:	4603      	mov	r3, r0
 80022c4:	4619      	mov	r1, r3
 80022c6:	4620      	mov	r0, r4
 80022c8:	f7ff fe58 	bl	8001f7c <byteS>
 80022cc:	4603      	mov	r3, r0
 80022ce:	461a      	mov	r2, r3
 80022d0:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 80022d4:	b211      	sxth	r1, r2
 80022d6:	4a32      	ldr	r2, [pc, #200]	; (80023a0 <main+0x3a8>)
 80022d8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80022dc:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 80022e0:	3301      	adds	r3, #1
 80022e2:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 80022e6:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 80022ea:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 80022ee:	d9d2      	bls.n	8002296 <main+0x29e>
	for (uint16_t i = 0; i < 499; i++) hP[i] =  byteS(AT24XX_Read(i * 2 + 3000), AT24XX_Read(i * 2 + 1 + 3000));
 80022f0:	2300      	movs	r3, #0
 80022f2:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 80022f6:	e027      	b.n	8002348 <main+0x350>
 80022f8:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 80022fc:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8002300:	b29b      	uxth	r3, r3
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	b29b      	uxth	r3, r3
 8002306:	4618      	mov	r0, r3
 8002308:	f7fe fec2 	bl	8001090 <AT24XX_Read>
 800230c:	4603      	mov	r3, r0
 800230e:	461c      	mov	r4, r3
 8002310:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	b29b      	uxth	r3, r3
 8002318:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 800231c:	b29b      	uxth	r3, r3
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe feb6 	bl	8001090 <AT24XX_Read>
 8002324:	4603      	mov	r3, r0
 8002326:	4619      	mov	r1, r3
 8002328:	4620      	mov	r0, r4
 800232a:	f7ff fe27 	bl	8001f7c <byteS>
 800232e:	4603      	mov	r3, r0
 8002330:	461a      	mov	r2, r3
 8002332:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002336:	b211      	sxth	r1, r2
 8002338:	4a1a      	ldr	r2, [pc, #104]	; (80023a4 <main+0x3ac>)
 800233a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800233e:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002342:	3301      	adds	r3, #1
 8002344:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
 8002348:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 800234c:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8002350:	d9d2      	bls.n	80022f8 <main+0x300>
	//	HAL_UART_Transmit_DMA(&huart1, uartTransmit_DMA, sizeof(uartTransmit_DMA));
	//
	//	HAL_UART_Receive_IT(&huart1, &rx_data, UART_RX_BUFFER_SIZE);
	//	HAL_UART_Receive_DMA (&huart1, rx_buffer, UART_RX_BUFFER_SIZE);

	for (uint32_t i = 0; i <= 65536; i++) TIM1->CCR1 = i;
 8002352:	2300      	movs	r3, #0
 8002354:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002358:	e02f      	b.n	80023ba <main+0x3c2>
 800235a:	bf00      	nop
 800235c:	08010f30 	.word	0x08010f30
 8002360:	20000440 	.word	0x20000440
 8002364:	200002b8 	.word	0x200002b8
 8002368:	200004d5 	.word	0x200004d5
 800236c:	200004d6 	.word	0x200004d6
 8002370:	200004d7 	.word	0x200004d7
 8002374:	200004da 	.word	0x200004da
 8002378:	200004d8 	.word	0x200004d8
 800237c:	200004d9 	.word	0x200004d9
 8002380:	200004db 	.word	0x200004db
 8002384:	08010e6c 	.word	0x08010e6c
 8002388:	08010e84 	.word	0x08010e84
 800238c:	200004e0 	.word	0x200004e0
 8002390:	200004f0 	.word	0x200004f0
 8002394:	20000520 	.word	0x20000520
 8002398:	08010ea0 	.word	0x08010ea0
 800239c:	20000524 	.word	0x20000524
 80023a0:	2000090c 	.word	0x2000090c
 80023a4:	20000cf4 	.word	0x20000cf4
 80023a8:	4a77      	ldr	r2, [pc, #476]	; (8002588 <main+0x590>)
 80023aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80023ae:	6353      	str	r3, [r2, #52]	; 0x34
 80023b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80023b4:	3301      	adds	r3, #1
 80023b6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80023ba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80023be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023c2:	d9f1      	bls.n	80023a8 <main+0x3b0>
		//		rtcDate = clockDate.Date;
		//		rtcMonth = clockDate.Month;
		//		rtcDay = clockDate.WeekDay;
		//		rtcYear = clockDate.Year;

		DS3231_Update();
 80023c4:	f7ff fa8c 	bl	80018e0 <DS3231_Update>
		rtcSec = DS3231_getSec();
 80023c8:	f7ff faaa 	bl	8001920 <DS3231_getSec>
 80023cc:	4603      	mov	r3, r0
 80023ce:	461a      	mov	r2, r3
 80023d0:	4b6e      	ldr	r3, [pc, #440]	; (800258c <main+0x594>)
 80023d2:	701a      	strb	r2, [r3, #0]
		rtcMin = DS3231_getMin();
 80023d4:	f7ff fab0 	bl	8001938 <DS3231_getMin>
 80023d8:	4603      	mov	r3, r0
 80023da:	461a      	mov	r2, r3
 80023dc:	4b6c      	ldr	r3, [pc, #432]	; (8002590 <main+0x598>)
 80023de:	701a      	strb	r2, [r3, #0]
		rtcHrs = DS3231_getHrs();
 80023e0:	f7ff fab6 	bl	8001950 <DS3231_getHrs>
 80023e4:	4603      	mov	r3, r0
 80023e6:	461a      	mov	r2, r3
 80023e8:	4b6a      	ldr	r3, [pc, #424]	; (8002594 <main+0x59c>)
 80023ea:	701a      	strb	r2, [r3, #0]
		rtcDay = DS3231_getDay();
 80023ec:	f7ff fabc 	bl	8001968 <DS3231_getDay>
 80023f0:	4603      	mov	r3, r0
 80023f2:	461a      	mov	r2, r3
 80023f4:	4b68      	ldr	r3, [pc, #416]	; (8002598 <main+0x5a0>)
 80023f6:	701a      	strb	r2, [r3, #0]
		rtcDate = DS3231_getDate();
 80023f8:	f7ff fac2 	bl	8001980 <DS3231_getDate>
 80023fc:	4603      	mov	r3, r0
 80023fe:	461a      	mov	r2, r3
 8002400:	4b66      	ldr	r3, [pc, #408]	; (800259c <main+0x5a4>)
 8002402:	701a      	strb	r2, [r3, #0]
		rtcMonth = DS3231_getMonth();
 8002404:	f7ff fac8 	bl	8001998 <DS3231_getMonth>
 8002408:	4603      	mov	r3, r0
 800240a:	461a      	mov	r2, r3
 800240c:	4b64      	ldr	r3, [pc, #400]	; (80025a0 <main+0x5a8>)
 800240e:	701a      	strb	r2, [r3, #0]
		rtcYear = DS3231_getYear();
 8002410:	f7ff face 	bl	80019b0 <DS3231_getYear>
 8002414:	4603      	mov	r3, r0
 8002416:	461a      	mov	r2, r3
 8002418:	4b62      	ldr	r3, [pc, #392]	; (80025a4 <main+0x5ac>)
 800241a:	701a      	strb	r2, [r3, #0]

		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) == GPIO_PIN_SET) {
 800241c:	2120      	movs	r1, #32
 800241e:	4862      	ldr	r0, [pc, #392]	; (80025a8 <main+0x5b0>)
 8002420:	f004 fad4 	bl	80069cc <HAL_GPIO_ReadPin>
 8002424:	4603      	mov	r3, r0
 8002426:	2b01      	cmp	r3, #1
 8002428:	d12c      	bne.n	8002484 <main+0x48c>

			uint16_t touchX = getX();
 800242a:	f003 fd2f 	bl	8005e8c <getX>
 800242e:	4603      	mov	r3, r0
 8002430:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
			uint16_t touchY = getY();
 8002434:	f003 fd44 	bl	8005ec0 <getY>
 8002438:	4603      	mov	r3, r0
 800243a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
			if (touchX && touchY && touchX != 0x0DB) {
 800243e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8002442:	2b00      	cmp	r3, #0
 8002444:	d012      	beq.n	800246c <main+0x474>
 8002446:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00e      	beq.n	800246c <main+0x474>
 800244e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8002452:	2bdb      	cmp	r3, #219	; 0xdb
 8002454:	d00a      	beq.n	800246c <main+0x474>
				LCD_Rect_Fill(touchX, touchY, 1, 1, WHITE);
 8002456:	f8b7 1092 	ldrh.w	r1, [r7, #146]	; 0x92
 800245a:	f8b7 0094 	ldrh.w	r0, [r7, #148]	; 0x94
 800245e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8002462:	9300      	str	r3, [sp, #0]
 8002464:	2301      	movs	r3, #1
 8002466:	2201      	movs	r2, #1
 8002468:	f002 fa36 	bl	80048d8 <LCD_Rect_Fill>
			}
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800246c:	2201      	movs	r2, #1
 800246e:	2180      	movs	r1, #128	; 0x80
 8002470:	484e      	ldr	r0, [pc, #312]	; (80025ac <main+0x5b4>)
 8002472:	f004 fac3 	bl	80069fc <HAL_GPIO_WritePin>
			touchX = 0;
 8002476:	2300      	movs	r3, #0
 8002478:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
			touchY = 0;
 800247c:	2300      	movs	r3, #0
 800247e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 8002482:	e004      	b.n	800248e <main+0x496>
		} else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002484:	2200      	movs	r2, #0
 8002486:	2180      	movs	r1, #128	; 0x80
 8002488:	4848      	ldr	r0, [pc, #288]	; (80025ac <main+0x5b4>)
 800248a:	f004 fab7 	bl	80069fc <HAL_GPIO_WritePin>

		if (rtcSec % 2 == 0)
 800248e:	4b3f      	ldr	r3, [pc, #252]	; (800258c <main+0x594>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	b2db      	uxtb	r3, r3
 8002498:	2b00      	cmp	r3, #0
 800249a:	d105      	bne.n	80024a8 <main+0x4b0>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800249c:	2201      	movs	r2, #1
 800249e:	2140      	movs	r1, #64	; 0x40
 80024a0:	4842      	ldr	r0, [pc, #264]	; (80025ac <main+0x5b4>)
 80024a2:	f004 faab 	bl	80069fc <HAL_GPIO_WritePin>
 80024a6:	e004      	b.n	80024b2 <main+0x4ba>
		else
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80024a8:	2200      	movs	r2, #0
 80024aa:	2140      	movs	r1, #64	; 0x40
 80024ac:	483f      	ldr	r0, [pc, #252]	; (80025ac <main+0x5b4>)
 80024ae:	f004 faa5 	bl	80069fc <HAL_GPIO_WritePin>

		char clockPrint[13];

		if (rtcSecLast != rtcSec) {
 80024b2:	4b3f      	ldr	r3, [pc, #252]	; (80025b0 <main+0x5b8>)
 80024b4:	781a      	ldrb	r2, [r3, #0]
 80024b6:	4b35      	ldr	r3, [pc, #212]	; (800258c <main+0x594>)
 80024b8:	781b      	ldrb	r3, [r3, #0]
 80024ba:	429a      	cmp	r2, r3
 80024bc:	f001 85da 	beq.w	8004074 <main+0x207c>


			sprintf(clockPrint, "%02d", rtcSecLast);
 80024c0:	4b3b      	ldr	r3, [pc, #236]	; (80025b0 <main+0x5b8>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	461a      	mov	r2, r3
 80024c6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80024ca:	493a      	ldr	r1, [pc, #232]	; (80025b4 <main+0x5bc>)
 80024cc:	4618      	mov	r0, r3
 80024ce:	f009 fead 	bl	800c22c <siprintf>
			LCD_Font(630, 85, clockPrint, &DejaVu_Sans_112, 1, BLACK);
 80024d2:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80024d6:	2300      	movs	r3, #0
 80024d8:	9301      	str	r3, [sp, #4]
 80024da:	2301      	movs	r3, #1
 80024dc:	9300      	str	r3, [sp, #0]
 80024de:	4b36      	ldr	r3, [pc, #216]	; (80025b8 <main+0x5c0>)
 80024e0:	2155      	movs	r1, #85	; 0x55
 80024e2:	f240 2076 	movw	r0, #630	; 0x276
 80024e6:	f002 fcd2 	bl	8004e8e <LCD_Font>
			sprintf(clockPrint, "%02d", rtcSec);
 80024ea:	4b28      	ldr	r3, [pc, #160]	; (800258c <main+0x594>)
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80024f4:	492f      	ldr	r1, [pc, #188]	; (80025b4 <main+0x5bc>)
 80024f6:	4618      	mov	r0, r3
 80024f8:	f009 fe98 	bl	800c22c <siprintf>
			LCD_Font(630, 85, clockPrint, &DejaVu_Sans_112, 1, ORANGE);
 80024fc:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8002500:	4b2e      	ldr	r3, [pc, #184]	; (80025bc <main+0x5c4>)
 8002502:	9301      	str	r3, [sp, #4]
 8002504:	2301      	movs	r3, #1
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	4b2b      	ldr	r3, [pc, #172]	; (80025b8 <main+0x5c0>)
 800250a:	2155      	movs	r1, #85	; 0x55
 800250c:	f240 2076 	movw	r0, #630	; 0x276
 8002510:	f002 fcbd 	bl	8004e8e <LCD_Font>

			LCD_Circle(300, 60, 10, 0, 1, ORANGE);
 8002514:	4b29      	ldr	r3, [pc, #164]	; (80025bc <main+0x5c4>)
 8002516:	9301      	str	r3, [sp, #4]
 8002518:	2301      	movs	r3, #1
 800251a:	9300      	str	r3, [sp, #0]
 800251c:	2300      	movs	r3, #0
 800251e:	220a      	movs	r2, #10
 8002520:	213c      	movs	r1, #60	; 0x3c
 8002522:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002526:	f002 fadc 	bl	8004ae2 <LCD_Circle>
			LCD_Circle(300, 120, 10, 0, 1, ORANGE);
 800252a:	4b24      	ldr	r3, [pc, #144]	; (80025bc <main+0x5c4>)
 800252c:	9301      	str	r3, [sp, #4]
 800252e:	2301      	movs	r3, #1
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	2300      	movs	r3, #0
 8002534:	220a      	movs	r2, #10
 8002536:	2178      	movs	r1, #120	; 0x78
 8002538:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800253c:	f002 fad1 	bl	8004ae2 <LCD_Circle>

			if (rtcSec % 2 != 0) {
 8002540:	4b12      	ldr	r3, [pc, #72]	; (800258c <main+0x594>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d038      	beq.n	80025c0 <main+0x5c8>
				LCD_Circle(300, 60, 9, 1, 1, ORANGE);
 800254e:	4b1b      	ldr	r3, [pc, #108]	; (80025bc <main+0x5c4>)
 8002550:	9301      	str	r3, [sp, #4]
 8002552:	2301      	movs	r3, #1
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	2301      	movs	r3, #1
 8002558:	2209      	movs	r2, #9
 800255a:	213c      	movs	r1, #60	; 0x3c
 800255c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002560:	f002 fabf 	bl	8004ae2 <LCD_Circle>
				LCD_Circle(300, 120, 9, 1, 1, ORANGE);
 8002564:	4b15      	ldr	r3, [pc, #84]	; (80025bc <main+0x5c4>)
 8002566:	9301      	str	r3, [sp, #4]
 8002568:	2301      	movs	r3, #1
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	2301      	movs	r3, #1
 800256e:	2209      	movs	r2, #9
 8002570:	2178      	movs	r1, #120	; 0x78
 8002572:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002576:	f002 fab4 	bl	8004ae2 <LCD_Circle>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800257a:	2200      	movs	r2, #0
 800257c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002580:	4809      	ldr	r0, [pc, #36]	; (80025a8 <main+0x5b0>)
 8002582:	f004 fa3b 	bl	80069fc <HAL_GPIO_WritePin>
 8002586:	e037      	b.n	80025f8 <main+0x600>
 8002588:	40010000 	.word	0x40010000
 800258c:	200004d5 	.word	0x200004d5
 8002590:	200004d6 	.word	0x200004d6
 8002594:	200004d7 	.word	0x200004d7
 8002598:	200004da 	.word	0x200004da
 800259c:	200004d8 	.word	0x200004d8
 80025a0:	200004d9 	.word	0x200004d9
 80025a4:	200004db 	.word	0x200004db
 80025a8:	40020800 	.word	0x40020800
 80025ac:	40020000 	.word	0x40020000
 80025b0:	20000000 	.word	0x20000000
 80025b4:	08010ec8 	.word	0x08010ec8
 80025b8:	0801f1f0 	.word	0x0801f1f0
 80025bc:	00ffa500 	.word	0x00ffa500
			}
			else {
				LCD_Circle(300, 60, 9, 1, 1, BLACK);
 80025c0:	2300      	movs	r3, #0
 80025c2:	9301      	str	r3, [sp, #4]
 80025c4:	2301      	movs	r3, #1
 80025c6:	9300      	str	r3, [sp, #0]
 80025c8:	2301      	movs	r3, #1
 80025ca:	2209      	movs	r2, #9
 80025cc:	213c      	movs	r1, #60	; 0x3c
 80025ce:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80025d2:	f002 fa86 	bl	8004ae2 <LCD_Circle>
				LCD_Circle(300, 120, 9, 1, 1, BLACK);
 80025d6:	2300      	movs	r3, #0
 80025d8:	9301      	str	r3, [sp, #4]
 80025da:	2301      	movs	r3, #1
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	2301      	movs	r3, #1
 80025e0:	2209      	movs	r2, #9
 80025e2:	2178      	movs	r1, #120	; 0x78
 80025e4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80025e8:	f002 fa7b 	bl	8004ae2 <LCD_Circle>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80025ec:	2201      	movs	r2, #1
 80025ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025f2:	48ba      	ldr	r0, [pc, #744]	; (80028dc <main+0x8e4>)
 80025f4:	f004 fa02 	bl	80069fc <HAL_GPIO_WritePin>
			}

			if (rtcMinLast != rtcMin) {
 80025f8:	4bb9      	ldr	r3, [pc, #740]	; (80028e0 <main+0x8e8>)
 80025fa:	781a      	ldrb	r2, [r3, #0]
 80025fc:	4bb9      	ldr	r3, [pc, #740]	; (80028e4 <main+0x8ec>)
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	429a      	cmp	r2, r3
 8002602:	f001 8089 	beq.w	8003718 <main+0x1720>


				sprintf(clockPrint, "%02d", rtcMinLast);
 8002606:	4bb6      	ldr	r3, [pc, #728]	; (80028e0 <main+0x8e8>)
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	461a      	mov	r2, r3
 800260c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002610:	49b5      	ldr	r1, [pc, #724]	; (80028e8 <main+0x8f0>)
 8002612:	4618      	mov	r0, r3
 8002614:	f009 fe0a 	bl	800c22c <siprintf>
				LCD_Font(310, 170, clockPrint, &DejaVu_Sans_112, 2, BLACK);
 8002618:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800261c:	2300      	movs	r3, #0
 800261e:	9301      	str	r3, [sp, #4]
 8002620:	2302      	movs	r3, #2
 8002622:	9300      	str	r3, [sp, #0]
 8002624:	4bb1      	ldr	r3, [pc, #708]	; (80028ec <main+0x8f4>)
 8002626:	21aa      	movs	r1, #170	; 0xaa
 8002628:	f44f 709b 	mov.w	r0, #310	; 0x136
 800262c:	f002 fc2f 	bl	8004e8e <LCD_Font>
				sprintf(clockPrint, "%02d", rtcMin);
 8002630:	4bac      	ldr	r3, [pc, #688]	; (80028e4 <main+0x8ec>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	461a      	mov	r2, r3
 8002636:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800263a:	49ab      	ldr	r1, [pc, #684]	; (80028e8 <main+0x8f0>)
 800263c:	4618      	mov	r0, r3
 800263e:	f009 fdf5 	bl	800c22c <siprintf>
				LCD_Font(310, 170, clockPrint, &DejaVu_Sans_112, 2, ORANGE);
 8002642:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8002646:	4baa      	ldr	r3, [pc, #680]	; (80028f0 <main+0x8f8>)
 8002648:	9301      	str	r3, [sp, #4]
 800264a:	2302      	movs	r3, #2
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	4ba7      	ldr	r3, [pc, #668]	; (80028ec <main+0x8f4>)
 8002650:	21aa      	movs	r1, #170	; 0xaa
 8002652:	f44f 709b 	mov.w	r0, #310	; 0x136
 8002656:	f002 fc1a 	bl	8004e8e <LCD_Font>

				if (rtcHrsLast != rtcHrs) {
 800265a:	4ba6      	ldr	r3, [pc, #664]	; (80028f4 <main+0x8fc>)
 800265c:	781a      	ldrb	r2, [r3, #0]
 800265e:	4ba6      	ldr	r3, [pc, #664]	; (80028f8 <main+0x900>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	429a      	cmp	r2, r3
 8002664:	f000 80ea 	beq.w	800283c <main+0x844>

					sprintf(clockPrint, "%02d", rtcHrsLast);
 8002668:	4ba2      	ldr	r3, [pc, #648]	; (80028f4 <main+0x8fc>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	461a      	mov	r2, r3
 800266e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002672:	499d      	ldr	r1, [pc, #628]	; (80028e8 <main+0x8f0>)
 8002674:	4618      	mov	r0, r3
 8002676:	f009 fdd9 	bl	800c22c <siprintf>
					LCD_Font(0, 170, clockPrint, &DejaVu_Sans_112, 2, BLACK);
 800267a:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800267e:	2300      	movs	r3, #0
 8002680:	9301      	str	r3, [sp, #4]
 8002682:	2302      	movs	r3, #2
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	4b99      	ldr	r3, [pc, #612]	; (80028ec <main+0x8f4>)
 8002688:	21aa      	movs	r1, #170	; 0xaa
 800268a:	2000      	movs	r0, #0
 800268c:	f002 fbff 	bl	8004e8e <LCD_Font>
					sprintf(clockPrint, "%02d", rtcHrs);
 8002690:	4b99      	ldr	r3, [pc, #612]	; (80028f8 <main+0x900>)
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	461a      	mov	r2, r3
 8002696:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800269a:	4993      	ldr	r1, [pc, #588]	; (80028e8 <main+0x8f0>)
 800269c:	4618      	mov	r0, r3
 800269e:	f009 fdc5 	bl	800c22c <siprintf>
					LCD_Font(0, 170, clockPrint, &DejaVu_Sans_112, 2, ORANGE);
 80026a2:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80026a6:	4b92      	ldr	r3, [pc, #584]	; (80028f0 <main+0x8f8>)
 80026a8:	9301      	str	r3, [sp, #4]
 80026aa:	2302      	movs	r3, #2
 80026ac:	9300      	str	r3, [sp, #0]
 80026ae:	4b8f      	ldr	r3, [pc, #572]	; (80028ec <main+0x8f4>)
 80026b0:	21aa      	movs	r1, #170	; 0xaa
 80026b2:	2000      	movs	r0, #0
 80026b4:	f002 fbeb 	bl	8004e8e <LCD_Font>

					if (rtcDayLast != rtcDay) {
 80026b8:	4b90      	ldr	r3, [pc, #576]	; (80028fc <main+0x904>)
 80026ba:	781a      	ldrb	r2, [r3, #0]
 80026bc:	4b90      	ldr	r3, [pc, #576]	; (8002900 <main+0x908>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	429a      	cmp	r2, r3
 80026c2:	f000 80af 	beq.w	8002824 <main+0x82c>

						static const char* days[7] = { "MO", "TU", "WE", "TH", "FR", "SA", "SU" };
						LCD_Font(710, 125, days[(7 + rtcDay - 2) % 7], &DejaVu_Sans_48, 1, BLACK);
 80026c6:	4b8e      	ldr	r3, [pc, #568]	; (8002900 <main+0x908>)
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	1d5a      	adds	r2, r3, #5
 80026cc:	4b8d      	ldr	r3, [pc, #564]	; (8002904 <main+0x90c>)
 80026ce:	fb83 1302 	smull	r1, r3, r3, r2
 80026d2:	4413      	add	r3, r2
 80026d4:	1099      	asrs	r1, r3, #2
 80026d6:	17d3      	asrs	r3, r2, #31
 80026d8:	1ac9      	subs	r1, r1, r3
 80026da:	460b      	mov	r3, r1
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	1a5b      	subs	r3, r3, r1
 80026e0:	1ad1      	subs	r1, r2, r3
 80026e2:	4b89      	ldr	r3, [pc, #548]	; (8002908 <main+0x910>)
 80026e4:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 80026e8:	2300      	movs	r3, #0
 80026ea:	9301      	str	r3, [sp, #4]
 80026ec:	2301      	movs	r3, #1
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	4b86      	ldr	r3, [pc, #536]	; (800290c <main+0x914>)
 80026f2:	217d      	movs	r1, #125	; 0x7d
 80026f4:	f240 20c6 	movw	r0, #710	; 0x2c6
 80026f8:	f002 fbc9 	bl	8004e8e <LCD_Font>
						LCD_Font(710, 125, days[(7 + rtcDay - 1) % 7], &DejaVu_Sans_48, 1, CYAN);
 80026fc:	4b80      	ldr	r3, [pc, #512]	; (8002900 <main+0x908>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	1d9a      	adds	r2, r3, #6
 8002702:	4b80      	ldr	r3, [pc, #512]	; (8002904 <main+0x90c>)
 8002704:	fb83 1302 	smull	r1, r3, r3, r2
 8002708:	4413      	add	r3, r2
 800270a:	1099      	asrs	r1, r3, #2
 800270c:	17d3      	asrs	r3, r2, #31
 800270e:	1ac9      	subs	r1, r1, r3
 8002710:	460b      	mov	r3, r1
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	1a5b      	subs	r3, r3, r1
 8002716:	1ad1      	subs	r1, r2, r3
 8002718:	4b7b      	ldr	r3, [pc, #492]	; (8002908 <main+0x910>)
 800271a:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800271e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002722:	9301      	str	r3, [sp, #4]
 8002724:	2301      	movs	r3, #1
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	4b78      	ldr	r3, [pc, #480]	; (800290c <main+0x914>)
 800272a:	217d      	movs	r1, #125	; 0x7d
 800272c:	f240 20c6 	movw	r0, #710	; 0x2c6
 8002730:	f002 fbad 	bl	8004e8e <LCD_Font>

						static const char* months[12] = { "JAN", "FEB", "MAR", "APR", "MAY", "JUN", "JUL", "AUG", "SEP", "OCT", "NOV", "DEC" };

						LCD_Font(600, 125, months[(12 + rtcMonth - 2) % 12], &DejaVu_Sans_48, 1, BLACK);
 8002734:	4b76      	ldr	r3, [pc, #472]	; (8002910 <main+0x918>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	f103 010a 	add.w	r1, r3, #10
 800273c:	4b75      	ldr	r3, [pc, #468]	; (8002914 <main+0x91c>)
 800273e:	fb83 2301 	smull	r2, r3, r3, r1
 8002742:	105a      	asrs	r2, r3, #1
 8002744:	17cb      	asrs	r3, r1, #31
 8002746:	1ad2      	subs	r2, r2, r3
 8002748:	4613      	mov	r3, r2
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	4413      	add	r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	1aca      	subs	r2, r1, r3
 8002752:	4b71      	ldr	r3, [pc, #452]	; (8002918 <main+0x920>)
 8002754:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002758:	2300      	movs	r3, #0
 800275a:	9301      	str	r3, [sp, #4]
 800275c:	2301      	movs	r3, #1
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	4b6a      	ldr	r3, [pc, #424]	; (800290c <main+0x914>)
 8002762:	217d      	movs	r1, #125	; 0x7d
 8002764:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002768:	f002 fb91 	bl	8004e8e <LCD_Font>
						LCD_Font(600, 125, months[(12 + rtcMonth - 1) % 12], &DejaVu_Sans_48, 1, CYAN);
 800276c:	4b68      	ldr	r3, [pc, #416]	; (8002910 <main+0x918>)
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	f103 010b 	add.w	r1, r3, #11
 8002774:	4b67      	ldr	r3, [pc, #412]	; (8002914 <main+0x91c>)
 8002776:	fb83 2301 	smull	r2, r3, r3, r1
 800277a:	105a      	asrs	r2, r3, #1
 800277c:	17cb      	asrs	r3, r1, #31
 800277e:	1ad2      	subs	r2, r2, r3
 8002780:	4613      	mov	r3, r2
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	4413      	add	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	1aca      	subs	r2, r1, r3
 800278a:	4b63      	ldr	r3, [pc, #396]	; (8002918 <main+0x920>)
 800278c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002790:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002794:	9301      	str	r3, [sp, #4]
 8002796:	2301      	movs	r3, #1
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	4b5c      	ldr	r3, [pc, #368]	; (800290c <main+0x914>)
 800279c:	217d      	movs	r1, #125	; 0x7d
 800279e:	f44f 7016 	mov.w	r0, #600	; 0x258
 80027a2:	f002 fb74 	bl	8004e8e <LCD_Font>

						sprintf(clockPrint, "%02d.%02d.%02d", rtcDateLast, rtcMonthLast, rtcYearLast);
 80027a6:	4b5d      	ldr	r3, [pc, #372]	; (800291c <main+0x924>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	461a      	mov	r2, r3
 80027ac:	4b5c      	ldr	r3, [pc, #368]	; (8002920 <main+0x928>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	4619      	mov	r1, r3
 80027b2:	4b5c      	ldr	r3, [pc, #368]	; (8002924 <main+0x92c>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80027ba:	9300      	str	r3, [sp, #0]
 80027bc:	460b      	mov	r3, r1
 80027be:	495a      	ldr	r1, [pc, #360]	; (8002928 <main+0x930>)
 80027c0:	f009 fd34 	bl	800c22c <siprintf>
						LCD_Font(578, 175, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 80027c4:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80027c8:	2300      	movs	r3, #0
 80027ca:	9301      	str	r3, [sp, #4]
 80027cc:	2301      	movs	r3, #1
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	4b4e      	ldr	r3, [pc, #312]	; (800290c <main+0x914>)
 80027d2:	21af      	movs	r1, #175	; 0xaf
 80027d4:	f240 2042 	movw	r0, #578	; 0x242
 80027d8:	f002 fb59 	bl	8004e8e <LCD_Font>
						sprintf(clockPrint, "%02d.%02d.%02d", rtcDate, rtcMonth, rtcYear);
 80027dc:	4b53      	ldr	r3, [pc, #332]	; (800292c <main+0x934>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	461a      	mov	r2, r3
 80027e2:	4b4b      	ldr	r3, [pc, #300]	; (8002910 <main+0x918>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	4619      	mov	r1, r3
 80027e8:	4b51      	ldr	r3, [pc, #324]	; (8002930 <main+0x938>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	460b      	mov	r3, r1
 80027f4:	494c      	ldr	r1, [pc, #304]	; (8002928 <main+0x930>)
 80027f6:	f009 fd19 	bl	800c22c <siprintf>
						LCD_Font(578, 175, clockPrint, &DejaVu_Sans_48, 1, CYAN);
 80027fa:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80027fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002802:	9301      	str	r3, [sp, #4]
 8002804:	2301      	movs	r3, #1
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	4b40      	ldr	r3, [pc, #256]	; (800290c <main+0x914>)
 800280a:	21af      	movs	r1, #175	; 0xaf
 800280c:	f240 2042 	movw	r0, #578	; 0x242
 8002810:	f002 fb3d 	bl	8004e8e <LCD_Font>

						rtcDayLast = rtcDay;
 8002814:	4b3a      	ldr	r3, [pc, #232]	; (8002900 <main+0x908>)
 8002816:	781a      	ldrb	r2, [r3, #0]
 8002818:	4b38      	ldr	r3, [pc, #224]	; (80028fc <main+0x904>)
 800281a:	701a      	strb	r2, [r3, #0]
						rtcDateLast = rtcDate;
 800281c:	4b43      	ldr	r3, [pc, #268]	; (800292c <main+0x934>)
 800281e:	781a      	ldrb	r2, [r3, #0]
 8002820:	4b3e      	ldr	r3, [pc, #248]	; (800291c <main+0x924>)
 8002822:	701a      	strb	r2, [r3, #0]
					}
					rtcMonthLast = rtcMonth;
 8002824:	4b3a      	ldr	r3, [pc, #232]	; (8002910 <main+0x918>)
 8002826:	781a      	ldrb	r2, [r3, #0]
 8002828:	4b3d      	ldr	r3, [pc, #244]	; (8002920 <main+0x928>)
 800282a:	701a      	strb	r2, [r3, #0]
					rtcYearLast = rtcYear;
 800282c:	4b40      	ldr	r3, [pc, #256]	; (8002930 <main+0x938>)
 800282e:	781a      	ldrb	r2, [r3, #0]
 8002830:	4b3c      	ldr	r3, [pc, #240]	; (8002924 <main+0x92c>)
 8002832:	701a      	strb	r2, [r3, #0]
					rtcHrsLast = rtcHrs;
 8002834:	4b30      	ldr	r3, [pc, #192]	; (80028f8 <main+0x900>)
 8002836:	781a      	ldrb	r2, [r3, #0]
 8002838:	4b2e      	ldr	r3, [pc, #184]	; (80028f4 <main+0x8fc>)
 800283a:	701a      	strb	r2, [r3, #0]
				}
				rtcMinLast = rtcMin;
 800283c:	4b29      	ldr	r3, [pc, #164]	; (80028e4 <main+0x8ec>)
 800283e:	781a      	ldrb	r2, [r3, #0]
 8002840:	4b27      	ldr	r3, [pc, #156]	; (80028e0 <main+0x8e8>)
 8002842:	701a      	strb	r2, [r3, #0]
				temperature = BME280_getTemperature(-1);
 8002844:	f04f 30ff 	mov.w	r0, #4294967295
 8002848:	f7fe fcce 	bl	80011e8 <BME280_getTemperature>
 800284c:	ee10 3a10 	vmov	r3, s0
 8002850:	4618      	mov	r0, r3
 8002852:	f7fd fe79 	bl	8000548 <__aeabi_f2d>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	4936      	ldr	r1, [pc, #216]	; (8002934 <main+0x93c>)
 800285c:	e9c1 2300 	strd	r2, r3, [r1]
				humidity = BME280_getHumidity(-1);
 8002860:	f04f 30ff 	mov.w	r0, #4294967295
 8002864:	f7fe fd38 	bl	80012d8 <BME280_getHumidity>
 8002868:	ee10 3a10 	vmov	r3, s0
 800286c:	4618      	mov	r0, r3
 800286e:	f7fd fe6b 	bl	8000548 <__aeabi_f2d>
 8002872:	4602      	mov	r2, r0
 8002874:	460b      	mov	r3, r1
 8002876:	4930      	ldr	r1, [pc, #192]	; (8002938 <main+0x940>)
 8002878:	e9c1 2300 	strd	r2, r3, [r1]
				pressure = (uint16_t)BME280_getPressure();
 800287c:	f7fe fdce 	bl	800141c <BME280_getPressure>
 8002880:	eef0 7a40 	vmov.f32	s15, s0
 8002884:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002888:	ee17 3a90 	vmov	r3, s15
 800288c:	b29a      	uxth	r2, r3
 800288e:	4b2b      	ldr	r3, [pc, #172]	; (800293c <main+0x944>)
 8002890:	801a      	strh	r2, [r3, #0]

				if (pressure > 900 && pressure < 1100 && temperature < 85 && temperature > -40 && humidity > 0 && humidity < 100) {
 8002892:	4b2a      	ldr	r3, [pc, #168]	; (800293c <main+0x944>)
 8002894:	881b      	ldrh	r3, [r3, #0]
 8002896:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800289a:	f240 873d 	bls.w	8003718 <main+0x1720>
 800289e:	4b27      	ldr	r3, [pc, #156]	; (800293c <main+0x944>)
 80028a0:	881b      	ldrh	r3, [r3, #0]
 80028a2:	f240 424b 	movw	r2, #1099	; 0x44b
 80028a6:	4293      	cmp	r3, r2
 80028a8:	f200 8736 	bhi.w	8003718 <main+0x1720>
 80028ac:	4b21      	ldr	r3, [pc, #132]	; (8002934 <main+0x93c>)
 80028ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028b2:	f04f 0200 	mov.w	r2, #0
 80028b6:	4b22      	ldr	r3, [pc, #136]	; (8002940 <main+0x948>)
 80028b8:	f7fe f910 	bl	8000adc <__aeabi_dcmplt>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 872a 	beq.w	8003718 <main+0x1720>
 80028c4:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <main+0x93c>)
 80028c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028ca:	f04f 0200 	mov.w	r2, #0
 80028ce:	4b1d      	ldr	r3, [pc, #116]	; (8002944 <main+0x94c>)
 80028d0:	f7fe f922 	bl	8000b18 <__aeabi_dcmpgt>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	e036      	b.n	8002948 <main+0x950>
 80028da:	bf00      	nop
 80028dc:	40020800 	.word	0x40020800
 80028e0:	20000001 	.word	0x20000001
 80028e4:	200004d6 	.word	0x200004d6
 80028e8:	08010ec8 	.word	0x08010ec8
 80028ec:	0801f1f0 	.word	0x0801f1f0
 80028f0:	00ffa500 	.word	0x00ffa500
 80028f4:	20000002 	.word	0x20000002
 80028f8:	200004d7 	.word	0x200004d7
 80028fc:	200004dc 	.word	0x200004dc
 8002900:	200004da 	.word	0x200004da
 8002904:	92492493 	.word	0x92492493
 8002908:	20000008 	.word	0x20000008
 800290c:	08013704 	.word	0x08013704
 8002910:	200004d9 	.word	0x200004d9
 8002914:	2aaaaaab 	.word	0x2aaaaaab
 8002918:	20000024 	.word	0x20000024
 800291c:	200004dd 	.word	0x200004dd
 8002920:	200004de 	.word	0x200004de
 8002924:	200004df 	.word	0x200004df
 8002928:	08010ed0 	.word	0x08010ed0
 800292c:	200004d8 	.word	0x200004d8
 8002930:	200004db 	.word	0x200004db
 8002934:	200004e0 	.word	0x200004e0
 8002938:	200004f0 	.word	0x200004f0
 800293c:	20000520 	.word	0x20000520
 8002940:	40554000 	.word	0x40554000
 8002944:	c0440000 	.word	0xc0440000
 8002948:	f000 86e6 	beq.w	8003718 <main+0x1720>
 800294c:	4b8b      	ldr	r3, [pc, #556]	; (8002b7c <main+0xb84>)
 800294e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002952:	f04f 0200 	mov.w	r2, #0
 8002956:	f04f 0300 	mov.w	r3, #0
 800295a:	f7fe f8dd 	bl	8000b18 <__aeabi_dcmpgt>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	f000 86d9 	beq.w	8003718 <main+0x1720>
 8002966:	4b85      	ldr	r3, [pc, #532]	; (8002b7c <main+0xb84>)
 8002968:	e9d3 0100 	ldrd	r0, r1, [r3]
 800296c:	f04f 0200 	mov.w	r2, #0
 8002970:	4b83      	ldr	r3, [pc, #524]	; (8002b80 <main+0xb88>)
 8002972:	f7fe f8b3 	bl	8000adc <__aeabi_dcmplt>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 86cd 	beq.w	8003718 <main+0x1720>

					if (temperature != temperatureLast) {
 800297e:	4b81      	ldr	r3, [pc, #516]	; (8002b84 <main+0xb8c>)
 8002980:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002984:	4b80      	ldr	r3, [pc, #512]	; (8002b88 <main+0xb90>)
 8002986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800298a:	f7fe f89d 	bl	8000ac8 <__aeabi_dcmpeq>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	f040 8133 	bne.w	8002bfc <main+0xc04>

						LCD_Rect(1, 182, 265, 40, 1, BLUE);
 8002996:	23ff      	movs	r3, #255	; 0xff
 8002998:	9301      	str	r3, [sp, #4]
 800299a:	2301      	movs	r3, #1
 800299c:	9300      	str	r3, [sp, #0]
 800299e:	2328      	movs	r3, #40	; 0x28
 80029a0:	f240 1209 	movw	r2, #265	; 0x109
 80029a4:	21b6      	movs	r1, #182	; 0xb6
 80029a6:	2001      	movs	r0, #1
 80029a8:	f002 f842 	bl	8004a30 <LCD_Rect>

						char weatherPrintT[7];

						if (temperatureLast >= 10 || (temperatureLast < 0 && temperatureLast > -10)) {
 80029ac:	4b76      	ldr	r3, [pc, #472]	; (8002b88 <main+0xb90>)
 80029ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029b2:	f04f 0200 	mov.w	r2, #0
 80029b6:	4b75      	ldr	r3, [pc, #468]	; (8002b8c <main+0xb94>)
 80029b8:	f7fe f8a4 	bl	8000b04 <__aeabi_dcmpge>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d116      	bne.n	80029f0 <main+0x9f8>
 80029c2:	4b71      	ldr	r3, [pc, #452]	; (8002b88 <main+0xb90>)
 80029c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029c8:	f04f 0200 	mov.w	r2, #0
 80029cc:	f04f 0300 	mov.w	r3, #0
 80029d0:	f7fe f884 	bl	8000adc <__aeabi_dcmplt>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d01e      	beq.n	8002a18 <main+0xa20>
 80029da:	4b6b      	ldr	r3, [pc, #428]	; (8002b88 <main+0xb90>)
 80029dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029e0:	f04f 0200 	mov.w	r2, #0
 80029e4:	4b6a      	ldr	r3, [pc, #424]	; (8002b90 <main+0xb98>)
 80029e6:	f7fe f897 	bl	8000b18 <__aeabi_dcmpgt>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d013      	beq.n	8002a18 <main+0xa20>
							sprintf(weatherPrintT, "%.1f 'C", temperatureLast);
 80029f0:	4b65      	ldr	r3, [pc, #404]	; (8002b88 <main+0xb90>)
 80029f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f6:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80029fa:	4966      	ldr	r1, [pc, #408]	; (8002b94 <main+0xb9c>)
 80029fc:	f009 fc16 	bl	800c22c <siprintf>
							LCD_Font(61, 220, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 8002a00:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002a04:	2300      	movs	r3, #0
 8002a06:	9301      	str	r3, [sp, #4]
 8002a08:	2301      	movs	r3, #1
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	4b62      	ldr	r3, [pc, #392]	; (8002b98 <main+0xba0>)
 8002a0e:	21dc      	movs	r1, #220	; 0xdc
 8002a10:	203d      	movs	r0, #61	; 0x3d
 8002a12:	f002 fa3c 	bl	8004e8e <LCD_Font>
 8002a16:	e050      	b.n	8002aba <main+0xac2>
						}
						else if (temperatureLast < 10 && temperatureLast > 0) {
 8002a18:	4b5b      	ldr	r3, [pc, #364]	; (8002b88 <main+0xb90>)
 8002a1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a1e:	f04f 0200 	mov.w	r2, #0
 8002a22:	4b5a      	ldr	r3, [pc, #360]	; (8002b8c <main+0xb94>)
 8002a24:	f7fe f85a 	bl	8000adc <__aeabi_dcmplt>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d01f      	beq.n	8002a6e <main+0xa76>
 8002a2e:	4b56      	ldr	r3, [pc, #344]	; (8002b88 <main+0xb90>)
 8002a30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a34:	f04f 0200 	mov.w	r2, #0
 8002a38:	f04f 0300 	mov.w	r3, #0
 8002a3c:	f7fe f86c 	bl	8000b18 <__aeabi_dcmpgt>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d013      	beq.n	8002a6e <main+0xa76>
							sprintf(weatherPrintT, "%.1f 'C", temperatureLast);
 8002a46:	4b50      	ldr	r3, [pc, #320]	; (8002b88 <main+0xb90>)
 8002a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a4c:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8002a50:	4950      	ldr	r1, [pc, #320]	; (8002b94 <main+0xb9c>)
 8002a52:	f009 fbeb 	bl	800c22c <siprintf>
							LCD_Font(87, 220, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 8002a56:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	9301      	str	r3, [sp, #4]
 8002a5e:	2301      	movs	r3, #1
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	4b4d      	ldr	r3, [pc, #308]	; (8002b98 <main+0xba0>)
 8002a64:	21dc      	movs	r1, #220	; 0xdc
 8002a66:	2057      	movs	r0, #87	; 0x57
 8002a68:	f002 fa11 	bl	8004e8e <LCD_Font>
 8002a6c:	e025      	b.n	8002aba <main+0xac2>
						}
						else if (temperatureLast <= -10) {
 8002a6e:	4b46      	ldr	r3, [pc, #280]	; (8002b88 <main+0xb90>)
 8002a70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a74:	f04f 0200 	mov.w	r2, #0
 8002a78:	4b45      	ldr	r3, [pc, #276]	; (8002b90 <main+0xb98>)
 8002a7a:	f7fe f839 	bl	8000af0 <__aeabi_dcmple>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d01a      	beq.n	8002aba <main+0xac2>
							sprintf(weatherPrintT, "%2d 'C", (int8_t)temperatureLast);
 8002a84:	4b40      	ldr	r3, [pc, #256]	; (8002b88 <main+0xb90>)
 8002a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f7fe f863 	bl	8000b58 <__aeabi_d2iz>
 8002a92:	4603      	mov	r3, r0
 8002a94:	b25b      	sxtb	r3, r3
 8002a96:	461a      	mov	r2, r3
 8002a98:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002a9c:	493f      	ldr	r1, [pc, #252]	; (8002b9c <main+0xba4>)
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f009 fbc4 	bl	800c22c <siprintf>
							LCD_Font(61, 220, weatherPrintT, &DejaVu_Sans_48, 1, BLACK);
 8002aa4:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	9301      	str	r3, [sp, #4]
 8002aac:	2301      	movs	r3, #1
 8002aae:	9300      	str	r3, [sp, #0]
 8002ab0:	4b39      	ldr	r3, [pc, #228]	; (8002b98 <main+0xba0>)
 8002ab2:	21dc      	movs	r1, #220	; 0xdc
 8002ab4:	203d      	movs	r0, #61	; 0x3d
 8002ab6:	f002 f9ea 	bl	8004e8e <LCD_Font>
						}

						if (temperature >= 10 || (temperature < 0 && temperature > -10)) {
 8002aba:	4b32      	ldr	r3, [pc, #200]	; (8002b84 <main+0xb8c>)
 8002abc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ac0:	f04f 0200 	mov.w	r2, #0
 8002ac4:	4b31      	ldr	r3, [pc, #196]	; (8002b8c <main+0xb94>)
 8002ac6:	f7fe f81d 	bl	8000b04 <__aeabi_dcmpge>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d116      	bne.n	8002afe <main+0xb06>
 8002ad0:	4b2c      	ldr	r3, [pc, #176]	; (8002b84 <main+0xb8c>)
 8002ad2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ad6:	f04f 0200 	mov.w	r2, #0
 8002ada:	f04f 0300 	mov.w	r3, #0
 8002ade:	f7fd fffd 	bl	8000adc <__aeabi_dcmplt>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d01e      	beq.n	8002b26 <main+0xb2e>
 8002ae8:	4b26      	ldr	r3, [pc, #152]	; (8002b84 <main+0xb8c>)
 8002aea:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002aee:	f04f 0200 	mov.w	r2, #0
 8002af2:	4b27      	ldr	r3, [pc, #156]	; (8002b90 <main+0xb98>)
 8002af4:	f7fe f810 	bl	8000b18 <__aeabi_dcmpgt>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d013      	beq.n	8002b26 <main+0xb2e>
							sprintf(weatherPrintT, "%.1f 'C", temperature);
 8002afe:	4b21      	ldr	r3, [pc, #132]	; (8002b84 <main+0xb8c>)
 8002b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b04:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8002b08:	4922      	ldr	r1, [pc, #136]	; (8002b94 <main+0xb9c>)
 8002b0a:	f009 fb8f 	bl	800c22c <siprintf>
							LCD_Font(61, 220, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 8002b0e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002b12:	4b23      	ldr	r3, [pc, #140]	; (8002ba0 <main+0xba8>)
 8002b14:	9301      	str	r3, [sp, #4]
 8002b16:	2301      	movs	r3, #1
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	4b1f      	ldr	r3, [pc, #124]	; (8002b98 <main+0xba0>)
 8002b1c:	21dc      	movs	r1, #220	; 0xdc
 8002b1e:	203d      	movs	r0, #61	; 0x3d
 8002b20:	f002 f9b5 	bl	8004e8e <LCD_Font>
 8002b24:	e064      	b.n	8002bf0 <main+0xbf8>
						}
						else if (temperature < 10 && temperature > 0) {
 8002b26:	4b17      	ldr	r3, [pc, #92]	; (8002b84 <main+0xb8c>)
 8002b28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	4b16      	ldr	r3, [pc, #88]	; (8002b8c <main+0xb94>)
 8002b32:	f7fd ffd3 	bl	8000adc <__aeabi_dcmplt>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d033      	beq.n	8002ba4 <main+0xbac>
 8002b3c:	4b11      	ldr	r3, [pc, #68]	; (8002b84 <main+0xb8c>)
 8002b3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b42:	f04f 0200 	mov.w	r2, #0
 8002b46:	f04f 0300 	mov.w	r3, #0
 8002b4a:	f7fd ffe5 	bl	8000b18 <__aeabi_dcmpgt>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d027      	beq.n	8002ba4 <main+0xbac>
							sprintf(weatherPrintT, "%.1f 'C", temperature);
 8002b54:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <main+0xb8c>)
 8002b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b5a:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8002b5e:	490d      	ldr	r1, [pc, #52]	; (8002b94 <main+0xb9c>)
 8002b60:	f009 fb64 	bl	800c22c <siprintf>
							LCD_Font(87, 220, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 8002b64:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002b68:	4b0d      	ldr	r3, [pc, #52]	; (8002ba0 <main+0xba8>)
 8002b6a:	9301      	str	r3, [sp, #4]
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	4b09      	ldr	r3, [pc, #36]	; (8002b98 <main+0xba0>)
 8002b72:	21dc      	movs	r1, #220	; 0xdc
 8002b74:	2057      	movs	r0, #87	; 0x57
 8002b76:	f002 f98a 	bl	8004e8e <LCD_Font>
 8002b7a:	e039      	b.n	8002bf0 <main+0xbf8>
 8002b7c:	200004f0 	.word	0x200004f0
 8002b80:	40590000 	.word	0x40590000
 8002b84:	200004e0 	.word	0x200004e0
 8002b88:	200004e8 	.word	0x200004e8
 8002b8c:	40240000 	.word	0x40240000
 8002b90:	c0240000 	.word	0xc0240000
 8002b94:	08010ee0 	.word	0x08010ee0
 8002b98:	08013704 	.word	0x08013704
 8002b9c:	08010ee8 	.word	0x08010ee8
 8002ba0:	00ffa500 	.word	0x00ffa500
						}
						else if (temperature <= -10) {
 8002ba4:	4bb0      	ldr	r3, [pc, #704]	; (8002e68 <main+0xe70>)
 8002ba6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002baa:	f04f 0200 	mov.w	r2, #0
 8002bae:	4baf      	ldr	r3, [pc, #700]	; (8002e6c <main+0xe74>)
 8002bb0:	f7fd ff9e 	bl	8000af0 <__aeabi_dcmple>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d01a      	beq.n	8002bf0 <main+0xbf8>
							sprintf(weatherPrintT, "%2d 'C", (int8_t)temperature);
 8002bba:	4bab      	ldr	r3, [pc, #684]	; (8002e68 <main+0xe70>)
 8002bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc0:	4610      	mov	r0, r2
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	f7fd ffc8 	bl	8000b58 <__aeabi_d2iz>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	b25b      	sxtb	r3, r3
 8002bcc:	461a      	mov	r2, r3
 8002bce:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002bd2:	49a7      	ldr	r1, [pc, #668]	; (8002e70 <main+0xe78>)
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f009 fb29 	bl	800c22c <siprintf>
							LCD_Font(61, 220, weatherPrintT, &DejaVu_Sans_48, 1, ORANGE);
 8002bda:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002bde:	4ba5      	ldr	r3, [pc, #660]	; (8002e74 <main+0xe7c>)
 8002be0:	9301      	str	r3, [sp, #4]
 8002be2:	2301      	movs	r3, #1
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	4ba4      	ldr	r3, [pc, #656]	; (8002e78 <main+0xe80>)
 8002be8:	21dc      	movs	r1, #220	; 0xdc
 8002bea:	203d      	movs	r0, #61	; 0x3d
 8002bec:	f002 f94f 	bl	8004e8e <LCD_Font>
						}

						temperatureLast = temperature;
 8002bf0:	4b9d      	ldr	r3, [pc, #628]	; (8002e68 <main+0xe70>)
 8002bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf6:	49a1      	ldr	r1, [pc, #644]	; (8002e7c <main+0xe84>)
 8002bf8:	e9c1 2300 	strd	r2, r3, [r1]
					}

					if (humidity != humidityLast) {
 8002bfc:	4ba0      	ldr	r3, [pc, #640]	; (8002e80 <main+0xe88>)
 8002bfe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c02:	4ba0      	ldr	r3, [pc, #640]	; (8002e84 <main+0xe8c>)
 8002c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c08:	f7fd ff5e 	bl	8000ac8 <__aeabi_dcmpeq>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d16b      	bne.n	8002cea <main+0xcf2>

						LCD_Rect(267, 182, 265, 40, 1, BLUE);
 8002c12:	23ff      	movs	r3, #255	; 0xff
 8002c14:	9301      	str	r3, [sp, #4]
 8002c16:	2301      	movs	r3, #1
 8002c18:	9300      	str	r3, [sp, #0]
 8002c1a:	2328      	movs	r3, #40	; 0x28
 8002c1c:	f240 1209 	movw	r2, #265	; 0x109
 8002c20:	21b6      	movs	r1, #182	; 0xb6
 8002c22:	f240 100b 	movw	r0, #267	; 0x10b
 8002c26:	f001 ff03 	bl	8004a30 <LCD_Rect>

						char weatherPrintH[8];

						sprintf(weatherPrintH, "%.1f H2O", humidityLast);
 8002c2a:	4b96      	ldr	r3, [pc, #600]	; (8002e84 <main+0xe8c>)
 8002c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c30:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8002c34:	4994      	ldr	r1, [pc, #592]	; (8002e88 <main+0xe90>)
 8002c36:	f009 faf9 	bl	800c22c <siprintf>
						if (humidityLast >= 10)
 8002c3a:	4b92      	ldr	r3, [pc, #584]	; (8002e84 <main+0xe8c>)
 8002c3c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c40:	f04f 0200 	mov.w	r2, #0
 8002c44:	4b91      	ldr	r3, [pc, #580]	; (8002e8c <main+0xe94>)
 8002c46:	f7fd ff5d 	bl	8000b04 <__aeabi_dcmpge>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00c      	beq.n	8002c6a <main+0xc72>
							LCD_Font(297, 220, weatherPrintH, &DejaVu_Sans_48, 1, BLACK);
 8002c50:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8002c54:	2300      	movs	r3, #0
 8002c56:	9301      	str	r3, [sp, #4]
 8002c58:	2301      	movs	r3, #1
 8002c5a:	9300      	str	r3, [sp, #0]
 8002c5c:	4b86      	ldr	r3, [pc, #536]	; (8002e78 <main+0xe80>)
 8002c5e:	21dc      	movs	r1, #220	; 0xdc
 8002c60:	f240 1029 	movw	r0, #297	; 0x129
 8002c64:	f002 f913 	bl	8004e8e <LCD_Font>
 8002c68:	e00b      	b.n	8002c82 <main+0xc8a>
						else LCD_Font(323, 220, weatherPrintH, &DejaVu_Sans_48, 1, BLACK);
 8002c6a:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8002c6e:	2300      	movs	r3, #0
 8002c70:	9301      	str	r3, [sp, #4]
 8002c72:	2301      	movs	r3, #1
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	4b80      	ldr	r3, [pc, #512]	; (8002e78 <main+0xe80>)
 8002c78:	21dc      	movs	r1, #220	; 0xdc
 8002c7a:	f240 1043 	movw	r0, #323	; 0x143
 8002c7e:	f002 f906 	bl	8004e8e <LCD_Font>

						sprintf(weatherPrintH, "%.1f H2O", humidity);
 8002c82:	4b7f      	ldr	r3, [pc, #508]	; (8002e80 <main+0xe88>)
 8002c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c88:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8002c8c:	497e      	ldr	r1, [pc, #504]	; (8002e88 <main+0xe90>)
 8002c8e:	f009 facd 	bl	800c22c <siprintf>
						if (humidity >= 10)
 8002c92:	4b7b      	ldr	r3, [pc, #492]	; (8002e80 <main+0xe88>)
 8002c94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c98:	f04f 0200 	mov.w	r2, #0
 8002c9c:	4b7b      	ldr	r3, [pc, #492]	; (8002e8c <main+0xe94>)
 8002c9e:	f7fd ff31 	bl	8000b04 <__aeabi_dcmpge>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00d      	beq.n	8002cc4 <main+0xccc>
							LCD_Font(297, 220, weatherPrintH, &DejaVu_Sans_48, 1, CYAN);
 8002ca8:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8002cac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cb0:	9301      	str	r3, [sp, #4]
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	9300      	str	r3, [sp, #0]
 8002cb6:	4b70      	ldr	r3, [pc, #448]	; (8002e78 <main+0xe80>)
 8002cb8:	21dc      	movs	r1, #220	; 0xdc
 8002cba:	f240 1029 	movw	r0, #297	; 0x129
 8002cbe:	f002 f8e6 	bl	8004e8e <LCD_Font>
 8002cc2:	e00c      	b.n	8002cde <main+0xce6>
						else LCD_Font(323, 220, weatherPrintH, &DejaVu_Sans_48, 1, CYAN);
 8002cc4:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8002cc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	2301      	movs	r3, #1
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	4b69      	ldr	r3, [pc, #420]	; (8002e78 <main+0xe80>)
 8002cd4:	21dc      	movs	r1, #220	; 0xdc
 8002cd6:	f240 1043 	movw	r0, #323	; 0x143
 8002cda:	f002 f8d8 	bl	8004e8e <LCD_Font>

						humidityLast = humidity;
 8002cde:	4b68      	ldr	r3, [pc, #416]	; (8002e80 <main+0xe88>)
 8002ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce4:	4967      	ldr	r1, [pc, #412]	; (8002e84 <main+0xe8c>)
 8002ce6:	e9c1 2300 	strd	r2, r3, [r1]
					}

					if (pressureLast != pressure) {
 8002cea:	4b69      	ldr	r3, [pc, #420]	; (8002e90 <main+0xe98>)
 8002cec:	881a      	ldrh	r2, [r3, #0]
 8002cee:	4b69      	ldr	r3, [pc, #420]	; (8002e94 <main+0xe9c>)
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d071      	beq.n	8002dda <main+0xde2>

						LCD_Rect(533, 182, 265, 40, 1, BLUE);
 8002cf6:	23ff      	movs	r3, #255	; 0xff
 8002cf8:	9301      	str	r3, [sp, #4]
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	2328      	movs	r3, #40	; 0x28
 8002d00:	f240 1209 	movw	r2, #265	; 0x109
 8002d04:	21b6      	movs	r1, #182	; 0xb6
 8002d06:	f240 2015 	movw	r0, #533	; 0x215
 8002d0a:	f001 fe91 	bl	8004a30 <LCD_Rect>

						char weatherPrintP[11];

						if (pressureLast >= 1000) {
 8002d0e:	4b60      	ldr	r3, [pc, #384]	; (8002e90 <main+0xe98>)
 8002d10:	881b      	ldrh	r3, [r3, #0]
 8002d12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d16:	d315      	bcc.n	8002d44 <main+0xd4c>
							sprintf(weatherPrintP, "%02d HPa", pressureLast);
 8002d18:	4b5d      	ldr	r3, [pc, #372]	; (8002e90 <main+0xe98>)
 8002d1a:	881b      	ldrh	r3, [r3, #0]
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002d22:	495d      	ldr	r1, [pc, #372]	; (8002e98 <main+0xea0>)
 8002d24:	4618      	mov	r0, r3
 8002d26:	f009 fa81 	bl	800c22c <siprintf>
							LCD_Font(573, 220, weatherPrintP, &DejaVu_Sans_48, 1, BLACK);
 8002d2a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002d2e:	2300      	movs	r3, #0
 8002d30:	9301      	str	r3, [sp, #4]
 8002d32:	2301      	movs	r3, #1
 8002d34:	9300      	str	r3, [sp, #0]
 8002d36:	4b50      	ldr	r3, [pc, #320]	; (8002e78 <main+0xe80>)
 8002d38:	21dc      	movs	r1, #220	; 0xdc
 8002d3a:	f240 203d 	movw	r0, #573	; 0x23d
 8002d3e:	f002 f8a6 	bl	8004e8e <LCD_Font>
 8002d42:	e014      	b.n	8002d6e <main+0xd76>
						}
						else {
							sprintf(weatherPrintP, " %02d HPa", pressureLast);
 8002d44:	4b52      	ldr	r3, [pc, #328]	; (8002e90 <main+0xe98>)
 8002d46:	881b      	ldrh	r3, [r3, #0]
 8002d48:	461a      	mov	r2, r3
 8002d4a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002d4e:	4953      	ldr	r1, [pc, #332]	; (8002e9c <main+0xea4>)
 8002d50:	4618      	mov	r0, r3
 8002d52:	f009 fa6b 	bl	800c22c <siprintf>
							LCD_Font(573, 220, weatherPrintP, &DejaVu_Sans_48, 1, BLACK);
 8002d56:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	9301      	str	r3, [sp, #4]
 8002d5e:	2301      	movs	r3, #1
 8002d60:	9300      	str	r3, [sp, #0]
 8002d62:	4b45      	ldr	r3, [pc, #276]	; (8002e78 <main+0xe80>)
 8002d64:	21dc      	movs	r1, #220	; 0xdc
 8002d66:	f240 203d 	movw	r0, #573	; 0x23d
 8002d6a:	f002 f890 	bl	8004e8e <LCD_Font>
						}

						pressureLast = pressure;
 8002d6e:	4b49      	ldr	r3, [pc, #292]	; (8002e94 <main+0xe9c>)
 8002d70:	881a      	ldrh	r2, [r3, #0]
 8002d72:	4b47      	ldr	r3, [pc, #284]	; (8002e90 <main+0xe98>)
 8002d74:	801a      	strh	r2, [r3, #0]

						if (pressureLast >= 1000) {
 8002d76:	4b46      	ldr	r3, [pc, #280]	; (8002e90 <main+0xe98>)
 8002d78:	881b      	ldrh	r3, [r3, #0]
 8002d7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d7e:	d316      	bcc.n	8002dae <main+0xdb6>
							sprintf(weatherPrintP, "%02d HPa", pressureLast);
 8002d80:	4b43      	ldr	r3, [pc, #268]	; (8002e90 <main+0xe98>)
 8002d82:	881b      	ldrh	r3, [r3, #0]
 8002d84:	461a      	mov	r2, r3
 8002d86:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002d8a:	4943      	ldr	r1, [pc, #268]	; (8002e98 <main+0xea0>)
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f009 fa4d 	bl	800c22c <siprintf>
							LCD_Font(573, 220, weatherPrintP, &DejaVu_Sans_48, 1, GREEN);
 8002d92:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002d96:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002d9a:	9301      	str	r3, [sp, #4]
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	4b35      	ldr	r3, [pc, #212]	; (8002e78 <main+0xe80>)
 8002da2:	21dc      	movs	r1, #220	; 0xdc
 8002da4:	f240 203d 	movw	r0, #573	; 0x23d
 8002da8:	f002 f871 	bl	8004e8e <LCD_Font>
 8002dac:	e015      	b.n	8002dda <main+0xde2>
						}
						else {
							sprintf(weatherPrintP, " %02d HPa", pressureLast);
 8002dae:	4b38      	ldr	r3, [pc, #224]	; (8002e90 <main+0xe98>)
 8002db0:	881b      	ldrh	r3, [r3, #0]
 8002db2:	461a      	mov	r2, r3
 8002db4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002db8:	4938      	ldr	r1, [pc, #224]	; (8002e9c <main+0xea4>)
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f009 fa36 	bl	800c22c <siprintf>
							LCD_Font(573, 220, weatherPrintP, &DejaVu_Sans_48, 1, GREEN);
 8002dc0:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002dc4:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002dc8:	9301      	str	r3, [sp, #4]
 8002dca:	2301      	movs	r3, #1
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	4b2a      	ldr	r3, [pc, #168]	; (8002e78 <main+0xe80>)
 8002dd0:	21dc      	movs	r1, #220	; 0xdc
 8002dd2:	f240 203d 	movw	r0, #573	; 0x23d
 8002dd6:	f002 f85a 	bl	8004e8e <LCD_Font>
						}
					}

					if (AT24XX_Read(0) != rtcHrs) {
 8002dda:	2000      	movs	r0, #0
 8002ddc:	f7fe f958 	bl	8001090 <AT24XX_Read>
 8002de0:	4603      	mov	r3, r0
 8002de2:	461a      	mov	r2, r3
 8002de4:	4b2e      	ldr	r3, [pc, #184]	; (8002ea0 <main+0xea8>)
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	f000 81ee 	beq.w	80031ca <main+0x11d2>

						AT24XX_Update(0, rtcHrs);
 8002dee:	4b2c      	ldr	r3, [pc, #176]	; (8002ea0 <main+0xea8>)
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	4619      	mov	r1, r3
 8002df4:	2000      	movs	r0, #0
 8002df6:	f7fe f974 	bl	80010e2 <AT24XX_Update>

						for (uint16_t i = 0; i < 499; i++) hT[i] = byteS(AT24XX_Read(i * 2 + 1000), AT24XX_Read(i * 2 + 1 + 1000));
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
 8002e00:	e027      	b.n	8002e52 <main+0xe5a>
 8002e02:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8002e06:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7fe f93d 	bl	8001090 <AT24XX_Read>
 8002e16:	4603      	mov	r3, r0
 8002e18:	461c      	mov	r4, r3
 8002e1a:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	b29b      	uxth	r3, r3
 8002e22:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fe f931 	bl	8001090 <AT24XX_Read>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	4619      	mov	r1, r3
 8002e32:	4620      	mov	r0, r4
 8002e34:	f7ff f8a2 	bl	8001f7c <byteS>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8002e40:	b211      	sxth	r1, r2
 8002e42:	4a18      	ldr	r2, [pc, #96]	; (8002ea4 <main+0xeac>)
 8002e44:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002e48:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
 8002e52:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8002e56:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8002e5a:	d9d2      	bls.n	8002e02 <main+0xe0a>
						for (uint16_t i = 498; i > 0; i--) hT[i] = hT[i - 1];
 8002e5c:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 8002e60:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 8002e64:	e030      	b.n	8002ec8 <main+0xed0>
 8002e66:	bf00      	nop
 8002e68:	200004e0 	.word	0x200004e0
 8002e6c:	c0240000 	.word	0xc0240000
 8002e70:	08010ee8 	.word	0x08010ee8
 8002e74:	00ffa500 	.word	0x00ffa500
 8002e78:	08013704 	.word	0x08013704
 8002e7c:	200004e8 	.word	0x200004e8
 8002e80:	200004f0 	.word	0x200004f0
 8002e84:	200004f8 	.word	0x200004f8
 8002e88:	08010ef0 	.word	0x08010ef0
 8002e8c:	40240000 	.word	0x40240000
 8002e90:	20000522 	.word	0x20000522
 8002e94:	20000520 	.word	0x20000520
 8002e98:	08010efc 	.word	0x08010efc
 8002e9c:	08010f08 	.word	0x08010f08
 8002ea0:	200004d7 	.word	0x200004d7
 8002ea4:	20000524 	.word	0x20000524
 8002ea8:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8002eac:	1e5a      	subs	r2, r3, #1
 8002eae:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8002eb2:	49a3      	ldr	r1, [pc, #652]	; (8003140 <main+0x1148>)
 8002eb4:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8002eb8:	4aa1      	ldr	r2, [pc, #644]	; (8003140 <main+0x1148>)
 8002eba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002ebe:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
 8002ec8:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1eb      	bne.n	8002ea8 <main+0xeb0>
						hT[0] = (uint16_t) (temperature * 10);
 8002ed0:	4b9c      	ldr	r3, [pc, #624]	; (8003144 <main+0x114c>)
 8002ed2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ed6:	f04f 0200 	mov.w	r2, #0
 8002eda:	4b9b      	ldr	r3, [pc, #620]	; (8003148 <main+0x1150>)
 8002edc:	f7fd fb8c 	bl	80005f8 <__aeabi_dmul>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	4610      	mov	r0, r2
 8002ee6:	4619      	mov	r1, r3
 8002ee8:	f7fd fe5e 	bl	8000ba8 <__aeabi_d2uiz>
 8002eec:	4603      	mov	r3, r0
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	b21a      	sxth	r2, r3
 8002ef2:	4b93      	ldr	r3, [pc, #588]	; (8003140 <main+0x1148>)
 8002ef4:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 499; i++) {
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 8002efc:	e02e      	b.n	8002f5c <main+0xf64>
							AT24XX_Update(i * 2 + 1000, byteL(hT[i]));
 8002efe:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002f02:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	b29c      	uxth	r4, r3
 8002f0c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002f10:	4a8b      	ldr	r2, [pc, #556]	; (8003140 <main+0x1148>)
 8002f12:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff f813 	bl	8001f44 <byteL>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	4619      	mov	r1, r3
 8002f22:	4620      	mov	r0, r4
 8002f24:	f7fe f8dd 	bl	80010e2 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 1000, byteH(hT[i]));
 8002f28:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	f203 33e9 	addw	r3, r3, #1001	; 0x3e9
 8002f34:	b29c      	uxth	r4, r3
 8002f36:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002f3a:	4a81      	ldr	r2, [pc, #516]	; (8003140 <main+0x1148>)
 8002f3c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff f80b 	bl	8001f5e <byteH>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4620      	mov	r0, r4
 8002f4e:	f7fe f8c8 	bl	80010e2 <AT24XX_Update>
						for (uint16_t i = 0; i < 499; i++) {
 8002f52:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002f56:	3301      	adds	r3, #1
 8002f58:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
 8002f5c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002f60:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8002f64:	d9cb      	bls.n	8002efe <main+0xf06>
						}

						for (uint16_t i = 0; i < 499; i++) hH[i] = byteS(AT24XX_Read(i * 2 + 2000), AT24XX_Read(i * 2 + 1 + 2000));
 8002f66:	2300      	movs	r3, #0
 8002f68:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8002f6c:	e027      	b.n	8002fbe <main+0xfc6>
 8002f6e:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8002f72:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fe f887 	bl	8001090 <AT24XX_Read>
 8002f82:	4603      	mov	r3, r0
 8002f84:	461c      	mov	r4, r3
 8002f86:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	b29b      	uxth	r3, r3
 8002f8e:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7fe f87b 	bl	8001090 <AT24XX_Read>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	4620      	mov	r0, r4
 8002fa0:	f7fe ffec 	bl	8001f7c <byteS>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8002fac:	b211      	sxth	r1, r2
 8002fae:	4a67      	ldr	r2, [pc, #412]	; (800314c <main+0x1154>)
 8002fb0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002fb4:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8002fb8:	3301      	adds	r3, #1
 8002fba:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8002fbe:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8002fc2:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 8002fc6:	d9d2      	bls.n	8002f6e <main+0xf76>
						for (uint16_t i = 498; i > 0; i--) hH[i] = hH[i - 1];
 8002fc8:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 8002fcc:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 8002fd0:	e00f      	b.n	8002ff2 <main+0xffa>
 8002fd2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8002fd6:	1e5a      	subs	r2, r3, #1
 8002fd8:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8002fdc:	495b      	ldr	r1, [pc, #364]	; (800314c <main+0x1154>)
 8002fde:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8002fe2:	4a5a      	ldr	r2, [pc, #360]	; (800314c <main+0x1154>)
 8002fe4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002fe8:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8002fec:	3b01      	subs	r3, #1
 8002fee:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
 8002ff2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1eb      	bne.n	8002fd2 <main+0xfda>
						hH[0] = (uint16_t) (humidity * 10);
 8002ffa:	4b55      	ldr	r3, [pc, #340]	; (8003150 <main+0x1158>)
 8002ffc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003000:	f04f 0200 	mov.w	r2, #0
 8003004:	4b50      	ldr	r3, [pc, #320]	; (8003148 <main+0x1150>)
 8003006:	f7fd faf7 	bl	80005f8 <__aeabi_dmul>
 800300a:	4602      	mov	r2, r0
 800300c:	460b      	mov	r3, r1
 800300e:	4610      	mov	r0, r2
 8003010:	4619      	mov	r1, r3
 8003012:	f7fd fdc9 	bl	8000ba8 <__aeabi_d2uiz>
 8003016:	4603      	mov	r3, r0
 8003018:	b29b      	uxth	r3, r3
 800301a:	b21a      	sxth	r2, r3
 800301c:	4b4b      	ldr	r3, [pc, #300]	; (800314c <main+0x1154>)
 800301e:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 499; i++) {
 8003020:	2300      	movs	r3, #0
 8003022:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
 8003026:	e02e      	b.n	8003086 <main+0x108e>
							AT24XX_Update(i * 2 + 2000, byteL(hH[i]));
 8003028:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 800302c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8003030:	b29b      	uxth	r3, r3
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	b29c      	uxth	r4, r3
 8003036:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 800303a:	4a44      	ldr	r2, [pc, #272]	; (800314c <main+0x1154>)
 800303c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003040:	b29b      	uxth	r3, r3
 8003042:	4618      	mov	r0, r3
 8003044:	f7fe ff7e 	bl	8001f44 <byteL>
 8003048:	4603      	mov	r3, r0
 800304a:	4619      	mov	r1, r3
 800304c:	4620      	mov	r0, r4
 800304e:	f7fe f848 	bl	80010e2 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 2000, byteH(hH[i]));
 8003052:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8003056:	005b      	lsls	r3, r3, #1
 8003058:	b29b      	uxth	r3, r3
 800305a:	f203 73d1 	addw	r3, r3, #2001	; 0x7d1
 800305e:	b29c      	uxth	r4, r3
 8003060:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8003064:	4a39      	ldr	r2, [pc, #228]	; (800314c <main+0x1154>)
 8003066:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800306a:	b29b      	uxth	r3, r3
 800306c:	4618      	mov	r0, r3
 800306e:	f7fe ff76 	bl	8001f5e <byteH>
 8003072:	4603      	mov	r3, r0
 8003074:	4619      	mov	r1, r3
 8003076:	4620      	mov	r0, r4
 8003078:	f7fe f833 	bl	80010e2 <AT24XX_Update>
						for (uint16_t i = 0; i < 499; i++) {
 800307c:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 8003080:	3301      	adds	r3, #1
 8003082:	f8a7 30b0 	strh.w	r3, [r7, #176]	; 0xb0
 8003086:	f8b7 30b0 	ldrh.w	r3, [r7, #176]	; 0xb0
 800308a:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 800308e:	d9cb      	bls.n	8003028 <main+0x1030>
						}

						for (uint16_t i = 0; i < 499; i++) hP[i] = byteS(AT24XX_Read(i * 2 + 3000), AT24XX_Read(i * 2 + 1 + 3000));
 8003090:	2300      	movs	r3, #0
 8003092:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 8003096:	e027      	b.n	80030e8 <main+0x10f0>
 8003098:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 800309c:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7fd fff2 	bl	8001090 <AT24XX_Read>
 80030ac:	4603      	mov	r3, r0
 80030ae:	461c      	mov	r4, r3
 80030b0:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 80030bc:	b29b      	uxth	r3, r3
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fd ffe6 	bl	8001090 <AT24XX_Read>
 80030c4:	4603      	mov	r3, r0
 80030c6:	4619      	mov	r1, r3
 80030c8:	4620      	mov	r0, r4
 80030ca:	f7fe ff57 	bl	8001f7c <byteS>
 80030ce:	4603      	mov	r3, r0
 80030d0:	461a      	mov	r2, r3
 80030d2:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80030d6:	b211      	sxth	r1, r2
 80030d8:	4a1e      	ldr	r2, [pc, #120]	; (8003154 <main+0x115c>)
 80030da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80030de:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80030e2:	3301      	adds	r3, #1
 80030e4:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
 80030e8:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80030ec:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 80030f0:	d9d2      	bls.n	8003098 <main+0x10a0>
						for (uint16_t i = 498; i > 0; i--) hP[i] = hP[i - 1];
 80030f2:	f44f 73f9 	mov.w	r3, #498	; 0x1f2
 80030f6:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 80030fa:	e00f      	b.n	800311c <main+0x1124>
 80030fc:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8003100:	1e5a      	subs	r2, r3, #1
 8003102:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8003106:	4913      	ldr	r1, [pc, #76]	; (8003154 <main+0x115c>)
 8003108:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 800310c:	4a11      	ldr	r2, [pc, #68]	; (8003154 <main+0x115c>)
 800310e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8003112:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8003116:	3b01      	subs	r3, #1
 8003118:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
 800311c:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 8003120:	2b00      	cmp	r3, #0
 8003122:	d1eb      	bne.n	80030fc <main+0x1104>
						hP[0] = (uint16_t) (pressure * 10);
 8003124:	4b0c      	ldr	r3, [pc, #48]	; (8003158 <main+0x1160>)
 8003126:	881b      	ldrh	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	0092      	lsls	r2, r2, #2
 800312c:	4413      	add	r3, r2
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	b29b      	uxth	r3, r3
 8003132:	b21a      	sxth	r2, r3
 8003134:	4b07      	ldr	r3, [pc, #28]	; (8003154 <main+0x115c>)
 8003136:	801a      	strh	r2, [r3, #0]

						for (uint16_t i = 0; i < 499; i++) {
 8003138:	2300      	movs	r3, #0
 800313a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800313e:	e03c      	b.n	80031ba <main+0x11c2>
 8003140:	20000524 	.word	0x20000524
 8003144:	200004e0 	.word	0x200004e0
 8003148:	40240000 	.word	0x40240000
 800314c:	2000090c 	.word	0x2000090c
 8003150:	200004f0 	.word	0x200004f0
 8003154:	20000cf4 	.word	0x20000cf4
 8003158:	20000520 	.word	0x20000520
							AT24XX_Update(i * 2 + 3000, byteL(hP[i]));
 800315c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8003160:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 8003164:	b29b      	uxth	r3, r3
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	b29c      	uxth	r4, r3
 800316a:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800316e:	4ab8      	ldr	r2, [pc, #736]	; (8003450 <main+0x1458>)
 8003170:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003174:	b29b      	uxth	r3, r3
 8003176:	4618      	mov	r0, r3
 8003178:	f7fe fee4 	bl	8001f44 <byteL>
 800317c:	4603      	mov	r3, r0
 800317e:	4619      	mov	r1, r3
 8003180:	4620      	mov	r0, r4
 8003182:	f7fd ffae 	bl	80010e2 <AT24XX_Update>
							AT24XX_Update(i * 2 + 1 + 3000, byteH(hP[i]));
 8003186:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	b29b      	uxth	r3, r3
 800318e:	f603 33b9 	addw	r3, r3, #3001	; 0xbb9
 8003192:	b29c      	uxth	r4, r3
 8003194:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8003198:	4aad      	ldr	r2, [pc, #692]	; (8003450 <main+0x1458>)
 800319a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800319e:	b29b      	uxth	r3, r3
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7fe fedc 	bl	8001f5e <byteH>
 80031a6:	4603      	mov	r3, r0
 80031a8:	4619      	mov	r1, r3
 80031aa:	4620      	mov	r0, r4
 80031ac:	f7fd ff99 	bl	80010e2 <AT24XX_Update>
						for (uint16_t i = 0; i < 499; i++) {
 80031b0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80031b4:	3301      	adds	r3, #1
 80031b6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 80031ba:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 80031be:	f5b3 7ff9 	cmp.w	r3, #498	; 0x1f2
 80031c2:	d9cb      	bls.n	800315c <main+0x1164>
						}

						viewGraphs = 0;
 80031c4:	4ba3      	ldr	r3, [pc, #652]	; (8003454 <main+0x145c>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	701a      	strb	r2, [r3, #0]
					}

					LCD_Rect(1, 222, 265, 256, 1, BLUE);
 80031ca:	23ff      	movs	r3, #255	; 0xff
 80031cc:	9301      	str	r3, [sp, #4]
 80031ce:	2301      	movs	r3, #1
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031d6:	f240 1209 	movw	r2, #265	; 0x109
 80031da:	21de      	movs	r1, #222	; 0xde
 80031dc:	2001      	movs	r0, #1
 80031de:	f001 fc27 	bl	8004a30 <LCD_Rect>
					int16_t valMap = map(((int16_t)(temperature * 10)), MIN_TEMPERATURE_X10, MAX_TEMPERATURE_X10, 0, 255);
 80031e2:	4b9d      	ldr	r3, [pc, #628]	; (8003458 <main+0x1460>)
 80031e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80031e8:	f04f 0200 	mov.w	r2, #0
 80031ec:	4b9b      	ldr	r3, [pc, #620]	; (800345c <main+0x1464>)
 80031ee:	f7fd fa03 	bl	80005f8 <__aeabi_dmul>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	4610      	mov	r0, r2
 80031f8:	4619      	mov	r1, r3
 80031fa:	f7fd fcad 	bl	8000b58 <__aeabi_d2iz>
 80031fe:	4603      	mov	r3, r0
 8003200:	b21b      	sxth	r3, r3
 8003202:	b298      	uxth	r0, r3
 8003204:	23ff      	movs	r3, #255	; 0xff
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	2300      	movs	r3, #0
 800320a:	f44f 72a4 	mov.w	r2, #328	; 0x148
 800320e:	21c8      	movs	r1, #200	; 0xc8
 8003210:	f7fe fe6c 	bl	8001eec <map>
 8003214:	ec53 2b10 	vmov	r2, r3, d0
 8003218:	4610      	mov	r0, r2
 800321a:	4619      	mov	r1, r3
 800321c:	f7fd fc9c 	bl	8000b58 <__aeabi_d2iz>
 8003220:	4603      	mov	r3, r0
 8003222:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
					if (valMap < 0) valMap = 0;
 8003226:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 800322a:	2b00      	cmp	r3, #0
 800322c:	da02      	bge.n	8003234 <main+0x123c>
 800322e:	2300      	movs	r3, #0
 8003230:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
					if (valMap > 255) valMap = 255;
 8003234:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 8003238:	2bff      	cmp	r3, #255	; 0xff
 800323a:	dd02      	ble.n	8003242 <main+0x124a>
 800323c:	23ff      	movs	r3, #255	; 0xff
 800323e:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
					LCD_Line(2 + 263, 223, 2 + 263, 477, 1, BLACK);
 8003242:	2300      	movs	r3, #0
 8003244:	9301      	str	r3, [sp, #4]
 8003246:	2301      	movs	r3, #1
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	f240 13dd 	movw	r3, #477	; 0x1dd
 800324e:	f240 1209 	movw	r2, #265	; 0x109
 8003252:	21df      	movs	r1, #223	; 0xdf
 8003254:	f240 1009 	movw	r0, #265	; 0x109
 8003258:	f001 fb7c 	bl	8004954 <LCD_Line>
					if (valMap)
 800325c:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 8003260:	2b00      	cmp	r3, #0
 8003262:	d01d      	beq.n	80032a0 <main+0x12a8>
						LCD_Line(2 + 263, 223 + (255 - valMap), 2 + 263, 477, 1,
 8003264:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003268:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 800326c:	b29c      	uxth	r4, r3
 800326e:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003272:	b2d8      	uxtb	r0, r3
 8003274:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003278:	b2db      	uxtb	r3, r3
 800327a:	43db      	mvns	r3, r3
 800327c:	b2db      	uxtb	r3, r3
 800327e:	461a      	mov	r2, r3
 8003280:	2100      	movs	r1, #0
 8003282:	f001 fa60 	bl	8004746 <RGB>
 8003286:	4603      	mov	r3, r0
 8003288:	9301      	str	r3, [sp, #4]
 800328a:	2301      	movs	r3, #1
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	f240 13dd 	movw	r3, #477	; 0x1dd
 8003292:	f240 1209 	movw	r2, #265	; 0x109
 8003296:	4621      	mov	r1, r4
 8003298:	f240 1009 	movw	r0, #265	; 0x109
 800329c:	f001 fb5a 	bl	8004954 <LCD_Line>
								RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));

					LCD_Rect(267, 222, 265, 256, 1, BLUE);
 80032a0:	23ff      	movs	r3, #255	; 0xff
 80032a2:	9301      	str	r3, [sp, #4]
 80032a4:	2301      	movs	r3, #1
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80032ac:	f240 1209 	movw	r2, #265	; 0x109
 80032b0:	21de      	movs	r1, #222	; 0xde
 80032b2:	f240 100b 	movw	r0, #267	; 0x10b
 80032b6:	f001 fbbb 	bl	8004a30 <LCD_Rect>
					valMap = map(((int16_t)(humidity * 10)), MIN_HUMIDITY_X10, MAX_HUMIDITY_X10, 0, 255);
 80032ba:	4b69      	ldr	r3, [pc, #420]	; (8003460 <main+0x1468>)
 80032bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80032c0:	f04f 0200 	mov.w	r2, #0
 80032c4:	4b65      	ldr	r3, [pc, #404]	; (800345c <main+0x1464>)
 80032c6:	f7fd f997 	bl	80005f8 <__aeabi_dmul>
 80032ca:	4602      	mov	r2, r0
 80032cc:	460b      	mov	r3, r1
 80032ce:	4610      	mov	r0, r2
 80032d0:	4619      	mov	r1, r3
 80032d2:	f7fd fc41 	bl	8000b58 <__aeabi_d2iz>
 80032d6:	4603      	mov	r3, r0
 80032d8:	b21b      	sxth	r3, r3
 80032da:	b298      	uxth	r0, r3
 80032dc:	23ff      	movs	r3, #255	; 0xff
 80032de:	9300      	str	r3, [sp, #0]
 80032e0:	2300      	movs	r3, #0
 80032e2:	f44f 7259 	mov.w	r2, #868	; 0x364
 80032e6:	2164      	movs	r1, #100	; 0x64
 80032e8:	f7fe fe00 	bl	8001eec <map>
 80032ec:	ec53 2b10 	vmov	r2, r3, d0
 80032f0:	4610      	mov	r0, r2
 80032f2:	4619      	mov	r1, r3
 80032f4:	f7fd fc30 	bl	8000b58 <__aeabi_d2iz>
 80032f8:	4603      	mov	r3, r0
 80032fa:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
					if (valMap < 0) valMap = 0;
 80032fe:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 8003302:	2b00      	cmp	r3, #0
 8003304:	da02      	bge.n	800330c <main+0x1314>
 8003306:	2300      	movs	r3, #0
 8003308:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
					if (valMap > 255) valMap = 255;
 800330c:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 8003310:	2bff      	cmp	r3, #255	; 0xff
 8003312:	dd02      	ble.n	800331a <main+0x1322>
 8003314:	23ff      	movs	r3, #255	; 0xff
 8003316:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
					LCD_Line(268 + 263, 223, 268 + 263, 477, 1, BLACK);
 800331a:	2300      	movs	r3, #0
 800331c:	9301      	str	r3, [sp, #4]
 800331e:	2301      	movs	r3, #1
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	f240 13dd 	movw	r3, #477	; 0x1dd
 8003326:	f240 2213 	movw	r2, #531	; 0x213
 800332a:	21df      	movs	r1, #223	; 0xdf
 800332c:	f240 2013 	movw	r0, #531	; 0x213
 8003330:	f001 fb10 	bl	8004954 <LCD_Line>
					if (valMap)
 8003334:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 8003338:	2b00      	cmp	r3, #0
 800333a:	d01d      	beq.n	8003378 <main+0x1380>
						LCD_Line(268 + 263, 223 + (255 - valMap), 268 + 263, 477, 1,
 800333c:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003340:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 8003344:	b29c      	uxth	r4, r3
 8003346:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800334a:	b2d8      	uxtb	r0, r3
 800334c:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003350:	b2db      	uxtb	r3, r3
 8003352:	43db      	mvns	r3, r3
 8003354:	b2db      	uxtb	r3, r3
 8003356:	461a      	mov	r2, r3
 8003358:	2100      	movs	r1, #0
 800335a:	f001 f9f4 	bl	8004746 <RGB>
 800335e:	4603      	mov	r3, r0
 8003360:	9301      	str	r3, [sp, #4]
 8003362:	2301      	movs	r3, #1
 8003364:	9300      	str	r3, [sp, #0]
 8003366:	f240 13dd 	movw	r3, #477	; 0x1dd
 800336a:	f240 2213 	movw	r2, #531	; 0x213
 800336e:	4621      	mov	r1, r4
 8003370:	f240 2013 	movw	r0, #531	; 0x213
 8003374:	f001 faee 	bl	8004954 <LCD_Line>
								RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));

					LCD_Rect(533, 222, 265, 256, 1, BLUE);
 8003378:	23ff      	movs	r3, #255	; 0xff
 800337a:	9301      	str	r3, [sp, #4]
 800337c:	2301      	movs	r3, #1
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003384:	f240 1209 	movw	r2, #265	; 0x109
 8003388:	21de      	movs	r1, #222	; 0xde
 800338a:	f240 2015 	movw	r0, #533	; 0x215
 800338e:	f001 fb4f 	bl	8004a30 <LCD_Rect>
					valMap = map(((int16_t)(pressure * 10)), MIN_PRESSURE_X10, MAX_PRESSURE_X10, 0, 255);
 8003392:	4b34      	ldr	r3, [pc, #208]	; (8003464 <main+0x146c>)
 8003394:	881b      	ldrh	r3, [r3, #0]
 8003396:	461a      	mov	r2, r3
 8003398:	0092      	lsls	r2, r2, #2
 800339a:	4413      	add	r3, r2
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	b298      	uxth	r0, r3
 80033a0:	23ff      	movs	r3, #255	; 0xff
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	2300      	movs	r3, #0
 80033a6:	f642 1254 	movw	r2, #10580	; 0x2954
 80033aa:	f242 4154 	movw	r1, #9300	; 0x2454
 80033ae:	f7fe fd9d 	bl	8001eec <map>
 80033b2:	ec53 2b10 	vmov	r2, r3, d0
 80033b6:	4610      	mov	r0, r2
 80033b8:	4619      	mov	r1, r3
 80033ba:	f7fd fbcd 	bl	8000b58 <__aeabi_d2iz>
 80033be:	4603      	mov	r3, r0
 80033c0:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
					if (valMap < 0) valMap = 0;
 80033c4:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	da02      	bge.n	80033d2 <main+0x13da>
 80033cc:	2300      	movs	r3, #0
 80033ce:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
					if (valMap > 255) valMap = 255;
 80033d2:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 80033d6:	2bff      	cmp	r3, #255	; 0xff
 80033d8:	dd02      	ble.n	80033e0 <main+0x13e8>
 80033da:	23ff      	movs	r3, #255	; 0xff
 80033dc:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
					LCD_Line(534 + 263, 223, 534 + 263, 477, 1, BLACK);
 80033e0:	2300      	movs	r3, #0
 80033e2:	9301      	str	r3, [sp, #4]
 80033e4:	2301      	movs	r3, #1
 80033e6:	9300      	str	r3, [sp, #0]
 80033e8:	f240 13dd 	movw	r3, #477	; 0x1dd
 80033ec:	f240 321d 	movw	r2, #797	; 0x31d
 80033f0:	21df      	movs	r1, #223	; 0xdf
 80033f2:	f240 301d 	movw	r0, #797	; 0x31d
 80033f6:	f001 faad 	bl	8004954 <LCD_Line>
					if (valMap)
 80033fa:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d01d      	beq.n	800343e <main+0x1446>
						LCD_Line(534 + 263, 223 + (255 - valMap), 534 + 263, 477, 1,
 8003402:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003406:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 800340a:	b29c      	uxth	r4, r3
 800340c:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003410:	b2d8      	uxtb	r0, r3
 8003412:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003416:	b2db      	uxtb	r3, r3
 8003418:	43db      	mvns	r3, r3
 800341a:	b2db      	uxtb	r3, r3
 800341c:	461a      	mov	r2, r3
 800341e:	2100      	movs	r1, #0
 8003420:	f001 f991 	bl	8004746 <RGB>
 8003424:	4603      	mov	r3, r0
 8003426:	9301      	str	r3, [sp, #4]
 8003428:	2301      	movs	r3, #1
 800342a:	9300      	str	r3, [sp, #0]
 800342c:	f240 13dd 	movw	r3, #477	; 0x1dd
 8003430:	f240 321d 	movw	r2, #797	; 0x31d
 8003434:	4621      	mov	r1, r4
 8003436:	f240 301d 	movw	r0, #797	; 0x31d
 800343a:	f001 fa8b 	bl	8004954 <LCD_Line>
								RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));

					if (!viewGraphs) {
 800343e:	4b05      	ldr	r3, [pc, #20]	; (8003454 <main+0x145c>)
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	2b00      	cmp	r3, #0
 8003444:	f040 8168 	bne.w	8003718 <main+0x1720>

						for (uint16_t i = 0; i < 263 ; i++) {
 8003448:	2300      	movs	r3, #0
 800344a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 800344e:	e072      	b.n	8003536 <main+0x153e>
 8003450:	20000cf4 	.word	0x20000cf4
 8003454:	200004d4 	.word	0x200004d4
 8003458:	200004e0 	.word	0x200004e0
 800345c:	40240000 	.word	0x40240000
 8003460:	200004f0 	.word	0x200004f0
 8003464:	20000520 	.word	0x20000520
							valMap = map(((int16_t)hT[i]), MIN_TEMPERATURE_X10, MAX_TEMPERATURE_X10, 0, 255);
 8003468:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800346c:	4a70      	ldr	r2, [pc, #448]	; (8003630 <main+0x1638>)
 800346e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003472:	b298      	uxth	r0, r3
 8003474:	23ff      	movs	r3, #255	; 0xff
 8003476:	9300      	str	r3, [sp, #0]
 8003478:	2300      	movs	r3, #0
 800347a:	f44f 72a4 	mov.w	r2, #328	; 0x148
 800347e:	21c8      	movs	r1, #200	; 0xc8
 8003480:	f7fe fd34 	bl	8001eec <map>
 8003484:	ec53 2b10 	vmov	r2, r3, d0
 8003488:	4610      	mov	r0, r2
 800348a:	4619      	mov	r1, r3
 800348c:	f7fd fb64 	bl	8000b58 <__aeabi_d2iz>
 8003490:	4603      	mov	r3, r0
 8003492:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
							if (valMap < 0) valMap = 0;
 8003496:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 800349a:	2b00      	cmp	r3, #0
 800349c:	da02      	bge.n	80034a4 <main+0x14ac>
 800349e:	2300      	movs	r3, #0
 80034a0:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
							if (valMap > 255) valMap = 255;
 80034a4:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 80034a8:	2bff      	cmp	r3, #255	; 0xff
 80034aa:	dd02      	ble.n	80034b2 <main+0x14ba>
 80034ac:	23ff      	movs	r3, #255	; 0xff
 80034ae:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
							LCD_Line(2 + (262 - i), 223, 2 + (262 - i), 477, 1, BLACK);
 80034b2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80034b6:	f5c3 7384 	rsb	r3, r3, #264	; 0x108
 80034ba:	b298      	uxth	r0, r3
 80034bc:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80034c0:	f5c3 7384 	rsb	r3, r3, #264	; 0x108
 80034c4:	b29a      	uxth	r2, r3
 80034c6:	2300      	movs	r3, #0
 80034c8:	9301      	str	r3, [sp, #4]
 80034ca:	2301      	movs	r3, #1
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	f240 13dd 	movw	r3, #477	; 0x1dd
 80034d2:	21df      	movs	r1, #223	; 0xdf
 80034d4:	f001 fa3e 	bl	8004954 <LCD_Line>
							if (valMap)
 80034d8:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d025      	beq.n	800352c <main+0x1534>
								LCD_Line(2 + (262 - i), 223 + (255 - valMap), 2 + (262 - i), 477, 1,
 80034e0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80034e4:	f5c3 7384 	rsb	r3, r3, #264	; 0x108
 80034e8:	b29c      	uxth	r4, r3
 80034ea:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80034ee:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 80034f2:	b29d      	uxth	r5, r3
 80034f4:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80034f8:	f5c3 7384 	rsb	r3, r3, #264	; 0x108
 80034fc:	b29e      	uxth	r6, r3
 80034fe:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003502:	b2d8      	uxtb	r0, r3
 8003504:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8003508:	b2db      	uxtb	r3, r3
 800350a:	43db      	mvns	r3, r3
 800350c:	b2db      	uxtb	r3, r3
 800350e:	461a      	mov	r2, r3
 8003510:	2100      	movs	r1, #0
 8003512:	f001 f918 	bl	8004746 <RGB>
 8003516:	4603      	mov	r3, r0
 8003518:	9301      	str	r3, [sp, #4]
 800351a:	2301      	movs	r3, #1
 800351c:	9300      	str	r3, [sp, #0]
 800351e:	f240 13dd 	movw	r3, #477	; 0x1dd
 8003522:	4632      	mov	r2, r6
 8003524:	4629      	mov	r1, r5
 8003526:	4620      	mov	r0, r4
 8003528:	f001 fa14 	bl	8004954 <LCD_Line>
						for (uint16_t i = 0; i < 263 ; i++) {
 800352c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8003530:	3301      	adds	r3, #1
 8003532:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
 8003536:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800353a:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 800353e:	d993      	bls.n	8003468 <main+0x1470>
										RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));
						}

						for (uint16_t i = 0; i < 263 ; i++) {
 8003540:	2300      	movs	r3, #0
 8003542:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8003546:	e06a      	b.n	800361e <main+0x1626>
							valMap = map(((int16_t)hH[i]), MIN_HUMIDITY_X10, MAX_HUMIDITY_X10, 0, 255);
 8003548:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800354c:	4a39      	ldr	r2, [pc, #228]	; (8003634 <main+0x163c>)
 800354e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003552:	b298      	uxth	r0, r3
 8003554:	23ff      	movs	r3, #255	; 0xff
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	2300      	movs	r3, #0
 800355a:	f44f 7259 	mov.w	r2, #868	; 0x364
 800355e:	2164      	movs	r1, #100	; 0x64
 8003560:	f7fe fcc4 	bl	8001eec <map>
 8003564:	ec53 2b10 	vmov	r2, r3, d0
 8003568:	4610      	mov	r0, r2
 800356a:	4619      	mov	r1, r3
 800356c:	f7fd faf4 	bl	8000b58 <__aeabi_d2iz>
 8003570:	4603      	mov	r3, r0
 8003572:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
							if (valMap < 0) valMap = 0;
 8003576:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 800357a:	2b00      	cmp	r3, #0
 800357c:	da02      	bge.n	8003584 <main+0x158c>
 800357e:	2300      	movs	r3, #0
 8003580:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
							if (valMap > 255) valMap = 255;
 8003584:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 8003588:	2bff      	cmp	r3, #255	; 0xff
 800358a:	dd02      	ble.n	8003592 <main+0x159a>
 800358c:	23ff      	movs	r3, #255	; 0xff
 800358e:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
							LCD_Line(268 + (262 - i), 223, 268 + (262 - i), 477, 1, BLACK);
 8003592:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8003596:	f5c3 7304 	rsb	r3, r3, #528	; 0x210
 800359a:	3302      	adds	r3, #2
 800359c:	b298      	uxth	r0, r3
 800359e:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80035a2:	f5c3 7304 	rsb	r3, r3, #528	; 0x210
 80035a6:	3302      	adds	r3, #2
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	2300      	movs	r3, #0
 80035ac:	9301      	str	r3, [sp, #4]
 80035ae:	2301      	movs	r3, #1
 80035b0:	9300      	str	r3, [sp, #0]
 80035b2:	f240 13dd 	movw	r3, #477	; 0x1dd
 80035b6:	21df      	movs	r1, #223	; 0xdf
 80035b8:	f001 f9cc 	bl	8004954 <LCD_Line>
							if (valMap)
 80035bc:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d027      	beq.n	8003614 <main+0x161c>
								LCD_Line(268 + (262 - i), 223 + (255 - valMap), 268 + (262 - i), 477, 1,
 80035c4:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80035c8:	f5c3 7304 	rsb	r3, r3, #528	; 0x210
 80035cc:	3302      	adds	r3, #2
 80035ce:	b29c      	uxth	r4, r3
 80035d0:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80035d4:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 80035d8:	b29d      	uxth	r5, r3
 80035da:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80035de:	f5c3 7304 	rsb	r3, r3, #528	; 0x210
 80035e2:	3302      	adds	r3, #2
 80035e4:	b29e      	uxth	r6, r3
 80035e6:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80035ea:	b2d8      	uxtb	r0, r3
 80035ec:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	43db      	mvns	r3, r3
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	461a      	mov	r2, r3
 80035f8:	2100      	movs	r1, #0
 80035fa:	f001 f8a4 	bl	8004746 <RGB>
 80035fe:	4603      	mov	r3, r0
 8003600:	9301      	str	r3, [sp, #4]
 8003602:	2301      	movs	r3, #1
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	f240 13dd 	movw	r3, #477	; 0x1dd
 800360a:	4632      	mov	r2, r6
 800360c:	4629      	mov	r1, r5
 800360e:	4620      	mov	r0, r4
 8003610:	f001 f9a0 	bl	8004954 <LCD_Line>
						for (uint16_t i = 0; i < 263 ; i++) {
 8003614:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8003618:	3301      	adds	r3, #1
 800361a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 800361e:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8003622:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 8003626:	d98f      	bls.n	8003548 <main+0x1550>
										RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));
						}

						for (uint16_t i = 0; i < 263 ; i++) {
 8003628:	2300      	movs	r3, #0
 800362a:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 800362e:	e06b      	b.n	8003708 <main+0x1710>
 8003630:	20000524 	.word	0x20000524
 8003634:	2000090c 	.word	0x2000090c
							valMap = map(((int16_t)hP[i]), MIN_PRESSURE_X10, MAX_PRESSURE_X10, 0, 255);
 8003638:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 800363c:	4abb      	ldr	r2, [pc, #748]	; (800392c <main+0x1934>)
 800363e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003642:	b298      	uxth	r0, r3
 8003644:	23ff      	movs	r3, #255	; 0xff
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	2300      	movs	r3, #0
 800364a:	f642 1254 	movw	r2, #10580	; 0x2954
 800364e:	f242 4154 	movw	r1, #9300	; 0x2454
 8003652:	f7fe fc4b 	bl	8001eec <map>
 8003656:	ec53 2b10 	vmov	r2, r3, d0
 800365a:	4610      	mov	r0, r2
 800365c:	4619      	mov	r1, r3
 800365e:	f7fd fa7b 	bl	8000b58 <__aeabi_d2iz>
 8003662:	4603      	mov	r3, r0
 8003664:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
							if (valMap < 0) valMap = 0;
 8003668:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 800366c:	2b00      	cmp	r3, #0
 800366e:	da02      	bge.n	8003676 <main+0x167e>
 8003670:	2300      	movs	r3, #0
 8003672:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
							if (valMap > 255) valMap = 255;
 8003676:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 800367a:	2bff      	cmp	r3, #255	; 0xff
 800367c:	dd02      	ble.n	8003684 <main+0x168c>
 800367e:	23ff      	movs	r3, #255	; 0xff
 8003680:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
							LCD_Line(534 + (262 - i), 223, 534 + (262 - i), 477, 1, BLACK);
 8003684:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8003688:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 800368c:	b298      	uxth	r0, r3
 800368e:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8003692:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 8003696:	b29a      	uxth	r2, r3
 8003698:	2300      	movs	r3, #0
 800369a:	9301      	str	r3, [sp, #4]
 800369c:	2301      	movs	r3, #1
 800369e:	9300      	str	r3, [sp, #0]
 80036a0:	f240 13dd 	movw	r3, #477	; 0x1dd
 80036a4:	21df      	movs	r1, #223	; 0xdf
 80036a6:	f001 f955 	bl	8004954 <LCD_Line>
							if (valMap)
 80036aa:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d025      	beq.n	80036fe <main+0x1706>
								LCD_Line(534 + (262 - i), 223 + (255 - valMap), 534 + (262 - i), 477, 1,
 80036b2:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 80036b6:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 80036ba:	b29c      	uxth	r4, r3
 80036bc:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80036c0:	f5c3 73ef 	rsb	r3, r3, #478	; 0x1de
 80036c4:	b29d      	uxth	r5, r3
 80036c6:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 80036ca:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 80036ce:	b29e      	uxth	r6, r3
 80036d0:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80036d4:	b2d8      	uxtb	r0, r3
 80036d6:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	43db      	mvns	r3, r3
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	461a      	mov	r2, r3
 80036e2:	2100      	movs	r1, #0
 80036e4:	f001 f82f 	bl	8004746 <RGB>
 80036e8:	4603      	mov	r3, r0
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	2301      	movs	r3, #1
 80036ee:	9300      	str	r3, [sp, #0]
 80036f0:	f240 13dd 	movw	r3, #477	; 0x1dd
 80036f4:	4632      	mov	r2, r6
 80036f6:	4629      	mov	r1, r5
 80036f8:	4620      	mov	r0, r4
 80036fa:	f001 f92b 	bl	8004954 <LCD_Line>
						for (uint16_t i = 0; i < 263 ; i++) {
 80036fe:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 8003702:	3301      	adds	r3, #1
 8003704:	f8a7 30a2 	strh.w	r3, [r7, #162]	; 0xa2
 8003708:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	; 0xa2
 800370c:	f5b3 7f83 	cmp.w	r3, #262	; 0x106
 8003710:	d992      	bls.n	8003638 <main+0x1640>
										RGB(255 - (255 - valMap), 0, 255 - (255 - (255 - valMap))));
						}

						//						for (uint32_t i = 0; i <= 65536; i++) TIM1->CCR1 = i;
						viewGraphs = 1;
 8003712:	4b87      	ldr	r3, [pc, #540]	; (8003930 <main+0x1938>)
 8003714:	2201      	movs	r2, #1
 8003716:	701a      	strb	r2, [r3, #0]
					}
				}
			}

			if (rx_index != 0) {
 8003718:	4b86      	ldr	r3, [pc, #536]	; (8003934 <main+0x193c>)
 800371a:	781b      	ldrb	r3, [r3, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 8392 	beq.w	8003e46 <main+0x1e4e>
				if (memcmp(rx_buffer, "TS", 2) == 0) {
 8003722:	2202      	movs	r2, #2
 8003724:	4984      	ldr	r1, [pc, #528]	; (8003938 <main+0x1940>)
 8003726:	4885      	ldr	r0, [pc, #532]	; (800393c <main+0x1944>)
 8003728:	f007 fea6 	bl	800b478 <memcmp>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	f040 808a 	bne.w	8003848 <main+0x1850>

					char val[2];

					val[0] = rx_buffer[2];
 8003734:	4b81      	ldr	r3, [pc, #516]	; (800393c <main+0x1944>)
 8003736:	789b      	ldrb	r3, [r3, #2]
 8003738:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
					val[1] = rx_buffer[3];
 800373c:	4b7f      	ldr	r3, [pc, #508]	; (800393c <main+0x1944>)
 800373e:	78db      	ldrb	r3, [r3, #3]
 8003740:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
					DS3231_setHrs(atoi(val));
 8003744:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003748:	4618      	mov	r0, r3
 800374a:	f007 fe67 	bl	800b41c <atoi>
 800374e:	4603      	mov	r3, r0
 8003750:	b2db      	uxtb	r3, r3
 8003752:	4618      	mov	r0, r3
 8003754:	f7fe f998 	bl	8001a88 <DS3231_setHrs>

					val[0] = rx_buffer[4];
 8003758:	4b78      	ldr	r3, [pc, #480]	; (800393c <main+0x1944>)
 800375a:	791b      	ldrb	r3, [r3, #4]
 800375c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
					val[1] = rx_buffer[5];
 8003760:	4b76      	ldr	r3, [pc, #472]	; (800393c <main+0x1944>)
 8003762:	795b      	ldrb	r3, [r3, #5]
 8003764:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
					DS3231_setMin(atoi(val));
 8003768:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800376c:	4618      	mov	r0, r3
 800376e:	f007 fe55 	bl	800b41c <atoi>
 8003772:	4603      	mov	r3, r0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	4618      	mov	r0, r3
 8003778:	f7fe f956 	bl	8001a28 <DS3231_setMin>

					val[0] = 0;
 800377c:	2300      	movs	r3, #0
 800377e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
					val[1] = 0;
 8003782:	2300      	movs	r3, #0
 8003784:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
					DS3231_setSec(atoi(val));
 8003788:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800378c:	4618      	mov	r0, r3
 800378e:	f007 fe45 	bl	800b41c <atoi>
 8003792:	4603      	mov	r3, r0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	4618      	mov	r0, r3
 8003798:	f7fe f916 	bl	80019c8 <DS3231_setSec>

					val[0] = rx_buffer[6];
 800379c:	4b67      	ldr	r3, [pc, #412]	; (800393c <main+0x1944>)
 800379e:	799b      	ldrb	r3, [r3, #6]
 80037a0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
					val[1] = rx_buffer[7];
 80037a4:	4b65      	ldr	r3, [pc, #404]	; (800393c <main+0x1944>)
 80037a6:	79db      	ldrb	r3, [r3, #7]
 80037a8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
					DS3231_setDate(atoi(val));
 80037ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80037b0:	4618      	mov	r0, r3
 80037b2:	f007 fe33 	bl	800b41c <atoi>
 80037b6:	4603      	mov	r3, r0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7fe f9c4 	bl	8001b48 <DS3231_setDate>

					val[0] = rx_buffer[8];
 80037c0:	4b5e      	ldr	r3, [pc, #376]	; (800393c <main+0x1944>)
 80037c2:	7a1b      	ldrb	r3, [r3, #8]
 80037c4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
					val[1] = rx_buffer[9];
 80037c8:	4b5c      	ldr	r3, [pc, #368]	; (800393c <main+0x1944>)
 80037ca:	7a5b      	ldrb	r3, [r3, #9]
 80037cc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
					DS3231_setMonth(atoi(val));
 80037d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80037d4:	4618      	mov	r0, r3
 80037d6:	f007 fe21 	bl	800b41c <atoi>
 80037da:	4603      	mov	r3, r0
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	4618      	mov	r0, r3
 80037e0:	f7fe f9e2 	bl	8001ba8 <DS3231_setMonth>

					val[0] = rx_buffer[10];
 80037e4:	4b55      	ldr	r3, [pc, #340]	; (800393c <main+0x1944>)
 80037e6:	7a9b      	ldrb	r3, [r3, #10]
 80037e8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
					val[1] = rx_buffer[11];
 80037ec:	4b53      	ldr	r3, [pc, #332]	; (800393c <main+0x1944>)
 80037ee:	7adb      	ldrb	r3, [r3, #11]
 80037f0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
					DS3231_setYear(atoi(val));
 80037f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80037f8:	4618      	mov	r0, r3
 80037fa:	f007 fe0f 	bl	800b41c <atoi>
 80037fe:	4603      	mov	r3, r0
 8003800:	b2db      	uxtb	r3, r3
 8003802:	4618      	mov	r0, r3
 8003804:	f7fe fa00 	bl	8001c08 <DS3231_setYear>

					val[1] = rx_buffer[12];
 8003808:	4b4c      	ldr	r3, [pc, #304]	; (800393c <main+0x1944>)
 800380a:	7b1b      	ldrb	r3, [r3, #12]
 800380c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
					DS3231_setDay(atoi(val));
 8003810:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003814:	4618      	mov	r0, r3
 8003816:	f007 fe01 	bl	800b41c <atoi>
 800381a:	4603      	mov	r3, r0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	4618      	mov	r0, r3
 8003820:	f7fe f962 	bl	8001ae8 <DS3231_setDay>

					for (uint32_t i = 0; i <= 65536; i++) TIM1->CCR1 = i;
 8003824:	2300      	movs	r3, #0
 8003826:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800382a:	e008      	b.n	800383e <main+0x1846>
 800382c:	4a44      	ldr	r2, [pc, #272]	; (8003940 <main+0x1948>)
 800382e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003832:	6353      	str	r3, [r2, #52]	; 0x34
 8003834:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003838:	3301      	adds	r3, #1
 800383a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800383e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003846:	d9f1      	bls.n	800382c <main+0x1834>
				}

				if (memcmp(rx_buffer, "CE", 2) == 0) {
 8003848:	2202      	movs	r2, #2
 800384a:	493e      	ldr	r1, [pc, #248]	; (8003944 <main+0x194c>)
 800384c:	483b      	ldr	r0, [pc, #236]	; (800393c <main+0x1944>)
 800384e:	f007 fe13 	bl	800b478 <memcmp>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d122      	bne.n	800389e <main+0x18a6>
					for (uint16_t i = 0; i < 4096; i++) AT24XX_Update(i, 0);
 8003858:	2300      	movs	r3, #0
 800385a:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
 800385e:	e00a      	b.n	8003876 <main+0x187e>
 8003860:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8003864:	2100      	movs	r1, #0
 8003866:	4618      	mov	r0, r3
 8003868:	f7fd fc3b 	bl	80010e2 <AT24XX_Update>
 800386c:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8003870:	3301      	adds	r3, #1
 8003872:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
 8003876:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800387a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800387e:	d3ef      	bcc.n	8003860 <main+0x1868>
					uint8_t uartTransmit[] = "EEPROM IS CLEANED\r\n";
 8003880:	4b31      	ldr	r3, [pc, #196]	; (8003948 <main+0x1950>)
 8003882:	f107 0420 	add.w	r4, r7, #32
 8003886:	461d      	mov	r5, r3
 8003888:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800388a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800388c:	682b      	ldr	r3, [r5, #0]
 800388e:	6023      	str	r3, [r4, #0]
					HAL_UART_Transmit(&huart1, uartTransmit, sizeof(uartTransmit), 100);
 8003890:	f107 0120 	add.w	r1, r7, #32
 8003894:	2364      	movs	r3, #100	; 0x64
 8003896:	2214      	movs	r2, #20
 8003898:	482c      	ldr	r0, [pc, #176]	; (800394c <main+0x1954>)
 800389a:	f006 fcc8 	bl	800a22e <HAL_UART_Transmit>
				}

				if (memcmp(rx_buffer, "RS", 2) == 0) {
 800389e:	2202      	movs	r2, #2
 80038a0:	492b      	ldr	r1, [pc, #172]	; (8003950 <main+0x1958>)
 80038a2:	4826      	ldr	r0, [pc, #152]	; (800393c <main+0x1944>)
 80038a4:	f007 fde8 	bl	800b478 <memcmp>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f040 82b6 	bne.w	8003e1c <main+0x1e24>

					char valT[4] = { 0 };
 80038b0:	2300      	movs	r3, #0
 80038b2:	61fb      	str	r3, [r7, #28]

					for (uint8_t i = 0; i < 4; i++) valT[i] = rx_buffer[2 + i];
 80038b4:	2300      	movs	r3, #0
 80038b6:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
 80038ba:	e00f      	b.n	80038dc <main+0x18e4>
 80038bc:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 80038c0:	1c9a      	adds	r2, r3, #2
 80038c2:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 80038c6:	491d      	ldr	r1, [pc, #116]	; (800393c <main+0x1944>)
 80038c8:	5c8a      	ldrb	r2, [r1, r2]
 80038ca:	33c8      	adds	r3, #200	; 0xc8
 80038cc:	443b      	add	r3, r7
 80038ce:	f803 2cac 	strb.w	r2, [r3, #-172]
 80038d2:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 80038d6:	3301      	adds	r3, #1
 80038d8:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
 80038dc:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 80038e0:	2b03      	cmp	r3, #3
 80038e2:	d9eb      	bls.n	80038bc <main+0x18c4>

					temperatureRemote = atoi(valT);
 80038e4:	f107 031c 	add.w	r3, r7, #28
 80038e8:	4618      	mov	r0, r3
 80038ea:	f007 fd97 	bl	800b41c <atoi>
 80038ee:	4603      	mov	r3, r0
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7fc fe17 	bl	8000524 <__aeabi_i2d>
 80038f6:	4602      	mov	r2, r0
 80038f8:	460b      	mov	r3, r1
 80038fa:	4916      	ldr	r1, [pc, #88]	; (8003954 <main+0x195c>)
 80038fc:	e9c1 2300 	strd	r2, r3, [r1]
					temperatureRemote = temperatureRemote / 10;
 8003900:	4b14      	ldr	r3, [pc, #80]	; (8003954 <main+0x195c>)
 8003902:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003906:	f04f 0200 	mov.w	r2, #0
 800390a:	4b13      	ldr	r3, [pc, #76]	; (8003958 <main+0x1960>)
 800390c:	f7fc ff9e 	bl	800084c <__aeabi_ddiv>
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	490f      	ldr	r1, [pc, #60]	; (8003954 <main+0x195c>)
 8003916:	e9c1 2300 	strd	r2, r3, [r1]

					char valH[3] = { 0 };
 800391a:	4b10      	ldr	r3, [pc, #64]	; (800395c <main+0x1964>)
 800391c:	881b      	ldrh	r3, [r3, #0]
 800391e:	833b      	strh	r3, [r7, #24]
 8003920:	2300      	movs	r3, #0
 8003922:	76bb      	strb	r3, [r7, #26]

					for (uint8_t i = 0; i < 3; i++) valH[i] = rx_buffer[6 + i];
 8003924:	2300      	movs	r3, #0
 8003926:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
 800392a:	e029      	b.n	8003980 <main+0x1988>
 800392c:	20000cf4 	.word	0x20000cf4
 8003930:	200004d4 	.word	0x200004d4
 8003934:	200010ec 	.word	0x200010ec
 8003938:	08010f14 	.word	0x08010f14
 800393c:	200010dc 	.word	0x200010dc
 8003940:	40010000 	.word	0x40010000
 8003944:	08010f18 	.word	0x08010f18
 8003948:	08010f34 	.word	0x08010f34
 800394c:	20000440 	.word	0x20000440
 8003950:	08010f1c 	.word	0x08010f1c
 8003954:	20000500 	.word	0x20000500
 8003958:	40240000 	.word	0x40240000
 800395c:	08010f48 	.word	0x08010f48
 8003960:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8003964:	1d9a      	adds	r2, r3, #6
 8003966:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 800396a:	499d      	ldr	r1, [pc, #628]	; (8003be0 <main+0x1be8>)
 800396c:	5c8a      	ldrb	r2, [r1, r2]
 800396e:	33c8      	adds	r3, #200	; 0xc8
 8003970:	443b      	add	r3, r7
 8003972:	f803 2cb0 	strb.w	r2, [r3, #-176]
 8003976:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 800397a:	3301      	adds	r3, #1
 800397c:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
 8003980:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8003984:	2b02      	cmp	r3, #2
 8003986:	d9eb      	bls.n	8003960 <main+0x1968>

					humidityRemote = atoi(valH);
 8003988:	f107 0318 	add.w	r3, r7, #24
 800398c:	4618      	mov	r0, r3
 800398e:	f007 fd45 	bl	800b41c <atoi>
 8003992:	4603      	mov	r3, r0
 8003994:	4618      	mov	r0, r3
 8003996:	f7fc fdc5 	bl	8000524 <__aeabi_i2d>
 800399a:	4602      	mov	r2, r0
 800399c:	460b      	mov	r3, r1
 800399e:	4991      	ldr	r1, [pc, #580]	; (8003be4 <main+0x1bec>)
 80039a0:	e9c1 2300 	strd	r2, r3, [r1]
					humidityRemote = humidityRemote / 10;
 80039a4:	4b8f      	ldr	r3, [pc, #572]	; (8003be4 <main+0x1bec>)
 80039a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039aa:	f04f 0200 	mov.w	r2, #0
 80039ae:	4b8e      	ldr	r3, [pc, #568]	; (8003be8 <main+0x1bf0>)
 80039b0:	f7fc ff4c 	bl	800084c <__aeabi_ddiv>
 80039b4:	4602      	mov	r2, r0
 80039b6:	460b      	mov	r3, r1
 80039b8:	498a      	ldr	r1, [pc, #552]	; (8003be4 <main+0x1bec>)
 80039ba:	e9c1 2300 	strd	r2, r3, [r1]

					if ((temperatureRemote != temperatureRemoteLast && temperatureRemote < 85 && temperatureRemote > -40) ||
 80039be:	4b8b      	ldr	r3, [pc, #556]	; (8003bec <main+0x1bf4>)
 80039c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039c4:	4b8a      	ldr	r3, [pc, #552]	; (8003bf0 <main+0x1bf8>)
 80039c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ca:	f7fd f87d 	bl	8000ac8 <__aeabi_dcmpeq>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d115      	bne.n	8003a00 <main+0x1a08>
 80039d4:	4b85      	ldr	r3, [pc, #532]	; (8003bec <main+0x1bf4>)
 80039d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039da:	f04f 0200 	mov.w	r2, #0
 80039de:	4b85      	ldr	r3, [pc, #532]	; (8003bf4 <main+0x1bfc>)
 80039e0:	f7fd f87c 	bl	8000adc <__aeabi_dcmplt>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00a      	beq.n	8003a00 <main+0x1a08>
 80039ea:	4b80      	ldr	r3, [pc, #512]	; (8003bec <main+0x1bf4>)
 80039ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039f0:	f04f 0200 	mov.w	r2, #0
 80039f4:	4b80      	ldr	r3, [pc, #512]	; (8003bf8 <main+0x1c00>)
 80039f6:	f7fd f88f 	bl	8000b18 <__aeabi_dcmpgt>
 80039fa:	4603      	mov	r3, r0
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d118      	bne.n	8003a32 <main+0x1a3a>
							(humidityRemote != humidityRemoteLast && humidityRemote > 0)) {
 8003a00:	4b78      	ldr	r3, [pc, #480]	; (8003be4 <main+0x1bec>)
 8003a02:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a06:	4b7d      	ldr	r3, [pc, #500]	; (8003bfc <main+0x1c04>)
 8003a08:	e9d3 2300 	ldrd	r2, r3, [r3]
					if ((temperatureRemote != temperatureRemoteLast && temperatureRemote < 85 && temperatureRemote > -40) ||
 8003a0c:	f7fd f85c 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f040 8202 	bne.w	8003e1c <main+0x1e24>
							(humidityRemote != humidityRemoteLast && humidityRemote > 0)) {
 8003a18:	4b72      	ldr	r3, [pc, #456]	; (8003be4 <main+0x1bec>)
 8003a1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a1e:	f04f 0200 	mov.w	r2, #0
 8003a22:	f04f 0300 	mov.w	r3, #0
 8003a26:	f7fd f877 	bl	8000b18 <__aeabi_dcmpgt>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	f000 81f5 	beq.w	8003e1c <main+0x1e24>

						remoteSensorLastUpdate = 0;
 8003a32:	4b73      	ldr	r3, [pc, #460]	; (8003c00 <main+0x1c08>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	801a      	strh	r2, [r3, #0]

						sprintf(clockPrint, "%02d", rtcSecLast);
 8003a38:	4b72      	ldr	r3, [pc, #456]	; (8003c04 <main+0x1c0c>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003a42:	4971      	ldr	r1, [pc, #452]	; (8003c08 <main+0x1c10>)
 8003a44:	4618      	mov	r0, r3
 8003a46:	f008 fbf1 	bl	800c22c <siprintf>
						LCD_Font(375, 40, clockPrint, &DejaVu_Sans_48, 1, BLACK);
 8003a4a:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8003a4e:	2300      	movs	r3, #0
 8003a50:	9301      	str	r3, [sp, #4]
 8003a52:	2301      	movs	r3, #1
 8003a54:	9300      	str	r3, [sp, #0]
 8003a56:	4b6d      	ldr	r3, [pc, #436]	; (8003c0c <main+0x1c14>)
 8003a58:	2128      	movs	r1, #40	; 0x28
 8003a5a:	f240 1077 	movw	r0, #375	; 0x177
 8003a5e:	f001 fa16 	bl	8004e8e <LCD_Font>

						char weatherPrintRemoteT[5];
						if (temperatureRemoteLast <= -10) {
 8003a62:	4b63      	ldr	r3, [pc, #396]	; (8003bf0 <main+0x1bf8>)
 8003a64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a68:	f04f 0200 	mov.w	r2, #0
 8003a6c:	4b68      	ldr	r3, [pc, #416]	; (8003c10 <main+0x1c18>)
 8003a6e:	f7fd f83f 	bl	8000af0 <__aeabi_dcmple>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d014      	beq.n	8003aa2 <main+0x1aaa>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003a78:	4b5d      	ldr	r3, [pc, #372]	; (8003bf0 <main+0x1bf8>)
 8003a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7e:	f107 0010 	add.w	r0, r7, #16
 8003a82:	4964      	ldr	r1, [pc, #400]	; (8003c14 <main+0x1c1c>)
 8003a84:	f008 fbd2 	bl	800c22c <siprintf>
							LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003a88:	f107 0210 	add.w	r2, r7, #16
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	9301      	str	r3, [sp, #4]
 8003a90:	2301      	movs	r3, #1
 8003a92:	9300      	str	r3, [sp, #0]
 8003a94:	4b5d      	ldr	r3, [pc, #372]	; (8003c0c <main+0x1c14>)
 8003a96:	215a      	movs	r1, #90	; 0x5a
 8003a98:	f240 1061 	movw	r0, #353	; 0x161
 8003a9c:	f001 f9f7 	bl	8004e8e <LCD_Font>
 8003aa0:	e076      	b.n	8003b90 <main+0x1b98>
						}
						else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 8003aa2:	4b53      	ldr	r3, [pc, #332]	; (8003bf0 <main+0x1bf8>)
 8003aa4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003aa8:	f04f 0200 	mov.w	r2, #0
 8003aac:	f04f 0300 	mov.w	r3, #0
 8003ab0:	f7fd f814 	bl	8000adc <__aeabi_dcmplt>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d01f      	beq.n	8003afa <main+0x1b02>
 8003aba:	4b4d      	ldr	r3, [pc, #308]	; (8003bf0 <main+0x1bf8>)
 8003abc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ac0:	f04f 0200 	mov.w	r2, #0
 8003ac4:	4b52      	ldr	r3, [pc, #328]	; (8003c10 <main+0x1c18>)
 8003ac6:	f7fd f827 	bl	8000b18 <__aeabi_dcmpgt>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d014      	beq.n	8003afa <main+0x1b02>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003ad0:	4b47      	ldr	r3, [pc, #284]	; (8003bf0 <main+0x1bf8>)
 8003ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad6:	f107 0010 	add.w	r0, r7, #16
 8003ada:	494e      	ldr	r1, [pc, #312]	; (8003c14 <main+0x1c1c>)
 8003adc:	f008 fba6 	bl	800c22c <siprintf>
							LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003ae0:	f107 0210 	add.w	r2, r7, #16
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	9301      	str	r3, [sp, #4]
 8003ae8:	2301      	movs	r3, #1
 8003aea:	9300      	str	r3, [sp, #0]
 8003aec:	4b47      	ldr	r3, [pc, #284]	; (8003c0c <main+0x1c14>)
 8003aee:	215a      	movs	r1, #90	; 0x5a
 8003af0:	f240 1081 	movw	r0, #385	; 0x181
 8003af4:	f001 f9cb 	bl	8004e8e <LCD_Font>
 8003af8:	e04a      	b.n	8003b90 <main+0x1b98>
						}
						else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 8003afa:	4b3d      	ldr	r3, [pc, #244]	; (8003bf0 <main+0x1bf8>)
 8003afc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b00:	f04f 0200 	mov.w	r2, #0
 8003b04:	f04f 0300 	mov.w	r3, #0
 8003b08:	f7fd f806 	bl	8000b18 <__aeabi_dcmpgt>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d01f      	beq.n	8003b52 <main+0x1b5a>
 8003b12:	4b37      	ldr	r3, [pc, #220]	; (8003bf0 <main+0x1bf8>)
 8003b14:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b18:	f04f 0200 	mov.w	r2, #0
 8003b1c:	4b32      	ldr	r3, [pc, #200]	; (8003be8 <main+0x1bf0>)
 8003b1e:	f7fc ffdd 	bl	8000adc <__aeabi_dcmplt>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d014      	beq.n	8003b52 <main+0x1b5a>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003b28:	4b31      	ldr	r3, [pc, #196]	; (8003bf0 <main+0x1bf8>)
 8003b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b2e:	f107 0010 	add.w	r0, r7, #16
 8003b32:	4939      	ldr	r1, [pc, #228]	; (8003c18 <main+0x1c20>)
 8003b34:	f008 fb7a 	bl	800c22c <siprintf>
							LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003b38:	f107 0210 	add.w	r2, r7, #16
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	9301      	str	r3, [sp, #4]
 8003b40:	2301      	movs	r3, #1
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	4b31      	ldr	r3, [pc, #196]	; (8003c0c <main+0x1c14>)
 8003b46:	215a      	movs	r1, #90	; 0x5a
 8003b48:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8003b4c:	f001 f99f 	bl	8004e8e <LCD_Font>
 8003b50:	e01e      	b.n	8003b90 <main+0x1b98>
						}
						else if (temperatureRemoteLast >= 10) {
 8003b52:	4b27      	ldr	r3, [pc, #156]	; (8003bf0 <main+0x1bf8>)
 8003b54:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b58:	f04f 0200 	mov.w	r2, #0
 8003b5c:	4b22      	ldr	r3, [pc, #136]	; (8003be8 <main+0x1bf0>)
 8003b5e:	f7fc ffd1 	bl	8000b04 <__aeabi_dcmpge>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d013      	beq.n	8003b90 <main+0x1b98>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003b68:	4b21      	ldr	r3, [pc, #132]	; (8003bf0 <main+0x1bf8>)
 8003b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6e:	f107 0010 	add.w	r0, r7, #16
 8003b72:	4929      	ldr	r1, [pc, #164]	; (8003c18 <main+0x1c20>)
 8003b74:	f008 fb5a 	bl	800c22c <siprintf>
							LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003b78:	f107 0210 	add.w	r2, r7, #16
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	9301      	str	r3, [sp, #4]
 8003b80:	2301      	movs	r3, #1
 8003b82:	9300      	str	r3, [sp, #0]
 8003b84:	4b21      	ldr	r3, [pc, #132]	; (8003c0c <main+0x1c14>)
 8003b86:	215a      	movs	r1, #90	; 0x5a
 8003b88:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8003b8c:	f001 f97f 	bl	8004e8e <LCD_Font>
						}
						temperatureRemoteLast = temperatureRemote;
 8003b90:	4b16      	ldr	r3, [pc, #88]	; (8003bec <main+0x1bf4>)
 8003b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b96:	4916      	ldr	r1, [pc, #88]	; (8003bf0 <main+0x1bf8>)
 8003b98:	e9c1 2300 	strd	r2, r3, [r1]
						if (temperatureRemoteLast <= -10) {
 8003b9c:	4b14      	ldr	r3, [pc, #80]	; (8003bf0 <main+0x1bf8>)
 8003b9e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ba2:	f04f 0200 	mov.w	r2, #0
 8003ba6:	4b1a      	ldr	r3, [pc, #104]	; (8003c10 <main+0x1c18>)
 8003ba8:	f7fc ffa2 	bl	8000af0 <__aeabi_dcmple>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d034      	beq.n	8003c1c <main+0x1c24>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003bb2:	4b0f      	ldr	r3, [pc, #60]	; (8003bf0 <main+0x1bf8>)
 8003bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb8:	f107 0010 	add.w	r0, r7, #16
 8003bbc:	4915      	ldr	r1, [pc, #84]	; (8003c14 <main+0x1c1c>)
 8003bbe:	f008 fb35 	bl	800c22c <siprintf>
							LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 8003bc2:	f107 0210 	add.w	r2, r7, #16
 8003bc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bca:	9301      	str	r3, [sp, #4]
 8003bcc:	2301      	movs	r3, #1
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	4b0e      	ldr	r3, [pc, #56]	; (8003c0c <main+0x1c14>)
 8003bd2:	215a      	movs	r1, #90	; 0x5a
 8003bd4:	f240 1061 	movw	r0, #353	; 0x161
 8003bd8:	f001 f959 	bl	8004e8e <LCD_Font>
 8003bdc:	e098      	b.n	8003d10 <main+0x1d18>
 8003bde:	bf00      	nop
 8003be0:	200010dc 	.word	0x200010dc
 8003be4:	20000510 	.word	0x20000510
 8003be8:	40240000 	.word	0x40240000
 8003bec:	20000500 	.word	0x20000500
 8003bf0:	20000508 	.word	0x20000508
 8003bf4:	40554000 	.word	0x40554000
 8003bf8:	c0440000 	.word	0xc0440000
 8003bfc:	20000518 	.word	0x20000518
 8003c00:	20000004 	.word	0x20000004
 8003c04:	20000000 	.word	0x20000000
 8003c08:	08010ec8 	.word	0x08010ec8
 8003c0c:	08013704 	.word	0x08013704
 8003c10:	c0240000 	.word	0xc0240000
 8003c14:	08010f20 	.word	0x08010f20
 8003c18:	08010f28 	.word	0x08010f28
						}
						else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 8003c1c:	4bab      	ldr	r3, [pc, #684]	; (8003ecc <main+0x1ed4>)
 8003c1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	f04f 0300 	mov.w	r3, #0
 8003c2a:	f7fc ff57 	bl	8000adc <__aeabi_dcmplt>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d020      	beq.n	8003c76 <main+0x1c7e>
 8003c34:	4ba5      	ldr	r3, [pc, #660]	; (8003ecc <main+0x1ed4>)
 8003c36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c3a:	f04f 0200 	mov.w	r2, #0
 8003c3e:	4ba4      	ldr	r3, [pc, #656]	; (8003ed0 <main+0x1ed8>)
 8003c40:	f7fc ff6a 	bl	8000b18 <__aeabi_dcmpgt>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d015      	beq.n	8003c76 <main+0x1c7e>
							sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003c4a:	4ba0      	ldr	r3, [pc, #640]	; (8003ecc <main+0x1ed4>)
 8003c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c50:	f107 0010 	add.w	r0, r7, #16
 8003c54:	499f      	ldr	r1, [pc, #636]	; (8003ed4 <main+0x1edc>)
 8003c56:	f008 fae9 	bl	800c22c <siprintf>
							LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 8003c5a:	f107 0210 	add.w	r2, r7, #16
 8003c5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c62:	9301      	str	r3, [sp, #4]
 8003c64:	2301      	movs	r3, #1
 8003c66:	9300      	str	r3, [sp, #0]
 8003c68:	4b9b      	ldr	r3, [pc, #620]	; (8003ed8 <main+0x1ee0>)
 8003c6a:	215a      	movs	r1, #90	; 0x5a
 8003c6c:	f240 1081 	movw	r0, #385	; 0x181
 8003c70:	f001 f90d 	bl	8004e8e <LCD_Font>
 8003c74:	e04c      	b.n	8003d10 <main+0x1d18>
						}
						else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 8003c76:	4b95      	ldr	r3, [pc, #596]	; (8003ecc <main+0x1ed4>)
 8003c78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c7c:	f04f 0200 	mov.w	r2, #0
 8003c80:	f04f 0300 	mov.w	r3, #0
 8003c84:	f7fc ff48 	bl	8000b18 <__aeabi_dcmpgt>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d020      	beq.n	8003cd0 <main+0x1cd8>
 8003c8e:	4b8f      	ldr	r3, [pc, #572]	; (8003ecc <main+0x1ed4>)
 8003c90:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c94:	f04f 0200 	mov.w	r2, #0
 8003c98:	4b90      	ldr	r3, [pc, #576]	; (8003edc <main+0x1ee4>)
 8003c9a:	f7fc ff1f 	bl	8000adc <__aeabi_dcmplt>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d015      	beq.n	8003cd0 <main+0x1cd8>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003ca4:	4b89      	ldr	r3, [pc, #548]	; (8003ecc <main+0x1ed4>)
 8003ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003caa:	f107 0010 	add.w	r0, r7, #16
 8003cae:	498c      	ldr	r1, [pc, #560]	; (8003ee0 <main+0x1ee8>)
 8003cb0:	f008 fabc 	bl	800c22c <siprintf>
							LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 8003cb4:	f107 0210 	add.w	r2, r7, #16
 8003cb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cbc:	9301      	str	r3, [sp, #4]
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	9300      	str	r3, [sp, #0]
 8003cc2:	4b85      	ldr	r3, [pc, #532]	; (8003ed8 <main+0x1ee0>)
 8003cc4:	215a      	movs	r1, #90	; 0x5a
 8003cc6:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8003cca:	f001 f8e0 	bl	8004e8e <LCD_Font>
 8003cce:	e01f      	b.n	8003d10 <main+0x1d18>
						}
						else if (temperatureRemoteLast >= 10) {
 8003cd0:	4b7e      	ldr	r3, [pc, #504]	; (8003ecc <main+0x1ed4>)
 8003cd2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cd6:	f04f 0200 	mov.w	r2, #0
 8003cda:	4b80      	ldr	r3, [pc, #512]	; (8003edc <main+0x1ee4>)
 8003cdc:	f7fc ff12 	bl	8000b04 <__aeabi_dcmpge>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d014      	beq.n	8003d10 <main+0x1d18>
							sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003ce6:	4b79      	ldr	r3, [pc, #484]	; (8003ecc <main+0x1ed4>)
 8003ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cec:	f107 0010 	add.w	r0, r7, #16
 8003cf0:	497b      	ldr	r1, [pc, #492]	; (8003ee0 <main+0x1ee8>)
 8003cf2:	f008 fa9b 	bl	800c22c <siprintf>
							LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, CYAN);
 8003cf6:	f107 0210 	add.w	r2, r7, #16
 8003cfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cfe:	9301      	str	r3, [sp, #4]
 8003d00:	2301      	movs	r3, #1
 8003d02:	9300      	str	r3, [sp, #0]
 8003d04:	4b74      	ldr	r3, [pc, #464]	; (8003ed8 <main+0x1ee0>)
 8003d06:	215a      	movs	r1, #90	; 0x5a
 8003d08:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8003d0c:	f001 f8bf 	bl	8004e8e <LCD_Font>
						}


						char weatherPrintRemoteH[4];

						if (humidityRemoteLast >= 10) {
 8003d10:	4b74      	ldr	r3, [pc, #464]	; (8003ee4 <main+0x1eec>)
 8003d12:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d16:	f04f 0200 	mov.w	r2, #0
 8003d1a:	4b70      	ldr	r3, [pc, #448]	; (8003edc <main+0x1ee4>)
 8003d1c:	f7fc fef2 	bl	8000b04 <__aeabi_dcmpge>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d014      	beq.n	8003d50 <main+0x1d58>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8003d26:	4b6f      	ldr	r3, [pc, #444]	; (8003ee4 <main+0x1eec>)
 8003d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2c:	f107 000c 	add.w	r0, r7, #12
 8003d30:	4968      	ldr	r1, [pc, #416]	; (8003ed4 <main+0x1edc>)
 8003d32:	f008 fa7b 	bl	800c22c <siprintf>
							LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 8003d36:	f107 020c 	add.w	r2, r7, #12
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	9301      	str	r3, [sp, #4]
 8003d3e:	2301      	movs	r3, #1
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	4b65      	ldr	r3, [pc, #404]	; (8003ed8 <main+0x1ee0>)
 8003d44:	2128      	movs	r1, #40	; 0x28
 8003d46:	f240 1073 	movw	r0, #371	; 0x173
 8003d4a:	f001 f8a0 	bl	8004e8e <LCD_Font>
 8003d4e:	e01e      	b.n	8003d8e <main+0x1d96>
						}
						else if (humidityRemoteLast < 10) {
 8003d50:	4b64      	ldr	r3, [pc, #400]	; (8003ee4 <main+0x1eec>)
 8003d52:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d56:	f04f 0200 	mov.w	r2, #0
 8003d5a:	4b60      	ldr	r3, [pc, #384]	; (8003edc <main+0x1ee4>)
 8003d5c:	f7fc febe 	bl	8000adc <__aeabi_dcmplt>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d013      	beq.n	8003d8e <main+0x1d96>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8003d66:	4b5f      	ldr	r3, [pc, #380]	; (8003ee4 <main+0x1eec>)
 8003d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6c:	f107 000c 	add.w	r0, r7, #12
 8003d70:	4958      	ldr	r1, [pc, #352]	; (8003ed4 <main+0x1edc>)
 8003d72:	f008 fa5b 	bl	800c22c <siprintf>
							LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 8003d76:	f107 020c 	add.w	r2, r7, #12
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	9301      	str	r3, [sp, #4]
 8003d7e:	2301      	movs	r3, #1
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	4b55      	ldr	r3, [pc, #340]	; (8003ed8 <main+0x1ee0>)
 8003d84:	2128      	movs	r1, #40	; 0x28
 8003d86:	f240 1093 	movw	r0, #403	; 0x193
 8003d8a:	f001 f880 	bl	8004e8e <LCD_Font>
						}

						humidityRemoteLast = humidityRemote;
 8003d8e:	4b56      	ldr	r3, [pc, #344]	; (8003ee8 <main+0x1ef0>)
 8003d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d94:	4953      	ldr	r1, [pc, #332]	; (8003ee4 <main+0x1eec>)
 8003d96:	e9c1 2300 	strd	r2, r3, [r1]

						if (humidityRemoteLast >= 10) {
 8003d9a:	4b52      	ldr	r3, [pc, #328]	; (8003ee4 <main+0x1eec>)
 8003d9c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003da0:	f04f 0200 	mov.w	r2, #0
 8003da4:	4b4d      	ldr	r3, [pc, #308]	; (8003edc <main+0x1ee4>)
 8003da6:	f7fc fead 	bl	8000b04 <__aeabi_dcmpge>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d015      	beq.n	8003ddc <main+0x1de4>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8003db0:	4b4c      	ldr	r3, [pc, #304]	; (8003ee4 <main+0x1eec>)
 8003db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db6:	f107 000c 	add.w	r0, r7, #12
 8003dba:	4946      	ldr	r1, [pc, #280]	; (8003ed4 <main+0x1edc>)
 8003dbc:	f008 fa36 	bl	800c22c <siprintf>
							LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, CYAN);
 8003dc0:	f107 020c 	add.w	r2, r7, #12
 8003dc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003dc8:	9301      	str	r3, [sp, #4]
 8003dca:	2301      	movs	r3, #1
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	4b42      	ldr	r3, [pc, #264]	; (8003ed8 <main+0x1ee0>)
 8003dd0:	2128      	movs	r1, #40	; 0x28
 8003dd2:	f240 1073 	movw	r0, #371	; 0x173
 8003dd6:	f001 f85a 	bl	8004e8e <LCD_Font>
 8003dda:	e01f      	b.n	8003e1c <main+0x1e24>
						}
						else if (humidityRemoteLast < 10) {
 8003ddc:	4b41      	ldr	r3, [pc, #260]	; (8003ee4 <main+0x1eec>)
 8003dde:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003de2:	f04f 0200 	mov.w	r2, #0
 8003de6:	4b3d      	ldr	r3, [pc, #244]	; (8003edc <main+0x1ee4>)
 8003de8:	f7fc fe78 	bl	8000adc <__aeabi_dcmplt>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d014      	beq.n	8003e1c <main+0x1e24>
							sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8003df2:	4b3c      	ldr	r3, [pc, #240]	; (8003ee4 <main+0x1eec>)
 8003df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df8:	f107 000c 	add.w	r0, r7, #12
 8003dfc:	4935      	ldr	r1, [pc, #212]	; (8003ed4 <main+0x1edc>)
 8003dfe:	f008 fa15 	bl	800c22c <siprintf>
							LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, CYAN);
 8003e02:	f107 020c 	add.w	r2, r7, #12
 8003e06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e0a:	9301      	str	r3, [sp, #4]
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	9300      	str	r3, [sp, #0]
 8003e10:	4b31      	ldr	r3, [pc, #196]	; (8003ed8 <main+0x1ee0>)
 8003e12:	2128      	movs	r1, #40	; 0x28
 8003e14:	f240 1093 	movw	r0, #403	; 0x193
 8003e18:	f001 f839 	bl	8004e8e <LCD_Font>
						}
					}
				}
				rx_index = 0;
 8003e1c:	4b33      	ldr	r3, [pc, #204]	; (8003eec <main+0x1ef4>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	701a      	strb	r2, [r3, #0]
				for (uint8_t i = 0; i < UART_RX_BUFFER_SIZE; i++) rx_buffer[i] = 0;
 8003e22:	2300      	movs	r3, #0
 8003e24:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8003e28:	e009      	b.n	8003e3e <main+0x1e46>
 8003e2a:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8003e2e:	4a30      	ldr	r2, [pc, #192]	; (8003ef0 <main+0x1ef8>)
 8003e30:	2100      	movs	r1, #0
 8003e32:	54d1      	strb	r1, [r2, r3]
 8003e34:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8003e38:	3301      	adds	r3, #1
 8003e3a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8003e3e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8003e42:	2b0f      	cmp	r3, #15
 8003e44:	d9f1      	bls.n	8003e2a <main+0x1e32>
			}

			remoteSensorLastUpdate++;
 8003e46:	4b2b      	ldr	r3, [pc, #172]	; (8003ef4 <main+0x1efc>)
 8003e48:	881b      	ldrh	r3, [r3, #0]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	b29a      	uxth	r2, r3
 8003e4e:	4b29      	ldr	r3, [pc, #164]	; (8003ef4 <main+0x1efc>)
 8003e50:	801a      	strh	r2, [r3, #0]

			if (remoteSensorLastUpdate > WAIT_REMOTE_SENSOR_SEC) {
 8003e52:	4b28      	ldr	r3, [pc, #160]	; (8003ef4 <main+0x1efc>)
 8003e54:	881b      	ldrh	r3, [r3, #0]
 8003e56:	2b64      	cmp	r3, #100	; 0x64
 8003e58:	f240 8108 	bls.w	800406c <main+0x2074>

				if (temperatureRemoteLast && humidityRemoteLast) {
 8003e5c:	4b1b      	ldr	r3, [pc, #108]	; (8003ecc <main+0x1ed4>)
 8003e5e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e62:	f04f 0200 	mov.w	r2, #0
 8003e66:	f04f 0300 	mov.w	r3, #0
 8003e6a:	f7fc fe2d 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	f040 80fb 	bne.w	800406c <main+0x2074>
 8003e76:	4b1b      	ldr	r3, [pc, #108]	; (8003ee4 <main+0x1eec>)
 8003e78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e7c:	f04f 0200 	mov.w	r2, #0
 8003e80:	f04f 0300 	mov.w	r3, #0
 8003e84:	f7fc fe20 	bl	8000ac8 <__aeabi_dcmpeq>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	f040 80ee 	bne.w	800406c <main+0x2074>

					char weatherPrintRemoteT[5];
					if (temperatureRemoteLast <= -10) {
 8003e90:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <main+0x1ed4>)
 8003e92:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e96:	f04f 0200 	mov.w	r2, #0
 8003e9a:	4b0d      	ldr	r3, [pc, #52]	; (8003ed0 <main+0x1ed8>)
 8003e9c:	f7fc fe28 	bl	8000af0 <__aeabi_dcmple>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d028      	beq.n	8003ef8 <main+0x1f00>
						sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003ea6:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <main+0x1ed4>)
 8003ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eac:	1d38      	adds	r0, r7, #4
 8003eae:	4909      	ldr	r1, [pc, #36]	; (8003ed4 <main+0x1edc>)
 8003eb0:	f008 f9bc 	bl	800c22c <siprintf>
						LCD_Font(353, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003eb4:	1d3a      	adds	r2, r7, #4
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	9301      	str	r3, [sp, #4]
 8003eba:	2301      	movs	r3, #1
 8003ebc:	9300      	str	r3, [sp, #0]
 8003ebe:	4b06      	ldr	r3, [pc, #24]	; (8003ed8 <main+0x1ee0>)
 8003ec0:	215a      	movs	r1, #90	; 0x5a
 8003ec2:	f240 1061 	movw	r0, #353	; 0x161
 8003ec6:	f000 ffe2 	bl	8004e8e <LCD_Font>
 8003eca:	e086      	b.n	8003fda <main+0x1fe2>
 8003ecc:	20000508 	.word	0x20000508
 8003ed0:	c0240000 	.word	0xc0240000
 8003ed4:	08010f20 	.word	0x08010f20
 8003ed8:	08013704 	.word	0x08013704
 8003edc:	40240000 	.word	0x40240000
 8003ee0:	08010f28 	.word	0x08010f28
 8003ee4:	20000518 	.word	0x20000518
 8003ee8:	20000510 	.word	0x20000510
 8003eec:	200010ec 	.word	0x200010ec
 8003ef0:	200010dc 	.word	0x200010dc
 8003ef4:	20000004 	.word	0x20000004
					}
					else if (temperatureRemoteLast < 0 && temperatureRemoteLast > -10) {
 8003ef8:	4b61      	ldr	r3, [pc, #388]	; (8004080 <main+0x2088>)
 8003efa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003efe:	f04f 0200 	mov.w	r2, #0
 8003f02:	f04f 0300 	mov.w	r3, #0
 8003f06:	f7fc fde9 	bl	8000adc <__aeabi_dcmplt>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d01d      	beq.n	8003f4c <main+0x1f54>
 8003f10:	4b5b      	ldr	r3, [pc, #364]	; (8004080 <main+0x2088>)
 8003f12:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f16:	f04f 0200 	mov.w	r2, #0
 8003f1a:	4b5a      	ldr	r3, [pc, #360]	; (8004084 <main+0x208c>)
 8003f1c:	f7fc fdfc 	bl	8000b18 <__aeabi_dcmpgt>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d012      	beq.n	8003f4c <main+0x1f54>
						sprintf(weatherPrintRemoteT, "%.1f", temperatureRemoteLast);
 8003f26:	4b56      	ldr	r3, [pc, #344]	; (8004080 <main+0x2088>)
 8003f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2c:	1d38      	adds	r0, r7, #4
 8003f2e:	4956      	ldr	r1, [pc, #344]	; (8004088 <main+0x2090>)
 8003f30:	f008 f97c 	bl	800c22c <siprintf>
						LCD_Font(385, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003f34:	1d3a      	adds	r2, r7, #4
 8003f36:	2300      	movs	r3, #0
 8003f38:	9301      	str	r3, [sp, #4]
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	9300      	str	r3, [sp, #0]
 8003f3e:	4b53      	ldr	r3, [pc, #332]	; (800408c <main+0x2094>)
 8003f40:	215a      	movs	r1, #90	; 0x5a
 8003f42:	f240 1081 	movw	r0, #385	; 0x181
 8003f46:	f000 ffa2 	bl	8004e8e <LCD_Font>
 8003f4a:	e046      	b.n	8003fda <main+0x1fe2>
					}
					else if (temperatureRemoteLast > 0 && temperatureRemoteLast < 10) {
 8003f4c:	4b4c      	ldr	r3, [pc, #304]	; (8004080 <main+0x2088>)
 8003f4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f52:	f04f 0200 	mov.w	r2, #0
 8003f56:	f04f 0300 	mov.w	r3, #0
 8003f5a:	f7fc fddd 	bl	8000b18 <__aeabi_dcmpgt>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d01d      	beq.n	8003fa0 <main+0x1fa8>
 8003f64:	4b46      	ldr	r3, [pc, #280]	; (8004080 <main+0x2088>)
 8003f66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f6a:	f04f 0200 	mov.w	r2, #0
 8003f6e:	4b48      	ldr	r3, [pc, #288]	; (8004090 <main+0x2098>)
 8003f70:	f7fc fdb4 	bl	8000adc <__aeabi_dcmplt>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d012      	beq.n	8003fa0 <main+0x1fa8>
						sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003f7a:	4b41      	ldr	r3, [pc, #260]	; (8004080 <main+0x2088>)
 8003f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f80:	1d38      	adds	r0, r7, #4
 8003f82:	4944      	ldr	r1, [pc, #272]	; (8004094 <main+0x209c>)
 8003f84:	f008 f952 	bl	800c22c <siprintf>
						LCD_Font(362, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003f88:	1d3a      	adds	r2, r7, #4
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	9301      	str	r3, [sp, #4]
 8003f8e:	2301      	movs	r3, #1
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	4b3e      	ldr	r3, [pc, #248]	; (800408c <main+0x2094>)
 8003f94:	215a      	movs	r1, #90	; 0x5a
 8003f96:	f44f 70b5 	mov.w	r0, #362	; 0x16a
 8003f9a:	f000 ff78 	bl	8004e8e <LCD_Font>
 8003f9e:	e01c      	b.n	8003fda <main+0x1fe2>
					}
					else if (temperatureRemoteLast >= 10) {
 8003fa0:	4b37      	ldr	r3, [pc, #220]	; (8004080 <main+0x2088>)
 8003fa2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003fa6:	f04f 0200 	mov.w	r2, #0
 8003faa:	4b39      	ldr	r3, [pc, #228]	; (8004090 <main+0x2098>)
 8003fac:	f7fc fdaa 	bl	8000b04 <__aeabi_dcmpge>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d011      	beq.n	8003fda <main+0x1fe2>
						sprintf(weatherPrintRemoteT, "+%.1f", temperatureRemoteLast);
 8003fb6:	4b32      	ldr	r3, [pc, #200]	; (8004080 <main+0x2088>)
 8003fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fbc:	1d38      	adds	r0, r7, #4
 8003fbe:	4935      	ldr	r1, [pc, #212]	; (8004094 <main+0x209c>)
 8003fc0:	f008 f934 	bl	800c22c <siprintf>
						LCD_Font(330, 90, weatherPrintRemoteT, &DejaVu_Sans_48, 1, BLACK);
 8003fc4:	1d3a      	adds	r2, r7, #4
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	9301      	str	r3, [sp, #4]
 8003fca:	2301      	movs	r3, #1
 8003fcc:	9300      	str	r3, [sp, #0]
 8003fce:	4b2f      	ldr	r3, [pc, #188]	; (800408c <main+0x2094>)
 8003fd0:	215a      	movs	r1, #90	; 0x5a
 8003fd2:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8003fd6:	f000 ff5a 	bl	8004e8e <LCD_Font>
					}

					char weatherPrintRemoteH[4];

					if (humidityRemoteLast >= 10) {
 8003fda:	4b2f      	ldr	r3, [pc, #188]	; (8004098 <main+0x20a0>)
 8003fdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003fe0:	f04f 0200 	mov.w	r2, #0
 8003fe4:	4b2a      	ldr	r3, [pc, #168]	; (8004090 <main+0x2098>)
 8003fe6:	f7fc fd8d 	bl	8000b04 <__aeabi_dcmpge>
 8003fea:	4603      	mov	r3, r0
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d012      	beq.n	8004016 <main+0x201e>
						sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 8003ff0:	4b29      	ldr	r3, [pc, #164]	; (8004098 <main+0x20a0>)
 8003ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff6:	4638      	mov	r0, r7
 8003ff8:	4923      	ldr	r1, [pc, #140]	; (8004088 <main+0x2090>)
 8003ffa:	f008 f917 	bl	800c22c <siprintf>
						LCD_Font(371, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 8003ffe:	463a      	mov	r2, r7
 8004000:	2300      	movs	r3, #0
 8004002:	9301      	str	r3, [sp, #4]
 8004004:	2301      	movs	r3, #1
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	4b20      	ldr	r3, [pc, #128]	; (800408c <main+0x2094>)
 800400a:	2128      	movs	r1, #40	; 0x28
 800400c:	f240 1073 	movw	r0, #371	; 0x173
 8004010:	f000 ff3d 	bl	8004e8e <LCD_Font>
 8004014:	e01c      	b.n	8004050 <main+0x2058>
					}
					else if (humidityRemoteLast < 10) {
 8004016:	4b20      	ldr	r3, [pc, #128]	; (8004098 <main+0x20a0>)
 8004018:	e9d3 0100 	ldrd	r0, r1, [r3]
 800401c:	f04f 0200 	mov.w	r2, #0
 8004020:	4b1b      	ldr	r3, [pc, #108]	; (8004090 <main+0x2098>)
 8004022:	f7fc fd5b 	bl	8000adc <__aeabi_dcmplt>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d011      	beq.n	8004050 <main+0x2058>
						sprintf(weatherPrintRemoteH, "%.1f", humidityRemoteLast);
 800402c:	4b1a      	ldr	r3, [pc, #104]	; (8004098 <main+0x20a0>)
 800402e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004032:	4638      	mov	r0, r7
 8004034:	4914      	ldr	r1, [pc, #80]	; (8004088 <main+0x2090>)
 8004036:	f008 f8f9 	bl	800c22c <siprintf>
						LCD_Font(403, 40, weatherPrintRemoteH, &DejaVu_Sans_48, 1, BLACK);
 800403a:	463a      	mov	r2, r7
 800403c:	2300      	movs	r3, #0
 800403e:	9301      	str	r3, [sp, #4]
 8004040:	2301      	movs	r3, #1
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	4b11      	ldr	r3, [pc, #68]	; (800408c <main+0x2094>)
 8004046:	2128      	movs	r1, #40	; 0x28
 8004048:	f240 1093 	movw	r0, #403	; 0x193
 800404c:	f000 ff1f 	bl	8004e8e <LCD_Font>
					}

					temperatureRemoteLast = 0;
 8004050:	490b      	ldr	r1, [pc, #44]	; (8004080 <main+0x2088>)
 8004052:	f04f 0200 	mov.w	r2, #0
 8004056:	f04f 0300 	mov.w	r3, #0
 800405a:	e9c1 2300 	strd	r2, r3, [r1]
					humidityRemoteLast = 0;
 800405e:	490e      	ldr	r1, [pc, #56]	; (8004098 <main+0x20a0>)
 8004060:	f04f 0200 	mov.w	r2, #0
 8004064:	f04f 0300 	mov.w	r3, #0
 8004068:	e9c1 2300 	strd	r2, r3, [r1]
				}
			}
			rtcSecLast = rtcSec;
 800406c:	4b0b      	ldr	r3, [pc, #44]	; (800409c <main+0x20a4>)
 800406e:	781a      	ldrb	r2, [r3, #0]
 8004070:	4b0b      	ldr	r3, [pc, #44]	; (80040a0 <main+0x20a8>)
 8004072:	701a      	strb	r2, [r3, #0]
		}

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_IWDG_Refresh(&hiwdg); //IWDG->KR = 0x0000AAAAU;
 8004074:	480b      	ldr	r0, [pc, #44]	; (80040a4 <main+0x20ac>)
 8004076:	f004 faae 	bl	80085d6 <HAL_IWDG_Refresh>
	while (1) {
 800407a:	f7fe b9a3 	b.w	80023c4 <main+0x3cc>
 800407e:	bf00      	nop
 8004080:	20000508 	.word	0x20000508
 8004084:	c0240000 	.word	0xc0240000
 8004088:	08010f20 	.word	0x08010f20
 800408c:	08013704 	.word	0x08013704
 8004090:	40240000 	.word	0x40240000
 8004094:	08010f28 	.word	0x08010f28
 8004098:	20000518 	.word	0x20000518
 800409c:	200004d5 	.word	0x200004d5
 80040a0:	20000000 	.word	0x20000000
 80040a4:	2000030c 	.word	0x2000030c

080040a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b094      	sub	sp, #80	; 0x50
 80040ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040ae:	f107 0320 	add.w	r3, r7, #32
 80040b2:	2230      	movs	r2, #48	; 0x30
 80040b4:	2100      	movs	r1, #0
 80040b6:	4618      	mov	r0, r3
 80040b8:	f007 f9fc 	bl	800b4b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040bc:	f107 030c 	add.w	r3, r7, #12
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
 80040c4:	605a      	str	r2, [r3, #4]
 80040c6:	609a      	str	r2, [r3, #8]
 80040c8:	60da      	str	r2, [r3, #12]
 80040ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80040cc:	2300      	movs	r3, #0
 80040ce:	60bb      	str	r3, [r7, #8]
 80040d0:	4b2a      	ldr	r3, [pc, #168]	; (800417c <SystemClock_Config+0xd4>)
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	4a29      	ldr	r2, [pc, #164]	; (800417c <SystemClock_Config+0xd4>)
 80040d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040da:	6413      	str	r3, [r2, #64]	; 0x40
 80040dc:	4b27      	ldr	r3, [pc, #156]	; (800417c <SystemClock_Config+0xd4>)
 80040de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040e4:	60bb      	str	r3, [r7, #8]
 80040e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80040e8:	2300      	movs	r3, #0
 80040ea:	607b      	str	r3, [r7, #4]
 80040ec:	4b24      	ldr	r3, [pc, #144]	; (8004180 <SystemClock_Config+0xd8>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a23      	ldr	r2, [pc, #140]	; (8004180 <SystemClock_Config+0xd8>)
 80040f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040f6:	6013      	str	r3, [r2, #0]
 80040f8:	4b21      	ldr	r3, [pc, #132]	; (8004180 <SystemClock_Config+0xd8>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004100:	607b      	str	r3, [r7, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 8004104:	230d      	movs	r3, #13
 8004106:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004108:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800410c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800410e:	2301      	movs	r3, #1
 8004110:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004112:	2301      	movs	r3, #1
 8004114:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004116:	2302      	movs	r3, #2
 8004118:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800411a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800411e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004120:	2304      	movs	r3, #4
 8004122:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004124:	23a8      	movs	r3, #168	; 0xa8
 8004126:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004128:	2302      	movs	r3, #2
 800412a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800412c:	2307      	movs	r3, #7
 800412e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004130:	f107 0320 	add.w	r3, r7, #32
 8004134:	4618      	mov	r0, r3
 8004136:	f004 fa5f 	bl	80085f8 <HAL_RCC_OscConfig>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8004140:	f000 fafc 	bl	800473c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004144:	230f      	movs	r3, #15
 8004146:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004148:	2302      	movs	r3, #2
 800414a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004150:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004154:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004156:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800415a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800415c:	f107 030c 	add.w	r3, r7, #12
 8004160:	2105      	movs	r1, #5
 8004162:	4618      	mov	r0, r3
 8004164:	f004 fcc0 	bl	8008ae8 <HAL_RCC_ClockConfig>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800416e:	f000 fae5 	bl	800473c <Error_Handler>
  }
}
 8004172:	bf00      	nop
 8004174:	3750      	adds	r7, #80	; 0x50
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	40023800 	.word	0x40023800
 8004180:	40007000 	.word	0x40007000

08004184 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800418a:	463b      	mov	r3, r7
 800418c:	2200      	movs	r2, #0
 800418e:	601a      	str	r2, [r3, #0]
 8004190:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8004192:	4b14      	ldr	r3, [pc, #80]	; (80041e4 <MX_DAC_Init+0x60>)
 8004194:	4a14      	ldr	r2, [pc, #80]	; (80041e8 <MX_DAC_Init+0x64>)
 8004196:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8004198:	4812      	ldr	r0, [pc, #72]	; (80041e4 <MX_DAC_Init+0x60>)
 800419a:	f002 f87c 	bl	8006296 <HAL_DAC_Init>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d001      	beq.n	80041a8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80041a4:	f000 faca 	bl	800473c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80041a8:	2300      	movs	r3, #0
 80041aa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80041ac:	2300      	movs	r3, #0
 80041ae:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80041b0:	463b      	mov	r3, r7
 80041b2:	2200      	movs	r2, #0
 80041b4:	4619      	mov	r1, r3
 80041b6:	480b      	ldr	r0, [pc, #44]	; (80041e4 <MX_DAC_Init+0x60>)
 80041b8:	f002 f88f 	bl	80062da <HAL_DAC_ConfigChannel>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d001      	beq.n	80041c6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80041c2:	f000 fabb 	bl	800473c <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80041c6:	463b      	mov	r3, r7
 80041c8:	2210      	movs	r2, #16
 80041ca:	4619      	mov	r1, r3
 80041cc:	4805      	ldr	r0, [pc, #20]	; (80041e4 <MX_DAC_Init+0x60>)
 80041ce:	f002 f884 	bl	80062da <HAL_DAC_ConfigChannel>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80041d8:	f000 fab0 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80041dc:	bf00      	nop
 80041de:	3708      	adds	r7, #8
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	200002a4 	.word	0x200002a4
 80041e8:	40007400 	.word	0x40007400

080041ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80041f0:	4b12      	ldr	r3, [pc, #72]	; (800423c <MX_I2C1_Init+0x50>)
 80041f2:	4a13      	ldr	r2, [pc, #76]	; (8004240 <MX_I2C1_Init+0x54>)
 80041f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80041f6:	4b11      	ldr	r3, [pc, #68]	; (800423c <MX_I2C1_Init+0x50>)
 80041f8:	4a12      	ldr	r2, [pc, #72]	; (8004244 <MX_I2C1_Init+0x58>)
 80041fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80041fc:	4b0f      	ldr	r3, [pc, #60]	; (800423c <MX_I2C1_Init+0x50>)
 80041fe:	2200      	movs	r2, #0
 8004200:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004202:	4b0e      	ldr	r3, [pc, #56]	; (800423c <MX_I2C1_Init+0x50>)
 8004204:	2200      	movs	r2, #0
 8004206:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004208:	4b0c      	ldr	r3, [pc, #48]	; (800423c <MX_I2C1_Init+0x50>)
 800420a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800420e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004210:	4b0a      	ldr	r3, [pc, #40]	; (800423c <MX_I2C1_Init+0x50>)
 8004212:	2200      	movs	r2, #0
 8004214:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004216:	4b09      	ldr	r3, [pc, #36]	; (800423c <MX_I2C1_Init+0x50>)
 8004218:	2200      	movs	r2, #0
 800421a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800421c:	4b07      	ldr	r3, [pc, #28]	; (800423c <MX_I2C1_Init+0x50>)
 800421e:	2200      	movs	r2, #0
 8004220:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004222:	4b06      	ldr	r3, [pc, #24]	; (800423c <MX_I2C1_Init+0x50>)
 8004224:	2200      	movs	r2, #0
 8004226:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004228:	4804      	ldr	r0, [pc, #16]	; (800423c <MX_I2C1_Init+0x50>)
 800422a:	f002 fc01 	bl	8006a30 <HAL_I2C_Init>
 800422e:	4603      	mov	r3, r0
 8004230:	2b00      	cmp	r3, #0
 8004232:	d001      	beq.n	8004238 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8004234:	f000 fa82 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004238:	bf00      	nop
 800423a:	bd80      	pop	{r7, pc}
 800423c:	200002b8 	.word	0x200002b8
 8004240:	40005400 	.word	0x40005400
 8004244:	00061a80 	.word	0x00061a80

08004248 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800424c:	4b09      	ldr	r3, [pc, #36]	; (8004274 <MX_IWDG_Init+0x2c>)
 800424e:	4a0a      	ldr	r2, [pc, #40]	; (8004278 <MX_IWDG_Init+0x30>)
 8004250:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8004252:	4b08      	ldr	r3, [pc, #32]	; (8004274 <MX_IWDG_Init+0x2c>)
 8004254:	2206      	movs	r2, #6
 8004256:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 8004258:	4b06      	ldr	r3, [pc, #24]	; (8004274 <MX_IWDG_Init+0x2c>)
 800425a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800425e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004260:	4804      	ldr	r0, [pc, #16]	; (8004274 <MX_IWDG_Init+0x2c>)
 8004262:	f004 f976 	bl	8008552 <HAL_IWDG_Init>
 8004266:	4603      	mov	r3, r0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d001      	beq.n	8004270 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800426c:	f000 fa66 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8004270:	bf00      	nop
 8004272:	bd80      	pop	{r7, pc}
 8004274:	2000030c 	.word	0x2000030c
 8004278:	40003000 	.word	0x40003000

0800427c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b086      	sub	sp, #24
 8004280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004282:	1d3b      	adds	r3, r7, #4
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	605a      	str	r2, [r3, #4]
 800428a:	609a      	str	r2, [r3, #8]
 800428c:	60da      	str	r2, [r3, #12]
 800428e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8004290:	2300      	movs	r3, #0
 8004292:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004294:	4b24      	ldr	r3, [pc, #144]	; (8004328 <MX_RTC_Init+0xac>)
 8004296:	4a25      	ldr	r2, [pc, #148]	; (800432c <MX_RTC_Init+0xb0>)
 8004298:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800429a:	4b23      	ldr	r3, [pc, #140]	; (8004328 <MX_RTC_Init+0xac>)
 800429c:	2200      	movs	r2, #0
 800429e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80042a0:	4b21      	ldr	r3, [pc, #132]	; (8004328 <MX_RTC_Init+0xac>)
 80042a2:	227f      	movs	r2, #127	; 0x7f
 80042a4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80042a6:	4b20      	ldr	r3, [pc, #128]	; (8004328 <MX_RTC_Init+0xac>)
 80042a8:	22ff      	movs	r2, #255	; 0xff
 80042aa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80042ac:	4b1e      	ldr	r3, [pc, #120]	; (8004328 <MX_RTC_Init+0xac>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80042b2:	4b1d      	ldr	r3, [pc, #116]	; (8004328 <MX_RTC_Init+0xac>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80042b8:	4b1b      	ldr	r3, [pc, #108]	; (8004328 <MX_RTC_Init+0xac>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80042be:	481a      	ldr	r0, [pc, #104]	; (8004328 <MX_RTC_Init+0xac>)
 80042c0:	f004 ff14 	bl	80090ec <HAL_RTC_Init>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80042ca:	f000 fa37 	bl	800473c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80042ce:	2300      	movs	r3, #0
 80042d0:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 80042d2:	2300      	movs	r3, #0
 80042d4:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 80042d6:	2300      	movs	r3, #0
 80042d8:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80042da:	2300      	movs	r3, #0
 80042dc:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80042de:	2300      	movs	r3, #0
 80042e0:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80042e2:	1d3b      	adds	r3, r7, #4
 80042e4:	2200      	movs	r2, #0
 80042e6:	4619      	mov	r1, r3
 80042e8:	480f      	ldr	r0, [pc, #60]	; (8004328 <MX_RTC_Init+0xac>)
 80042ea:	f004 ff90 	bl	800920e <HAL_RTC_SetTime>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d001      	beq.n	80042f8 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80042f4:	f000 fa22 	bl	800473c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80042f8:	2301      	movs	r3, #1
 80042fa:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80042fc:	2301      	movs	r3, #1
 80042fe:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8004300:	2301      	movs	r3, #1
 8004302:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8004304:	2300      	movs	r3, #0
 8004306:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8004308:	463b      	mov	r3, r7
 800430a:	2200      	movs	r2, #0
 800430c:	4619      	mov	r1, r3
 800430e:	4806      	ldr	r0, [pc, #24]	; (8004328 <MX_RTC_Init+0xac>)
 8004310:	f005 f83a 	bl	8009388 <HAL_RTC_SetDate>
 8004314:	4603      	mov	r3, r0
 8004316:	2b00      	cmp	r3, #0
 8004318:	d001      	beq.n	800431e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800431a:	f000 fa0f 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800431e:	bf00      	nop
 8004320:	3718      	adds	r7, #24
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	20000318 	.word	0x20000318
 800432c:	40002800 	.word	0x40002800

08004330 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004334:	4b17      	ldr	r3, [pc, #92]	; (8004394 <MX_SPI1_Init+0x64>)
 8004336:	4a18      	ldr	r2, [pc, #96]	; (8004398 <MX_SPI1_Init+0x68>)
 8004338:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800433a:	4b16      	ldr	r3, [pc, #88]	; (8004394 <MX_SPI1_Init+0x64>)
 800433c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004340:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004342:	4b14      	ldr	r3, [pc, #80]	; (8004394 <MX_SPI1_Init+0x64>)
 8004344:	2200      	movs	r2, #0
 8004346:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004348:	4b12      	ldr	r3, [pc, #72]	; (8004394 <MX_SPI1_Init+0x64>)
 800434a:	2200      	movs	r2, #0
 800434c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800434e:	4b11      	ldr	r3, [pc, #68]	; (8004394 <MX_SPI1_Init+0x64>)
 8004350:	2200      	movs	r2, #0
 8004352:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004354:	4b0f      	ldr	r3, [pc, #60]	; (8004394 <MX_SPI1_Init+0x64>)
 8004356:	2200      	movs	r2, #0
 8004358:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800435a:	4b0e      	ldr	r3, [pc, #56]	; (8004394 <MX_SPI1_Init+0x64>)
 800435c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004360:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004362:	4b0c      	ldr	r3, [pc, #48]	; (8004394 <MX_SPI1_Init+0x64>)
 8004364:	2200      	movs	r2, #0
 8004366:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004368:	4b0a      	ldr	r3, [pc, #40]	; (8004394 <MX_SPI1_Init+0x64>)
 800436a:	2200      	movs	r2, #0
 800436c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800436e:	4b09      	ldr	r3, [pc, #36]	; (8004394 <MX_SPI1_Init+0x64>)
 8004370:	2200      	movs	r2, #0
 8004372:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004374:	4b07      	ldr	r3, [pc, #28]	; (8004394 <MX_SPI1_Init+0x64>)
 8004376:	2200      	movs	r2, #0
 8004378:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800437a:	4b06      	ldr	r3, [pc, #24]	; (8004394 <MX_SPI1_Init+0x64>)
 800437c:	220a      	movs	r2, #10
 800437e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004380:	4804      	ldr	r0, [pc, #16]	; (8004394 <MX_SPI1_Init+0x64>)
 8004382:	f005 f91a 	bl	80095ba <HAL_SPI_Init>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800438c:	f000 f9d6 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004390:	bf00      	nop
 8004392:	bd80      	pop	{r7, pc}
 8004394:	20000338 	.word	0x20000338
 8004398:	40013000 	.word	0x40013000

0800439c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80043a0:	4b17      	ldr	r3, [pc, #92]	; (8004400 <MX_SPI2_Init+0x64>)
 80043a2:	4a18      	ldr	r2, [pc, #96]	; (8004404 <MX_SPI2_Init+0x68>)
 80043a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80043a6:	4b16      	ldr	r3, [pc, #88]	; (8004400 <MX_SPI2_Init+0x64>)
 80043a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80043ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80043ae:	4b14      	ldr	r3, [pc, #80]	; (8004400 <MX_SPI2_Init+0x64>)
 80043b0:	2200      	movs	r2, #0
 80043b2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80043b4:	4b12      	ldr	r3, [pc, #72]	; (8004400 <MX_SPI2_Init+0x64>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80043ba:	4b11      	ldr	r3, [pc, #68]	; (8004400 <MX_SPI2_Init+0x64>)
 80043bc:	2200      	movs	r2, #0
 80043be:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80043c0:	4b0f      	ldr	r3, [pc, #60]	; (8004400 <MX_SPI2_Init+0x64>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80043c6:	4b0e      	ldr	r3, [pc, #56]	; (8004400 <MX_SPI2_Init+0x64>)
 80043c8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80043cc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80043ce:	4b0c      	ldr	r3, [pc, #48]	; (8004400 <MX_SPI2_Init+0x64>)
 80043d0:	2238      	movs	r2, #56	; 0x38
 80043d2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80043d4:	4b0a      	ldr	r3, [pc, #40]	; (8004400 <MX_SPI2_Init+0x64>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80043da:	4b09      	ldr	r3, [pc, #36]	; (8004400 <MX_SPI2_Init+0x64>)
 80043dc:	2200      	movs	r2, #0
 80043de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043e0:	4b07      	ldr	r3, [pc, #28]	; (8004400 <MX_SPI2_Init+0x64>)
 80043e2:	2200      	movs	r2, #0
 80043e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80043e6:	4b06      	ldr	r3, [pc, #24]	; (8004400 <MX_SPI2_Init+0x64>)
 80043e8:	220a      	movs	r2, #10
 80043ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80043ec:	4804      	ldr	r0, [pc, #16]	; (8004400 <MX_SPI2_Init+0x64>)
 80043ee:	f005 f8e4 	bl	80095ba <HAL_SPI_Init>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d001      	beq.n	80043fc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80043f8:	f000 f9a0 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80043fc:	bf00      	nop
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	20000390 	.word	0x20000390
 8004404:	40003800 	.word	0x40003800

08004408 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800440c:	4b17      	ldr	r3, [pc, #92]	; (800446c <MX_SPI3_Init+0x64>)
 800440e:	4a18      	ldr	r2, [pc, #96]	; (8004470 <MX_SPI3_Init+0x68>)
 8004410:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004412:	4b16      	ldr	r3, [pc, #88]	; (800446c <MX_SPI3_Init+0x64>)
 8004414:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004418:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800441a:	4b14      	ldr	r3, [pc, #80]	; (800446c <MX_SPI3_Init+0x64>)
 800441c:	2200      	movs	r2, #0
 800441e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8004420:	4b12      	ldr	r3, [pc, #72]	; (800446c <MX_SPI3_Init+0x64>)
 8004422:	2200      	movs	r2, #0
 8004424:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004426:	4b11      	ldr	r3, [pc, #68]	; (800446c <MX_SPI3_Init+0x64>)
 8004428:	2200      	movs	r2, #0
 800442a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800442c:	4b0f      	ldr	r3, [pc, #60]	; (800446c <MX_SPI3_Init+0x64>)
 800442e:	2200      	movs	r2, #0
 8004430:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8004432:	4b0e      	ldr	r3, [pc, #56]	; (800446c <MX_SPI3_Init+0x64>)
 8004434:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004438:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800443a:	4b0c      	ldr	r3, [pc, #48]	; (800446c <MX_SPI3_Init+0x64>)
 800443c:	2238      	movs	r2, #56	; 0x38
 800443e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004440:	4b0a      	ldr	r3, [pc, #40]	; (800446c <MX_SPI3_Init+0x64>)
 8004442:	2200      	movs	r2, #0
 8004444:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004446:	4b09      	ldr	r3, [pc, #36]	; (800446c <MX_SPI3_Init+0x64>)
 8004448:	2200      	movs	r2, #0
 800444a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800444c:	4b07      	ldr	r3, [pc, #28]	; (800446c <MX_SPI3_Init+0x64>)
 800444e:	2200      	movs	r2, #0
 8004450:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004452:	4b06      	ldr	r3, [pc, #24]	; (800446c <MX_SPI3_Init+0x64>)
 8004454:	220a      	movs	r2, #10
 8004456:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004458:	4804      	ldr	r0, [pc, #16]	; (800446c <MX_SPI3_Init+0x64>)
 800445a:	f005 f8ae 	bl	80095ba <HAL_SPI_Init>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8004464:	f000 f96a 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004468:	bf00      	nop
 800446a:	bd80      	pop	{r7, pc}
 800446c:	200003e8 	.word	0x200003e8
 8004470:	40003c00 	.word	0x40003c00

08004474 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004478:	4b11      	ldr	r3, [pc, #68]	; (80044c0 <MX_USART1_UART_Init+0x4c>)
 800447a:	4a12      	ldr	r2, [pc, #72]	; (80044c4 <MX_USART1_UART_Init+0x50>)
 800447c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800447e:	4b10      	ldr	r3, [pc, #64]	; (80044c0 <MX_USART1_UART_Init+0x4c>)
 8004480:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004484:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004486:	4b0e      	ldr	r3, [pc, #56]	; (80044c0 <MX_USART1_UART_Init+0x4c>)
 8004488:	2200      	movs	r2, #0
 800448a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800448c:	4b0c      	ldr	r3, [pc, #48]	; (80044c0 <MX_USART1_UART_Init+0x4c>)
 800448e:	2200      	movs	r2, #0
 8004490:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004492:	4b0b      	ldr	r3, [pc, #44]	; (80044c0 <MX_USART1_UART_Init+0x4c>)
 8004494:	2200      	movs	r2, #0
 8004496:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004498:	4b09      	ldr	r3, [pc, #36]	; (80044c0 <MX_USART1_UART_Init+0x4c>)
 800449a:	220c      	movs	r2, #12
 800449c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800449e:	4b08      	ldr	r3, [pc, #32]	; (80044c0 <MX_USART1_UART_Init+0x4c>)
 80044a0:	2200      	movs	r2, #0
 80044a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80044a4:	4b06      	ldr	r3, [pc, #24]	; (80044c0 <MX_USART1_UART_Init+0x4c>)
 80044a6:	2200      	movs	r2, #0
 80044a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80044aa:	4805      	ldr	r0, [pc, #20]	; (80044c0 <MX_USART1_UART_Init+0x4c>)
 80044ac:	f005 fe72 	bl	800a194 <HAL_UART_Init>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80044b6:	f000 f941 	bl	800473c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80044ba:	bf00      	nop
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	20000440 	.word	0x20000440
 80044c4:	40011000 	.word	0x40011000

080044c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08c      	sub	sp, #48	; 0x30
 80044cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044ce:	f107 031c 	add.w	r3, r7, #28
 80044d2:	2200      	movs	r2, #0
 80044d4:	601a      	str	r2, [r3, #0]
 80044d6:	605a      	str	r2, [r3, #4]
 80044d8:	609a      	str	r2, [r3, #8]
 80044da:	60da      	str	r2, [r3, #12]
 80044dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80044de:	2300      	movs	r3, #0
 80044e0:	61bb      	str	r3, [r7, #24]
 80044e2:	4b60      	ldr	r3, [pc, #384]	; (8004664 <MX_GPIO_Init+0x19c>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e6:	4a5f      	ldr	r2, [pc, #380]	; (8004664 <MX_GPIO_Init+0x19c>)
 80044e8:	f043 0310 	orr.w	r3, r3, #16
 80044ec:	6313      	str	r3, [r2, #48]	; 0x30
 80044ee:	4b5d      	ldr	r3, [pc, #372]	; (8004664 <MX_GPIO_Init+0x19c>)
 80044f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f2:	f003 0310 	and.w	r3, r3, #16
 80044f6:	61bb      	str	r3, [r7, #24]
 80044f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044fa:	2300      	movs	r3, #0
 80044fc:	617b      	str	r3, [r7, #20]
 80044fe:	4b59      	ldr	r3, [pc, #356]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004502:	4a58      	ldr	r2, [pc, #352]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004504:	f043 0304 	orr.w	r3, r3, #4
 8004508:	6313      	str	r3, [r2, #48]	; 0x30
 800450a:	4b56      	ldr	r3, [pc, #344]	; (8004664 <MX_GPIO_Init+0x19c>)
 800450c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450e:	f003 0304 	and.w	r3, r3, #4
 8004512:	617b      	str	r3, [r7, #20]
 8004514:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004516:	2300      	movs	r3, #0
 8004518:	613b      	str	r3, [r7, #16]
 800451a:	4b52      	ldr	r3, [pc, #328]	; (8004664 <MX_GPIO_Init+0x19c>)
 800451c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451e:	4a51      	ldr	r2, [pc, #324]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004524:	6313      	str	r3, [r2, #48]	; 0x30
 8004526:	4b4f      	ldr	r3, [pc, #316]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800452e:	613b      	str	r3, [r7, #16]
 8004530:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004532:	2300      	movs	r3, #0
 8004534:	60fb      	str	r3, [r7, #12]
 8004536:	4b4b      	ldr	r3, [pc, #300]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453a:	4a4a      	ldr	r2, [pc, #296]	; (8004664 <MX_GPIO_Init+0x19c>)
 800453c:	f043 0301 	orr.w	r3, r3, #1
 8004540:	6313      	str	r3, [r2, #48]	; 0x30
 8004542:	4b48      	ldr	r3, [pc, #288]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004546:	f003 0301 	and.w	r3, r3, #1
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800454e:	2300      	movs	r3, #0
 8004550:	60bb      	str	r3, [r7, #8]
 8004552:	4b44      	ldr	r3, [pc, #272]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004556:	4a43      	ldr	r2, [pc, #268]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004558:	f043 0302 	orr.w	r3, r3, #2
 800455c:	6313      	str	r3, [r2, #48]	; 0x30
 800455e:	4b41      	ldr	r3, [pc, #260]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	60bb      	str	r3, [r7, #8]
 8004568:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800456a:	2300      	movs	r3, #0
 800456c:	607b      	str	r3, [r7, #4]
 800456e:	4b3d      	ldr	r3, [pc, #244]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004572:	4a3c      	ldr	r2, [pc, #240]	; (8004664 <MX_GPIO_Init+0x19c>)
 8004574:	f043 0308 	orr.w	r3, r3, #8
 8004578:	6313      	str	r3, [r2, #48]	; 0x30
 800457a:	4b3a      	ldr	r3, [pc, #232]	; (8004664 <MX_GPIO_Init+0x19c>)
 800457c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457e:	f003 0308 	and.w	r3, r3, #8
 8004582:	607b      	str	r3, [r7, #4]
 8004584:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 8004586:	2201      	movs	r2, #1
 8004588:	2140      	movs	r1, #64	; 0x40
 800458a:	4837      	ldr	r0, [pc, #220]	; (8004668 <MX_GPIO_Init+0x1a0>)
 800458c:	f002 fa36 	bl	80069fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8004590:	2200      	movs	r2, #0
 8004592:	2180      	movs	r1, #128	; 0x80
 8004594:	4834      	ldr	r0, [pc, #208]	; (8004668 <MX_GPIO_Init+0x1a0>)
 8004596:	f002 fa31 	bl	80069fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH25Q_CS_GPIO_Port, FLASH25Q_CS_Pin, GPIO_PIN_SET);
 800459a:	2201      	movs	r2, #1
 800459c:	2101      	movs	r1, #1
 800459e:	4833      	ldr	r0, [pc, #204]	; (800466c <MX_GPIO_Init+0x1a4>)
 80045a0:	f002 fa2c 	bl	80069fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_D0_Pin|SD_D1_Pin, GPIO_PIN_RESET);
 80045a4:	2200      	movs	r2, #0
 80045a6:	f44f 7140 	mov.w	r1, #768	; 0x300
 80045aa:	4831      	ldr	r0, [pc, #196]	; (8004670 <MX_GPIO_Init+0x1a8>)
 80045ac:	f002 fa26 	bl	80069fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CMD_GPIO_Port, SD_CMD_Pin, GPIO_PIN_RESET);
 80045b0:	2200      	movs	r2, #0
 80045b2:	2104      	movs	r1, #4
 80045b4:	482f      	ldr	r0, [pc, #188]	; (8004674 <MX_GPIO_Init+0x1ac>)
 80045b6:	f002 fa21 	bl	80069fc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_1_Pin KEY_0_Pin */
  GPIO_InitStruct.Pin = KEY_1_Pin|KEY_0_Pin;
 80045ba:	2318      	movs	r3, #24
 80045bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045be:	2300      	movs	r3, #0
 80045c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c2:	2300      	movs	r3, #0
 80045c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045c6:	f107 031c 	add.w	r3, r7, #28
 80045ca:	4619      	mov	r1, r3
 80045cc:	482a      	ldr	r0, [pc, #168]	; (8004678 <MX_GPIO_Init+0x1b0>)
 80045ce:	f001 ff65 	bl	800649c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_A_Pin LED_B_Pin */
  GPIO_InitStruct.Pin = LED_A_Pin|LED_B_Pin;
 80045d2:	23c0      	movs	r3, #192	; 0xc0
 80045d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045d6:	2301      	movs	r3, #1
 80045d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045da:	2300      	movs	r3, #0
 80045dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045de:	2300      	movs	r3, #0
 80045e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045e2:	f107 031c 	add.w	r3, r7, #28
 80045e6:	4619      	mov	r1, r3
 80045e8:	481f      	ldr	r0, [pc, #124]	; (8004668 <MX_GPIO_Init+0x1a0>)
 80045ea:	f001 ff57 	bl	800649c <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_IRQ_Pin */
  GPIO_InitStruct.Pin = TOUCH_IRQ_Pin;
 80045ee:	2320      	movs	r3, #32
 80045f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045f2:	2300      	movs	r3, #0
 80045f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045f6:	2301      	movs	r3, #1
 80045f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_IRQ_GPIO_Port, &GPIO_InitStruct);
 80045fa:	f107 031c 	add.w	r3, r7, #28
 80045fe:	4619      	mov	r1, r3
 8004600:	481b      	ldr	r0, [pc, #108]	; (8004670 <MX_GPIO_Init+0x1a8>)
 8004602:	f001 ff4b 	bl	800649c <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH25Q_CS_Pin */
  GPIO_InitStruct.Pin = FLASH25Q_CS_Pin;
 8004606:	2301      	movs	r3, #1
 8004608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800460a:	2301      	movs	r3, #1
 800460c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800460e:	2301      	movs	r3, #1
 8004610:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004612:	2303      	movs	r3, #3
 8004614:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FLASH25Q_CS_GPIO_Port, &GPIO_InitStruct);
 8004616:	f107 031c 	add.w	r3, r7, #28
 800461a:	4619      	mov	r1, r3
 800461c:	4813      	ldr	r0, [pc, #76]	; (800466c <MX_GPIO_Init+0x1a4>)
 800461e:	f001 ff3d 	bl	800649c <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_D0_Pin SD_D1_Pin */
  GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin;
 8004622:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004628:	2301      	movs	r3, #1
 800462a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800462c:	2300      	movs	r3, #0
 800462e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004630:	2300      	movs	r3, #0
 8004632:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004634:	f107 031c 	add.w	r3, r7, #28
 8004638:	4619      	mov	r1, r3
 800463a:	480d      	ldr	r0, [pc, #52]	; (8004670 <MX_GPIO_Init+0x1a8>)
 800463c:	f001 ff2e 	bl	800649c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CMD_Pin */
  GPIO_InitStruct.Pin = SD_CMD_Pin;
 8004640:	2304      	movs	r3, #4
 8004642:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004644:	2301      	movs	r3, #1
 8004646:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004648:	2300      	movs	r3, #0
 800464a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800464c:	2300      	movs	r3, #0
 800464e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8004650:	f107 031c 	add.w	r3, r7, #28
 8004654:	4619      	mov	r1, r3
 8004656:	4807      	ldr	r0, [pc, #28]	; (8004674 <MX_GPIO_Init+0x1ac>)
 8004658:	f001 ff20 	bl	800649c <HAL_GPIO_Init>

}
 800465c:	bf00      	nop
 800465e:	3730      	adds	r7, #48	; 0x30
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}
 8004664:	40023800 	.word	0x40023800
 8004668:	40020000 	.word	0x40020000
 800466c:	40020400 	.word	0x40020400
 8004670:	40020800 	.word	0x40020800
 8004674:	40020c00 	.word	0x40020c00
 8004678:	40021000 	.word	0x40021000

0800467c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b088      	sub	sp, #32
 8004680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8004682:	1d3b      	adds	r3, r7, #4
 8004684:	2200      	movs	r2, #0
 8004686:	601a      	str	r2, [r3, #0]
 8004688:	605a      	str	r2, [r3, #4]
 800468a:	609a      	str	r2, [r3, #8]
 800468c:	60da      	str	r2, [r3, #12]
 800468e:	611a      	str	r2, [r3, #16]
 8004690:	615a      	str	r2, [r3, #20]
 8004692:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8004694:	4b27      	ldr	r3, [pc, #156]	; (8004734 <MX_FSMC_Init+0xb8>)
 8004696:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800469a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800469c:	4b25      	ldr	r3, [pc, #148]	; (8004734 <MX_FSMC_Init+0xb8>)
 800469e:	4a26      	ldr	r2, [pc, #152]	; (8004738 <MX_FSMC_Init+0xbc>)
 80046a0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80046a2:	4b24      	ldr	r3, [pc, #144]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80046a8:	4b22      	ldr	r3, [pc, #136]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046aa:	2200      	movs	r2, #0
 80046ac:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80046ae:	4b21      	ldr	r3, [pc, #132]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80046b4:	4b1f      	ldr	r3, [pc, #124]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046b6:	2210      	movs	r2, #16
 80046b8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80046ba:	4b1e      	ldr	r3, [pc, #120]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046bc:	2200      	movs	r2, #0
 80046be:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80046c0:	4b1c      	ldr	r3, [pc, #112]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80046c6:	4b1b      	ldr	r3, [pc, #108]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80046cc:	4b19      	ldr	r3, [pc, #100]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80046d2:	4b18      	ldr	r3, [pc, #96]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80046d8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80046da:	4b16      	ldr	r3, [pc, #88]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046dc:	2200      	movs	r2, #0
 80046de:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80046e0:	4b14      	ldr	r3, [pc, #80]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80046e6:	4b13      	ldr	r3, [pc, #76]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80046ec:	4b11      	ldr	r3, [pc, #68]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80046f2:	4b10      	ldr	r3, [pc, #64]	; (8004734 <MX_FSMC_Init+0xb8>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 80046f8:	2302      	movs	r3, #2
 80046fa:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80046fc:	230f      	movs	r3, #15
 80046fe:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 5;
 8004700:	2305      	movs	r3, #5
 8004702:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 2;
 8004704:	2302      	movs	r3, #2
 8004706:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8004708:	2310      	movs	r3, #16
 800470a:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800470c:	2311      	movs	r3, #17
 800470e:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8004710:	2300      	movs	r3, #0
 8004712:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8004714:	1d3b      	adds	r3, r7, #4
 8004716:	2200      	movs	r2, #0
 8004718:	4619      	mov	r1, r3
 800471a:	4806      	ldr	r0, [pc, #24]	; (8004734 <MX_FSMC_Init+0xb8>)
 800471c:	f005 fcf6 	bl	800a10c <HAL_SRAM_Init>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <MX_FSMC_Init+0xae>
  {
    Error_Handler( );
 8004726:	f000 f809 	bl	800473c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800472a:	bf00      	nop
 800472c:	3720      	adds	r7, #32
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	20000484 	.word	0x20000484
 8004738:	a0000104 	.word	0xa0000104

0800473c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004740:	b672      	cpsid	i
}
 8004742:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8004744:	e7fe      	b.n	8004744 <Error_Handler+0x8>

08004746 <RGB>:
#include "ssd1963.h"

uint32_t RGB(uint8_t r, uint8_t g, uint8_t b) {
 8004746:	b480      	push	{r7}
 8004748:	b083      	sub	sp, #12
 800474a:	af00      	add	r7, sp, #0
 800474c:	4603      	mov	r3, r0
 800474e:	71fb      	strb	r3, [r7, #7]
 8004750:	460b      	mov	r3, r1
 8004752:	71bb      	strb	r3, [r7, #6]
 8004754:	4613      	mov	r3, r2
 8004756:	717b      	strb	r3, [r7, #5]
    return ((r & 0xFF) << 16) + ((g & 0xFF) << 8) + (b & 0xFF);
 8004758:	79fb      	ldrb	r3, [r7, #7]
 800475a:	041a      	lsls	r2, r3, #16
 800475c:	79bb      	ldrb	r3, [r7, #6]
 800475e:	021b      	lsls	r3, r3, #8
 8004760:	441a      	add	r2, r3
 8004762:	797b      	ldrb	r3, [r7, #5]
 8004764:	4413      	add	r3, r2
}
 8004766:	4618      	mov	r0, r3
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <H24_RGB565>:

uint16_t H24_RGB565(uint8_t reverse, uint32_t color24) {
 8004772:	b480      	push	{r7}
 8004774:	b085      	sub	sp, #20
 8004776:	af00      	add	r7, sp, #0
 8004778:	4603      	mov	r3, r0
 800477a:	6039      	str	r1, [r7, #0]
 800477c:	71fb      	strb	r3, [r7, #7]
	uint8_t b = (color24 >> 16) & 0xFF;
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	0c1b      	lsrs	r3, r3, #16
 8004782:	73fb      	strb	r3, [r7, #15]
	uint8_t g = (color24 >> 8) & 0xFF;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	0a1b      	lsrs	r3, r3, #8
 8004788:	73bb      	strb	r3, [r7, #14]
	uint8_t r = color24 & 0xFF;
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	737b      	strb	r3, [r7, #13]
	if (reverse) return ((b / 8) << 11) | ((g / 4) << 5) | (r / 8);
 800478e:	79fb      	ldrb	r3, [r7, #7]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d013      	beq.n	80047bc <H24_RGB565+0x4a>
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	08db      	lsrs	r3, r3, #3
 8004798:	b2db      	uxtb	r3, r3
 800479a:	02db      	lsls	r3, r3, #11
 800479c:	b21a      	sxth	r2, r3
 800479e:	7bbb      	ldrb	r3, [r7, #14]
 80047a0:	089b      	lsrs	r3, r3, #2
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	015b      	lsls	r3, r3, #5
 80047a6:	b21b      	sxth	r3, r3
 80047a8:	4313      	orrs	r3, r2
 80047aa:	b21a      	sxth	r2, r3
 80047ac:	7b7b      	ldrb	r3, [r7, #13]
 80047ae:	08db      	lsrs	r3, r3, #3
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	b21b      	sxth	r3, r3
 80047b4:	4313      	orrs	r3, r2
 80047b6:	b21b      	sxth	r3, r3
 80047b8:	b29b      	uxth	r3, r3
 80047ba:	e012      	b.n	80047e2 <H24_RGB565+0x70>
	else return ((r / 8) << 11) | ((g / 4) << 5) | (b / 8);
 80047bc:	7b7b      	ldrb	r3, [r7, #13]
 80047be:	08db      	lsrs	r3, r3, #3
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	02db      	lsls	r3, r3, #11
 80047c4:	b21a      	sxth	r2, r3
 80047c6:	7bbb      	ldrb	r3, [r7, #14]
 80047c8:	089b      	lsrs	r3, r3, #2
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	015b      	lsls	r3, r3, #5
 80047ce:	b21b      	sxth	r3, r3
 80047d0:	4313      	orrs	r3, r2
 80047d2:	b21a      	sxth	r2, r3
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
 80047d6:	08db      	lsrs	r3, r3, #3
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	b21b      	sxth	r3, r3
 80047dc:	4313      	orrs	r3, r2
 80047de:	b21b      	sxth	r3, r3
 80047e0:	b29b      	uxth	r3, r3
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3714      	adds	r7, #20
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <LCD_Send_Cmd>:

void LCD_Send_Cmd(uint16_t cmd) {
 80047ee:	b480      	push	{r7}
 80047f0:	b083      	sub	sp, #12
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	4603      	mov	r3, r0
 80047f6:	80fb      	strh	r3, [r7, #6]
	CMD = cmd;
 80047f8:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80047fc:	88fb      	ldrh	r3, [r7, #6]
 80047fe:	8013      	strh	r3, [r2, #0]
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <LCD_Send_Dat>:

void LCD_Send_Dat(uint16_t dat) {
 800480c:	b480      	push	{r7}
 800480e:	b085      	sub	sp, #20
 8004810:	af00      	add	r7, sp, #0
 8004812:	4603      	mov	r3, r0
 8004814:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i = 0; i < 1; i++)
 8004816:	2300      	movs	r3, #0
 8004818:	73fb      	strb	r3, [r7, #15]
 800481a:	e005      	b.n	8004828 <LCD_Send_Dat+0x1c>
	DAT = dat;
 800481c:	4a07      	ldr	r2, [pc, #28]	; (800483c <LCD_Send_Dat+0x30>)
 800481e:	88fb      	ldrh	r3, [r7, #6]
 8004820:	8013      	strh	r3, [r2, #0]
	for (uint8_t i = 0; i < 1; i++)
 8004822:	7bfb      	ldrb	r3, [r7, #15]
 8004824:	3301      	adds	r3, #1
 8004826:	73fb      	strb	r3, [r7, #15]
 8004828:	7bfb      	ldrb	r3, [r7, #15]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d0f6      	beq.n	800481c <LCD_Send_Dat+0x10>
}
 800482e:	bf00      	nop
 8004830:	bf00      	nop
 8004832:	3714      	adds	r7, #20
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr
 800483c:	60080000 	.word	0x60080000

08004840 <LCD_Window>:

void LCD_Window(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004840:	b590      	push	{r4, r7, lr}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	4604      	mov	r4, r0
 8004848:	4608      	mov	r0, r1
 800484a:	4611      	mov	r1, r2
 800484c:	461a      	mov	r2, r3
 800484e:	4623      	mov	r3, r4
 8004850:	80fb      	strh	r3, [r7, #6]
 8004852:	4603      	mov	r3, r0
 8004854:	80bb      	strh	r3, [r7, #4]
 8004856:	460b      	mov	r3, r1
 8004858:	807b      	strh	r3, [r7, #2]
 800485a:	4613      	mov	r3, r2
 800485c:	803b      	strh	r3, [r7, #0]
	LCD_Send_Cmd(LCD_COLUMN_ADDR);
 800485e:	202a      	movs	r0, #42	; 0x2a
 8004860:	f7ff ffc5 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Dat(y1 >> 8);
 8004864:	88bb      	ldrh	r3, [r7, #4]
 8004866:	0a1b      	lsrs	r3, r3, #8
 8004868:	b29b      	uxth	r3, r3
 800486a:	4618      	mov	r0, r3
 800486c:	f7ff ffce 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(y1 & 0x00FF);
 8004870:	88bb      	ldrh	r3, [r7, #4]
 8004872:	b2db      	uxtb	r3, r3
 8004874:	b29b      	uxth	r3, r3
 8004876:	4618      	mov	r0, r3
 8004878:	f7ff ffc8 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(y2 >> 8);
 800487c:	883b      	ldrh	r3, [r7, #0]
 800487e:	0a1b      	lsrs	r3, r3, #8
 8004880:	b29b      	uxth	r3, r3
 8004882:	4618      	mov	r0, r3
 8004884:	f7ff ffc2 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(y2 & 0x00FF);
 8004888:	883b      	ldrh	r3, [r7, #0]
 800488a:	b2db      	uxtb	r3, r3
 800488c:	b29b      	uxth	r3, r3
 800488e:	4618      	mov	r0, r3
 8004890:	f7ff ffbc 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Cmd(LCD_PAGE_ADDR);
 8004894:	202b      	movs	r0, #43	; 0x2b
 8004896:	f7ff ffaa 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Dat(x1 >> 8);
 800489a:	88fb      	ldrh	r3, [r7, #6]
 800489c:	0a1b      	lsrs	r3, r3, #8
 800489e:	b29b      	uxth	r3, r3
 80048a0:	4618      	mov	r0, r3
 80048a2:	f7ff ffb3 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(x1 & 0x00FF);
 80048a6:	88fb      	ldrh	r3, [r7, #6]
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff ffad 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(x2 >> 8);
 80048b2:	887b      	ldrh	r3, [r7, #2]
 80048b4:	0a1b      	lsrs	r3, r3, #8
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7ff ffa7 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(x2 & 0x00FF);
 80048be:	887b      	ldrh	r3, [r7, #2]
 80048c0:	b2db      	uxtb	r3, r3
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7ff ffa1 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Cmd(LCD_GRAM);
 80048ca:	202c      	movs	r0, #44	; 0x2c
 80048cc:	f7ff ff8f 	bl	80047ee <LCD_Send_Cmd>
}
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd90      	pop	{r4, r7, pc}

080048d8 <LCD_Rect_Fill>:
void LCD_Pixel(uint16_t x, uint16_t y, uint32_t color24) {
	LCD_Window(x, y, x, y);
	LCD_Send_Dat(H24_RGB565(1, color24));
}

void LCD_Rect_Fill(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint32_t color24) {
 80048d8:	b590      	push	{r4, r7, lr}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	4604      	mov	r4, r0
 80048e0:	4608      	mov	r0, r1
 80048e2:	4611      	mov	r1, r2
 80048e4:	461a      	mov	r2, r3
 80048e6:	4623      	mov	r3, r4
 80048e8:	80fb      	strh	r3, [r7, #6]
 80048ea:	4603      	mov	r3, r0
 80048ec:	80bb      	strh	r3, [r7, #4]
 80048ee:	460b      	mov	r3, r1
 80048f0:	807b      	strh	r3, [r7, #2]
 80048f2:	4613      	mov	r3, r2
 80048f4:	803b      	strh	r3, [r7, #0]
	uint32_t i = 0;
 80048f6:	2300      	movs	r3, #0
 80048f8:	60fb      	str	r3, [r7, #12]
	uint32_t j = (uint32_t) w * (uint32_t) h;
 80048fa:	887b      	ldrh	r3, [r7, #2]
 80048fc:	883a      	ldrh	r2, [r7, #0]
 80048fe:	fb02 f303 	mul.w	r3, r2, r3
 8004902:	60bb      	str	r3, [r7, #8]
	LCD_Window(y, x, y + h - 1, x + w - 1);
 8004904:	88ba      	ldrh	r2, [r7, #4]
 8004906:	883b      	ldrh	r3, [r7, #0]
 8004908:	4413      	add	r3, r2
 800490a:	b29b      	uxth	r3, r3
 800490c:	3b01      	subs	r3, #1
 800490e:	b29c      	uxth	r4, r3
 8004910:	88fa      	ldrh	r2, [r7, #6]
 8004912:	887b      	ldrh	r3, [r7, #2]
 8004914:	4413      	add	r3, r2
 8004916:	b29b      	uxth	r3, r3
 8004918:	3b01      	subs	r3, #1
 800491a:	b29b      	uxth	r3, r3
 800491c:	88f9      	ldrh	r1, [r7, #6]
 800491e:	88b8      	ldrh	r0, [r7, #4]
 8004920:	4622      	mov	r2, r4
 8004922:	f7ff ff8d 	bl	8004840 <LCD_Window>
	for (i = 0; i < j; i++) LCD_Send_Dat(H24_RGB565(1, color24));
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	e00a      	b.n	8004942 <LCD_Rect_Fill+0x6a>
 800492c:	6a39      	ldr	r1, [r7, #32]
 800492e:	2001      	movs	r0, #1
 8004930:	f7ff ff1f 	bl	8004772 <H24_RGB565>
 8004934:	4603      	mov	r3, r0
 8004936:	4618      	mov	r0, r3
 8004938:	f7ff ff68 	bl	800480c <LCD_Send_Dat>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	3301      	adds	r3, #1
 8004940:	60fb      	str	r3, [r7, #12]
 8004942:	68fa      	ldr	r2, [r7, #12]
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	429a      	cmp	r2, r3
 8004948:	d3f0      	bcc.n	800492c <LCD_Rect_Fill+0x54>
}
 800494a:	bf00      	nop
 800494c:	bf00      	nop
 800494e:	3714      	adds	r7, #20
 8004950:	46bd      	mov	sp, r7
 8004952:	bd90      	pop	{r4, r7, pc}

08004954 <LCD_Line>:

void LCD_Line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t size, uint32_t color24) {
 8004954:	b590      	push	{r4, r7, lr}
 8004956:	b08b      	sub	sp, #44	; 0x2c
 8004958:	af02      	add	r7, sp, #8
 800495a:	4604      	mov	r4, r0
 800495c:	4608      	mov	r0, r1
 800495e:	4611      	mov	r1, r2
 8004960:	461a      	mov	r2, r3
 8004962:	4623      	mov	r3, r4
 8004964:	80fb      	strh	r3, [r7, #6]
 8004966:	4603      	mov	r3, r0
 8004968:	80bb      	strh	r3, [r7, #4]
 800496a:	460b      	mov	r3, r1
 800496c:	807b      	strh	r3, [r7, #2]
 800496e:	4613      	mov	r3, r2
 8004970:	803b      	strh	r3, [r7, #0]
	int deltaX = abs(x2 - x1);
 8004972:	887a      	ldrh	r2, [r7, #2]
 8004974:	88fb      	ldrh	r3, [r7, #6]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b00      	cmp	r3, #0
 800497a:	bfb8      	it	lt
 800497c:	425b      	neglt	r3, r3
 800497e:	61bb      	str	r3, [r7, #24]
	int deltaY = abs(y2 - y1);
 8004980:	883a      	ldrh	r2, [r7, #0]
 8004982:	88bb      	ldrh	r3, [r7, #4]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	bfb8      	it	lt
 800498a:	425b      	neglt	r3, r3
 800498c:	617b      	str	r3, [r7, #20]
	int signX = x1 < x2 ? 1 : -1;
 800498e:	88fa      	ldrh	r2, [r7, #6]
 8004990:	887b      	ldrh	r3, [r7, #2]
 8004992:	429a      	cmp	r2, r3
 8004994:	d201      	bcs.n	800499a <LCD_Line+0x46>
 8004996:	2301      	movs	r3, #1
 8004998:	e001      	b.n	800499e <LCD_Line+0x4a>
 800499a:	f04f 33ff 	mov.w	r3, #4294967295
 800499e:	613b      	str	r3, [r7, #16]
	int signY = y1 < y2 ? 1 : -1;
 80049a0:	88ba      	ldrh	r2, [r7, #4]
 80049a2:	883b      	ldrh	r3, [r7, #0]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d201      	bcs.n	80049ac <LCD_Line+0x58>
 80049a8:	2301      	movs	r3, #1
 80049aa:	e001      	b.n	80049b0 <LCD_Line+0x5c>
 80049ac:	f04f 33ff 	mov.w	r3, #4294967295
 80049b0:	60fb      	str	r3, [r7, #12]
	int error = deltaX - deltaY;
 80049b2:	69ba      	ldr	r2, [r7, #24]
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	61fb      	str	r3, [r7, #28]
	int error2 = 0;
 80049ba:	2300      	movs	r3, #0
 80049bc:	60bb      	str	r3, [r7, #8]
	for (;;)
	{
		LCD_Rect_Fill(x1, y1, size, size, color24);
 80049be:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80049c8:	b29c      	uxth	r4, r3
 80049ca:	88b9      	ldrh	r1, [r7, #4]
 80049cc:	88f8      	ldrh	r0, [r7, #6]
 80049ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	4623      	mov	r3, r4
 80049d4:	f7ff ff80 	bl	80048d8 <LCD_Rect_Fill>
		if (x1 == x2 && y1 == y2)
 80049d8:	88fa      	ldrh	r2, [r7, #6]
 80049da:	887b      	ldrh	r3, [r7, #2]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d103      	bne.n	80049e8 <LCD_Line+0x94>
 80049e0:	88ba      	ldrh	r2, [r7, #4]
 80049e2:	883b      	ldrh	r3, [r7, #0]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d01e      	beq.n	8004a26 <LCD_Line+0xd2>
		break;
		error2 = error * 2;
 80049e8:	69fb      	ldr	r3, [r7, #28]
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	60bb      	str	r3, [r7, #8]
		if (error2 > -deltaY)
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	425b      	negs	r3, r3
 80049f2:	68ba      	ldr	r2, [r7, #8]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	dd08      	ble.n	8004a0a <LCD_Line+0xb6>
		{
			error -= deltaY;
 80049f8:	69fa      	ldr	r2, [r7, #28]
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	61fb      	str	r3, [r7, #28]
			x1 += signX;
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	88fb      	ldrh	r3, [r7, #6]
 8004a06:	4413      	add	r3, r2
 8004a08:	80fb      	strh	r3, [r7, #6]
		}
		if (error2 < deltaX)
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	69bb      	ldr	r3, [r7, #24]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	dad5      	bge.n	80049be <LCD_Line+0x6a>
		{
			error += deltaX;
 8004a12:	69fa      	ldr	r2, [r7, #28]
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	4413      	add	r3, r2
 8004a18:	61fb      	str	r3, [r7, #28]
			y1 += signY;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	b29a      	uxth	r2, r3
 8004a1e:	88bb      	ldrh	r3, [r7, #4]
 8004a20:	4413      	add	r3, r2
 8004a22:	80bb      	strh	r3, [r7, #4]
		LCD_Rect_Fill(x1, y1, size, size, color24);
 8004a24:	e7cb      	b.n	80049be <LCD_Line+0x6a>
		break;
 8004a26:	bf00      	nop
		}
	}
}
 8004a28:	bf00      	nop
 8004a2a:	3724      	adds	r7, #36	; 0x24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd90      	pop	{r4, r7, pc}

08004a30 <LCD_Rect>:
		x += xinc2;
		y += yinc2;
	}
}

void LCD_Rect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint8_t size, uint32_t color24) {
 8004a30:	b590      	push	{r4, r7, lr}
 8004a32:	b085      	sub	sp, #20
 8004a34:	af02      	add	r7, sp, #8
 8004a36:	4604      	mov	r4, r0
 8004a38:	4608      	mov	r0, r1
 8004a3a:	4611      	mov	r1, r2
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	4623      	mov	r3, r4
 8004a40:	80fb      	strh	r3, [r7, #6]
 8004a42:	4603      	mov	r3, r0
 8004a44:	80bb      	strh	r3, [r7, #4]
 8004a46:	460b      	mov	r3, r1
 8004a48:	807b      	strh	r3, [r7, #2]
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	803b      	strh	r3, [r7, #0]
	LCD_Line(x, y, x + w, y, size, color24);
 8004a4e:	88fa      	ldrh	r2, [r7, #6]
 8004a50:	887b      	ldrh	r3, [r7, #2]
 8004a52:	4413      	add	r3, r2
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	88bc      	ldrh	r4, [r7, #4]
 8004a58:	88b9      	ldrh	r1, [r7, #4]
 8004a5a:	88f8      	ldrh	r0, [r7, #6]
 8004a5c:	69fb      	ldr	r3, [r7, #28]
 8004a5e:	9301      	str	r3, [sp, #4]
 8004a60:	7e3b      	ldrb	r3, [r7, #24]
 8004a62:	9300      	str	r3, [sp, #0]
 8004a64:	4623      	mov	r3, r4
 8004a66:	f7ff ff75 	bl	8004954 <LCD_Line>
	LCD_Line(x, y + h, x + w, y + h, size, color24);
 8004a6a:	88ba      	ldrh	r2, [r7, #4]
 8004a6c:	883b      	ldrh	r3, [r7, #0]
 8004a6e:	4413      	add	r3, r2
 8004a70:	b299      	uxth	r1, r3
 8004a72:	88fa      	ldrh	r2, [r7, #6]
 8004a74:	887b      	ldrh	r3, [r7, #2]
 8004a76:	4413      	add	r3, r2
 8004a78:	b29c      	uxth	r4, r3
 8004a7a:	88ba      	ldrh	r2, [r7, #4]
 8004a7c:	883b      	ldrh	r3, [r7, #0]
 8004a7e:	4413      	add	r3, r2
 8004a80:	b29a      	uxth	r2, r3
 8004a82:	88f8      	ldrh	r0, [r7, #6]
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	9301      	str	r3, [sp, #4]
 8004a88:	7e3b      	ldrb	r3, [r7, #24]
 8004a8a:	9300      	str	r3, [sp, #0]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	4622      	mov	r2, r4
 8004a90:	f7ff ff60 	bl	8004954 <LCD_Line>
	LCD_Line(x, y, x, y + h, size, color24);
 8004a94:	88ba      	ldrh	r2, [r7, #4]
 8004a96:	883b      	ldrh	r3, [r7, #0]
 8004a98:	4413      	add	r3, r2
 8004a9a:	b29c      	uxth	r4, r3
 8004a9c:	88fa      	ldrh	r2, [r7, #6]
 8004a9e:	88b9      	ldrh	r1, [r7, #4]
 8004aa0:	88f8      	ldrh	r0, [r7, #6]
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	9301      	str	r3, [sp, #4]
 8004aa6:	7e3b      	ldrb	r3, [r7, #24]
 8004aa8:	9300      	str	r3, [sp, #0]
 8004aaa:	4623      	mov	r3, r4
 8004aac:	f7ff ff52 	bl	8004954 <LCD_Line>
	LCD_Line(x + w, y, x + w, y + h, size, color24);
 8004ab0:	88fa      	ldrh	r2, [r7, #6]
 8004ab2:	887b      	ldrh	r3, [r7, #2]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	b298      	uxth	r0, r3
 8004ab8:	88fa      	ldrh	r2, [r7, #6]
 8004aba:	887b      	ldrh	r3, [r7, #2]
 8004abc:	4413      	add	r3, r2
 8004abe:	b29c      	uxth	r4, r3
 8004ac0:	88ba      	ldrh	r2, [r7, #4]
 8004ac2:	883b      	ldrh	r3, [r7, #0]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	88b9      	ldrh	r1, [r7, #4]
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	9301      	str	r3, [sp, #4]
 8004ace:	7e3b      	ldrb	r3, [r7, #24]
 8004ad0:	9300      	str	r3, [sp, #0]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	4622      	mov	r2, r4
 8004ad6:	f7ff ff3d 	bl	8004954 <LCD_Line>
}
 8004ada:	bf00      	nop
 8004adc:	370c      	adds	r7, #12
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd90      	pop	{r4, r7, pc}

08004ae2 <LCD_Circle>:
			s += rx2 * ((4 * y) + 6);
		}
	}
}

void LCD_Circle(uint16_t x, uint16_t y, uint8_t radius, uint8_t fill, uint8_t size, uint32_t color24) {
 8004ae2:	b590      	push	{r4, r7, lr}
 8004ae4:	b089      	sub	sp, #36	; 0x24
 8004ae6:	af02      	add	r7, sp, #8
 8004ae8:	4604      	mov	r4, r0
 8004aea:	4608      	mov	r0, r1
 8004aec:	4611      	mov	r1, r2
 8004aee:	461a      	mov	r2, r3
 8004af0:	4623      	mov	r3, r4
 8004af2:	80fb      	strh	r3, [r7, #6]
 8004af4:	4603      	mov	r3, r0
 8004af6:	80bb      	strh	r3, [r7, #4]
 8004af8:	460b      	mov	r3, r1
 8004afa:	70fb      	strb	r3, [r7, #3]
 8004afc:	4613      	mov	r3, r2
 8004afe:	70bb      	strb	r3, [r7, #2]
	int a_, b_, P;
	a_ = 0;
 8004b00:	2300      	movs	r3, #0
 8004b02:	617b      	str	r3, [r7, #20]
	b_ = radius;
 8004b04:	78fb      	ldrb	r3, [r7, #3]
 8004b06:	613b      	str	r3, [r7, #16]
	P = 1 - radius;
 8004b08:	78fb      	ldrb	r3, [r7, #3]
 8004b0a:	f1c3 0301 	rsb	r3, r3, #1
 8004b0e:	60fb      	str	r3, [r7, #12]
	while (a_ <= b_)
 8004b10:	e0fc      	b.n	8004d0c <LCD_Circle+0x22a>
	{
		if (fill == 1)
 8004b12:	78bb      	ldrb	r3, [r7, #2]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d136      	bne.n	8004b86 <LCD_Circle+0xa4>
		{
			LCD_Rect_Fill(x - a_, y - b_, 2 * a_ + 1, 2 * b_ + 1, color24);
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	88fa      	ldrh	r2, [r7, #6]
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	b298      	uxth	r0, r3
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	88ba      	ldrh	r2, [r7, #4]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	b299      	uxth	r1, r3
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	005b      	lsls	r3, r3, #1
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	3301      	adds	r3, #1
 8004b36:	b29a      	uxth	r2, r3
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	3301      	adds	r3, #1
 8004b42:	b29c      	uxth	r4, r3
 8004b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b46:	9300      	str	r3, [sp, #0]
 8004b48:	4623      	mov	r3, r4
 8004b4a:	f7ff fec5 	bl	80048d8 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, y - a_, 2 * b_ + 1, 2 * a_ + 1, color24);
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	88fa      	ldrh	r2, [r7, #6]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	b298      	uxth	r0, r3
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	88ba      	ldrh	r2, [r7, #4]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	b299      	uxth	r1, r3
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	3301      	adds	r3, #1
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	005b      	lsls	r3, r3, #1
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	3301      	adds	r3, #1
 8004b78:	b29c      	uxth	r4, r3
 8004b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b7c:	9300      	str	r3, [sp, #0]
 8004b7e:	4623      	mov	r3, r4
 8004b80:	f7ff feaa 	bl	80048d8 <LCD_Rect_Fill>
 8004b84:	e0a7      	b.n	8004cd6 <LCD_Circle+0x1f4>
		}
		else
		{
			LCD_Rect_Fill(a_ + x, b_ + y, size, size, color24);
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	b29a      	uxth	r2, r3
 8004b8a:	88fb      	ldrh	r3, [r7, #6]
 8004b8c:	4413      	add	r3, r2
 8004b8e:	b298      	uxth	r0, r3
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	88bb      	ldrh	r3, [r7, #4]
 8004b96:	4413      	add	r3, r2
 8004b98:	b299      	uxth	r1, r3
 8004b9a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004ba4:	b29c      	uxth	r4, r3
 8004ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ba8:	9300      	str	r3, [sp, #0]
 8004baa:	4623      	mov	r3, r4
 8004bac:	f7ff fe94 	bl	80048d8 <LCD_Rect_Fill>
			LCD_Rect_Fill(b_ + x, a_ + y, size, size, color24);
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	b29a      	uxth	r2, r3
 8004bb4:	88fb      	ldrh	r3, [r7, #6]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	b298      	uxth	r0, r3
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	b29a      	uxth	r2, r3
 8004bbe:	88bb      	ldrh	r3, [r7, #4]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	b299      	uxth	r1, r3
 8004bc4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bce:	b29c      	uxth	r4, r3
 8004bd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bd2:	9300      	str	r3, [sp, #0]
 8004bd4:	4623      	mov	r3, r4
 8004bd6:	f7ff fe7f 	bl	80048d8 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - a_, b_ + y, size, size, color24);
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	88fa      	ldrh	r2, [r7, #6]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	b298      	uxth	r0, r3
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	b29a      	uxth	r2, r3
 8004be8:	88bb      	ldrh	r3, [r7, #4]
 8004bea:	4413      	add	r3, r2
 8004bec:	b299      	uxth	r1, r3
 8004bee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bf2:	b29a      	uxth	r2, r3
 8004bf4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004bf8:	b29c      	uxth	r4, r3
 8004bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bfc:	9300      	str	r3, [sp, #0]
 8004bfe:	4623      	mov	r3, r4
 8004c00:	f7ff fe6a 	bl	80048d8 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, a_ + y, size, size, color24);
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	88fa      	ldrh	r2, [r7, #6]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	b298      	uxth	r0, r3
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	b29a      	uxth	r2, r3
 8004c12:	88bb      	ldrh	r3, [r7, #4]
 8004c14:	4413      	add	r3, r2
 8004c16:	b299      	uxth	r1, r3
 8004c18:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c22:	b29c      	uxth	r4, r3
 8004c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c26:	9300      	str	r3, [sp, #0]
 8004c28:	4623      	mov	r3, r4
 8004c2a:	f7ff fe55 	bl	80048d8 <LCD_Rect_Fill>
			LCD_Rect_Fill(b_ + x, y - a_, size, size, color24);
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	88fb      	ldrh	r3, [r7, #6]
 8004c34:	4413      	add	r3, r2
 8004c36:	b298      	uxth	r0, r3
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	88ba      	ldrh	r2, [r7, #4]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	b299      	uxth	r1, r3
 8004c42:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c4c:	b29c      	uxth	r4, r3
 8004c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	4623      	mov	r3, r4
 8004c54:	f7ff fe40 	bl	80048d8 <LCD_Rect_Fill>
			LCD_Rect_Fill(a_ + x, y - b_, size, size, color24);
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	88fb      	ldrh	r3, [r7, #6]
 8004c5e:	4413      	add	r3, r2
 8004c60:	b298      	uxth	r0, r3
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	88ba      	ldrh	r2, [r7, #4]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	b299      	uxth	r1, r3
 8004c6c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c76:	b29c      	uxth	r4, r3
 8004c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c7a:	9300      	str	r3, [sp, #0]
 8004c7c:	4623      	mov	r3, r4
 8004c7e:	f7ff fe2b 	bl	80048d8 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - a_, y - b_, size, size, color24);
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	88fa      	ldrh	r2, [r7, #6]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	b298      	uxth	r0, r3
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	88ba      	ldrh	r2, [r7, #4]
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	b299      	uxth	r1, r3
 8004c96:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004ca0:	b29c      	uxth	r4, r3
 8004ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ca4:	9300      	str	r3, [sp, #0]
 8004ca6:	4623      	mov	r3, r4
 8004ca8:	f7ff fe16 	bl	80048d8 <LCD_Rect_Fill>
			LCD_Rect_Fill(x - b_, y - a_, size, size, color24);
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	88fa      	ldrh	r2, [r7, #6]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	b298      	uxth	r0, r3
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	88ba      	ldrh	r2, [r7, #4]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	b299      	uxth	r1, r3
 8004cc0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004cc4:	b29a      	uxth	r2, r3
 8004cc6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004cca:	b29c      	uxth	r4, r3
 8004ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cce:	9300      	str	r3, [sp, #0]
 8004cd0:	4623      	mov	r3, r4
 8004cd2:	f7ff fe01 	bl	80048d8 <LCD_Rect_Fill>
		}
		if (P < 0)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	da09      	bge.n	8004cf0 <LCD_Circle+0x20e>
		{
			P = (P + 3) + (2 * a_);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	1cda      	adds	r2, r3, #3
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	005b      	lsls	r3, r3, #1
 8004ce4:	4413      	add	r3, r2
 8004ce6:	60fb      	str	r3, [r7, #12]
			a_++;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	3301      	adds	r3, #1
 8004cec:	617b      	str	r3, [r7, #20]
 8004cee:	e00d      	b.n	8004d0c <LCD_Circle+0x22a>
		}
		else
		{
			P = (P + 5) + (2 * (a_ - b_));
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	1d5a      	adds	r2, r3, #5
 8004cf4:	6979      	ldr	r1, [r7, #20]
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1acb      	subs	r3, r1, r3
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	4413      	add	r3, r2
 8004cfe:	60fb      	str	r3, [r7, #12]
			a_++;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	3301      	adds	r3, #1
 8004d04:	617b      	str	r3, [r7, #20]
			b_--;
 8004d06:	693b      	ldr	r3, [r7, #16]
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	613b      	str	r3, [r7, #16]
	while (a_ <= b_)
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	429a      	cmp	r2, r3
 8004d12:	f77f aefe 	ble.w	8004b12 <LCD_Circle+0x30>
		}
	}
}
 8004d16:	bf00      	nop
 8004d18:	bf00      	nop
 8004d1a:	371c      	adds	r7, #28
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd90      	pop	{r4, r7, pc}

08004d20 <LCD_Char>:
	LCD_Rect_Fill(x + r, y, length - 2 * r, width, color24);
	LCD_Circle_Fill_Helper(x + length - r - 1, y + r, r, 1, width - 2 * r - 1, color24);
	LCD_Circle_Fill_Helper(x + r, y + r, r, 2, width - 2 * r - 1, color24);
}

static void LCD_Char(int16_t x, int16_t y, const GFXglyph *glyph, const GFXfont *font, uint8_t size, uint32_t color24) {
 8004d20:	b590      	push	{r4, r7, lr}
 8004d22:	b08b      	sub	sp, #44	; 0x2c
 8004d24:	af02      	add	r7, sp, #8
 8004d26:	60ba      	str	r2, [r7, #8]
 8004d28:	607b      	str	r3, [r7, #4]
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	81fb      	strh	r3, [r7, #14]
 8004d2e:	460b      	mov	r3, r1
 8004d30:	81bb      	strh	r3, [r7, #12]
	uint8_t  *bitmap = font -> bitmap;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	617b      	str	r3, [r7, #20]
	uint16_t bo = glyph -> bitmapOffset;
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	881b      	ldrh	r3, [r3, #0]
 8004d3c:	83fb      	strh	r3, [r7, #30]
	uint8_t bits = 0, bit = 0;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	777b      	strb	r3, [r7, #29]
 8004d42:	2300      	movs	r3, #0
 8004d44:	773b      	strb	r3, [r7, #28]
	uint16_t set_pixels = 0;
 8004d46:	2300      	movs	r3, #0
 8004d48:	837b      	strh	r3, [r7, #26]
	uint8_t  cur_x, cur_y;
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	763b      	strb	r3, [r7, #24]
 8004d4e:	e093      	b.n	8004e78 <LCD_Char+0x158>
	{
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 8004d50:	2300      	movs	r3, #0
 8004d52:	767b      	strb	r3, [r7, #25]
 8004d54:	e052      	b.n	8004dfc <LCD_Char+0xdc>
		{
			if(bit == 0)
 8004d56:	7f3b      	ldrb	r3, [r7, #28]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d109      	bne.n	8004d70 <LCD_Char+0x50>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 8004d5c:	8bfb      	ldrh	r3, [r7, #30]
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	83fa      	strh	r2, [r7, #30]
 8004d62:	461a      	mov	r2, r3
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	4413      	add	r3, r2
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	777b      	strb	r3, [r7, #29]
				bit  = 0x80;
 8004d6c:	2380      	movs	r3, #128	; 0x80
 8004d6e:	773b      	strb	r3, [r7, #28]
			}
			if(bits & bit)
 8004d70:	7f7a      	ldrb	r2, [r7, #29]
 8004d72:	7f3b      	ldrb	r3, [r7, #28]
 8004d74:	4013      	ands	r3, r2
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <LCD_Char+0x64>
			{
				set_pixels++;
 8004d7c:	8b7b      	ldrh	r3, [r7, #26]
 8004d7e:	3301      	adds	r3, #1
 8004d80:	837b      	strh	r3, [r7, #26]
 8004d82:	e035      	b.n	8004df0 <LCD_Char+0xd0>
			}
			else if (set_pixels > 0)
 8004d84:	8b7b      	ldrh	r3, [r7, #26]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d032      	beq.n	8004df0 <LCD_Char+0xd0>
			{
				LCD_Rect_Fill(x + (glyph -> xOffset + cur_x - set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8004d90:	461a      	mov	r2, r3
 8004d92:	7e7b      	ldrb	r3, [r7, #25]
 8004d94:	441a      	add	r2, r3
 8004d96:	8b7b      	ldrh	r3, [r7, #26]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	fb12 f303 	smulbb	r3, r2, r3
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	89fb      	ldrh	r3, [r7, #14]
 8004daa:	4413      	add	r3, r2
 8004dac:	b298      	uxth	r0, r3
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8004db4:	461a      	mov	r2, r3
 8004db6:	7e3b      	ldrb	r3, [r7, #24]
 8004db8:	4413      	add	r3, r2
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	fb12 f303 	smulbb	r3, r2, r3
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	89bb      	ldrh	r3, [r7, #12]
 8004dca:	4413      	add	r3, r2
 8004dcc:	b299      	uxth	r1, r3
 8004dce:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	8b7a      	ldrh	r2, [r7, #26]
 8004dd6:	fb12 f303 	smulbb	r3, r2, r3
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004de0:	b29c      	uxth	r4, r3
 8004de2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004de4:	9300      	str	r3, [sp, #0]
 8004de6:	4623      	mov	r3, r4
 8004de8:	f7ff fd76 	bl	80048d8 <LCD_Rect_Fill>
				set_pixels = 0;
 8004dec:	2300      	movs	r3, #0
 8004dee:	837b      	strh	r3, [r7, #26]
			}
			bit >>= 1;
 8004df0:	7f3b      	ldrb	r3, [r7, #28]
 8004df2:	085b      	lsrs	r3, r3, #1
 8004df4:	773b      	strb	r3, [r7, #28]
		for(cur_x = 0; cur_x < glyph -> width; cur_x++)
 8004df6:	7e7b      	ldrb	r3, [r7, #25]
 8004df8:	3301      	adds	r3, #1
 8004dfa:	767b      	strb	r3, [r7, #25]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	789b      	ldrb	r3, [r3, #2]
 8004e00:	7e7a      	ldrb	r2, [r7, #25]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d3a7      	bcc.n	8004d56 <LCD_Char+0x36>
		}
		if (set_pixels > 0)
 8004e06:	8b7b      	ldrh	r3, [r7, #26]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d032      	beq.n	8004e72 <LCD_Char+0x152>
		{
			LCD_Rect_Fill(x + (glyph -> xOffset + cur_x-set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8004e12:	461a      	mov	r2, r3
 8004e14:	7e7b      	ldrb	r3, [r7, #25]
 8004e16:	441a      	add	r2, r3
 8004e18:	8b7b      	ldrh	r3, [r7, #26]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	b29a      	uxth	r2, r3
 8004e1e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	fb12 f303 	smulbb	r3, r2, r3
 8004e28:	b29a      	uxth	r2, r3
 8004e2a:	89fb      	ldrh	r3, [r7, #14]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	b298      	uxth	r0, r3
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8004e36:	461a      	mov	r2, r3
 8004e38:	7e3b      	ldrb	r3, [r7, #24]
 8004e3a:	4413      	add	r3, r2
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	fb12 f303 	smulbb	r3, r2, r3
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	89bb      	ldrh	r3, [r7, #12]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	b299      	uxth	r1, r3
 8004e50:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	8b7a      	ldrh	r2, [r7, #26]
 8004e58:	fb12 f303 	smulbb	r3, r2, r3
 8004e5c:	b29a      	uxth	r2, r3
 8004e5e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004e62:	b29c      	uxth	r4, r3
 8004e64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	4623      	mov	r3, r4
 8004e6a:	f7ff fd35 	bl	80048d8 <LCD_Rect_Fill>
			set_pixels = 0;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	837b      	strh	r3, [r7, #26]
	for(cur_y = 0; cur_y < glyph -> height; cur_y++)
 8004e72:	7e3b      	ldrb	r3, [r7, #24]
 8004e74:	3301      	adds	r3, #1
 8004e76:	763b      	strb	r3, [r7, #24]
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	78db      	ldrb	r3, [r3, #3]
 8004e7c:	7e3a      	ldrb	r2, [r7, #24]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	f4ff af66 	bcc.w	8004d50 <LCD_Char+0x30>
		}
	}
}
 8004e84:	bf00      	nop
 8004e86:	bf00      	nop
 8004e88:	3724      	adds	r7, #36	; 0x24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd90      	pop	{r4, r7, pc}

08004e8e <LCD_Font>:

void LCD_Font(uint16_t x, uint16_t y, const char *text, const GFXfont *p_font, uint8_t size, uint32_t color24) {
 8004e8e:	b590      	push	{r4, r7, lr}
 8004e90:	b08f      	sub	sp, #60	; 0x3c
 8004e92:	af02      	add	r7, sp, #8
 8004e94:	60ba      	str	r2, [r7, #8]
 8004e96:	607b      	str	r3, [r7, #4]
 8004e98:	4603      	mov	r3, r0
 8004e9a:	81fb      	strh	r3, [r7, #14]
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	81bb      	strh	r3, [r7, #12]
	int16_t cursor_x = x;
 8004ea0:	89fb      	ldrh	r3, [r7, #14]
 8004ea2:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int16_t cursor_y = y;
 8004ea4:	89bb      	ldrh	r3, [r7, #12]
 8004ea6:	85bb      	strh	r3, [r7, #44]	; 0x2c
	GFXfont font;
	memcpy((&font), (p_font), (sizeof(GFXfont)));
 8004ea8:	f107 031c 	add.w	r3, r7, #28
 8004eac:	220c      	movs	r2, #12
 8004eae:	6879      	ldr	r1, [r7, #4]
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f006 faf1 	bl	800b498 <memcpy>
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004eba:	e056      	b.n	8004f6a <LCD_Font+0xdc>
	{
		char c = text[text_pos];
 8004ebc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	781b      	ldrb	r3, [r3, #0]
 8004ec4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		if(c == '\n')
 8004ec8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8004ecc:	2b0a      	cmp	r3, #10
 8004ece:	d10f      	bne.n	8004ef0 <LCD_Font+0x62>
		{
			cursor_x = x;
 8004ed0:	89fb      	ldrh	r3, [r7, #14]
 8004ed2:	85fb      	strh	r3, [r7, #46]	; 0x2e
			cursor_y += font.yAdvance * size;
 8004ed4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	fb12 f303 	smulbb	r3, r2, r3
 8004ee4:	b29a      	uxth	r2, r3
 8004ee6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004ee8:	4413      	add	r3, r2
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004eee:	e039      	b.n	8004f64 <LCD_Font+0xd6>
		}
		else if(c >= font.first && c <= font.last && c != '\r')
 8004ef0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004ef4:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d333      	bcc.n	8004f64 <LCD_Font+0xd6>
 8004efc:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8004f00:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d82d      	bhi.n	8004f64 <LCD_Font+0xd6>
 8004f08:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8004f0c:	2b0d      	cmp	r3, #13
 8004f0e:	d029      	beq.n	8004f64 <LCD_Font+0xd6>
		{
			GFXglyph glyph;
			memcpy((&glyph), (&font.glyph[c - font.first]), (sizeof(GFXglyph)));
 8004f10:	6a3a      	ldr	r2, [r7, #32]
 8004f12:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8004f16:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8004f1a:	1a5b      	subs	r3, r3, r1
 8004f1c:	00db      	lsls	r3, r3, #3
 8004f1e:	18d1      	adds	r1, r2, r3
 8004f20:	f107 0314 	add.w	r3, r7, #20
 8004f24:	2208      	movs	r2, #8
 8004f26:	4618      	mov	r0, r3
 8004f28:	f006 fab6 	bl	800b498 <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 8004f2c:	f107 041c 	add.w	r4, r7, #28
 8004f30:	f107 0214 	add.w	r2, r7, #20
 8004f34:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8004f38:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8004f3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f3e:	9301      	str	r3, [sp, #4]
 8004f40:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	4623      	mov	r3, r4
 8004f48:	f7ff feea 	bl	8004d20 <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 8004f4c:	7e3b      	ldrb	r3, [r7, #24]
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	fb12 f303 	smulbb	r3, r2, r3
 8004f5a:	b29a      	uxth	r2, r3
 8004f5c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004f5e:	4413      	add	r3, r2
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for(uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8004f64:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004f66:	3301      	adds	r3, #1
 8004f68:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004f6a:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8004f6c:	68b8      	ldr	r0, [r7, #8]
 8004f6e:	f7fb f92f 	bl	80001d0 <strlen>
 8004f72:	4603      	mov	r3, r0
 8004f74:	429c      	cmp	r4, r3
 8004f76:	d3a1      	bcc.n	8004ebc <LCD_Font+0x2e>
		}
	}
}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	3734      	adds	r7, #52	; 0x34
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd90      	pop	{r4, r7, pc}

08004f82 <LCD_Init>:

void LCD_Init(void) {
 8004f82:	b580      	push	{r7, lr}
 8004f84:	af00      	add	r7, sp, #0
	//		LCD_RST_SET
	//    HAL_Delay (100);
	//    LCD_RST_RESET
	//    HAL_Delay (120);
	//    LCD_RST_SET
	HAL_Delay(150);
 8004f86:	2096      	movs	r0, #150	; 0x96
 8004f88:	f001 f850 	bl	800602c <HAL_Delay>
	3.  Before PLL is locked, SSD1961/2/3 is operating at input clock frequency (e.g. 10MHz), registers
	programming cannot be set faster than half of the input clock frequency (5M words/s in this example).
	Example to program SSD1961 with M = 29, N = 2, VCO = 10M x 30 = 300 MHz, PLL frequency = 300M / 3 = 100
	MHz
	******************************/
	LCD_Send_Cmd(LCD_RESET);
 8004f8c:	2001      	movs	r0, #1
 8004f8e:	f7ff fc2e 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Cmd(LCD_DISPLAY_ON); 		
 8004f92:	2029      	movs	r0, #41	; 0x29
 8004f94:	f7ff fc2b 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Cmd(0xE2);//set frequency
 8004f98:	20e2      	movs	r0, #226	; 0xe2
 8004f9a:	f7ff fc28 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Dat(0x1D);  // presceller(M=29) 
 8004f9e:	201d      	movs	r0, #29
 8004fa0:	f7ff fc34 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x02);  //multiplier(N=2) 
 8004fa4:	2002      	movs	r0, #2
 8004fa6:	f7ff fc31 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0xFF);  //on-off multiplier and presceller
 8004faa:	20ff      	movs	r0, #255	; 0xff
 8004fac:	f7ff fc2e 	bl	800480c <LCD_Send_Dat>
	//3. Turn on the PLL 
	LCD_Send_Cmd(0xE0);
 8004fb0:	20e0      	movs	r0, #224	; 0xe0
 8004fb2:	f7ff fc1c 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Dat(0x01);
 8004fb6:	2001      	movs	r0, #1
 8004fb8:	f7ff fc28 	bl	800480c <LCD_Send_Dat>
	HAL_Delay(120); // Wait for 100us to let the PLL stable and read the PLL lock status bit. 
 8004fbc:	2078      	movs	r0, #120	; 0x78
 8004fbe:	f001 f835 	bl	800602c <HAL_Delay>
	LCD_Send_Cmd(0xE0);
 8004fc2:	20e0      	movs	r0, #224	; 0xe0
 8004fc4:	f7ff fc13 	bl	80047ee <LCD_Send_Cmd>
	//READ COMMAND “0xE4);   (Bit 2 = 1 if PLL locked) 
	LCD_Send_Dat(0x03); // 5. Switch the clock source to PLL 
 8004fc8:	2003      	movs	r0, #3
 8004fca:	f7ff fc1f 	bl	800480c <LCD_Send_Dat>
	HAL_Delay(120);
 8004fce:	2078      	movs	r0, #120	; 0x78
 8004fd0:	f001 f82c 	bl	800602c <HAL_Delay>
	LCD_Send_Cmd(0x01); //6. Software Reset
 8004fd4:	2001      	movs	r0, #1
 8004fd6:	f7ff fc0a 	bl	80047ee <LCD_Send_Cmd>
	HAL_Delay(120);
 8004fda:	2078      	movs	r0, #120	; 0x78
 8004fdc:	f001 f826 	bl	800602c <HAL_Delay>
	/*************
	Dot clock Freq = PLL Freq x (LCDC_FPR + 1) / 2^20
	For example,  22MHz = 100MHz * (LCDC_FPR+1) / 2^20
	LCDC_FPR = 230685 = 0x3851D
	********************/
	LCD_Send_Cmd(0xE6);  // 7. Configure the dot clock frequency
 8004fe0:	20e6      	movs	r0, #230	; 0xe6
 8004fe2:	f7ff fc04 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);
 8004fe6:	2003      	movs	r0, #3
 8004fe8:	f7ff fc10 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x85);
 8004fec:	2085      	movs	r0, #133	; 0x85
 8004fee:	f7ff fc0d 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x1D);
 8004ff2:	201d      	movs	r0, #29
 8004ff4:	f7ff fc0a 	bl	800480c <LCD_Send_Dat>
	//8. Configure the LCD panel  
	//a. Set the panel size to 480 x 800 and polarity of LSHIFT, LLINE and LFRAME to active low 
	LCD_Send_Cmd(0xB0);
 8004ff8:	20b0      	movs	r0, #176	; 0xb0
 8004ffa:	f7ff fbf8 	bl	80047ee <LCD_Send_Cmd>
	if (LSHIFT) LCD_Send_Dat(0x0C); /* 0x08 0x0C 0xAE(5') */else LCD_Send_Dat(0xAE); //18bit panel, disable dithering, LSHIFT: Data latch in rising edge, LLINE and LFRAME: active low 
 8004ffe:	20ae      	movs	r0, #174	; 0xae
 8005000:	f7ff fc04 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x20);  /* 0x00 0x80 0x20(5') */    // TFT type 
 8005004:	2020      	movs	r0, #32
 8005006:	f7ff fc01 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x03);     // Horizontal Width:  480 - 1 = 0x031F 
 800500a:	2003      	movs	r0, #3
 800500c:	f7ff fbfe 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x1F);
 8005010:	201f      	movs	r0, #31
 8005012:	f7ff fbfb 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x01);     // Vertical Width :  800 -1 = 0x01DF
 8005016:	2001      	movs	r0, #1
 8005018:	f7ff fbf8 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0xDF);
 800501c:	20df      	movs	r0, #223	; 0xdf
 800501e:	f7ff fbf5 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x2D);  /* 0x00 0x2d */   // 000 = режим RGB
 8005022:	202d      	movs	r0, #45	; 0x2d
 8005024:	f7ff fbf2 	bl	800480c <LCD_Send_Dat>
											 //b. Set the horizontal period 
	LCD_Send_Cmd(0xB4); // Horizontal Display Period  
 8005028:	20b4      	movs	r0, #180	; 0xb4
 800502a:	f7ff fbe0 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);    // HT: horizontal total period (display + non-display) – 1 = 520-1 =  519 =0x0207
 800502e:	2003      	movs	r0, #3
 8005030:	f7ff fbec 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0xA0);
 8005034:	20a0      	movs	r0, #160	; 0xa0
 8005036:	f7ff fbe9 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // HPS: Horizontal Sync Pulse Start Position = Horizontal Pulse Width + Horizontal Back Porch = 16 = 0x10 
 800503a:	2000      	movs	r0, #0
 800503c:	f7ff fbe6 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x2E);
 8005040:	202e      	movs	r0, #46	; 0x2e
 8005042:	f7ff fbe3 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x30);     // HPW: Horizontal Sync Pulse Width - 1=8-1=7 
 8005046:	2030      	movs	r0, #48	; 0x30
 8005048:	f7ff fbe0 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // LPS: Horizontal Display Period Start Position = 0x0000 
 800504c:	2000      	movs	r0, #0
 800504e:	f7ff fbdd 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x0F);
 8005052:	200f      	movs	r0, #15
 8005054:	f7ff fbda 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x00);    // LPSPP: Horizontal Sync Pulse Subpixel Start Position(for serial TFT interface).  Dummy value for TFT interface. 
 8005058:	2000      	movs	r0, #0
 800505a:	f7ff fbd7 	bl	800480c <LCD_Send_Dat>
							 //c. Set the vertical period 
	LCD_Send_Cmd(0xB6);    // Vertical Display Period  
 800505e:	20b6      	movs	r0, #182	; 0xb6
 8005060:	f7ff fbc5 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Dat(0x02);     // VT: Vertical Total (display + non-display) Period – 1  =647=0x287 
 8005064:	2002      	movs	r0, #2
 8005066:	f7ff fbd1 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x0D);
 800506a:	200d      	movs	r0, #13
 800506c:	f7ff fbce 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x00);     // VPS: Vertical Sync Pulse Start Position  =     Vertical Pulse Width + Vertical Back Porch = 2+2=4  
 8005070:	2000      	movs	r0, #0
 8005072:	f7ff fbcb 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x10);
 8005076:	2010      	movs	r0, #16
 8005078:	f7ff fbc8 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x10);     //VPW: Vertical Sync Pulse Width – 1 =1 
 800507c:	2010      	movs	r0, #16
 800507e:	f7ff fbc5 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x08);     //FPS: Vertical Display Period Start Position = 0 
 8005082:	2008      	movs	r0, #8
 8005084:	f7ff fbc2 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x00);
 8005088:	2000      	movs	r0, #0
 800508a:	f7ff fbbf 	bl	800480c <LCD_Send_Dat>
	//9. Set the back light control PWM clock frequency
	//PWM signal frequency = PLL clock / (256 * (PWMF[7:0] + 1)) / 256
	LCD_Send_Cmd(0xBE);    // PWM configuration 
 800508e:	20be      	movs	r0, #190	; 0xbe
 8005090:	f7ff fbad 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Dat(0x08);     // set PWM signal frequency to 170Hz when PLL frequency is 100MHz 
 8005094:	2008      	movs	r0, #8
 8005096:	f7ff fbb9 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0xFF);     // PWM duty cycle  (50%) 
 800509a:	20ff      	movs	r0, #255	; 0xff
 800509c:	f7ff fbb6 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Dat(0x01);     // 0x09 = enable DBC, 0x01 = disable DBC  //on
 80050a0:	2001      	movs	r0, #1
 80050a2:	f7ff fbb3 	bl	800480c <LCD_Send_Dat>
	LCD_Send_Cmd(0x36);     // set address_mode
 80050a6:	2036      	movs	r0, #54	; 0x36
 80050a8:	f7ff fba1 	bl	80047ee <LCD_Send_Cmd>
	if (MIRROR_H) LCD_Send_Dat(0x02); else if (MIRROR_V) LCD_Send_Dat(0x03);
 80050ac:	2003      	movs	r0, #3
 80050ae:	f7ff fbad 	bl	800480c <LCD_Send_Dat>
	//13. Setup the MCU interface for 16-bit data write (565 RGB)
	LCD_Send_Cmd(0xF0);     // mcu interface config 
 80050b2:	20f0      	movs	r0, #240	; 0xf0
 80050b4:	f7ff fb9b 	bl	80047ee <LCD_Send_Cmd>
	LCD_Send_Dat(0x03);     // 16 bit interface (565)
 80050b8:	2003      	movs	r0, #3
 80050ba:	f7ff fba7 	bl	800480c <LCD_Send_Dat>
							//10. Turn on the display 						
	LCD_Send_Cmd(LCD_DISPLAY_ON);     // display on 
 80050be:	2029      	movs	r0, #41	; 0x29
 80050c0:	f7ff fb95 	bl	80047ee <LCD_Send_Cmd>
}
 80050c4:	bf00      	nop
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050ce:	2300      	movs	r3, #0
 80050d0:	607b      	str	r3, [r7, #4]
 80050d2:	4b10      	ldr	r3, [pc, #64]	; (8005114 <HAL_MspInit+0x4c>)
 80050d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050d6:	4a0f      	ldr	r2, [pc, #60]	; (8005114 <HAL_MspInit+0x4c>)
 80050d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80050dc:	6453      	str	r3, [r2, #68]	; 0x44
 80050de:	4b0d      	ldr	r3, [pc, #52]	; (8005114 <HAL_MspInit+0x4c>)
 80050e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050e6:	607b      	str	r3, [r7, #4]
 80050e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80050ea:	2300      	movs	r3, #0
 80050ec:	603b      	str	r3, [r7, #0]
 80050ee:	4b09      	ldr	r3, [pc, #36]	; (8005114 <HAL_MspInit+0x4c>)
 80050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f2:	4a08      	ldr	r2, [pc, #32]	; (8005114 <HAL_MspInit+0x4c>)
 80050f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050f8:	6413      	str	r3, [r2, #64]	; 0x40
 80050fa:	4b06      	ldr	r3, [pc, #24]	; (8005114 <HAL_MspInit+0x4c>)
 80050fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005102:	603b      	str	r3, [r7, #0]
 8005104:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005106:	bf00      	nop
 8005108:	370c      	adds	r7, #12
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	40023800 	.word	0x40023800

08005118 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b08a      	sub	sp, #40	; 0x28
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005120:	f107 0314 	add.w	r3, r7, #20
 8005124:	2200      	movs	r2, #0
 8005126:	601a      	str	r2, [r3, #0]
 8005128:	605a      	str	r2, [r3, #4]
 800512a:	609a      	str	r2, [r3, #8]
 800512c:	60da      	str	r2, [r3, #12]
 800512e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a17      	ldr	r2, [pc, #92]	; (8005194 <HAL_DAC_MspInit+0x7c>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d127      	bne.n	800518a <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800513a:	2300      	movs	r3, #0
 800513c:	613b      	str	r3, [r7, #16]
 800513e:	4b16      	ldr	r3, [pc, #88]	; (8005198 <HAL_DAC_MspInit+0x80>)
 8005140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005142:	4a15      	ldr	r2, [pc, #84]	; (8005198 <HAL_DAC_MspInit+0x80>)
 8005144:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005148:	6413      	str	r3, [r2, #64]	; 0x40
 800514a:	4b13      	ldr	r3, [pc, #76]	; (8005198 <HAL_DAC_MspInit+0x80>)
 800514c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005152:	613b      	str	r3, [r7, #16]
 8005154:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005156:	2300      	movs	r3, #0
 8005158:	60fb      	str	r3, [r7, #12]
 800515a:	4b0f      	ldr	r3, [pc, #60]	; (8005198 <HAL_DAC_MspInit+0x80>)
 800515c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800515e:	4a0e      	ldr	r2, [pc, #56]	; (8005198 <HAL_DAC_MspInit+0x80>)
 8005160:	f043 0301 	orr.w	r3, r3, #1
 8005164:	6313      	str	r3, [r2, #48]	; 0x30
 8005166:	4b0c      	ldr	r3, [pc, #48]	; (8005198 <HAL_DAC_MspInit+0x80>)
 8005168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005172:	2330      	movs	r3, #48	; 0x30
 8005174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005176:	2303      	movs	r3, #3
 8005178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800517a:	2300      	movs	r3, #0
 800517c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800517e:	f107 0314 	add.w	r3, r7, #20
 8005182:	4619      	mov	r1, r3
 8005184:	4805      	ldr	r0, [pc, #20]	; (800519c <HAL_DAC_MspInit+0x84>)
 8005186:	f001 f989 	bl	800649c <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800518a:	bf00      	nop
 800518c:	3728      	adds	r7, #40	; 0x28
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	40007400 	.word	0x40007400
 8005198:	40023800 	.word	0x40023800
 800519c:	40020000 	.word	0x40020000

080051a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b08a      	sub	sp, #40	; 0x28
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051a8:	f107 0314 	add.w	r3, r7, #20
 80051ac:	2200      	movs	r2, #0
 80051ae:	601a      	str	r2, [r3, #0]
 80051b0:	605a      	str	r2, [r3, #4]
 80051b2:	609a      	str	r2, [r3, #8]
 80051b4:	60da      	str	r2, [r3, #12]
 80051b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a19      	ldr	r2, [pc, #100]	; (8005224 <HAL_I2C_MspInit+0x84>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d12b      	bne.n	800521a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051c2:	2300      	movs	r3, #0
 80051c4:	613b      	str	r3, [r7, #16]
 80051c6:	4b18      	ldr	r3, [pc, #96]	; (8005228 <HAL_I2C_MspInit+0x88>)
 80051c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ca:	4a17      	ldr	r2, [pc, #92]	; (8005228 <HAL_I2C_MspInit+0x88>)
 80051cc:	f043 0302 	orr.w	r3, r3, #2
 80051d0:	6313      	str	r3, [r2, #48]	; 0x30
 80051d2:	4b15      	ldr	r3, [pc, #84]	; (8005228 <HAL_I2C_MspInit+0x88>)
 80051d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	613b      	str	r3, [r7, #16]
 80051dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80051de:	23c0      	movs	r3, #192	; 0xc0
 80051e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80051e2:	2312      	movs	r3, #18
 80051e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051e6:	2301      	movs	r3, #1
 80051e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051ea:	2303      	movs	r3, #3
 80051ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80051ee:	2304      	movs	r3, #4
 80051f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051f2:	f107 0314 	add.w	r3, r7, #20
 80051f6:	4619      	mov	r1, r3
 80051f8:	480c      	ldr	r0, [pc, #48]	; (800522c <HAL_I2C_MspInit+0x8c>)
 80051fa:	f001 f94f 	bl	800649c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80051fe:	2300      	movs	r3, #0
 8005200:	60fb      	str	r3, [r7, #12]
 8005202:	4b09      	ldr	r3, [pc, #36]	; (8005228 <HAL_I2C_MspInit+0x88>)
 8005204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005206:	4a08      	ldr	r2, [pc, #32]	; (8005228 <HAL_I2C_MspInit+0x88>)
 8005208:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800520c:	6413      	str	r3, [r2, #64]	; 0x40
 800520e:	4b06      	ldr	r3, [pc, #24]	; (8005228 <HAL_I2C_MspInit+0x88>)
 8005210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005212:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005216:	60fb      	str	r3, [r7, #12]
 8005218:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800521a:	bf00      	nop
 800521c:	3728      	adds	r7, #40	; 0x28
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	40005400 	.word	0x40005400
 8005228:	40023800 	.word	0x40023800
 800522c:	40020400 	.word	0x40020400

08005230 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b082      	sub	sp, #8
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a0a      	ldr	r2, [pc, #40]	; (8005268 <HAL_I2C_MspDeInit+0x38>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d10d      	bne.n	800525e <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8005242:	4b0a      	ldr	r3, [pc, #40]	; (800526c <HAL_I2C_MspDeInit+0x3c>)
 8005244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005246:	4a09      	ldr	r2, [pc, #36]	; (800526c <HAL_I2C_MspDeInit+0x3c>)
 8005248:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800524c:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800524e:	2140      	movs	r1, #64	; 0x40
 8005250:	4807      	ldr	r0, [pc, #28]	; (8005270 <HAL_I2C_MspDeInit+0x40>)
 8005252:	f001 fabf 	bl	80067d4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8005256:	2180      	movs	r1, #128	; 0x80
 8005258:	4805      	ldr	r0, [pc, #20]	; (8005270 <HAL_I2C_MspDeInit+0x40>)
 800525a:	f001 fabb 	bl	80067d4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800525e:	bf00      	nop
 8005260:	3708      	adds	r7, #8
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40005400 	.word	0x40005400
 800526c:	40023800 	.word	0x40023800
 8005270:	40020400 	.word	0x40020400

08005274 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800527c:	f107 0308 	add.w	r3, r7, #8
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]
 8005284:	605a      	str	r2, [r3, #4]
 8005286:	609a      	str	r2, [r3, #8]
 8005288:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a0c      	ldr	r2, [pc, #48]	; (80052c0 <HAL_RTC_MspInit+0x4c>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d111      	bne.n	80052b8 <HAL_RTC_MspInit+0x44>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005294:	2302      	movs	r3, #2
 8005296:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8005298:	f44f 7380 	mov.w	r3, #256	; 0x100
 800529c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800529e:	f107 0308 	add.w	r3, r7, #8
 80052a2:	4618      	mov	r0, r3
 80052a4:	f003 fe40 	bl	8008f28 <HAL_RCCEx_PeriphCLKConfig>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d001      	beq.n	80052b2 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80052ae:	f7ff fa45 	bl	800473c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80052b2:	4b04      	ldr	r3, [pc, #16]	; (80052c4 <HAL_RTC_MspInit+0x50>)
 80052b4:	2201      	movs	r2, #1
 80052b6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80052b8:	bf00      	nop
 80052ba:	3718      	adds	r7, #24
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	40002800 	.word	0x40002800
 80052c4:	42470e3c 	.word	0x42470e3c

080052c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b08e      	sub	sp, #56	; 0x38
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80052d4:	2200      	movs	r2, #0
 80052d6:	601a      	str	r2, [r3, #0]
 80052d8:	605a      	str	r2, [r3, #4]
 80052da:	609a      	str	r2, [r3, #8]
 80052dc:	60da      	str	r2, [r3, #12]
 80052de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a5b      	ldr	r2, [pc, #364]	; (8005454 <HAL_SPI_MspInit+0x18c>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d12c      	bne.n	8005344 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80052ea:	2300      	movs	r3, #0
 80052ec:	623b      	str	r3, [r7, #32]
 80052ee:	4b5a      	ldr	r3, [pc, #360]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80052f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052f2:	4a59      	ldr	r2, [pc, #356]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80052f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80052f8:	6453      	str	r3, [r2, #68]	; 0x44
 80052fa:	4b57      	ldr	r3, [pc, #348]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80052fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005302:	623b      	str	r3, [r7, #32]
 8005304:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005306:	2300      	movs	r3, #0
 8005308:	61fb      	str	r3, [r7, #28]
 800530a:	4b53      	ldr	r3, [pc, #332]	; (8005458 <HAL_SPI_MspInit+0x190>)
 800530c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530e:	4a52      	ldr	r2, [pc, #328]	; (8005458 <HAL_SPI_MspInit+0x190>)
 8005310:	f043 0302 	orr.w	r3, r3, #2
 8005314:	6313      	str	r3, [r2, #48]	; 0x30
 8005316:	4b50      	ldr	r3, [pc, #320]	; (8005458 <HAL_SPI_MspInit+0x190>)
 8005318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	61fb      	str	r3, [r7, #28]
 8005320:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8005322:	2338      	movs	r3, #56	; 0x38
 8005324:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005326:	2302      	movs	r3, #2
 8005328:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800532a:	2300      	movs	r3, #0
 800532c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800532e:	2303      	movs	r3, #3
 8005330:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005332:	2305      	movs	r3, #5
 8005334:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005336:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800533a:	4619      	mov	r1, r3
 800533c:	4847      	ldr	r0, [pc, #284]	; (800545c <HAL_SPI_MspInit+0x194>)
 800533e:	f001 f8ad 	bl	800649c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005342:	e083      	b.n	800544c <HAL_SPI_MspInit+0x184>
  else if(hspi->Instance==SPI2)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a45      	ldr	r2, [pc, #276]	; (8005460 <HAL_SPI_MspInit+0x198>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d12d      	bne.n	80053aa <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800534e:	2300      	movs	r3, #0
 8005350:	61bb      	str	r3, [r7, #24]
 8005352:	4b41      	ldr	r3, [pc, #260]	; (8005458 <HAL_SPI_MspInit+0x190>)
 8005354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005356:	4a40      	ldr	r2, [pc, #256]	; (8005458 <HAL_SPI_MspInit+0x190>)
 8005358:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800535c:	6413      	str	r3, [r2, #64]	; 0x40
 800535e:	4b3e      	ldr	r3, [pc, #248]	; (8005458 <HAL_SPI_MspInit+0x190>)
 8005360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005362:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005366:	61bb      	str	r3, [r7, #24]
 8005368:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800536a:	2300      	movs	r3, #0
 800536c:	617b      	str	r3, [r7, #20]
 800536e:	4b3a      	ldr	r3, [pc, #232]	; (8005458 <HAL_SPI_MspInit+0x190>)
 8005370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005372:	4a39      	ldr	r2, [pc, #228]	; (8005458 <HAL_SPI_MspInit+0x190>)
 8005374:	f043 0302 	orr.w	r3, r3, #2
 8005378:	6313      	str	r3, [r2, #48]	; 0x30
 800537a:	4b37      	ldr	r3, [pc, #220]	; (8005458 <HAL_SPI_MspInit+0x190>)
 800537c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	617b      	str	r3, [r7, #20]
 8005384:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8005386:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800538a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800538c:	2302      	movs	r3, #2
 800538e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005390:	2300      	movs	r3, #0
 8005392:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005394:	2303      	movs	r3, #3
 8005396:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8005398:	2305      	movs	r3, #5
 800539a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800539c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80053a0:	4619      	mov	r1, r3
 80053a2:	482e      	ldr	r0, [pc, #184]	; (800545c <HAL_SPI_MspInit+0x194>)
 80053a4:	f001 f87a 	bl	800649c <HAL_GPIO_Init>
}
 80053a8:	e050      	b.n	800544c <HAL_SPI_MspInit+0x184>
  else if(hspi->Instance==SPI3)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a2d      	ldr	r2, [pc, #180]	; (8005464 <HAL_SPI_MspInit+0x19c>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d14b      	bne.n	800544c <HAL_SPI_MspInit+0x184>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80053b4:	2300      	movs	r3, #0
 80053b6:	613b      	str	r3, [r7, #16]
 80053b8:	4b27      	ldr	r3, [pc, #156]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80053ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053bc:	4a26      	ldr	r2, [pc, #152]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80053be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053c2:	6413      	str	r3, [r2, #64]	; 0x40
 80053c4:	4b24      	ldr	r3, [pc, #144]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80053c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053cc:	613b      	str	r3, [r7, #16]
 80053ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80053d0:	2300      	movs	r3, #0
 80053d2:	60fb      	str	r3, [r7, #12]
 80053d4:	4b20      	ldr	r3, [pc, #128]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80053d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d8:	4a1f      	ldr	r2, [pc, #124]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80053da:	f043 0301 	orr.w	r3, r3, #1
 80053de:	6313      	str	r3, [r2, #48]	; 0x30
 80053e0:	4b1d      	ldr	r3, [pc, #116]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80053e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	60fb      	str	r3, [r7, #12]
 80053ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80053ec:	2300      	movs	r3, #0
 80053ee:	60bb      	str	r3, [r7, #8]
 80053f0:	4b19      	ldr	r3, [pc, #100]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80053f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f4:	4a18      	ldr	r2, [pc, #96]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80053f6:	f043 0304 	orr.w	r3, r3, #4
 80053fa:	6313      	str	r3, [r2, #48]	; 0x30
 80053fc:	4b16      	ldr	r3, [pc, #88]	; (8005458 <HAL_SPI_MspInit+0x190>)
 80053fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005400:	f003 0304 	and.w	r3, r3, #4
 8005404:	60bb      	str	r3, [r7, #8]
 8005406:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8005408:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800540c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800540e:	2302      	movs	r3, #2
 8005410:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005412:	2300      	movs	r3, #0
 8005414:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005416:	2303      	movs	r3, #3
 8005418:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800541a:	2306      	movs	r3, #6
 800541c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800541e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005422:	4619      	mov	r1, r3
 8005424:	4810      	ldr	r0, [pc, #64]	; (8005468 <HAL_SPI_MspInit+0x1a0>)
 8005426:	f001 f839 	bl	800649c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800542a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800542e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005430:	2302      	movs	r3, #2
 8005432:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005434:	2300      	movs	r3, #0
 8005436:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005438:	2303      	movs	r3, #3
 800543a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800543c:	2306      	movs	r3, #6
 800543e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005440:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005444:	4619      	mov	r1, r3
 8005446:	4809      	ldr	r0, [pc, #36]	; (800546c <HAL_SPI_MspInit+0x1a4>)
 8005448:	f001 f828 	bl	800649c <HAL_GPIO_Init>
}
 800544c:	bf00      	nop
 800544e:	3738      	adds	r7, #56	; 0x38
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	40013000 	.word	0x40013000
 8005458:	40023800 	.word	0x40023800
 800545c:	40020400 	.word	0x40020400
 8005460:	40003800 	.word	0x40003800
 8005464:	40003c00 	.word	0x40003c00
 8005468:	40020000 	.word	0x40020000
 800546c:	40020800 	.word	0x40020800

08005470 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b08a      	sub	sp, #40	; 0x28
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005478:	f107 0314 	add.w	r3, r7, #20
 800547c:	2200      	movs	r2, #0
 800547e:	601a      	str	r2, [r3, #0]
 8005480:	605a      	str	r2, [r3, #4]
 8005482:	609a      	str	r2, [r3, #8]
 8005484:	60da      	str	r2, [r3, #12]
 8005486:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a1d      	ldr	r2, [pc, #116]	; (8005504 <HAL_UART_MspInit+0x94>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d134      	bne.n	80054fc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005492:	2300      	movs	r3, #0
 8005494:	613b      	str	r3, [r7, #16]
 8005496:	4b1c      	ldr	r3, [pc, #112]	; (8005508 <HAL_UART_MspInit+0x98>)
 8005498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549a:	4a1b      	ldr	r2, [pc, #108]	; (8005508 <HAL_UART_MspInit+0x98>)
 800549c:	f043 0310 	orr.w	r3, r3, #16
 80054a0:	6453      	str	r3, [r2, #68]	; 0x44
 80054a2:	4b19      	ldr	r3, [pc, #100]	; (8005508 <HAL_UART_MspInit+0x98>)
 80054a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a6:	f003 0310 	and.w	r3, r3, #16
 80054aa:	613b      	str	r3, [r7, #16]
 80054ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054ae:	2300      	movs	r3, #0
 80054b0:	60fb      	str	r3, [r7, #12]
 80054b2:	4b15      	ldr	r3, [pc, #84]	; (8005508 <HAL_UART_MspInit+0x98>)
 80054b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b6:	4a14      	ldr	r2, [pc, #80]	; (8005508 <HAL_UART_MspInit+0x98>)
 80054b8:	f043 0301 	orr.w	r3, r3, #1
 80054bc:	6313      	str	r3, [r2, #48]	; 0x30
 80054be:	4b12      	ldr	r3, [pc, #72]	; (8005508 <HAL_UART_MspInit+0x98>)
 80054c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c2:	f003 0301 	and.w	r3, r3, #1
 80054c6:	60fb      	str	r3, [r7, #12]
 80054c8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80054ca:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80054ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054d0:	2302      	movs	r3, #2
 80054d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054d4:	2300      	movs	r3, #0
 80054d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054d8:	2303      	movs	r3, #3
 80054da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80054dc:	2307      	movs	r3, #7
 80054de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80054e0:	f107 0314 	add.w	r3, r7, #20
 80054e4:	4619      	mov	r1, r3
 80054e6:	4809      	ldr	r0, [pc, #36]	; (800550c <HAL_UART_MspInit+0x9c>)
 80054e8:	f000 ffd8 	bl	800649c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80054ec:	2200      	movs	r2, #0
 80054ee:	2100      	movs	r1, #0
 80054f0:	2025      	movs	r0, #37	; 0x25
 80054f2:	f000 fe9a 	bl	800622a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80054f6:	2025      	movs	r0, #37	; 0x25
 80054f8:	f000 feb3 	bl	8006262 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80054fc:	bf00      	nop
 80054fe:	3728      	adds	r7, #40	; 0x28
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	40011000 	.word	0x40011000
 8005508:	40023800 	.word	0x40023800
 800550c:	40020000 	.word	0x40020000

08005510 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8005510:	b580      	push	{r7, lr}
 8005512:	b086      	sub	sp, #24
 8005514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8005516:	1d3b      	adds	r3, r7, #4
 8005518:	2200      	movs	r2, #0
 800551a:	601a      	str	r2, [r3, #0]
 800551c:	605a      	str	r2, [r3, #4]
 800551e:	609a      	str	r2, [r3, #8]
 8005520:	60da      	str	r2, [r3, #12]
 8005522:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8005524:	4b1c      	ldr	r3, [pc, #112]	; (8005598 <HAL_FSMC_MspInit+0x88>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d131      	bne.n	8005590 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800552c:	4b1a      	ldr	r3, [pc, #104]	; (8005598 <HAL_FSMC_MspInit+0x88>)
 800552e:	2201      	movs	r2, #1
 8005530:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8005532:	2300      	movs	r3, #0
 8005534:	603b      	str	r3, [r7, #0]
 8005536:	4b19      	ldr	r3, [pc, #100]	; (800559c <HAL_FSMC_MspInit+0x8c>)
 8005538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553a:	4a18      	ldr	r2, [pc, #96]	; (800559c <HAL_FSMC_MspInit+0x8c>)
 800553c:	f043 0301 	orr.w	r3, r3, #1
 8005540:	6393      	str	r3, [r2, #56]	; 0x38
 8005542:	4b16      	ldr	r3, [pc, #88]	; (800559c <HAL_FSMC_MspInit+0x8c>)
 8005544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800554e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8005552:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005554:	2302      	movs	r3, #2
 8005556:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005558:	2300      	movs	r3, #0
 800555a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800555c:	2303      	movs	r3, #3
 800555e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8005560:	230c      	movs	r3, #12
 8005562:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005564:	1d3b      	adds	r3, r7, #4
 8005566:	4619      	mov	r1, r3
 8005568:	480d      	ldr	r0, [pc, #52]	; (80055a0 <HAL_FSMC_MspInit+0x90>)
 800556a:	f000 ff97 	bl	800649c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 800556e:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 8005572:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005574:	2302      	movs	r3, #2
 8005576:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005578:	2300      	movs	r3, #0
 800557a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800557c:	2303      	movs	r3, #3
 800557e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8005580:	230c      	movs	r3, #12
 8005582:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005584:	1d3b      	adds	r3, r7, #4
 8005586:	4619      	mov	r1, r3
 8005588:	4806      	ldr	r0, [pc, #24]	; (80055a4 <HAL_FSMC_MspInit+0x94>)
 800558a:	f000 ff87 	bl	800649c <HAL_GPIO_Init>
 800558e:	e000      	b.n	8005592 <HAL_FSMC_MspInit+0x82>
    return;
 8005590:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8005592:	3718      	adds	r7, #24
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	200010f0 	.word	0x200010f0
 800559c:	40023800 	.word	0x40023800
 80055a0:	40021000 	.word	0x40021000
 80055a4:	40020c00 	.word	0x40020c00

080055a8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80055b0:	f7ff ffae 	bl	8005510 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80055b4:	bf00      	nop
 80055b6:	3708      	adds	r7, #8
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055bc:	b480      	push	{r7}
 80055be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80055c0:	e7fe      	b.n	80055c0 <NMI_Handler+0x4>

080055c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055c2:	b480      	push	{r7}
 80055c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055c6:	e7fe      	b.n	80055c6 <HardFault_Handler+0x4>

080055c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055c8:	b480      	push	{r7}
 80055ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055cc:	e7fe      	b.n	80055cc <MemManage_Handler+0x4>

080055ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055ce:	b480      	push	{r7}
 80055d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055d2:	e7fe      	b.n	80055d2 <BusFault_Handler+0x4>

080055d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055d8:	e7fe      	b.n	80055d8 <UsageFault_Handler+0x4>

080055da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80055da:	b480      	push	{r7}
 80055dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80055de:	bf00      	nop
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80055e8:	b480      	push	{r7}
 80055ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80055ec:	bf00      	nop
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr

080055f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80055f6:	b480      	push	{r7}
 80055f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80055fa:	bf00      	nop
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005608:	f000 fcf0 	bl	8005fec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800560c:	bf00      	nop
 800560e:	bd80      	pop	{r7, pc}

08005610 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005614:	4802      	ldr	r0, [pc, #8]	; (8005620 <USART1_IRQHandler+0x10>)
 8005616:	f004 fecd 	bl	800a3b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800561a:	bf00      	nop
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	20000440 	.word	0x20000440

08005624 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005624:	b480      	push	{r7}
 8005626:	af00      	add	r7, sp, #0
	return 1;
 8005628:	2301      	movs	r3, #1
}
 800562a:	4618      	mov	r0, r3
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <_kill>:

int _kill(int pid, int sig)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b082      	sub	sp, #8
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800563e:	f005 fef1 	bl	800b424 <__errno>
 8005642:	4603      	mov	r3, r0
 8005644:	2216      	movs	r2, #22
 8005646:	601a      	str	r2, [r3, #0]
	return -1;
 8005648:	f04f 33ff 	mov.w	r3, #4294967295
}
 800564c:	4618      	mov	r0, r3
 800564e:	3708      	adds	r7, #8
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}

08005654 <_exit>:

void _exit (int status)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800565c:	f04f 31ff 	mov.w	r1, #4294967295
 8005660:	6878      	ldr	r0, [r7, #4]
 8005662:	f7ff ffe7 	bl	8005634 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005666:	e7fe      	b.n	8005666 <_exit+0x12>

08005668 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b086      	sub	sp, #24
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005674:	2300      	movs	r3, #0
 8005676:	617b      	str	r3, [r7, #20]
 8005678:	e00a      	b.n	8005690 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800567a:	f3af 8000 	nop.w
 800567e:	4601      	mov	r1, r0
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	60ba      	str	r2, [r7, #8]
 8005686:	b2ca      	uxtb	r2, r1
 8005688:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	3301      	adds	r3, #1
 800568e:	617b      	str	r3, [r7, #20]
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	429a      	cmp	r2, r3
 8005696:	dbf0      	blt.n	800567a <_read+0x12>
	}

return len;
 8005698:	687b      	ldr	r3, [r7, #4]
}
 800569a:	4618      	mov	r0, r3
 800569c:	3718      	adds	r7, #24
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b086      	sub	sp, #24
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	60f8      	str	r0, [r7, #12]
 80056aa:	60b9      	str	r1, [r7, #8]
 80056ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056ae:	2300      	movs	r3, #0
 80056b0:	617b      	str	r3, [r7, #20]
 80056b2:	e009      	b.n	80056c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	1c5a      	adds	r2, r3, #1
 80056b8:	60ba      	str	r2, [r7, #8]
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	4618      	mov	r0, r3
 80056be:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	3301      	adds	r3, #1
 80056c6:	617b      	str	r3, [r7, #20]
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	dbf1      	blt.n	80056b4 <_write+0x12>
	}
	return len;
 80056d0:	687b      	ldr	r3, [r7, #4]
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3718      	adds	r7, #24
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}

080056da <_close>:

int _close(int file)
{
 80056da:	b480      	push	{r7}
 80056dc:	b083      	sub	sp, #12
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
	return -1;
 80056e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr

080056f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80056f2:	b480      	push	{r7}
 80056f4:	b083      	sub	sp, #12
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
 80056fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005702:	605a      	str	r2, [r3, #4]
	return 0;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	370c      	adds	r7, #12
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr

08005712 <_isatty>:

int _isatty(int file)
{
 8005712:	b480      	push	{r7}
 8005714:	b083      	sub	sp, #12
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
	return 1;
 800571a:	2301      	movs	r3, #1
}
 800571c:	4618      	mov	r0, r3
 800571e:	370c      	adds	r7, #12
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	607a      	str	r2, [r7, #4]
	return 0;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3714      	adds	r7, #20
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
	...

08005744 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800574c:	4a14      	ldr	r2, [pc, #80]	; (80057a0 <_sbrk+0x5c>)
 800574e:	4b15      	ldr	r3, [pc, #84]	; (80057a4 <_sbrk+0x60>)
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005758:	4b13      	ldr	r3, [pc, #76]	; (80057a8 <_sbrk+0x64>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d102      	bne.n	8005766 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005760:	4b11      	ldr	r3, [pc, #68]	; (80057a8 <_sbrk+0x64>)
 8005762:	4a12      	ldr	r2, [pc, #72]	; (80057ac <_sbrk+0x68>)
 8005764:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005766:	4b10      	ldr	r3, [pc, #64]	; (80057a8 <_sbrk+0x64>)
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4413      	add	r3, r2
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	429a      	cmp	r2, r3
 8005772:	d207      	bcs.n	8005784 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005774:	f005 fe56 	bl	800b424 <__errno>
 8005778:	4603      	mov	r3, r0
 800577a:	220c      	movs	r2, #12
 800577c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800577e:	f04f 33ff 	mov.w	r3, #4294967295
 8005782:	e009      	b.n	8005798 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005784:	4b08      	ldr	r3, [pc, #32]	; (80057a8 <_sbrk+0x64>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800578a:	4b07      	ldr	r3, [pc, #28]	; (80057a8 <_sbrk+0x64>)
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4413      	add	r3, r2
 8005792:	4a05      	ldr	r2, [pc, #20]	; (80057a8 <_sbrk+0x64>)
 8005794:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005796:	68fb      	ldr	r3, [r7, #12]
}
 8005798:	4618      	mov	r0, r3
 800579a:	3718      	adds	r7, #24
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	20020000 	.word	0x20020000
 80057a4:	00000800 	.word	0x00000800
 80057a8:	200010f4 	.word	0x200010f4
 80057ac:	20001170 	.word	0x20001170

080057b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80057b0:	b480      	push	{r7}
 80057b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80057b4:	4b06      	ldr	r3, [pc, #24]	; (80057d0 <SystemInit+0x20>)
 80057b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ba:	4a05      	ldr	r2, [pc, #20]	; (80057d0 <SystemInit+0x20>)
 80057bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80057c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80057c4:	bf00      	nop
 80057c6:	46bd      	mov	sp, r7
 80057c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057cc:	4770      	bx	lr
 80057ce:	bf00      	nop
 80057d0:	e000ed00 	.word	0xe000ed00

080057d4 <W25Q_Reset>:
#endif

w25_info_t  w25_info;
uint8_t buf[64] = {0};

void W25Q_Reset (void) {
 80057d4:	b580      	push	{r7, lr}
 80057d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 80057d8:	2200      	movs	r2, #0
 80057da:	2101      	movs	r1, #1
 80057dc:	480b      	ldr	r0, [pc, #44]	; (800580c <W25Q_Reset+0x38>)
 80057de:	f001 f90d 	bl	80069fc <HAL_GPIO_WritePin>
	buf[0] = W25Q_ENABLE_RESET;
 80057e2:	4b0b      	ldr	r3, [pc, #44]	; (8005810 <W25Q_Reset+0x3c>)
 80057e4:	2266      	movs	r2, #102	; 0x66
 80057e6:	701a      	strb	r2, [r3, #0]
	buf[1] = W25Q_RESET;
 80057e8:	4b09      	ldr	r3, [pc, #36]	; (8005810 <W25Q_Reset+0x3c>)
 80057ea:	2299      	movs	r2, #153	; 0x99
 80057ec:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit (&W25Q_SPI, buf, 2, 1000);
 80057ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80057f2:	2202      	movs	r2, #2
 80057f4:	4906      	ldr	r1, [pc, #24]	; (8005810 <W25Q_Reset+0x3c>)
 80057f6:	4807      	ldr	r0, [pc, #28]	; (8005814 <W25Q_Reset+0x40>)
 80057f8:	f003 ff68 	bl	80096cc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 80057fc:	2201      	movs	r2, #1
 80057fe:	2101      	movs	r1, #1
 8005800:	4802      	ldr	r0, [pc, #8]	; (800580c <W25Q_Reset+0x38>)
 8005802:	f001 f8fb 	bl	80069fc <HAL_GPIO_WritePin>
}
 8005806:	bf00      	nop
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	40020400 	.word	0x40020400
 8005810:	2000111c 	.word	0x2000111c
 8005814:	20000338 	.word	0x20000338

08005818 <W25Q_Read_ID>:
	}
	HAL_SPI_Receive (&W25Q_SPI, data, sz, 1000);
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
}

uint32_t W25Q_Read_ID(void) {
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
	uint8_t dt[4];
	buf[0] = W25Q_GET_JEDEC_ID;
 800581e:	4b13      	ldr	r3, [pc, #76]	; (800586c <W25Q_Read_ID+0x54>)
 8005820:	229f      	movs	r2, #159	; 0x9f
 8005822:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_RESET);
 8005824:	2200      	movs	r2, #0
 8005826:	2101      	movs	r1, #1
 8005828:	4811      	ldr	r0, [pc, #68]	; (8005870 <W25Q_Read_ID+0x58>)
 800582a:	f001 f8e7 	bl	80069fc <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&W25Q_SPI, buf, 1, 1000);
 800582e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005832:	2201      	movs	r2, #1
 8005834:	490d      	ldr	r1, [pc, #52]	; (800586c <W25Q_Read_ID+0x54>)
 8005836:	480f      	ldr	r0, [pc, #60]	; (8005874 <W25Q_Read_ID+0x5c>)
 8005838:	f003 ff48 	bl	80096cc <HAL_SPI_Transmit>
	HAL_SPI_Receive (&W25Q_SPI, dt, 3, 1000);
 800583c:	1d39      	adds	r1, r7, #4
 800583e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005842:	2203      	movs	r2, #3
 8005844:	480b      	ldr	r0, [pc, #44]	; (8005874 <W25Q_Read_ID+0x5c>)
 8005846:	f004 f87d 	bl	8009944 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(W25Q_NSS_PORT, W25Q_NSS_PIN, GPIO_PIN_SET);
 800584a:	2201      	movs	r2, #1
 800584c:	2101      	movs	r1, #1
 800584e:	4808      	ldr	r0, [pc, #32]	; (8005870 <W25Q_Read_ID+0x58>)
 8005850:	f001 f8d4 	bl	80069fc <HAL_GPIO_WritePin>
	return (dt[0] << 16) | (dt[1] << 8) | dt[2];
 8005854:	793b      	ldrb	r3, [r7, #4]
 8005856:	041a      	lsls	r2, r3, #16
 8005858:	797b      	ldrb	r3, [r7, #5]
 800585a:	021b      	lsls	r3, r3, #8
 800585c:	4313      	orrs	r3, r2
 800585e:	79ba      	ldrb	r2, [r7, #6]
 8005860:	4313      	orrs	r3, r2
}
 8005862:	4618      	mov	r0, r3
 8005864:	3708      	adds	r7, #8
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	2000111c 	.word	0x2000111c
 8005870:	40020400 	.word	0x40020400
 8005874:	20000338 	.word	0x20000338

08005878 <W25Q_Init>:

void W25Q_Init(void) {
 8005878:	b580      	push	{r7, lr}
 800587a:	b08a      	sub	sp, #40	; 0x28
 800587c:	af00      	add	r7, sp, #0
	unsigned int id = W25Q_Read_ID();
 800587e:	f7ff ffcb 	bl	8005818 <W25Q_Read_ID>
 8005882:	6278      	str	r0, [r7, #36]	; 0x24
	HAL_Delay(100);
 8005884:	2064      	movs	r0, #100	; 0x64
 8005886:	f000 fbd1 	bl	800602c <HAL_Delay>
	W25Q_Reset();
 800588a:	f7ff ffa3 	bl	80057d4 <W25Q_Reset>
	HAL_Delay(100);
 800588e:	2064      	movs	r0, #100	; 0x64
 8005890:	f000 fbcc 	bl	800602c <HAL_Delay>
	id &= 0x0000FFFF;
 8005894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005896:	b29b      	uxth	r3, r3
 8005898:	627b      	str	r3, [r7, #36]	; 0x24
	w25_info.high_cap = 0;
 800589a:	4b85      	ldr	r3, [pc, #532]	; (8005ab0 <W25Q_Init+0x238>)
 800589c:	2200      	movs	r2, #0
 800589e:	77da      	strb	r2, [r3, #31]
	switch(id)
 80058a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a2:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80058a6:	3b11      	subs	r3, #17
 80058a8:	2b09      	cmp	r3, #9
 80058aa:	f200 81e7 	bhi.w	8005c7c <W25Q_Init+0x404>
 80058ae:	a201      	add	r2, pc, #4	; (adr r2, 80058b4 <W25Q_Init+0x3c>)
 80058b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058b4:	08005937 	.word	0x08005937
 80058b8:	0800592f 	.word	0x0800592f
 80058bc:	08005927 	.word	0x08005927
 80058c0:	0800591f 	.word	0x0800591f
 80058c4:	08005917 	.word	0x08005917
 80058c8:	0800590f 	.word	0x0800590f
 80058cc:	08005907 	.word	0x08005907
 80058d0:	080058fd 	.word	0x080058fd
 80058d4:	080058ed 	.word	0x080058ed
 80058d8:	080058dd 	.word	0x080058dd
	{
	case 0x401A:
		w25_info.high_cap=1;
 80058dc:	4b74      	ldr	r3, [pc, #464]	; (8005ab0 <W25Q_Init+0x238>)
 80058de:	2201      	movs	r2, #1
 80058e0:	77da      	strb	r2, [r3, #31]
		w25_info.BlockCount=1024;
 80058e2:	4b73      	ldr	r3, [pc, #460]	; (8005ab0 <W25Q_Init+0x238>)
 80058e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80058e8:	615a      	str	r2, [r3, #20]
		break;
 80058ea:	e028      	b.n	800593e <W25Q_Init+0xc6>
	case 0x4019:
		w25_info.high_cap=1;
 80058ec:	4b70      	ldr	r3, [pc, #448]	; (8005ab0 <W25Q_Init+0x238>)
 80058ee:	2201      	movs	r2, #1
 80058f0:	77da      	strb	r2, [r3, #31]
		w25_info.BlockCount=512;
 80058f2:	4b6f      	ldr	r3, [pc, #444]	; (8005ab0 <W25Q_Init+0x238>)
 80058f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058f8:	615a      	str	r2, [r3, #20]
		break;
 80058fa:	e020      	b.n	800593e <W25Q_Init+0xc6>
	case 0x4018:
		w25_info.BlockCount=256;
 80058fc:	4b6c      	ldr	r3, [pc, #432]	; (8005ab0 <W25Q_Init+0x238>)
 80058fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005902:	615a      	str	r2, [r3, #20]
		break;
 8005904:	e01b      	b.n	800593e <W25Q_Init+0xc6>
	case 0x4017:
		w25_info.BlockCount=128;
 8005906:	4b6a      	ldr	r3, [pc, #424]	; (8005ab0 <W25Q_Init+0x238>)
 8005908:	2280      	movs	r2, #128	; 0x80
 800590a:	615a      	str	r2, [r3, #20]
		break;
 800590c:	e017      	b.n	800593e <W25Q_Init+0xc6>
	case 0x4016:
		w25_info.BlockCount=64;
 800590e:	4b68      	ldr	r3, [pc, #416]	; (8005ab0 <W25Q_Init+0x238>)
 8005910:	2240      	movs	r2, #64	; 0x40
 8005912:	615a      	str	r2, [r3, #20]
		break;
 8005914:	e013      	b.n	800593e <W25Q_Init+0xc6>
	case 0x4015:
		w25_info.BlockCount=32;
 8005916:	4b66      	ldr	r3, [pc, #408]	; (8005ab0 <W25Q_Init+0x238>)
 8005918:	2220      	movs	r2, #32
 800591a:	615a      	str	r2, [r3, #20]
		break;
 800591c:	e00f      	b.n	800593e <W25Q_Init+0xc6>
	case 0x4014:
		w25_info.BlockCount=16;
 800591e:	4b64      	ldr	r3, [pc, #400]	; (8005ab0 <W25Q_Init+0x238>)
 8005920:	2210      	movs	r2, #16
 8005922:	615a      	str	r2, [r3, #20]
		break;
 8005924:	e00b      	b.n	800593e <W25Q_Init+0xc6>
	case 0x4013:
		w25_info.BlockCount=8;
 8005926:	4b62      	ldr	r3, [pc, #392]	; (8005ab0 <W25Q_Init+0x238>)
 8005928:	2208      	movs	r2, #8
 800592a:	615a      	str	r2, [r3, #20]
		break;
 800592c:	e007      	b.n	800593e <W25Q_Init+0xc6>
	case 0x4012:
		w25_info.BlockCount=4;
 800592e:	4b60      	ldr	r3, [pc, #384]	; (8005ab0 <W25Q_Init+0x238>)
 8005930:	2204      	movs	r2, #4
 8005932:	615a      	str	r2, [r3, #20]
		break;
 8005934:	e003      	b.n	800593e <W25Q_Init+0xc6>
	case 0x4011:
		w25_info.BlockCount=2;
 8005936:	4b5e      	ldr	r3, [pc, #376]	; (8005ab0 <W25Q_Init+0x238>)
 8005938:	2202      	movs	r2, #2
 800593a:	615a      	str	r2, [r3, #20]
		break;
 800593c:	bf00      	nop
	default:
		return;
	}
	w25_info.PageSize=256;
 800593e:	4b5c      	ldr	r3, [pc, #368]	; (8005ab0 <W25Q_Init+0x238>)
 8005940:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005944:	801a      	strh	r2, [r3, #0]
	w25_info.SectorSize=0x1000;
 8005946:	4b5a      	ldr	r3, [pc, #360]	; (8005ab0 <W25Q_Init+0x238>)
 8005948:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800594c:	609a      	str	r2, [r3, #8]
	w25_info.SectorCount=w25_info.BlockCount*16;
 800594e:	4b58      	ldr	r3, [pc, #352]	; (8005ab0 <W25Q_Init+0x238>)
 8005950:	695b      	ldr	r3, [r3, #20]
 8005952:	011b      	lsls	r3, r3, #4
 8005954:	4a56      	ldr	r2, [pc, #344]	; (8005ab0 <W25Q_Init+0x238>)
 8005956:	60d3      	str	r3, [r2, #12]
	w25_info.PageCount=(w25_info.SectorCount*w25_info.SectorSize)/w25_info.PageSize;
 8005958:	4b55      	ldr	r3, [pc, #340]	; (8005ab0 <W25Q_Init+0x238>)
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	4a54      	ldr	r2, [pc, #336]	; (8005ab0 <W25Q_Init+0x238>)
 800595e:	6892      	ldr	r2, [r2, #8]
 8005960:	fb02 f303 	mul.w	r3, r2, r3
 8005964:	4a52      	ldr	r2, [pc, #328]	; (8005ab0 <W25Q_Init+0x238>)
 8005966:	8812      	ldrh	r2, [r2, #0]
 8005968:	fbb3 f3f2 	udiv	r3, r3, r2
 800596c:	4a50      	ldr	r2, [pc, #320]	; (8005ab0 <W25Q_Init+0x238>)
 800596e:	6053      	str	r3, [r2, #4]
	w25_info.BlockSize=w25_info.SectorSize*16;
 8005970:	4b4f      	ldr	r3, [pc, #316]	; (8005ab0 <W25Q_Init+0x238>)
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	011b      	lsls	r3, r3, #4
 8005976:	4a4e      	ldr	r2, [pc, #312]	; (8005ab0 <W25Q_Init+0x238>)
 8005978:	6113      	str	r3, [r2, #16]
	w25_info.NumKB=(w25_info.SectorCount*w25_info.SectorSize)/1024;
 800597a:	4b4d      	ldr	r3, [pc, #308]	; (8005ab0 <W25Q_Init+0x238>)
 800597c:	68db      	ldr	r3, [r3, #12]
 800597e:	4a4c      	ldr	r2, [pc, #304]	; (8005ab0 <W25Q_Init+0x238>)
 8005980:	6892      	ldr	r2, [r2, #8]
 8005982:	fb02 f303 	mul.w	r3, r2, r3
 8005986:	0a9b      	lsrs	r3, r3, #10
 8005988:	4a49      	ldr	r2, [pc, #292]	; (8005ab0 <W25Q_Init+0x238>)
 800598a:	6193      	str	r3, [r2, #24]

#if (INIT_DEBUG == 1)
	char str1[30];
	sprintf(str1,"FLASH ID: 0x%X \r\n",id);
 800598c:	1d3b      	adds	r3, r7, #4
 800598e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005990:	4948      	ldr	r1, [pc, #288]	; (8005ab4 <W25Q_Init+0x23c>)
 8005992:	4618      	mov	r0, r3
 8005994:	f006 fc4a 	bl	800c22c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1, strlen(str1), 0x1000);
 8005998:	1d3b      	adds	r3, r7, #4
 800599a:	4618      	mov	r0, r3
 800599c:	f7fa fc18 	bl	80001d0 <strlen>
 80059a0:	4603      	mov	r3, r0
 80059a2:	b29a      	uxth	r2, r3
 80059a4:	1d39      	adds	r1, r7, #4
 80059a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059aa:	4843      	ldr	r0, [pc, #268]	; (8005ab8 <W25Q_Init+0x240>)
 80059ac:	f004 fc3f 	bl	800a22e <HAL_UART_Transmit>

	w25_info.high_cap = 0;
 80059b0:	4b3f      	ldr	r3, [pc, #252]	; (8005ab0 <W25Q_Init+0x238>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	77da      	strb	r2, [r3, #31]

	switch(id)
 80059b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b8:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80059bc:	3b11      	subs	r3, #17
 80059be:	2b09      	cmp	r3, #9
 80059c0:	f200 8090 	bhi.w	8005ae4 <W25Q_Init+0x26c>
 80059c4:	a201      	add	r2, pc, #4	; (adr r2, 80059cc <W25Q_Init+0x154>)
 80059c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ca:	bf00      	nop
 80059cc:	08005a9d 	.word	0x08005a9d
 80059d0:	08005a8b 	.word	0x08005a8b
 80059d4:	08005a79 	.word	0x08005a79
 80059d8:	08005a67 	.word	0x08005a67
 80059dc:	08005a55 	.word	0x08005a55
 80059e0:	08005a43 	.word	0x08005a43
 80059e4:	08005a31 	.word	0x08005a31
 80059e8:	08005a1d 	.word	0x08005a1d
 80059ec:	08005a09 	.word	0x08005a09
 80059f0:	080059f5 	.word	0x080059f5
	{
	case 0x401A:
		w25_info.BlockCount=1024;
 80059f4:	4b2e      	ldr	r3, [pc, #184]	; (8005ab0 <W25Q_Init+0x238>)
 80059f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80059fa:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q512 \r\n");
 80059fc:	1d3b      	adds	r3, r7, #4
 80059fe:	492f      	ldr	r1, [pc, #188]	; (8005abc <W25Q_Init+0x244>)
 8005a00:	4618      	mov	r0, r3
 8005a02:	f006 fc13 	bl	800c22c <siprintf>
		break;
 8005a06:	e07f      	b.n	8005b08 <W25Q_Init+0x290>
	case 0x4019:
		w25_info.BlockCount=512;
 8005a08:	4b29      	ldr	r3, [pc, #164]	; (8005ab0 <W25Q_Init+0x238>)
 8005a0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a0e:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q256 \r\n");
 8005a10:	1d3b      	adds	r3, r7, #4
 8005a12:	492b      	ldr	r1, [pc, #172]	; (8005ac0 <W25Q_Init+0x248>)
 8005a14:	4618      	mov	r0, r3
 8005a16:	f006 fc09 	bl	800c22c <siprintf>
		break;
 8005a1a:	e075      	b.n	8005b08 <W25Q_Init+0x290>
	case 0x4018:
		w25_info.BlockCount=256;
 8005a1c:	4b24      	ldr	r3, [pc, #144]	; (8005ab0 <W25Q_Init+0x238>)
 8005a1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a22:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q128 \r\n");
 8005a24:	1d3b      	adds	r3, r7, #4
 8005a26:	4927      	ldr	r1, [pc, #156]	; (8005ac4 <W25Q_Init+0x24c>)
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f006 fbff 	bl	800c22c <siprintf>
		break;
 8005a2e:	e06b      	b.n	8005b08 <W25Q_Init+0x290>
	case 0x4017:
		w25_info.BlockCount=128;
 8005a30:	4b1f      	ldr	r3, [pc, #124]	; (8005ab0 <W25Q_Init+0x238>)
 8005a32:	2280      	movs	r2, #128	; 0x80
 8005a34:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q64 \r\n");
 8005a36:	1d3b      	adds	r3, r7, #4
 8005a38:	4923      	ldr	r1, [pc, #140]	; (8005ac8 <W25Q_Init+0x250>)
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f006 fbf6 	bl	800c22c <siprintf>
		break;
 8005a40:	e062      	b.n	8005b08 <W25Q_Init+0x290>
	case 0x4016:
		w25_info.BlockCount=64;
 8005a42:	4b1b      	ldr	r3, [pc, #108]	; (8005ab0 <W25Q_Init+0x238>)
 8005a44:	2240      	movs	r2, #64	; 0x40
 8005a46:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q32 \r\n");
 8005a48:	1d3b      	adds	r3, r7, #4
 8005a4a:	4920      	ldr	r1, [pc, #128]	; (8005acc <W25Q_Init+0x254>)
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f006 fbed 	bl	800c22c <siprintf>
		break;
 8005a52:	e059      	b.n	8005b08 <W25Q_Init+0x290>
	case 0x4015:
		w25_info.BlockCount=32;
 8005a54:	4b16      	ldr	r3, [pc, #88]	; (8005ab0 <W25Q_Init+0x238>)
 8005a56:	2220      	movs	r2, #32
 8005a58:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q16 \r\n");
 8005a5a:	1d3b      	adds	r3, r7, #4
 8005a5c:	491c      	ldr	r1, [pc, #112]	; (8005ad0 <W25Q_Init+0x258>)
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f006 fbe4 	bl	800c22c <siprintf>
		break;
 8005a64:	e050      	b.n	8005b08 <W25Q_Init+0x290>
	case 0x4014:
		w25_info.BlockCount=16;
 8005a66:	4b12      	ldr	r3, [pc, #72]	; (8005ab0 <W25Q_Init+0x238>)
 8005a68:	2210      	movs	r2, #16
 8005a6a:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q80 \r\n");
 8005a6c:	1d3b      	adds	r3, r7, #4
 8005a6e:	4919      	ldr	r1, [pc, #100]	; (8005ad4 <W25Q_Init+0x25c>)
 8005a70:	4618      	mov	r0, r3
 8005a72:	f006 fbdb 	bl	800c22c <siprintf>
		break;
 8005a76:	e047      	b.n	8005b08 <W25Q_Init+0x290>
	case 0x4013:
		w25_info.BlockCount=8;
 8005a78:	4b0d      	ldr	r3, [pc, #52]	; (8005ab0 <W25Q_Init+0x238>)
 8005a7a:	2208      	movs	r2, #8
 8005a7c:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q40 \r\n");
 8005a7e:	1d3b      	adds	r3, r7, #4
 8005a80:	4915      	ldr	r1, [pc, #84]	; (8005ad8 <W25Q_Init+0x260>)
 8005a82:	4618      	mov	r0, r3
 8005a84:	f006 fbd2 	bl	800c22c <siprintf>
		break;
 8005a88:	e03e      	b.n	8005b08 <W25Q_Init+0x290>
	case 0x4012:
		w25_info.BlockCount=4;
 8005a8a:	4b09      	ldr	r3, [pc, #36]	; (8005ab0 <W25Q_Init+0x238>)
 8005a8c:	2204      	movs	r2, #4
 8005a8e:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q20 \r\n");
 8005a90:	1d3b      	adds	r3, r7, #4
 8005a92:	4912      	ldr	r1, [pc, #72]	; (8005adc <W25Q_Init+0x264>)
 8005a94:	4618      	mov	r0, r3
 8005a96:	f006 fbc9 	bl	800c22c <siprintf>
		break;
 8005a9a:	e035      	b.n	8005b08 <W25Q_Init+0x290>
	case 0x4011:
		w25_info.BlockCount=2;
 8005a9c:	4b04      	ldr	r3, [pc, #16]	; (8005ab0 <W25Q_Init+0x238>)
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	615a      	str	r2, [r3, #20]
		sprintf(str1,"FLASH CHIP: W25Q10 \r\n");
 8005aa2:	1d3b      	adds	r3, r7, #4
 8005aa4:	490e      	ldr	r1, [pc, #56]	; (8005ae0 <W25Q_Init+0x268>)
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f006 fbc0 	bl	800c22c <siprintf>
		break;
 8005aac:	e02c      	b.n	8005b08 <W25Q_Init+0x290>
 8005aae:	bf00      	nop
 8005ab0:	200010f8 	.word	0x200010f8
 8005ab4:	08010f98 	.word	0x08010f98
 8005ab8:	20000440 	.word	0x20000440
 8005abc:	08010fac 	.word	0x08010fac
 8005ac0:	08010fc4 	.word	0x08010fc4
 8005ac4:	08010fdc 	.word	0x08010fdc
 8005ac8:	08010ff4 	.word	0x08010ff4
 8005acc:	0801100c 	.word	0x0801100c
 8005ad0:	08011024 	.word	0x08011024
 8005ad4:	0801103c 	.word	0x0801103c
 8005ad8:	08011054 	.word	0x08011054
 8005adc:	0801106c 	.word	0x0801106c
 8005ae0:	08011084 	.word	0x08011084
	default:
		sprintf(str1,"FLASH CHIP: UNKNOWN ID \r\n");
 8005ae4:	1d3b      	adds	r3, r7, #4
 8005ae6:	4967      	ldr	r1, [pc, #412]	; (8005c84 <W25Q_Init+0x40c>)
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f006 fb9f 	bl	800c22c <siprintf>
		HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8005aee:	1d3b      	adds	r3, r7, #4
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7fa fb6d 	bl	80001d0 <strlen>
 8005af6:	4603      	mov	r3, r0
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	1d39      	adds	r1, r7, #4
 8005afc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b00:	4861      	ldr	r0, [pc, #388]	; (8005c88 <W25Q_Init+0x410>)
 8005b02:	f004 fb94 	bl	800a22e <HAL_UART_Transmit>
		break;
 8005b06:	bf00      	nop
	}

	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8005b08:	1d3b      	adds	r3, r7, #4
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7fa fb60 	bl	80001d0 <strlen>
 8005b10:	4603      	mov	r3, r0
 8005b12:	b29a      	uxth	r2, r3
 8005b14:	1d39      	adds	r1, r7, #4
 8005b16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b1a:	485b      	ldr	r0, [pc, #364]	; (8005c88 <W25Q_Init+0x410>)
 8005b1c:	f004 fb87 	bl	800a22e <HAL_UART_Transmit>
	w25_info.PageSize=256;
 8005b20:	4b5a      	ldr	r3, [pc, #360]	; (8005c8c <W25Q_Init+0x414>)
 8005b22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b26:	801a      	strh	r2, [r3, #0]
	w25_info.SectorSize=0x1000;
 8005b28:	4b58      	ldr	r3, [pc, #352]	; (8005c8c <W25Q_Init+0x414>)
 8005b2a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005b2e:	609a      	str	r2, [r3, #8]
	w25_info.SectorCount=w25_info.BlockCount*16;
 8005b30:	4b56      	ldr	r3, [pc, #344]	; (8005c8c <W25Q_Init+0x414>)
 8005b32:	695b      	ldr	r3, [r3, #20]
 8005b34:	011b      	lsls	r3, r3, #4
 8005b36:	4a55      	ldr	r2, [pc, #340]	; (8005c8c <W25Q_Init+0x414>)
 8005b38:	60d3      	str	r3, [r2, #12]
	w25_info.PageCount=(w25_info.SectorCount*w25_info.SectorSize)/w25_info.PageSize;
 8005b3a:	4b54      	ldr	r3, [pc, #336]	; (8005c8c <W25Q_Init+0x414>)
 8005b3c:	68db      	ldr	r3, [r3, #12]
 8005b3e:	4a53      	ldr	r2, [pc, #332]	; (8005c8c <W25Q_Init+0x414>)
 8005b40:	6892      	ldr	r2, [r2, #8]
 8005b42:	fb02 f303 	mul.w	r3, r2, r3
 8005b46:	4a51      	ldr	r2, [pc, #324]	; (8005c8c <W25Q_Init+0x414>)
 8005b48:	8812      	ldrh	r2, [r2, #0]
 8005b4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b4e:	4a4f      	ldr	r2, [pc, #316]	; (8005c8c <W25Q_Init+0x414>)
 8005b50:	6053      	str	r3, [r2, #4]
	w25_info.BlockSize=w25_info.SectorSize*16;
 8005b52:	4b4e      	ldr	r3, [pc, #312]	; (8005c8c <W25Q_Init+0x414>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	011b      	lsls	r3, r3, #4
 8005b58:	4a4c      	ldr	r2, [pc, #304]	; (8005c8c <W25Q_Init+0x414>)
 8005b5a:	6113      	str	r3, [r2, #16]
	w25_info.NumKB=(w25_info.SectorCount*w25_info.SectorSize)/1024;
 8005b5c:	4b4b      	ldr	r3, [pc, #300]	; (8005c8c <W25Q_Init+0x414>)
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	4a4a      	ldr	r2, [pc, #296]	; (8005c8c <W25Q_Init+0x414>)
 8005b62:	6892      	ldr	r2, [r2, #8]
 8005b64:	fb02 f303 	mul.w	r3, r2, r3
 8005b68:	0a9b      	lsrs	r3, r3, #10
 8005b6a:	4a48      	ldr	r2, [pc, #288]	; (8005c8c <W25Q_Init+0x414>)
 8005b6c:	6193      	str	r3, [r2, #24]
	sprintf(str1,"FLASH PAGE SIZE: %d Bytes \r\n",(unsigned int)w25_info.PageSize);
 8005b6e:	4b47      	ldr	r3, [pc, #284]	; (8005c8c <W25Q_Init+0x414>)
 8005b70:	881b      	ldrh	r3, [r3, #0]
 8005b72:	461a      	mov	r2, r3
 8005b74:	1d3b      	adds	r3, r7, #4
 8005b76:	4946      	ldr	r1, [pc, #280]	; (8005c90 <W25Q_Init+0x418>)
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f006 fb57 	bl	800c22c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8005b7e:	1d3b      	adds	r3, r7, #4
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7fa fb25 	bl	80001d0 <strlen>
 8005b86:	4603      	mov	r3, r0
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	1d39      	adds	r1, r7, #4
 8005b8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b90:	483d      	ldr	r0, [pc, #244]	; (8005c88 <W25Q_Init+0x410>)
 8005b92:	f004 fb4c 	bl	800a22e <HAL_UART_Transmit>
	sprintf(str1,"FLASH PAGE COUNT: %u \r\n",(unsigned int)w25_info.PageCount);
 8005b96:	4b3d      	ldr	r3, [pc, #244]	; (8005c8c <W25Q_Init+0x414>)
 8005b98:	685a      	ldr	r2, [r3, #4]
 8005b9a:	1d3b      	adds	r3, r7, #4
 8005b9c:	493d      	ldr	r1, [pc, #244]	; (8005c94 <W25Q_Init+0x41c>)
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f006 fb44 	bl	800c22c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8005ba4:	1d3b      	adds	r3, r7, #4
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fa fb12 	bl	80001d0 <strlen>
 8005bac:	4603      	mov	r3, r0
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	1d39      	adds	r1, r7, #4
 8005bb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bb6:	4834      	ldr	r0, [pc, #208]	; (8005c88 <W25Q_Init+0x410>)
 8005bb8:	f004 fb39 	bl	800a22e <HAL_UART_Transmit>
	sprintf(str1,"FLASH SECTOR SIZE: %u Bytes \r\n",(unsigned int)w25_info.SectorSize);
 8005bbc:	4b33      	ldr	r3, [pc, #204]	; (8005c8c <W25Q_Init+0x414>)
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	1d3b      	adds	r3, r7, #4
 8005bc2:	4935      	ldr	r1, [pc, #212]	; (8005c98 <W25Q_Init+0x420>)
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f006 fb31 	bl	800c22c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8005bca:	1d3b      	adds	r3, r7, #4
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f7fa faff 	bl	80001d0 <strlen>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	1d39      	adds	r1, r7, #4
 8005bd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bdc:	482a      	ldr	r0, [pc, #168]	; (8005c88 <W25Q_Init+0x410>)
 8005bde:	f004 fb26 	bl	800a22e <HAL_UART_Transmit>
	sprintf(str1,"FLASH SECTOR COUNT: %u \r\n",(unsigned int)w25_info.SectorCount);
 8005be2:	4b2a      	ldr	r3, [pc, #168]	; (8005c8c <W25Q_Init+0x414>)
 8005be4:	68da      	ldr	r2, [r3, #12]
 8005be6:	1d3b      	adds	r3, r7, #4
 8005be8:	492c      	ldr	r1, [pc, #176]	; (8005c9c <W25Q_Init+0x424>)
 8005bea:	4618      	mov	r0, r3
 8005bec:	f006 fb1e 	bl	800c22c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8005bf0:	1d3b      	adds	r3, r7, #4
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f7fa faec 	bl	80001d0 <strlen>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	1d39      	adds	r1, r7, #4
 8005bfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c02:	4821      	ldr	r0, [pc, #132]	; (8005c88 <W25Q_Init+0x410>)
 8005c04:	f004 fb13 	bl	800a22e <HAL_UART_Transmit>
	sprintf(str1,"FLASH BLOCK SIZE: %u Bytes \r\n",(unsigned int)w25_info.BlockSize);
 8005c08:	4b20      	ldr	r3, [pc, #128]	; (8005c8c <W25Q_Init+0x414>)
 8005c0a:	691a      	ldr	r2, [r3, #16]
 8005c0c:	1d3b      	adds	r3, r7, #4
 8005c0e:	4924      	ldr	r1, [pc, #144]	; (8005ca0 <W25Q_Init+0x428>)
 8005c10:	4618      	mov	r0, r3
 8005c12:	f006 fb0b 	bl	800c22c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8005c16:	1d3b      	adds	r3, r7, #4
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f7fa fad9 	bl	80001d0 <strlen>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	1d39      	adds	r1, r7, #4
 8005c24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c28:	4817      	ldr	r0, [pc, #92]	; (8005c88 <W25Q_Init+0x410>)
 8005c2a:	f004 fb00 	bl	800a22e <HAL_UART_Transmit>
	sprintf(str1,"FLASH BLOCK COUNT: %u \r\n",(unsigned int)w25_info.BlockCount);
 8005c2e:	4b17      	ldr	r3, [pc, #92]	; (8005c8c <W25Q_Init+0x414>)
 8005c30:	695a      	ldr	r2, [r3, #20]
 8005c32:	1d3b      	adds	r3, r7, #4
 8005c34:	491b      	ldr	r1, [pc, #108]	; (8005ca4 <W25Q_Init+0x42c>)
 8005c36:	4618      	mov	r0, r3
 8005c38:	f006 faf8 	bl	800c22c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8005c3c:	1d3b      	adds	r3, r7, #4
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f7fa fac6 	bl	80001d0 <strlen>
 8005c44:	4603      	mov	r3, r0
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	1d39      	adds	r1, r7, #4
 8005c4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c4e:	480e      	ldr	r0, [pc, #56]	; (8005c88 <W25Q_Init+0x410>)
 8005c50:	f004 faed 	bl	800a22e <HAL_UART_Transmit>
	sprintf(str1,"FLASH CAPACITY: %u KB \r\n",(unsigned int)w25_info.NumKB);
 8005c54:	4b0d      	ldr	r3, [pc, #52]	; (8005c8c <W25Q_Init+0x414>)
 8005c56:	699a      	ldr	r2, [r3, #24]
 8005c58:	1d3b      	adds	r3, r7, #4
 8005c5a:	4913      	ldr	r1, [pc, #76]	; (8005ca8 <W25Q_Init+0x430>)
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f006 fae5 	bl	800c22c <siprintf>
	HAL_UART_Transmit(&huart1,(uint8_t*)str1,strlen(str1),0x1000);
 8005c62:	1d3b      	adds	r3, r7, #4
 8005c64:	4618      	mov	r0, r3
 8005c66:	f7fa fab3 	bl	80001d0 <strlen>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	b29a      	uxth	r2, r3
 8005c6e:	1d39      	adds	r1, r7, #4
 8005c70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c74:	4804      	ldr	r0, [pc, #16]	; (8005c88 <W25Q_Init+0x410>)
 8005c76:	f004 fada 	bl	800a22e <HAL_UART_Transmit>
 8005c7a:	e000      	b.n	8005c7e <W25Q_Init+0x406>
		return;
 8005c7c:	bf00      	nop
#endif
}
 8005c7e:	3728      	adds	r7, #40	; 0x28
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	0801109c 	.word	0x0801109c
 8005c88:	20000440 	.word	0x20000440
 8005c8c:	200010f8 	.word	0x200010f8
 8005c90:	080110b8 	.word	0x080110b8
 8005c94:	080110d8 	.word	0x080110d8
 8005c98:	080110f0 	.word	0x080110f0
 8005c9c:	08011110 	.word	0x08011110
 8005ca0:	0801112c 	.word	0x0801112c
 8005ca4:	0801114c 	.word	0x0801114c
 8005ca8:	08011168 	.word	0x08011168

08005cac <remap>:
#include "xpt2046.h"

extern SPI_HandleTypeDef XPT2046_SPI;

inline static float remap(float x, float in_min, float in_max, float out_min, float out_max)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	ed87 0a05 	vstr	s0, [r7, #20]
 8005cb6:	edc7 0a04 	vstr	s1, [r7, #16]
 8005cba:	ed87 1a03 	vstr	s2, [r7, #12]
 8005cbe:	edc7 1a02 	vstr	s3, [r7, #8]
 8005cc2:	ed87 2a01 	vstr	s4, [r7, #4]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005cc6:	ed97 7a05 	vldr	s14, [r7, #20]
 8005cca:	edd7 7a04 	vldr	s15, [r7, #16]
 8005cce:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005cd2:	edd7 6a01 	vldr	s13, [r7, #4]
 8005cd6:	edd7 7a02 	vldr	s15, [r7, #8]
 8005cda:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8005cde:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005ce2:	ed97 7a03 	vldr	s14, [r7, #12]
 8005ce6:	edd7 7a04 	vldr	s15, [r7, #16]
 8005cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cf2:	edd7 7a02 	vldr	s15, [r7, #8]
 8005cf6:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8005cfa:	eeb0 0a67 	vmov.f32	s0, s15
 8005cfe:	371c      	adds	r7, #28
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <XPT2046_Init>:

void XPT2046_Init(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	af00      	add	r7, sp, #0
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_RESET);
	HAL_SPI_Transmit(&XPT2046_SPI, (uint8_t*)XPT2046_ADDR_I, 1, 1000);
 8005d0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d10:	2201      	movs	r2, #1
 8005d12:	2180      	movs	r1, #128	; 0x80
 8005d14:	4809      	ldr	r0, [pc, #36]	; (8005d3c <XPT2046_Init+0x34>)
 8005d16:	f003 fcd9 	bl	80096cc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&XPT2046_SPI, 0x00, 1, 1000);
 8005d1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d1e:	2201      	movs	r2, #1
 8005d20:	2100      	movs	r1, #0
 8005d22:	4806      	ldr	r0, [pc, #24]	; (8005d3c <XPT2046_Init+0x34>)
 8005d24:	f003 fcd2 	bl	80096cc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&XPT2046_SPI, 0x00, 1, 1000);
 8005d28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	2100      	movs	r1, #0
 8005d30:	4802      	ldr	r0, [pc, #8]	; (8005d3c <XPT2046_Init+0x34>)
 8005d32:	f003 fccb 	bl	80096cc <HAL_SPI_Transmit>
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_SET);
}
 8005d36:	bf00      	nop
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	20000390 	.word	0x20000390

08005d40 <getRaw>:

uint16_t getRaw(uint8_t address)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af02      	add	r7, sp, #8
 8005d46:	4603      	mov	r3, r0
 8005d48:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	uint16_t LSB, MSB;
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_RESET);
	HAL_Delay(1);
 8005d4a:	2001      	movs	r0, #1
 8005d4c:	f000 f96e 	bl	800602c <HAL_Delay>
	HAL_SPI_Transmit(&XPT2046_SPI, &address, 1, 1000);
 8005d50:	1df9      	adds	r1, r7, #7
 8005d52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d56:	2201      	movs	r2, #1
 8005d58:	4814      	ldr	r0, [pc, #80]	; (8005dac <getRaw+0x6c>)
 8005d5a:	f003 fcb7 	bl	80096cc <HAL_SPI_Transmit>
	address = 0x00;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&XPT2046_SPI, &address, &data, sizeof(data), 1000);   
 8005d62:	f107 020b 	add.w	r2, r7, #11
 8005d66:	1df9      	adds	r1, r7, #7
 8005d68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d6c:	9300      	str	r3, [sp, #0]
 8005d6e:	2301      	movs	r3, #1
 8005d70:	480e      	ldr	r0, [pc, #56]	; (8005dac <getRaw+0x6c>)
 8005d72:	f003 fef8 	bl	8009b66 <HAL_SPI_TransmitReceive>
	MSB = data;   
 8005d76:	7afb      	ldrb	r3, [r7, #11]
 8005d78:	81fb      	strh	r3, [r7, #14]
	address = 0x00;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_TransmitReceive(&XPT2046_SPI, &address, &data, sizeof(data), 1000);   
 8005d7e:	f107 020b 	add.w	r2, r7, #11
 8005d82:	1df9      	adds	r1, r7, #7
 8005d84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d88:	9300      	str	r3, [sp, #0]
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	4807      	ldr	r0, [pc, #28]	; (8005dac <getRaw+0x6c>)
 8005d8e:	f003 feea 	bl	8009b66 <HAL_SPI_TransmitReceive>
	LSB = data;
 8005d92:	7afb      	ldrb	r3, [r7, #11]
 8005d94:	81bb      	strh	r3, [r7, #12]
	if (XPT2046_NSS_SOFT)	HAL_GPIO_WritePin(XPT2046_NSS_PORT, XPT2046_NSS_PIN, GPIO_PIN_SET);
	return ((MSB << 8) | (LSB)) >> 3;
 8005d96:	89fb      	ldrh	r3, [r7, #14]
 8005d98:	021a      	lsls	r2, r3, #8
 8005d9a:	89bb      	ldrh	r3, [r7, #12]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	10db      	asrs	r3, r3, #3
 8005da0:	b29b      	uxth	r3, r3
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3710      	adds	r7, #16
 8005da6:	46bd      	mov	sp, r7
 8005da8:	bd80      	pop	{r7, pc}
 8005daa:	bf00      	nop
 8005dac:	20000390 	.word	0x20000390

08005db0 <X>:

inline static uint16_t X(void)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
	uint16_t x;
	x = (uint16_t) remap(getRaw(XPT2046_ADDR_X), RAW_MIN_X, RAW_MAX_X, OUT_MIN_X, OUT_MAX_X);
 8005db6:	20d0      	movs	r0, #208	; 0xd0
 8005db8:	f7ff ffc2 	bl	8005d40 <getRaw>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	ee07 3a90 	vmov	s15, r3
 8005dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dc6:	ed9f 2a13 	vldr	s4, [pc, #76]	; 8005e14 <X+0x64>
 8005dca:	eddf 1a13 	vldr	s3, [pc, #76]	; 8005e18 <X+0x68>
 8005dce:	ed9f 1a13 	vldr	s2, [pc, #76]	; 8005e1c <X+0x6c>
 8005dd2:	eddf 0a13 	vldr	s1, [pc, #76]	; 8005e20 <X+0x70>
 8005dd6:	eeb0 0a67 	vmov.f32	s0, s15
 8005dda:	f7ff ff67 	bl	8005cac <remap>
 8005dde:	eef0 7a40 	vmov.f32	s15, s0
 8005de2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005de6:	ee17 3a90 	vmov	r3, s15
 8005dea:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_X) x = OUT_MAX_X - x;
 8005dec:	88fb      	ldrh	r3, [r7, #6]
 8005dee:	f5c3 7347 	rsb	r3, r3, #796	; 0x31c
 8005df2:	3303      	adds	r3, #3
 8005df4:	80fb      	strh	r3, [r7, #6]
	if (x > OUT_MIN_X && x < OUT_MAX_X) return x;
 8005df6:	88fb      	ldrh	r3, [r7, #6]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d006      	beq.n	8005e0a <X+0x5a>
 8005dfc:	88fb      	ldrh	r3, [r7, #6]
 8005dfe:	f240 321e 	movw	r2, #798	; 0x31e
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d801      	bhi.n	8005e0a <X+0x5a>
 8005e06:	88fb      	ldrh	r3, [r7, #6]
 8005e08:	e000      	b.n	8005e0c <X+0x5c>
	else return 0;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	3708      	adds	r7, #8
 8005e10:	46bd      	mov	sp, r7
 8005e12:	bd80      	pop	{r7, pc}
 8005e14:	4447c000 	.word	0x4447c000
 8005e18:	00000000 	.word	0x00000000
 8005e1c:	457a0000 	.word	0x457a0000
 8005e20:	43480000 	.word	0x43480000

08005e24 <Y>:

inline static uint16_t Y(void)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b082      	sub	sp, #8
 8005e28:	af00      	add	r7, sp, #0
	uint16_t y;
	y = (uint16_t) remap(getRaw(XPT2046_ADDR_Y), RAW_MIN_Y, RAW_MAX_Y, OUT_MIN_Y, OUT_MAX_Y);
 8005e2a:	2090      	movs	r0, #144	; 0x90
 8005e2c:	f7ff ff88 	bl	8005d40 <getRaw>
 8005e30:	4603      	mov	r3, r0
 8005e32:	ee07 3a90 	vmov	s15, r3
 8005e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e3a:	ed9f 2a10 	vldr	s4, [pc, #64]	; 8005e7c <Y+0x58>
 8005e3e:	eddf 1a10 	vldr	s3, [pc, #64]	; 8005e80 <Y+0x5c>
 8005e42:	ed9f 1a10 	vldr	s2, [pc, #64]	; 8005e84 <Y+0x60>
 8005e46:	eddf 0a10 	vldr	s1, [pc, #64]	; 8005e88 <Y+0x64>
 8005e4a:	eeb0 0a67 	vmov.f32	s0, s15
 8005e4e:	f7ff ff2d 	bl	8005cac <remap>
 8005e52:	eef0 7a40 	vmov.f32	s15, s0
 8005e56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e5a:	ee17 3a90 	vmov	r3, s15
 8005e5e:	80fb      	strh	r3, [r7, #6]
	if (XPT2046_MIRROR_Y) y = OUT_MAX_Y - y;
	if (y > OUT_MIN_Y && y < OUT_MAX_Y) return y;
 8005e60:	88fb      	ldrh	r3, [r7, #6]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d005      	beq.n	8005e72 <Y+0x4e>
 8005e66:	88fb      	ldrh	r3, [r7, #6]
 8005e68:	f5b3 7fef 	cmp.w	r3, #478	; 0x1de
 8005e6c:	d801      	bhi.n	8005e72 <Y+0x4e>
 8005e6e:	88fb      	ldrh	r3, [r7, #6]
 8005e70:	e000      	b.n	8005e74 <Y+0x50>
	else return 0;
 8005e72:	2300      	movs	r3, #0
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3708      	adds	r7, #8
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	43ef8000 	.word	0x43ef8000
 8005e80:	00000000 	.word	0x00000000
 8005e84:	456d8000 	.word	0x456d8000
 8005e88:	43480000 	.word	0x43480000

08005e8c <getX>:

uint16_t getX(void)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b082      	sub	sp, #8
 8005e90:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t x[2] = { 1, 2 };
 8005e92:	4b0a      	ldr	r3, [pc, #40]	; (8005ebc <getX+0x30>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	607b      	str	r3, [r7, #4]
		while (x[0] != x[1])
 8005e98:	e007      	b.n	8005eaa <getX+0x1e>
		{
			if (XPT2046_REVERSED) { x[0] = Y(); x[1] = Y(); }
			else { x[0] = X(); x[1] = X(); }
 8005e9a:	f7ff ff89 	bl	8005db0 <X>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	80bb      	strh	r3, [r7, #4]
 8005ea2:	f7ff ff85 	bl	8005db0 <X>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	80fb      	strh	r3, [r7, #6]
		while (x[0] != x[1])
 8005eaa:	88ba      	ldrh	r2, [r7, #4]
 8005eac:	88fb      	ldrh	r3, [r7, #6]
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d1f3      	bne.n	8005e9a <getX+0xe>
		}
		return x[0];
 8005eb2:	88bb      	ldrh	r3, [r7, #4]
	} 
	else if (XPT2046_REVERSED) return Y(); else return X();
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3708      	adds	r7, #8
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	08011184 	.word	0x08011184

08005ec0 <getY>:

uint16_t getY(void)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b082      	sub	sp, #8
 8005ec4:	af00      	add	r7, sp, #0
	if (XPT2046_ACCURACY)
	{
		uint16_t y[2] = { 1, 2 };
 8005ec6:	4b0a      	ldr	r3, [pc, #40]	; (8005ef0 <getY+0x30>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	607b      	str	r3, [r7, #4]
		while (y[0] != y[1])
 8005ecc:	e007      	b.n	8005ede <getY+0x1e>
		{
			if (XPT2046_REVERSED) { y[0] = X(); y[1] = X(); }
			else { y[0] = Y(); y[1] = Y(); }
 8005ece:	f7ff ffa9 	bl	8005e24 <Y>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	80bb      	strh	r3, [r7, #4]
 8005ed6:	f7ff ffa5 	bl	8005e24 <Y>
 8005eda:	4603      	mov	r3, r0
 8005edc:	80fb      	strh	r3, [r7, #6]
		while (y[0] != y[1])
 8005ede:	88ba      	ldrh	r2, [r7, #4]
 8005ee0:	88fb      	ldrh	r3, [r7, #6]
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d1f3      	bne.n	8005ece <getY+0xe>
		}
		return y[0];
 8005ee6:	88bb      	ldrh	r3, [r7, #4]
	}
	else if (XPT2046_REVERSED) return X(); else return Y();
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3708      	adds	r7, #8
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	08011184 	.word	0x08011184

08005ef4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005ef4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005f2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005ef8:	480d      	ldr	r0, [pc, #52]	; (8005f30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005efa:	490e      	ldr	r1, [pc, #56]	; (8005f34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005efc:	4a0e      	ldr	r2, [pc, #56]	; (8005f38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005efe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005f00:	e002      	b.n	8005f08 <LoopCopyDataInit>

08005f02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005f04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005f06:	3304      	adds	r3, #4

08005f08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005f08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005f0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005f0c:	d3f9      	bcc.n	8005f02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005f0e:	4a0b      	ldr	r2, [pc, #44]	; (8005f3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005f10:	4c0b      	ldr	r4, [pc, #44]	; (8005f40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005f12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005f14:	e001      	b.n	8005f1a <LoopFillZerobss>

08005f16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005f16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005f18:	3204      	adds	r2, #4

08005f1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005f1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005f1c:	d3fb      	bcc.n	8005f16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005f1e:	f7ff fc47 	bl	80057b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005f22:	f005 fa85 	bl	800b430 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005f26:	f7fc f867 	bl	8001ff8 <main>
  bx  lr    
 8005f2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005f2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005f34:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8005f38:	0801f700 	.word	0x0801f700
  ldr r2, =_sbss
 8005f3c:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8005f40:	20001170 	.word	0x20001170

08005f44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005f44:	e7fe      	b.n	8005f44 <ADC_IRQHandler>
	...

08005f48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005f4c:	4b0e      	ldr	r3, [pc, #56]	; (8005f88 <HAL_Init+0x40>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a0d      	ldr	r2, [pc, #52]	; (8005f88 <HAL_Init+0x40>)
 8005f52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005f58:	4b0b      	ldr	r3, [pc, #44]	; (8005f88 <HAL_Init+0x40>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a0a      	ldr	r2, [pc, #40]	; (8005f88 <HAL_Init+0x40>)
 8005f5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005f62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005f64:	4b08      	ldr	r3, [pc, #32]	; (8005f88 <HAL_Init+0x40>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a07      	ldr	r2, [pc, #28]	; (8005f88 <HAL_Init+0x40>)
 8005f6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f70:	2003      	movs	r0, #3
 8005f72:	f000 f94f 	bl	8006214 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005f76:	2000      	movs	r0, #0
 8005f78:	f000 f808 	bl	8005f8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005f7c:	f7ff f8a4 	bl	80050c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	40023c00 	.word	0x40023c00

08005f8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005f94:	4b12      	ldr	r3, [pc, #72]	; (8005fe0 <HAL_InitTick+0x54>)
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	4b12      	ldr	r3, [pc, #72]	; (8005fe4 <HAL_InitTick+0x58>)
 8005f9a:	781b      	ldrb	r3, [r3, #0]
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005fa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8005fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005faa:	4618      	mov	r0, r3
 8005fac:	f000 f967 	bl	800627e <HAL_SYSTICK_Config>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d001      	beq.n	8005fba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e00e      	b.n	8005fd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2b0f      	cmp	r3, #15
 8005fbe:	d80a      	bhi.n	8005fd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	6879      	ldr	r1, [r7, #4]
 8005fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005fc8:	f000 f92f 	bl	800622a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005fcc:	4a06      	ldr	r2, [pc, #24]	; (8005fe8 <HAL_InitTick+0x5c>)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	e000      	b.n	8005fd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3708      	adds	r7, #8
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	20000054 	.word	0x20000054
 8005fe4:	2000005c 	.word	0x2000005c
 8005fe8:	20000058 	.word	0x20000058

08005fec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005fec:	b480      	push	{r7}
 8005fee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005ff0:	4b06      	ldr	r3, [pc, #24]	; (800600c <HAL_IncTick+0x20>)
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	4b06      	ldr	r3, [pc, #24]	; (8006010 <HAL_IncTick+0x24>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	4a04      	ldr	r2, [pc, #16]	; (8006010 <HAL_IncTick+0x24>)
 8005ffe:	6013      	str	r3, [r2, #0]
}
 8006000:	bf00      	nop
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	2000005c 	.word	0x2000005c
 8006010:	2000115c 	.word	0x2000115c

08006014 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006014:	b480      	push	{r7}
 8006016:	af00      	add	r7, sp, #0
  return uwTick;
 8006018:	4b03      	ldr	r3, [pc, #12]	; (8006028 <HAL_GetTick+0x14>)
 800601a:	681b      	ldr	r3, [r3, #0]
}
 800601c:	4618      	mov	r0, r3
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr
 8006026:	bf00      	nop
 8006028:	2000115c 	.word	0x2000115c

0800602c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006034:	f7ff ffee 	bl	8006014 <HAL_GetTick>
 8006038:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006044:	d005      	beq.n	8006052 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006046:	4b0a      	ldr	r3, [pc, #40]	; (8006070 <HAL_Delay+0x44>)
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	461a      	mov	r2, r3
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4413      	add	r3, r2
 8006050:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006052:	bf00      	nop
 8006054:	f7ff ffde 	bl	8006014 <HAL_GetTick>
 8006058:	4602      	mov	r2, r0
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	1ad3      	subs	r3, r2, r3
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	429a      	cmp	r2, r3
 8006062:	d8f7      	bhi.n	8006054 <HAL_Delay+0x28>
  {
  }
}
 8006064:	bf00      	nop
 8006066:	bf00      	nop
 8006068:	3710      	adds	r7, #16
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}
 800606e:	bf00      	nop
 8006070:	2000005c 	.word	0x2000005c

08006074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006074:	b480      	push	{r7}
 8006076:	b085      	sub	sp, #20
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f003 0307 	and.w	r3, r3, #7
 8006082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006084:	4b0c      	ldr	r3, [pc, #48]	; (80060b8 <__NVIC_SetPriorityGrouping+0x44>)
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800608a:	68ba      	ldr	r2, [r7, #8]
 800608c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006090:	4013      	ands	r3, r2
 8006092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800609c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80060a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80060a6:	4a04      	ldr	r2, [pc, #16]	; (80060b8 <__NVIC_SetPriorityGrouping+0x44>)
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	60d3      	str	r3, [r2, #12]
}
 80060ac:	bf00      	nop
 80060ae:	3714      	adds	r7, #20
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr
 80060b8:	e000ed00 	.word	0xe000ed00

080060bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80060bc:	b480      	push	{r7}
 80060be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80060c0:	4b04      	ldr	r3, [pc, #16]	; (80060d4 <__NVIC_GetPriorityGrouping+0x18>)
 80060c2:	68db      	ldr	r3, [r3, #12]
 80060c4:	0a1b      	lsrs	r3, r3, #8
 80060c6:	f003 0307 	and.w	r3, r3, #7
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr
 80060d4:	e000ed00 	.word	0xe000ed00

080060d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	4603      	mov	r3, r0
 80060e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80060e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	db0b      	blt.n	8006102 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80060ea:	79fb      	ldrb	r3, [r7, #7]
 80060ec:	f003 021f 	and.w	r2, r3, #31
 80060f0:	4907      	ldr	r1, [pc, #28]	; (8006110 <__NVIC_EnableIRQ+0x38>)
 80060f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060f6:	095b      	lsrs	r3, r3, #5
 80060f8:	2001      	movs	r0, #1
 80060fa:	fa00 f202 	lsl.w	r2, r0, r2
 80060fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006102:	bf00      	nop
 8006104:	370c      	adds	r7, #12
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	e000e100 	.word	0xe000e100

08006114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	4603      	mov	r3, r0
 800611c:	6039      	str	r1, [r7, #0]
 800611e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006124:	2b00      	cmp	r3, #0
 8006126:	db0a      	blt.n	800613e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	b2da      	uxtb	r2, r3
 800612c:	490c      	ldr	r1, [pc, #48]	; (8006160 <__NVIC_SetPriority+0x4c>)
 800612e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006132:	0112      	lsls	r2, r2, #4
 8006134:	b2d2      	uxtb	r2, r2
 8006136:	440b      	add	r3, r1
 8006138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800613c:	e00a      	b.n	8006154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	b2da      	uxtb	r2, r3
 8006142:	4908      	ldr	r1, [pc, #32]	; (8006164 <__NVIC_SetPriority+0x50>)
 8006144:	79fb      	ldrb	r3, [r7, #7]
 8006146:	f003 030f 	and.w	r3, r3, #15
 800614a:	3b04      	subs	r3, #4
 800614c:	0112      	lsls	r2, r2, #4
 800614e:	b2d2      	uxtb	r2, r2
 8006150:	440b      	add	r3, r1
 8006152:	761a      	strb	r2, [r3, #24]
}
 8006154:	bf00      	nop
 8006156:	370c      	adds	r7, #12
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr
 8006160:	e000e100 	.word	0xe000e100
 8006164:	e000ed00 	.word	0xe000ed00

08006168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006168:	b480      	push	{r7}
 800616a:	b089      	sub	sp, #36	; 0x24
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f003 0307 	and.w	r3, r3, #7
 800617a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	f1c3 0307 	rsb	r3, r3, #7
 8006182:	2b04      	cmp	r3, #4
 8006184:	bf28      	it	cs
 8006186:	2304      	movcs	r3, #4
 8006188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800618a:	69fb      	ldr	r3, [r7, #28]
 800618c:	3304      	adds	r3, #4
 800618e:	2b06      	cmp	r3, #6
 8006190:	d902      	bls.n	8006198 <NVIC_EncodePriority+0x30>
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	3b03      	subs	r3, #3
 8006196:	e000      	b.n	800619a <NVIC_EncodePriority+0x32>
 8006198:	2300      	movs	r3, #0
 800619a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800619c:	f04f 32ff 	mov.w	r2, #4294967295
 80061a0:	69bb      	ldr	r3, [r7, #24]
 80061a2:	fa02 f303 	lsl.w	r3, r2, r3
 80061a6:	43da      	mvns	r2, r3
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	401a      	ands	r2, r3
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80061b0:	f04f 31ff 	mov.w	r1, #4294967295
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	fa01 f303 	lsl.w	r3, r1, r3
 80061ba:	43d9      	mvns	r1, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061c0:	4313      	orrs	r3, r2
         );
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	3724      	adds	r7, #36	; 0x24
 80061c6:	46bd      	mov	sp, r7
 80061c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061cc:	4770      	bx	lr
	...

080061d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	3b01      	subs	r3, #1
 80061dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80061e0:	d301      	bcc.n	80061e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80061e2:	2301      	movs	r3, #1
 80061e4:	e00f      	b.n	8006206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80061e6:	4a0a      	ldr	r2, [pc, #40]	; (8006210 <SysTick_Config+0x40>)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	3b01      	subs	r3, #1
 80061ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80061ee:	210f      	movs	r1, #15
 80061f0:	f04f 30ff 	mov.w	r0, #4294967295
 80061f4:	f7ff ff8e 	bl	8006114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80061f8:	4b05      	ldr	r3, [pc, #20]	; (8006210 <SysTick_Config+0x40>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80061fe:	4b04      	ldr	r3, [pc, #16]	; (8006210 <SysTick_Config+0x40>)
 8006200:	2207      	movs	r2, #7
 8006202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006204:	2300      	movs	r3, #0
}
 8006206:	4618      	mov	r0, r3
 8006208:	3708      	adds	r7, #8
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	e000e010 	.word	0xe000e010

08006214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f7ff ff29 	bl	8006074 <__NVIC_SetPriorityGrouping>
}
 8006222:	bf00      	nop
 8006224:	3708      	adds	r7, #8
 8006226:	46bd      	mov	sp, r7
 8006228:	bd80      	pop	{r7, pc}

0800622a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800622a:	b580      	push	{r7, lr}
 800622c:	b086      	sub	sp, #24
 800622e:	af00      	add	r7, sp, #0
 8006230:	4603      	mov	r3, r0
 8006232:	60b9      	str	r1, [r7, #8]
 8006234:	607a      	str	r2, [r7, #4]
 8006236:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006238:	2300      	movs	r3, #0
 800623a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800623c:	f7ff ff3e 	bl	80060bc <__NVIC_GetPriorityGrouping>
 8006240:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	68b9      	ldr	r1, [r7, #8]
 8006246:	6978      	ldr	r0, [r7, #20]
 8006248:	f7ff ff8e 	bl	8006168 <NVIC_EncodePriority>
 800624c:	4602      	mov	r2, r0
 800624e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006252:	4611      	mov	r1, r2
 8006254:	4618      	mov	r0, r3
 8006256:	f7ff ff5d 	bl	8006114 <__NVIC_SetPriority>
}
 800625a:	bf00      	nop
 800625c:	3718      	adds	r7, #24
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}

08006262 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006262:	b580      	push	{r7, lr}
 8006264:	b082      	sub	sp, #8
 8006266:	af00      	add	r7, sp, #0
 8006268:	4603      	mov	r3, r0
 800626a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800626c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006270:	4618      	mov	r0, r3
 8006272:	f7ff ff31 	bl	80060d8 <__NVIC_EnableIRQ>
}
 8006276:	bf00      	nop
 8006278:	3708      	adds	r7, #8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b082      	sub	sp, #8
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f7ff ffa2 	bl	80061d0 <SysTick_Config>
 800628c:	4603      	mov	r3, r0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}

08006296 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006296:	b580      	push	{r7, lr}
 8006298:	b082      	sub	sp, #8
 800629a:	af00      	add	r7, sp, #0
 800629c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d101      	bne.n	80062a8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80062a4:	2301      	movs	r3, #1
 80062a6:	e014      	b.n	80062d2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	791b      	ldrb	r3, [r3, #4]
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d105      	bne.n	80062be <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f7fe ff2d 	bl	8005118 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2202      	movs	r2, #2
 80062c2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2200      	movs	r2, #0
 80062c8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3708      	adds	r7, #8
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80062da:	b480      	push	{r7}
 80062dc:	b087      	sub	sp, #28
 80062de:	af00      	add	r7, sp, #0
 80062e0:	60f8      	str	r0, [r7, #12]
 80062e2:	60b9      	str	r1, [r7, #8]
 80062e4:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	795b      	ldrb	r3, [r3, #5]
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d101      	bne.n	80062f2 <HAL_DAC_ConfigChannel+0x18>
 80062ee:	2302      	movs	r3, #2
 80062f0:	e03c      	b.n	800636c <HAL_DAC_ConfigChannel+0x92>
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2201      	movs	r2, #1
 80062f6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2202      	movs	r2, #2
 80062fc:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f003 0310 	and.w	r3, r3, #16
 800630c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8006310:	fa02 f303 	lsl.w	r3, r2, r3
 8006314:	43db      	mvns	r3, r3
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	4013      	ands	r3, r2
 800631a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	4313      	orrs	r3, r2
 8006326:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f003 0310 	and.w	r3, r3, #16
 800632e:	693a      	ldr	r2, [r7, #16]
 8006330:	fa02 f303 	lsl.w	r3, r2, r3
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	4313      	orrs	r3, r2
 8006338:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	6819      	ldr	r1, [r3, #0]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f003 0310 	and.w	r3, r3, #16
 800634e:	22c0      	movs	r2, #192	; 0xc0
 8006350:	fa02 f303 	lsl.w	r3, r2, r3
 8006354:	43da      	mvns	r2, r3
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	400a      	ands	r2, r1
 800635c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	2201      	movs	r2, #1
 8006362:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	371c      	adds	r7, #28
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006384:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006386:	f7ff fe45 	bl	8006014 <HAL_GetTick>
 800638a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006392:	b2db      	uxtb	r3, r3
 8006394:	2b02      	cmp	r3, #2
 8006396:	d008      	beq.n	80063aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2280      	movs	r2, #128	; 0x80
 800639c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2200      	movs	r2, #0
 80063a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e052      	b.n	8006450 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	681a      	ldr	r2, [r3, #0]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f022 0216 	bic.w	r2, r2, #22
 80063b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	695a      	ldr	r2, [r3, #20]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80063c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d103      	bne.n	80063da <HAL_DMA_Abort+0x62>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d007      	beq.n	80063ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 0208 	bic.w	r2, r2, #8
 80063e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f022 0201 	bic.w	r2, r2, #1
 80063f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80063fa:	e013      	b.n	8006424 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80063fc:	f7ff fe0a 	bl	8006014 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	2b05      	cmp	r3, #5
 8006408:	d90c      	bls.n	8006424 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2220      	movs	r2, #32
 800640e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2203      	movs	r2, #3
 8006414:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e015      	b.n	8006450 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1e4      	bne.n	80063fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006436:	223f      	movs	r2, #63	; 0x3f
 8006438:	409a      	lsls	r2, r3
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800644e:	2300      	movs	r3, #0
}
 8006450:	4618      	mov	r0, r3
 8006452:	3710      	adds	r7, #16
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006458:	b480      	push	{r7}
 800645a:	b083      	sub	sp, #12
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006466:	b2db      	uxtb	r3, r3
 8006468:	2b02      	cmp	r3, #2
 800646a:	d004      	beq.n	8006476 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2280      	movs	r2, #128	; 0x80
 8006470:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e00c      	b.n	8006490 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2205      	movs	r2, #5
 800647a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f022 0201 	bic.w	r2, r2, #1
 800648c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800649c:	b480      	push	{r7}
 800649e:	b089      	sub	sp, #36	; 0x24
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80064a6:	2300      	movs	r3, #0
 80064a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80064aa:	2300      	movs	r3, #0
 80064ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80064ae:	2300      	movs	r3, #0
 80064b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064b2:	2300      	movs	r3, #0
 80064b4:	61fb      	str	r3, [r7, #28]
 80064b6:	e16b      	b.n	8006790 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80064b8:	2201      	movs	r2, #1
 80064ba:	69fb      	ldr	r3, [r7, #28]
 80064bc:	fa02 f303 	lsl.w	r3, r2, r3
 80064c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	4013      	ands	r3, r2
 80064ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80064cc:	693a      	ldr	r2, [r7, #16]
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	f040 815a 	bne.w	800678a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	f003 0303 	and.w	r3, r3, #3
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d005      	beq.n	80064ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d130      	bne.n	8006550 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	005b      	lsls	r3, r3, #1
 80064f8:	2203      	movs	r2, #3
 80064fa:	fa02 f303 	lsl.w	r3, r2, r3
 80064fe:	43db      	mvns	r3, r3
 8006500:	69ba      	ldr	r2, [r7, #24]
 8006502:	4013      	ands	r3, r2
 8006504:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	68da      	ldr	r2, [r3, #12]
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	005b      	lsls	r3, r3, #1
 800650e:	fa02 f303 	lsl.w	r3, r2, r3
 8006512:	69ba      	ldr	r2, [r7, #24]
 8006514:	4313      	orrs	r3, r2
 8006516:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	69ba      	ldr	r2, [r7, #24]
 800651c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006524:	2201      	movs	r2, #1
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	fa02 f303 	lsl.w	r3, r2, r3
 800652c:	43db      	mvns	r3, r3
 800652e:	69ba      	ldr	r2, [r7, #24]
 8006530:	4013      	ands	r3, r2
 8006532:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	091b      	lsrs	r3, r3, #4
 800653a:	f003 0201 	and.w	r2, r3, #1
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	fa02 f303 	lsl.w	r3, r2, r3
 8006544:	69ba      	ldr	r2, [r7, #24]
 8006546:	4313      	orrs	r3, r2
 8006548:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	69ba      	ldr	r2, [r7, #24]
 800654e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	f003 0303 	and.w	r3, r3, #3
 8006558:	2b03      	cmp	r3, #3
 800655a:	d017      	beq.n	800658c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	005b      	lsls	r3, r3, #1
 8006566:	2203      	movs	r2, #3
 8006568:	fa02 f303 	lsl.w	r3, r2, r3
 800656c:	43db      	mvns	r3, r3
 800656e:	69ba      	ldr	r2, [r7, #24]
 8006570:	4013      	ands	r3, r2
 8006572:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	689a      	ldr	r2, [r3, #8]
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	005b      	lsls	r3, r3, #1
 800657c:	fa02 f303 	lsl.w	r3, r2, r3
 8006580:	69ba      	ldr	r2, [r7, #24]
 8006582:	4313      	orrs	r3, r2
 8006584:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	69ba      	ldr	r2, [r7, #24]
 800658a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	f003 0303 	and.w	r3, r3, #3
 8006594:	2b02      	cmp	r3, #2
 8006596:	d123      	bne.n	80065e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006598:	69fb      	ldr	r3, [r7, #28]
 800659a:	08da      	lsrs	r2, r3, #3
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	3208      	adds	r2, #8
 80065a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	f003 0307 	and.w	r3, r3, #7
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	220f      	movs	r2, #15
 80065b0:	fa02 f303 	lsl.w	r3, r2, r3
 80065b4:	43db      	mvns	r3, r3
 80065b6:	69ba      	ldr	r2, [r7, #24]
 80065b8:	4013      	ands	r3, r2
 80065ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	691a      	ldr	r2, [r3, #16]
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	f003 0307 	and.w	r3, r3, #7
 80065c6:	009b      	lsls	r3, r3, #2
 80065c8:	fa02 f303 	lsl.w	r3, r2, r3
 80065cc:	69ba      	ldr	r2, [r7, #24]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	08da      	lsrs	r2, r3, #3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	3208      	adds	r2, #8
 80065da:	69b9      	ldr	r1, [r7, #24]
 80065dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	2203      	movs	r2, #3
 80065ec:	fa02 f303 	lsl.w	r3, r2, r3
 80065f0:	43db      	mvns	r3, r3
 80065f2:	69ba      	ldr	r2, [r7, #24]
 80065f4:	4013      	ands	r3, r2
 80065f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	f003 0203 	and.w	r2, r3, #3
 8006600:	69fb      	ldr	r3, [r7, #28]
 8006602:	005b      	lsls	r3, r3, #1
 8006604:	fa02 f303 	lsl.w	r3, r2, r3
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	4313      	orrs	r3, r2
 800660c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	69ba      	ldr	r2, [r7, #24]
 8006612:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 80b4 	beq.w	800678a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006622:	2300      	movs	r3, #0
 8006624:	60fb      	str	r3, [r7, #12]
 8006626:	4b60      	ldr	r3, [pc, #384]	; (80067a8 <HAL_GPIO_Init+0x30c>)
 8006628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800662a:	4a5f      	ldr	r2, [pc, #380]	; (80067a8 <HAL_GPIO_Init+0x30c>)
 800662c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006630:	6453      	str	r3, [r2, #68]	; 0x44
 8006632:	4b5d      	ldr	r3, [pc, #372]	; (80067a8 <HAL_GPIO_Init+0x30c>)
 8006634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800663a:	60fb      	str	r3, [r7, #12]
 800663c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800663e:	4a5b      	ldr	r2, [pc, #364]	; (80067ac <HAL_GPIO_Init+0x310>)
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	089b      	lsrs	r3, r3, #2
 8006644:	3302      	adds	r3, #2
 8006646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800664a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	f003 0303 	and.w	r3, r3, #3
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	220f      	movs	r2, #15
 8006656:	fa02 f303 	lsl.w	r3, r2, r3
 800665a:	43db      	mvns	r3, r3
 800665c:	69ba      	ldr	r2, [r7, #24]
 800665e:	4013      	ands	r3, r2
 8006660:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a52      	ldr	r2, [pc, #328]	; (80067b0 <HAL_GPIO_Init+0x314>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d02b      	beq.n	80066c2 <HAL_GPIO_Init+0x226>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a51      	ldr	r2, [pc, #324]	; (80067b4 <HAL_GPIO_Init+0x318>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d025      	beq.n	80066be <HAL_GPIO_Init+0x222>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a50      	ldr	r2, [pc, #320]	; (80067b8 <HAL_GPIO_Init+0x31c>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d01f      	beq.n	80066ba <HAL_GPIO_Init+0x21e>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a4f      	ldr	r2, [pc, #316]	; (80067bc <HAL_GPIO_Init+0x320>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d019      	beq.n	80066b6 <HAL_GPIO_Init+0x21a>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a4e      	ldr	r2, [pc, #312]	; (80067c0 <HAL_GPIO_Init+0x324>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d013      	beq.n	80066b2 <HAL_GPIO_Init+0x216>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a4d      	ldr	r2, [pc, #308]	; (80067c4 <HAL_GPIO_Init+0x328>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d00d      	beq.n	80066ae <HAL_GPIO_Init+0x212>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a4c      	ldr	r2, [pc, #304]	; (80067c8 <HAL_GPIO_Init+0x32c>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d007      	beq.n	80066aa <HAL_GPIO_Init+0x20e>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a4b      	ldr	r2, [pc, #300]	; (80067cc <HAL_GPIO_Init+0x330>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d101      	bne.n	80066a6 <HAL_GPIO_Init+0x20a>
 80066a2:	2307      	movs	r3, #7
 80066a4:	e00e      	b.n	80066c4 <HAL_GPIO_Init+0x228>
 80066a6:	2308      	movs	r3, #8
 80066a8:	e00c      	b.n	80066c4 <HAL_GPIO_Init+0x228>
 80066aa:	2306      	movs	r3, #6
 80066ac:	e00a      	b.n	80066c4 <HAL_GPIO_Init+0x228>
 80066ae:	2305      	movs	r3, #5
 80066b0:	e008      	b.n	80066c4 <HAL_GPIO_Init+0x228>
 80066b2:	2304      	movs	r3, #4
 80066b4:	e006      	b.n	80066c4 <HAL_GPIO_Init+0x228>
 80066b6:	2303      	movs	r3, #3
 80066b8:	e004      	b.n	80066c4 <HAL_GPIO_Init+0x228>
 80066ba:	2302      	movs	r3, #2
 80066bc:	e002      	b.n	80066c4 <HAL_GPIO_Init+0x228>
 80066be:	2301      	movs	r3, #1
 80066c0:	e000      	b.n	80066c4 <HAL_GPIO_Init+0x228>
 80066c2:	2300      	movs	r3, #0
 80066c4:	69fa      	ldr	r2, [r7, #28]
 80066c6:	f002 0203 	and.w	r2, r2, #3
 80066ca:	0092      	lsls	r2, r2, #2
 80066cc:	4093      	lsls	r3, r2
 80066ce:	69ba      	ldr	r2, [r7, #24]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80066d4:	4935      	ldr	r1, [pc, #212]	; (80067ac <HAL_GPIO_Init+0x310>)
 80066d6:	69fb      	ldr	r3, [r7, #28]
 80066d8:	089b      	lsrs	r3, r3, #2
 80066da:	3302      	adds	r3, #2
 80066dc:	69ba      	ldr	r2, [r7, #24]
 80066de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80066e2:	4b3b      	ldr	r3, [pc, #236]	; (80067d0 <HAL_GPIO_Init+0x334>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	43db      	mvns	r3, r3
 80066ec:	69ba      	ldr	r2, [r7, #24]
 80066ee:	4013      	ands	r3, r2
 80066f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80066fe:	69ba      	ldr	r2, [r7, #24]
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	4313      	orrs	r3, r2
 8006704:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006706:	4a32      	ldr	r2, [pc, #200]	; (80067d0 <HAL_GPIO_Init+0x334>)
 8006708:	69bb      	ldr	r3, [r7, #24]
 800670a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800670c:	4b30      	ldr	r3, [pc, #192]	; (80067d0 <HAL_GPIO_Init+0x334>)
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	43db      	mvns	r3, r3
 8006716:	69ba      	ldr	r2, [r7, #24]
 8006718:	4013      	ands	r3, r2
 800671a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d003      	beq.n	8006730 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006728:	69ba      	ldr	r2, [r7, #24]
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	4313      	orrs	r3, r2
 800672e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006730:	4a27      	ldr	r2, [pc, #156]	; (80067d0 <HAL_GPIO_Init+0x334>)
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006736:	4b26      	ldr	r3, [pc, #152]	; (80067d0 <HAL_GPIO_Init+0x334>)
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	43db      	mvns	r3, r3
 8006740:	69ba      	ldr	r2, [r7, #24]
 8006742:	4013      	ands	r3, r2
 8006744:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d003      	beq.n	800675a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006752:	69ba      	ldr	r2, [r7, #24]
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	4313      	orrs	r3, r2
 8006758:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800675a:	4a1d      	ldr	r2, [pc, #116]	; (80067d0 <HAL_GPIO_Init+0x334>)
 800675c:	69bb      	ldr	r3, [r7, #24]
 800675e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006760:	4b1b      	ldr	r3, [pc, #108]	; (80067d0 <HAL_GPIO_Init+0x334>)
 8006762:	68db      	ldr	r3, [r3, #12]
 8006764:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	43db      	mvns	r3, r3
 800676a:	69ba      	ldr	r2, [r7, #24]
 800676c:	4013      	ands	r3, r2
 800676e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d003      	beq.n	8006784 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800677c:	69ba      	ldr	r2, [r7, #24]
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	4313      	orrs	r3, r2
 8006782:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006784:	4a12      	ldr	r2, [pc, #72]	; (80067d0 <HAL_GPIO_Init+0x334>)
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	3301      	adds	r3, #1
 800678e:	61fb      	str	r3, [r7, #28]
 8006790:	69fb      	ldr	r3, [r7, #28]
 8006792:	2b0f      	cmp	r3, #15
 8006794:	f67f ae90 	bls.w	80064b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006798:	bf00      	nop
 800679a:	bf00      	nop
 800679c:	3724      	adds	r7, #36	; 0x24
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr
 80067a6:	bf00      	nop
 80067a8:	40023800 	.word	0x40023800
 80067ac:	40013800 	.word	0x40013800
 80067b0:	40020000 	.word	0x40020000
 80067b4:	40020400 	.word	0x40020400
 80067b8:	40020800 	.word	0x40020800
 80067bc:	40020c00 	.word	0x40020c00
 80067c0:	40021000 	.word	0x40021000
 80067c4:	40021400 	.word	0x40021400
 80067c8:	40021800 	.word	0x40021800
 80067cc:	40021c00 	.word	0x40021c00
 80067d0:	40013c00 	.word	0x40013c00

080067d4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80067d4:	b480      	push	{r7}
 80067d6:	b087      	sub	sp, #28
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80067de:	2300      	movs	r3, #0
 80067e0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80067e2:	2300      	movs	r3, #0
 80067e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80067e6:	2300      	movs	r3, #0
 80067e8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067ea:	2300      	movs	r3, #0
 80067ec:	617b      	str	r3, [r7, #20]
 80067ee:	e0cd      	b.n	800698c <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80067f0:	2201      	movs	r2, #1
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	fa02 f303 	lsl.w	r3, r2, r3
 80067f8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80067fa:	683a      	ldr	r2, [r7, #0]
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	4013      	ands	r3, r2
 8006800:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	429a      	cmp	r2, r3
 8006808:	f040 80bd 	bne.w	8006986 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800680c:	4a65      	ldr	r2, [pc, #404]	; (80069a4 <HAL_GPIO_DeInit+0x1d0>)
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	089b      	lsrs	r3, r3, #2
 8006812:	3302      	adds	r3, #2
 8006814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006818:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	f003 0303 	and.w	r3, r3, #3
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	220f      	movs	r2, #15
 8006824:	fa02 f303 	lsl.w	r3, r2, r3
 8006828:	68ba      	ldr	r2, [r7, #8]
 800682a:	4013      	ands	r3, r2
 800682c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a5d      	ldr	r2, [pc, #372]	; (80069a8 <HAL_GPIO_DeInit+0x1d4>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d02b      	beq.n	800688e <HAL_GPIO_DeInit+0xba>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	4a5c      	ldr	r2, [pc, #368]	; (80069ac <HAL_GPIO_DeInit+0x1d8>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d025      	beq.n	800688a <HAL_GPIO_DeInit+0xb6>
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	4a5b      	ldr	r2, [pc, #364]	; (80069b0 <HAL_GPIO_DeInit+0x1dc>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d01f      	beq.n	8006886 <HAL_GPIO_DeInit+0xb2>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	4a5a      	ldr	r2, [pc, #360]	; (80069b4 <HAL_GPIO_DeInit+0x1e0>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d019      	beq.n	8006882 <HAL_GPIO_DeInit+0xae>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a59      	ldr	r2, [pc, #356]	; (80069b8 <HAL_GPIO_DeInit+0x1e4>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d013      	beq.n	800687e <HAL_GPIO_DeInit+0xaa>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a58      	ldr	r2, [pc, #352]	; (80069bc <HAL_GPIO_DeInit+0x1e8>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d00d      	beq.n	800687a <HAL_GPIO_DeInit+0xa6>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a57      	ldr	r2, [pc, #348]	; (80069c0 <HAL_GPIO_DeInit+0x1ec>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d007      	beq.n	8006876 <HAL_GPIO_DeInit+0xa2>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a56      	ldr	r2, [pc, #344]	; (80069c4 <HAL_GPIO_DeInit+0x1f0>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d101      	bne.n	8006872 <HAL_GPIO_DeInit+0x9e>
 800686e:	2307      	movs	r3, #7
 8006870:	e00e      	b.n	8006890 <HAL_GPIO_DeInit+0xbc>
 8006872:	2308      	movs	r3, #8
 8006874:	e00c      	b.n	8006890 <HAL_GPIO_DeInit+0xbc>
 8006876:	2306      	movs	r3, #6
 8006878:	e00a      	b.n	8006890 <HAL_GPIO_DeInit+0xbc>
 800687a:	2305      	movs	r3, #5
 800687c:	e008      	b.n	8006890 <HAL_GPIO_DeInit+0xbc>
 800687e:	2304      	movs	r3, #4
 8006880:	e006      	b.n	8006890 <HAL_GPIO_DeInit+0xbc>
 8006882:	2303      	movs	r3, #3
 8006884:	e004      	b.n	8006890 <HAL_GPIO_DeInit+0xbc>
 8006886:	2302      	movs	r3, #2
 8006888:	e002      	b.n	8006890 <HAL_GPIO_DeInit+0xbc>
 800688a:	2301      	movs	r3, #1
 800688c:	e000      	b.n	8006890 <HAL_GPIO_DeInit+0xbc>
 800688e:	2300      	movs	r3, #0
 8006890:	697a      	ldr	r2, [r7, #20]
 8006892:	f002 0203 	and.w	r2, r2, #3
 8006896:	0092      	lsls	r2, r2, #2
 8006898:	4093      	lsls	r3, r2
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	429a      	cmp	r2, r3
 800689e:	d132      	bne.n	8006906 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80068a0:	4b49      	ldr	r3, [pc, #292]	; (80069c8 <HAL_GPIO_DeInit+0x1f4>)
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	43db      	mvns	r3, r3
 80068a8:	4947      	ldr	r1, [pc, #284]	; (80069c8 <HAL_GPIO_DeInit+0x1f4>)
 80068aa:	4013      	ands	r3, r2
 80068ac:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80068ae:	4b46      	ldr	r3, [pc, #280]	; (80069c8 <HAL_GPIO_DeInit+0x1f4>)
 80068b0:	685a      	ldr	r2, [r3, #4]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	43db      	mvns	r3, r3
 80068b6:	4944      	ldr	r1, [pc, #272]	; (80069c8 <HAL_GPIO_DeInit+0x1f4>)
 80068b8:	4013      	ands	r3, r2
 80068ba:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80068bc:	4b42      	ldr	r3, [pc, #264]	; (80069c8 <HAL_GPIO_DeInit+0x1f4>)
 80068be:	689a      	ldr	r2, [r3, #8]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	43db      	mvns	r3, r3
 80068c4:	4940      	ldr	r1, [pc, #256]	; (80069c8 <HAL_GPIO_DeInit+0x1f4>)
 80068c6:	4013      	ands	r3, r2
 80068c8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80068ca:	4b3f      	ldr	r3, [pc, #252]	; (80069c8 <HAL_GPIO_DeInit+0x1f4>)
 80068cc:	68da      	ldr	r2, [r3, #12]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	43db      	mvns	r3, r3
 80068d2:	493d      	ldr	r1, [pc, #244]	; (80069c8 <HAL_GPIO_DeInit+0x1f4>)
 80068d4:	4013      	ands	r3, r2
 80068d6:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	f003 0303 	and.w	r3, r3, #3
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	220f      	movs	r2, #15
 80068e2:	fa02 f303 	lsl.w	r3, r2, r3
 80068e6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80068e8:	4a2e      	ldr	r2, [pc, #184]	; (80069a4 <HAL_GPIO_DeInit+0x1d0>)
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	089b      	lsrs	r3, r3, #2
 80068ee:	3302      	adds	r3, #2
 80068f0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	43da      	mvns	r2, r3
 80068f8:	482a      	ldr	r0, [pc, #168]	; (80069a4 <HAL_GPIO_DeInit+0x1d0>)
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	089b      	lsrs	r3, r3, #2
 80068fe:	400a      	ands	r2, r1
 8006900:	3302      	adds	r3, #2
 8006902:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	005b      	lsls	r3, r3, #1
 800690e:	2103      	movs	r1, #3
 8006910:	fa01 f303 	lsl.w	r3, r1, r3
 8006914:	43db      	mvns	r3, r3
 8006916:	401a      	ands	r2, r3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	08da      	lsrs	r2, r3, #3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	3208      	adds	r2, #8
 8006924:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	f003 0307 	and.w	r3, r3, #7
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	220f      	movs	r2, #15
 8006932:	fa02 f303 	lsl.w	r3, r2, r3
 8006936:	43db      	mvns	r3, r3
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	08d2      	lsrs	r2, r2, #3
 800693c:	4019      	ands	r1, r3
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	3208      	adds	r2, #8
 8006942:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	68da      	ldr	r2, [r3, #12]
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	005b      	lsls	r3, r3, #1
 800694e:	2103      	movs	r1, #3
 8006950:	fa01 f303 	lsl.w	r3, r1, r3
 8006954:	43db      	mvns	r3, r3
 8006956:	401a      	ands	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	685a      	ldr	r2, [r3, #4]
 8006960:	2101      	movs	r1, #1
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	fa01 f303 	lsl.w	r3, r1, r3
 8006968:	43db      	mvns	r3, r3
 800696a:	401a      	ands	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	689a      	ldr	r2, [r3, #8]
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	005b      	lsls	r3, r3, #1
 8006978:	2103      	movs	r1, #3
 800697a:	fa01 f303 	lsl.w	r3, r1, r3
 800697e:	43db      	mvns	r3, r3
 8006980:	401a      	ands	r2, r3
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	3301      	adds	r3, #1
 800698a:	617b      	str	r3, [r7, #20]
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	2b0f      	cmp	r3, #15
 8006990:	f67f af2e 	bls.w	80067f0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006994:	bf00      	nop
 8006996:	bf00      	nop
 8006998:	371c      	adds	r7, #28
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	40013800 	.word	0x40013800
 80069a8:	40020000 	.word	0x40020000
 80069ac:	40020400 	.word	0x40020400
 80069b0:	40020800 	.word	0x40020800
 80069b4:	40020c00 	.word	0x40020c00
 80069b8:	40021000 	.word	0x40021000
 80069bc:	40021400 	.word	0x40021400
 80069c0:	40021800 	.word	0x40021800
 80069c4:	40021c00 	.word	0x40021c00
 80069c8:	40013c00 	.word	0x40013c00

080069cc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	460b      	mov	r3, r1
 80069d6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	691a      	ldr	r2, [r3, #16]
 80069dc:	887b      	ldrh	r3, [r7, #2]
 80069de:	4013      	ands	r3, r2
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d002      	beq.n	80069ea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069e4:	2301      	movs	r3, #1
 80069e6:	73fb      	strb	r3, [r7, #15]
 80069e8:	e001      	b.n	80069ee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069ea:	2300      	movs	r3, #0
 80069ec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3714      	adds	r7, #20
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	460b      	mov	r3, r1
 8006a06:	807b      	strh	r3, [r7, #2]
 8006a08:	4613      	mov	r3, r2
 8006a0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006a0c:	787b      	ldrb	r3, [r7, #1]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d003      	beq.n	8006a1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006a12:	887a      	ldrh	r2, [r7, #2]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006a18:	e003      	b.n	8006a22 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006a1a:	887b      	ldrh	r3, [r7, #2]
 8006a1c:	041a      	lsls	r2, r3, #16
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	619a      	str	r2, [r3, #24]
}
 8006a22:	bf00      	nop
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr
	...

08006a30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b084      	sub	sp, #16
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d101      	bne.n	8006a42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e12b      	b.n	8006c9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d106      	bne.n	8006a5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f7fe fba2 	bl	80051a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2224      	movs	r2, #36	; 0x24
 8006a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f022 0201 	bic.w	r2, r2, #1
 8006a72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006a94:	f002 fa20 	bl	8008ed8 <HAL_RCC_GetPCLK1Freq>
 8006a98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	4a81      	ldr	r2, [pc, #516]	; (8006ca4 <HAL_I2C_Init+0x274>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d807      	bhi.n	8006ab4 <HAL_I2C_Init+0x84>
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	4a80      	ldr	r2, [pc, #512]	; (8006ca8 <HAL_I2C_Init+0x278>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	bf94      	ite	ls
 8006aac:	2301      	movls	r3, #1
 8006aae:	2300      	movhi	r3, #0
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	e006      	b.n	8006ac2 <HAL_I2C_Init+0x92>
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	4a7d      	ldr	r2, [pc, #500]	; (8006cac <HAL_I2C_Init+0x27c>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	bf94      	ite	ls
 8006abc:	2301      	movls	r3, #1
 8006abe:	2300      	movhi	r3, #0
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d001      	beq.n	8006aca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e0e7      	b.n	8006c9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	4a78      	ldr	r2, [pc, #480]	; (8006cb0 <HAL_I2C_Init+0x280>)
 8006ace:	fba2 2303 	umull	r2, r3, r2, r3
 8006ad2:	0c9b      	lsrs	r3, r3, #18
 8006ad4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	6a1b      	ldr	r3, [r3, #32]
 8006af0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	4a6a      	ldr	r2, [pc, #424]	; (8006ca4 <HAL_I2C_Init+0x274>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d802      	bhi.n	8006b04 <HAL_I2C_Init+0xd4>
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	3301      	adds	r3, #1
 8006b02:	e009      	b.n	8006b18 <HAL_I2C_Init+0xe8>
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006b0a:	fb02 f303 	mul.w	r3, r2, r3
 8006b0e:	4a69      	ldr	r2, [pc, #420]	; (8006cb4 <HAL_I2C_Init+0x284>)
 8006b10:	fba2 2303 	umull	r2, r3, r2, r3
 8006b14:	099b      	lsrs	r3, r3, #6
 8006b16:	3301      	adds	r3, #1
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	6812      	ldr	r2, [r2, #0]
 8006b1c:	430b      	orrs	r3, r1
 8006b1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	69db      	ldr	r3, [r3, #28]
 8006b26:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006b2a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	495c      	ldr	r1, [pc, #368]	; (8006ca4 <HAL_I2C_Init+0x274>)
 8006b34:	428b      	cmp	r3, r1
 8006b36:	d819      	bhi.n	8006b6c <HAL_I2C_Init+0x13c>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	1e59      	subs	r1, r3, #1
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	005b      	lsls	r3, r3, #1
 8006b42:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b46:	1c59      	adds	r1, r3, #1
 8006b48:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006b4c:	400b      	ands	r3, r1
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00a      	beq.n	8006b68 <HAL_I2C_Init+0x138>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	1e59      	subs	r1, r3, #1
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	005b      	lsls	r3, r3, #1
 8006b5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b60:	3301      	adds	r3, #1
 8006b62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b66:	e051      	b.n	8006c0c <HAL_I2C_Init+0x1dc>
 8006b68:	2304      	movs	r3, #4
 8006b6a:	e04f      	b.n	8006c0c <HAL_I2C_Init+0x1dc>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d111      	bne.n	8006b98 <HAL_I2C_Init+0x168>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	1e58      	subs	r0, r3, #1
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6859      	ldr	r1, [r3, #4]
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	005b      	lsls	r3, r3, #1
 8006b80:	440b      	add	r3, r1
 8006b82:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b86:	3301      	adds	r3, #1
 8006b88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	bf0c      	ite	eq
 8006b90:	2301      	moveq	r3, #1
 8006b92:	2300      	movne	r3, #0
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	e012      	b.n	8006bbe <HAL_I2C_Init+0x18e>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	1e58      	subs	r0, r3, #1
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6859      	ldr	r1, [r3, #4]
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	440b      	add	r3, r1
 8006ba6:	0099      	lsls	r1, r3, #2
 8006ba8:	440b      	add	r3, r1
 8006baa:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bae:	3301      	adds	r3, #1
 8006bb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	bf0c      	ite	eq
 8006bb8:	2301      	moveq	r3, #1
 8006bba:	2300      	movne	r3, #0
 8006bbc:	b2db      	uxtb	r3, r3
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d001      	beq.n	8006bc6 <HAL_I2C_Init+0x196>
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	e022      	b.n	8006c0c <HAL_I2C_Init+0x1dc>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d10e      	bne.n	8006bec <HAL_I2C_Init+0x1bc>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	1e58      	subs	r0, r3, #1
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6859      	ldr	r1, [r3, #4]
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	005b      	lsls	r3, r3, #1
 8006bda:	440b      	add	r3, r1
 8006bdc:	fbb0 f3f3 	udiv	r3, r0, r3
 8006be0:	3301      	adds	r3, #1
 8006be2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006be6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bea:	e00f      	b.n	8006c0c <HAL_I2C_Init+0x1dc>
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	1e58      	subs	r0, r3, #1
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6859      	ldr	r1, [r3, #4]
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	440b      	add	r3, r1
 8006bfa:	0099      	lsls	r1, r3, #2
 8006bfc:	440b      	add	r3, r1
 8006bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8006c02:	3301      	adds	r3, #1
 8006c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c08:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006c0c:	6879      	ldr	r1, [r7, #4]
 8006c0e:	6809      	ldr	r1, [r1, #0]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	69da      	ldr	r2, [r3, #28]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6a1b      	ldr	r3, [r3, #32]
 8006c26:	431a      	orrs	r2, r3
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	430a      	orrs	r2, r1
 8006c2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006c3a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006c3e:	687a      	ldr	r2, [r7, #4]
 8006c40:	6911      	ldr	r1, [r2, #16]
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	68d2      	ldr	r2, [r2, #12]
 8006c46:	4311      	orrs	r1, r2
 8006c48:	687a      	ldr	r2, [r7, #4]
 8006c4a:	6812      	ldr	r2, [r2, #0]
 8006c4c:	430b      	orrs	r3, r1
 8006c4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68db      	ldr	r3, [r3, #12]
 8006c56:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	695a      	ldr	r2, [r3, #20]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	699b      	ldr	r3, [r3, #24]
 8006c62:	431a      	orrs	r2, r3
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	430a      	orrs	r2, r1
 8006c6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f042 0201 	orr.w	r2, r2, #1
 8006c7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2220      	movs	r2, #32
 8006c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006c98:	2300      	movs	r3, #0
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3710      	adds	r7, #16
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	000186a0 	.word	0x000186a0
 8006ca8:	001e847f 	.word	0x001e847f
 8006cac:	003d08ff 	.word	0x003d08ff
 8006cb0:	431bde83 	.word	0x431bde83
 8006cb4:	10624dd3 	.word	0x10624dd3

08006cb8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d101      	bne.n	8006cca <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e021      	b.n	8006d0e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2224      	movs	r2, #36	; 0x24
 8006cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f022 0201 	bic.w	r2, r2, #1
 8006ce0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7fe faa4 	bl	8005230 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3708      	adds	r7, #8
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
	...

08006d18 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b088      	sub	sp, #32
 8006d1c:	af02      	add	r7, sp, #8
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	607a      	str	r2, [r7, #4]
 8006d22:	461a      	mov	r2, r3
 8006d24:	460b      	mov	r3, r1
 8006d26:	817b      	strh	r3, [r7, #10]
 8006d28:	4613      	mov	r3, r2
 8006d2a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006d2c:	f7ff f972 	bl	8006014 <HAL_GetTick>
 8006d30:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b20      	cmp	r3, #32
 8006d3c:	f040 80e0 	bne.w	8006f00 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	9300      	str	r3, [sp, #0]
 8006d44:	2319      	movs	r3, #25
 8006d46:	2201      	movs	r2, #1
 8006d48:	4970      	ldr	r1, [pc, #448]	; (8006f0c <HAL_I2C_Master_Transmit+0x1f4>)
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f001 fa24 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d001      	beq.n	8006d5a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006d56:	2302      	movs	r3, #2
 8006d58:	e0d3      	b.n	8006f02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d101      	bne.n	8006d68 <HAL_I2C_Master_Transmit+0x50>
 8006d64:	2302      	movs	r3, #2
 8006d66:	e0cc      	b.n	8006f02 <HAL_I2C_Master_Transmit+0x1ea>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0301 	and.w	r3, r3, #1
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d007      	beq.n	8006d8e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f042 0201 	orr.w	r2, r2, #1
 8006d8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d9c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2221      	movs	r2, #33	; 0x21
 8006da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2210      	movs	r2, #16
 8006daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	893a      	ldrh	r2, [r7, #8]
 8006dbe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dc4:	b29a      	uxth	r2, r3
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	4a50      	ldr	r2, [pc, #320]	; (8006f10 <HAL_I2C_Master_Transmit+0x1f8>)
 8006dce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006dd0:	8979      	ldrh	r1, [r7, #10]
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	6a3a      	ldr	r2, [r7, #32]
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f000 ff10 	bl	8007bfc <I2C_MasterRequestWrite>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d001      	beq.n	8006de6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e08d      	b.n	8006f02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006de6:	2300      	movs	r3, #0
 8006de8:	613b      	str	r3, [r7, #16]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	695b      	ldr	r3, [r3, #20]
 8006df0:	613b      	str	r3, [r7, #16]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	699b      	ldr	r3, [r3, #24]
 8006df8:	613b      	str	r3, [r7, #16]
 8006dfa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006dfc:	e066      	b.n	8006ecc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dfe:	697a      	ldr	r2, [r7, #20]
 8006e00:	6a39      	ldr	r1, [r7, #32]
 8006e02:	68f8      	ldr	r0, [r7, #12]
 8006e04:	f001 fa9e 	bl	8008344 <I2C_WaitOnTXEFlagUntilTimeout>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d00d      	beq.n	8006e2a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	d107      	bne.n	8006e26 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e24:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	e06b      	b.n	8006f02 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2e:	781a      	ldrb	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e3a:	1c5a      	adds	r2, r3, #1
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	3b01      	subs	r3, #1
 8006e48:	b29a      	uxth	r2, r3
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e52:	3b01      	subs	r3, #1
 8006e54:	b29a      	uxth	r2, r3
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	695b      	ldr	r3, [r3, #20]
 8006e60:	f003 0304 	and.w	r3, r3, #4
 8006e64:	2b04      	cmp	r3, #4
 8006e66:	d11b      	bne.n	8006ea0 <HAL_I2C_Master_Transmit+0x188>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d017      	beq.n	8006ea0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e74:	781a      	ldrb	r2, [r3, #0]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e80:	1c5a      	adds	r2, r3, #1
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	3b01      	subs	r3, #1
 8006e8e:	b29a      	uxth	r2, r3
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	6a39      	ldr	r1, [r7, #32]
 8006ea4:	68f8      	ldr	r0, [r7, #12]
 8006ea6:	f001 fa8e 	bl	80083c6 <I2C_WaitOnBTFFlagUntilTimeout>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d00d      	beq.n	8006ecc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb4:	2b04      	cmp	r3, #4
 8006eb6:	d107      	bne.n	8006ec8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ec6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e01a      	b.n	8006f02 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d194      	bne.n	8006dfe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ee2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2220      	movs	r2, #32
 8006ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006efc:	2300      	movs	r3, #0
 8006efe:	e000      	b.n	8006f02 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006f00:	2302      	movs	r3, #2
  }
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3718      	adds	r7, #24
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	00100002 	.word	0x00100002
 8006f10:	ffff0000 	.word	0xffff0000

08006f14 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b08c      	sub	sp, #48	; 0x30
 8006f18:	af02      	add	r7, sp, #8
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	607a      	str	r2, [r7, #4]
 8006f1e:	461a      	mov	r2, r3
 8006f20:	460b      	mov	r3, r1
 8006f22:	817b      	strh	r3, [r7, #10]
 8006f24:	4613      	mov	r3, r2
 8006f26:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006f28:	f7ff f874 	bl	8006014 <HAL_GetTick>
 8006f2c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b20      	cmp	r3, #32
 8006f38:	f040 820b 	bne.w	8007352 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f3e:	9300      	str	r3, [sp, #0]
 8006f40:	2319      	movs	r3, #25
 8006f42:	2201      	movs	r2, #1
 8006f44:	497c      	ldr	r1, [pc, #496]	; (8007138 <HAL_I2C_Master_Receive+0x224>)
 8006f46:	68f8      	ldr	r0, [r7, #12]
 8006f48:	f001 f926 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d001      	beq.n	8006f56 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006f52:	2302      	movs	r3, #2
 8006f54:	e1fe      	b.n	8007354 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d101      	bne.n	8006f64 <HAL_I2C_Master_Receive+0x50>
 8006f60:	2302      	movs	r3, #2
 8006f62:	e1f7      	b.n	8007354 <HAL_I2C_Master_Receive+0x440>
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f003 0301 	and.w	r3, r3, #1
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d007      	beq.n	8006f8a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f042 0201 	orr.w	r2, r2, #1
 8006f88:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	681a      	ldr	r2, [r3, #0]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f98:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2222      	movs	r2, #34	; 0x22
 8006f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2210      	movs	r2, #16
 8006fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	893a      	ldrh	r2, [r7, #8]
 8006fba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fc0:	b29a      	uxth	r2, r3
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	4a5c      	ldr	r2, [pc, #368]	; (800713c <HAL_I2C_Master_Receive+0x228>)
 8006fca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006fcc:	8979      	ldrh	r1, [r7, #10]
 8006fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fd2:	68f8      	ldr	r0, [r7, #12]
 8006fd4:	f000 fe94 	bl	8007d00 <I2C_MasterRequestRead>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d001      	beq.n	8006fe2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e1b8      	b.n	8007354 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d113      	bne.n	8007012 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fea:	2300      	movs	r3, #0
 8006fec:	623b      	str	r3, [r7, #32]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	695b      	ldr	r3, [r3, #20]
 8006ff4:	623b      	str	r3, [r7, #32]
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	699b      	ldr	r3, [r3, #24]
 8006ffc:	623b      	str	r3, [r7, #32]
 8006ffe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800700e:	601a      	str	r2, [r3, #0]
 8007010:	e18c      	b.n	800732c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007016:	2b01      	cmp	r3, #1
 8007018:	d11b      	bne.n	8007052 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007028:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800702a:	2300      	movs	r3, #0
 800702c:	61fb      	str	r3, [r7, #28]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	695b      	ldr	r3, [r3, #20]
 8007034:	61fb      	str	r3, [r7, #28]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	699b      	ldr	r3, [r3, #24]
 800703c:	61fb      	str	r3, [r7, #28]
 800703e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800704e:	601a      	str	r2, [r3, #0]
 8007050:	e16c      	b.n	800732c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007056:	2b02      	cmp	r3, #2
 8007058:	d11b      	bne.n	8007092 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007068:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	681a      	ldr	r2, [r3, #0]
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007078:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800707a:	2300      	movs	r3, #0
 800707c:	61bb      	str	r3, [r7, #24]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	61bb      	str	r3, [r7, #24]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	61bb      	str	r3, [r7, #24]
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	e14c      	b.n	800732c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80070a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070a2:	2300      	movs	r3, #0
 80070a4:	617b      	str	r3, [r7, #20]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	695b      	ldr	r3, [r3, #20]
 80070ac:	617b      	str	r3, [r7, #20]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	699b      	ldr	r3, [r3, #24]
 80070b4:	617b      	str	r3, [r7, #20]
 80070b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80070b8:	e138      	b.n	800732c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070be:	2b03      	cmp	r3, #3
 80070c0:	f200 80f1 	bhi.w	80072a6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d123      	bne.n	8007114 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f001 f9b9 	bl	8008448 <I2C_WaitOnRXNEFlagUntilTimeout>
 80070d6:	4603      	mov	r3, r0
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d001      	beq.n	80070e0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e139      	b.n	8007354 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	691a      	ldr	r2, [r3, #16]
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ea:	b2d2      	uxtb	r2, r2
 80070ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070f2:	1c5a      	adds	r2, r3, #1
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070fc:	3b01      	subs	r3, #1
 80070fe:	b29a      	uxth	r2, r3
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007108:	b29b      	uxth	r3, r3
 800710a:	3b01      	subs	r3, #1
 800710c:	b29a      	uxth	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007112:	e10b      	b.n	800732c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007118:	2b02      	cmp	r3, #2
 800711a:	d14e      	bne.n	80071ba <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800711c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007122:	2200      	movs	r2, #0
 8007124:	4906      	ldr	r1, [pc, #24]	; (8007140 <HAL_I2C_Master_Receive+0x22c>)
 8007126:	68f8      	ldr	r0, [r7, #12]
 8007128:	f001 f836 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 800712c:	4603      	mov	r3, r0
 800712e:	2b00      	cmp	r3, #0
 8007130:	d008      	beq.n	8007144 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	e10e      	b.n	8007354 <HAL_I2C_Master_Receive+0x440>
 8007136:	bf00      	nop
 8007138:	00100002 	.word	0x00100002
 800713c:	ffff0000 	.word	0xffff0000
 8007140:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007152:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	691a      	ldr	r2, [r3, #16]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715e:	b2d2      	uxtb	r2, r2
 8007160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007166:	1c5a      	adds	r2, r3, #1
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007170:	3b01      	subs	r3, #1
 8007172:	b29a      	uxth	r2, r3
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800717c:	b29b      	uxth	r3, r3
 800717e:	3b01      	subs	r3, #1
 8007180:	b29a      	uxth	r2, r3
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	691a      	ldr	r2, [r3, #16]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007190:	b2d2      	uxtb	r2, r2
 8007192:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007198:	1c5a      	adds	r2, r3, #1
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071a2:	3b01      	subs	r3, #1
 80071a4:	b29a      	uxth	r2, r3
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071ae:	b29b      	uxth	r3, r3
 80071b0:	3b01      	subs	r3, #1
 80071b2:	b29a      	uxth	r2, r3
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80071b8:	e0b8      	b.n	800732c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80071ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c0:	2200      	movs	r2, #0
 80071c2:	4966      	ldr	r1, [pc, #408]	; (800735c <HAL_I2C_Master_Receive+0x448>)
 80071c4:	68f8      	ldr	r0, [r7, #12]
 80071c6:	f000 ffe7 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 80071ca:	4603      	mov	r3, r0
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d001      	beq.n	80071d4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e0bf      	b.n	8007354 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	691a      	ldr	r2, [r3, #16]
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ee:	b2d2      	uxtb	r2, r2
 80071f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007200:	3b01      	subs	r3, #1
 8007202:	b29a      	uxth	r2, r3
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800720c:	b29b      	uxth	r3, r3
 800720e:	3b01      	subs	r3, #1
 8007210:	b29a      	uxth	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007218:	9300      	str	r3, [sp, #0]
 800721a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800721c:	2200      	movs	r2, #0
 800721e:	494f      	ldr	r1, [pc, #316]	; (800735c <HAL_I2C_Master_Receive+0x448>)
 8007220:	68f8      	ldr	r0, [r7, #12]
 8007222:	f000 ffb9 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d001      	beq.n	8007230 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	e091      	b.n	8007354 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800723e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	691a      	ldr	r2, [r3, #16]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800724a:	b2d2      	uxtb	r2, r2
 800724c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007252:	1c5a      	adds	r2, r3, #1
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800725c:	3b01      	subs	r3, #1
 800725e:	b29a      	uxth	r2, r3
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007268:	b29b      	uxth	r3, r3
 800726a:	3b01      	subs	r3, #1
 800726c:	b29a      	uxth	r2, r3
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	691a      	ldr	r2, [r3, #16]
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800727c:	b2d2      	uxtb	r2, r2
 800727e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007284:	1c5a      	adds	r2, r3, #1
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800728e:	3b01      	subs	r3, #1
 8007290:	b29a      	uxth	r2, r3
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800729a:	b29b      	uxth	r3, r3
 800729c:	3b01      	subs	r3, #1
 800729e:	b29a      	uxth	r2, r3
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80072a4:	e042      	b.n	800732c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80072aa:	68f8      	ldr	r0, [r7, #12]
 80072ac:	f001 f8cc 	bl	8008448 <I2C_WaitOnRXNEFlagUntilTimeout>
 80072b0:	4603      	mov	r3, r0
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d001      	beq.n	80072ba <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e04c      	b.n	8007354 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	691a      	ldr	r2, [r3, #16]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c4:	b2d2      	uxtb	r2, r2
 80072c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072cc:	1c5a      	adds	r2, r3, #1
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072d6:	3b01      	subs	r3, #1
 80072d8:	b29a      	uxth	r2, r3
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	3b01      	subs	r3, #1
 80072e6:	b29a      	uxth	r2, r3
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	695b      	ldr	r3, [r3, #20]
 80072f2:	f003 0304 	and.w	r3, r3, #4
 80072f6:	2b04      	cmp	r3, #4
 80072f8:	d118      	bne.n	800732c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	691a      	ldr	r2, [r3, #16]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007304:	b2d2      	uxtb	r2, r2
 8007306:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800730c:	1c5a      	adds	r2, r3, #1
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007316:	3b01      	subs	r3, #1
 8007318:	b29a      	uxth	r2, r3
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007322:	b29b      	uxth	r3, r3
 8007324:	3b01      	subs	r3, #1
 8007326:	b29a      	uxth	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007330:	2b00      	cmp	r3, #0
 8007332:	f47f aec2 	bne.w	80070ba <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2220      	movs	r2, #32
 800733a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800734e:	2300      	movs	r3, #0
 8007350:	e000      	b.n	8007354 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007352:	2302      	movs	r3, #2
  }
}
 8007354:	4618      	mov	r0, r3
 8007356:	3728      	adds	r7, #40	; 0x28
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}
 800735c:	00010004 	.word	0x00010004

08007360 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b088      	sub	sp, #32
 8007364:	af02      	add	r7, sp, #8
 8007366:	60f8      	str	r0, [r7, #12]
 8007368:	4608      	mov	r0, r1
 800736a:	4611      	mov	r1, r2
 800736c:	461a      	mov	r2, r3
 800736e:	4603      	mov	r3, r0
 8007370:	817b      	strh	r3, [r7, #10]
 8007372:	460b      	mov	r3, r1
 8007374:	813b      	strh	r3, [r7, #8]
 8007376:	4613      	mov	r3, r2
 8007378:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800737a:	f7fe fe4b 	bl	8006014 <HAL_GetTick>
 800737e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007386:	b2db      	uxtb	r3, r3
 8007388:	2b20      	cmp	r3, #32
 800738a:	f040 80d9 	bne.w	8007540 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	9300      	str	r3, [sp, #0]
 8007392:	2319      	movs	r3, #25
 8007394:	2201      	movs	r2, #1
 8007396:	496d      	ldr	r1, [pc, #436]	; (800754c <HAL_I2C_Mem_Write+0x1ec>)
 8007398:	68f8      	ldr	r0, [r7, #12]
 800739a:	f000 fefd 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 800739e:	4603      	mov	r3, r0
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d001      	beq.n	80073a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80073a4:	2302      	movs	r3, #2
 80073a6:	e0cc      	b.n	8007542 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d101      	bne.n	80073b6 <HAL_I2C_Mem_Write+0x56>
 80073b2:	2302      	movs	r3, #2
 80073b4:	e0c5      	b.n	8007542 <HAL_I2C_Mem_Write+0x1e2>
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2201      	movs	r2, #1
 80073ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f003 0301 	and.w	r3, r3, #1
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d007      	beq.n	80073dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80073ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2221      	movs	r2, #33	; 0x21
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2240      	movs	r2, #64	; 0x40
 80073f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	6a3a      	ldr	r2, [r7, #32]
 8007406:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800740c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007412:	b29a      	uxth	r2, r3
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	4a4d      	ldr	r2, [pc, #308]	; (8007550 <HAL_I2C_Mem_Write+0x1f0>)
 800741c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800741e:	88f8      	ldrh	r0, [r7, #6]
 8007420:	893a      	ldrh	r2, [r7, #8]
 8007422:	8979      	ldrh	r1, [r7, #10]
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	9301      	str	r3, [sp, #4]
 8007428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	4603      	mov	r3, r0
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 fd34 	bl	8007e9c <I2C_RequestMemoryWrite>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d052      	beq.n	80074e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e081      	b.n	8007542 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800743e:	697a      	ldr	r2, [r7, #20]
 8007440:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007442:	68f8      	ldr	r0, [r7, #12]
 8007444:	f000 ff7e 	bl	8008344 <I2C_WaitOnTXEFlagUntilTimeout>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00d      	beq.n	800746a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007452:	2b04      	cmp	r3, #4
 8007454:	d107      	bne.n	8007466 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	681a      	ldr	r2, [r3, #0]
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007464:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e06b      	b.n	8007542 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746e:	781a      	ldrb	r2, [r3, #0]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747a:	1c5a      	adds	r2, r3, #1
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007484:	3b01      	subs	r3, #1
 8007486:	b29a      	uxth	r2, r3
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007490:	b29b      	uxth	r3, r3
 8007492:	3b01      	subs	r3, #1
 8007494:	b29a      	uxth	r2, r3
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	695b      	ldr	r3, [r3, #20]
 80074a0:	f003 0304 	and.w	r3, r3, #4
 80074a4:	2b04      	cmp	r3, #4
 80074a6:	d11b      	bne.n	80074e0 <HAL_I2C_Mem_Write+0x180>
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d017      	beq.n	80074e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b4:	781a      	ldrb	r2, [r3, #0]
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074c0:	1c5a      	adds	r2, r3, #1
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074ca:	3b01      	subs	r3, #1
 80074cc:	b29a      	uxth	r2, r3
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	3b01      	subs	r3, #1
 80074da:	b29a      	uxth	r2, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d1aa      	bne.n	800743e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074e8:	697a      	ldr	r2, [r7, #20]
 80074ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074ec:	68f8      	ldr	r0, [r7, #12]
 80074ee:	f000 ff6a 	bl	80083c6 <I2C_WaitOnBTFFlagUntilTimeout>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00d      	beq.n	8007514 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074fc:	2b04      	cmp	r3, #4
 80074fe:	d107      	bne.n	8007510 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800750e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	e016      	b.n	8007542 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007522:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2220      	movs	r2, #32
 8007528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2200      	movs	r2, #0
 8007530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2200      	movs	r2, #0
 8007538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800753c:	2300      	movs	r3, #0
 800753e:	e000      	b.n	8007542 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007540:	2302      	movs	r3, #2
  }
}
 8007542:	4618      	mov	r0, r3
 8007544:	3718      	adds	r7, #24
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	00100002 	.word	0x00100002
 8007550:	ffff0000 	.word	0xffff0000

08007554 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b08c      	sub	sp, #48	; 0x30
 8007558:	af02      	add	r7, sp, #8
 800755a:	60f8      	str	r0, [r7, #12]
 800755c:	4608      	mov	r0, r1
 800755e:	4611      	mov	r1, r2
 8007560:	461a      	mov	r2, r3
 8007562:	4603      	mov	r3, r0
 8007564:	817b      	strh	r3, [r7, #10]
 8007566:	460b      	mov	r3, r1
 8007568:	813b      	strh	r3, [r7, #8]
 800756a:	4613      	mov	r3, r2
 800756c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800756e:	f7fe fd51 	bl	8006014 <HAL_GetTick>
 8007572:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b20      	cmp	r3, #32
 800757e:	f040 8208 	bne.w	8007992 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007584:	9300      	str	r3, [sp, #0]
 8007586:	2319      	movs	r3, #25
 8007588:	2201      	movs	r2, #1
 800758a:	497b      	ldr	r1, [pc, #492]	; (8007778 <HAL_I2C_Mem_Read+0x224>)
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	f000 fe03 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007592:	4603      	mov	r3, r0
 8007594:	2b00      	cmp	r3, #0
 8007596:	d001      	beq.n	800759c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007598:	2302      	movs	r3, #2
 800759a:	e1fb      	b.n	8007994 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d101      	bne.n	80075aa <HAL_I2C_Mem_Read+0x56>
 80075a6:	2302      	movs	r3, #2
 80075a8:	e1f4      	b.n	8007994 <HAL_I2C_Mem_Read+0x440>
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d007      	beq.n	80075d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681a      	ldr	r2, [r3, #0]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f042 0201 	orr.w	r2, r2, #1
 80075ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	681a      	ldr	r2, [r3, #0]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80075de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2222      	movs	r2, #34	; 0x22
 80075e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2240      	movs	r2, #64	; 0x40
 80075ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2200      	movs	r2, #0
 80075f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80075fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8007600:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007606:	b29a      	uxth	r2, r3
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	4a5b      	ldr	r2, [pc, #364]	; (800777c <HAL_I2C_Mem_Read+0x228>)
 8007610:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007612:	88f8      	ldrh	r0, [r7, #6]
 8007614:	893a      	ldrh	r2, [r7, #8]
 8007616:	8979      	ldrh	r1, [r7, #10]
 8007618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800761a:	9301      	str	r3, [sp, #4]
 800761c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800761e:	9300      	str	r3, [sp, #0]
 8007620:	4603      	mov	r3, r0
 8007622:	68f8      	ldr	r0, [r7, #12]
 8007624:	f000 fcd0 	bl	8007fc8 <I2C_RequestMemoryRead>
 8007628:	4603      	mov	r3, r0
 800762a:	2b00      	cmp	r3, #0
 800762c:	d001      	beq.n	8007632 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800762e:	2301      	movs	r3, #1
 8007630:	e1b0      	b.n	8007994 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007636:	2b00      	cmp	r3, #0
 8007638:	d113      	bne.n	8007662 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800763a:	2300      	movs	r3, #0
 800763c:	623b      	str	r3, [r7, #32]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	695b      	ldr	r3, [r3, #20]
 8007644:	623b      	str	r3, [r7, #32]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	623b      	str	r3, [r7, #32]
 800764e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800765e:	601a      	str	r2, [r3, #0]
 8007660:	e184      	b.n	800796c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007666:	2b01      	cmp	r3, #1
 8007668:	d11b      	bne.n	80076a2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007678:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800767a:	2300      	movs	r3, #0
 800767c:	61fb      	str	r3, [r7, #28]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	695b      	ldr	r3, [r3, #20]
 8007684:	61fb      	str	r3, [r7, #28]
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	61fb      	str	r3, [r7, #28]
 800768e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800769e:	601a      	str	r2, [r3, #0]
 80076a0:	e164      	b.n	800796c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	d11b      	bne.n	80076e2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076b8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681a      	ldr	r2, [r3, #0]
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076c8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076ca:	2300      	movs	r3, #0
 80076cc:	61bb      	str	r3, [r7, #24]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	695b      	ldr	r3, [r3, #20]
 80076d4:	61bb      	str	r3, [r7, #24]
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	699b      	ldr	r3, [r3, #24]
 80076dc:	61bb      	str	r3, [r7, #24]
 80076de:	69bb      	ldr	r3, [r7, #24]
 80076e0:	e144      	b.n	800796c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076e2:	2300      	movs	r3, #0
 80076e4:	617b      	str	r3, [r7, #20]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	695b      	ldr	r3, [r3, #20]
 80076ec:	617b      	str	r3, [r7, #20]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	699b      	ldr	r3, [r3, #24]
 80076f4:	617b      	str	r3, [r7, #20]
 80076f6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80076f8:	e138      	b.n	800796c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076fe:	2b03      	cmp	r3, #3
 8007700:	f200 80f1 	bhi.w	80078e6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007708:	2b01      	cmp	r3, #1
 800770a:	d123      	bne.n	8007754 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800770c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800770e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007710:	68f8      	ldr	r0, [r7, #12]
 8007712:	f000 fe99 	bl	8008448 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d001      	beq.n	8007720 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	e139      	b.n	8007994 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	691a      	ldr	r2, [r3, #16]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772a:	b2d2      	uxtb	r2, r2
 800772c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007732:	1c5a      	adds	r2, r3, #1
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800773c:	3b01      	subs	r3, #1
 800773e:	b29a      	uxth	r2, r3
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007748:	b29b      	uxth	r3, r3
 800774a:	3b01      	subs	r3, #1
 800774c:	b29a      	uxth	r2, r3
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007752:	e10b      	b.n	800796c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007758:	2b02      	cmp	r3, #2
 800775a:	d14e      	bne.n	80077fa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800775c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775e:	9300      	str	r3, [sp, #0]
 8007760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007762:	2200      	movs	r2, #0
 8007764:	4906      	ldr	r1, [pc, #24]	; (8007780 <HAL_I2C_Mem_Read+0x22c>)
 8007766:	68f8      	ldr	r0, [r7, #12]
 8007768:	f000 fd16 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d008      	beq.n	8007784 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	e10e      	b.n	8007994 <HAL_I2C_Mem_Read+0x440>
 8007776:	bf00      	nop
 8007778:	00100002 	.word	0x00100002
 800777c:	ffff0000 	.word	0xffff0000
 8007780:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007792:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	691a      	ldr	r2, [r3, #16]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779e:	b2d2      	uxtb	r2, r2
 80077a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a6:	1c5a      	adds	r2, r3, #1
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077b0:	3b01      	subs	r3, #1
 80077b2:	b29a      	uxth	r2, r3
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077bc:	b29b      	uxth	r3, r3
 80077be:	3b01      	subs	r3, #1
 80077c0:	b29a      	uxth	r2, r3
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	691a      	ldr	r2, [r3, #16]
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d0:	b2d2      	uxtb	r2, r2
 80077d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d8:	1c5a      	adds	r2, r3, #1
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077e2:	3b01      	subs	r3, #1
 80077e4:	b29a      	uxth	r2, r3
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	3b01      	subs	r3, #1
 80077f2:	b29a      	uxth	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80077f8:	e0b8      	b.n	800796c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80077fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fc:	9300      	str	r3, [sp, #0]
 80077fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007800:	2200      	movs	r2, #0
 8007802:	4966      	ldr	r1, [pc, #408]	; (800799c <HAL_I2C_Mem_Read+0x448>)
 8007804:	68f8      	ldr	r0, [r7, #12]
 8007806:	f000 fcc7 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 800780a:	4603      	mov	r3, r0
 800780c:	2b00      	cmp	r3, #0
 800780e:	d001      	beq.n	8007814 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e0bf      	b.n	8007994 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007822:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	691a      	ldr	r2, [r3, #16]
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782e:	b2d2      	uxtb	r2, r2
 8007830:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007836:	1c5a      	adds	r2, r3, #1
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007840:	3b01      	subs	r3, #1
 8007842:	b29a      	uxth	r2, r3
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800784c:	b29b      	uxth	r3, r3
 800784e:	3b01      	subs	r3, #1
 8007850:	b29a      	uxth	r2, r3
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007858:	9300      	str	r3, [sp, #0]
 800785a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800785c:	2200      	movs	r2, #0
 800785e:	494f      	ldr	r1, [pc, #316]	; (800799c <HAL_I2C_Mem_Read+0x448>)
 8007860:	68f8      	ldr	r0, [r7, #12]
 8007862:	f000 fc99 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d001      	beq.n	8007870 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	e091      	b.n	8007994 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800787e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	691a      	ldr	r2, [r3, #16]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788a:	b2d2      	uxtb	r2, r2
 800788c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007892:	1c5a      	adds	r2, r3, #1
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800789c:	3b01      	subs	r3, #1
 800789e:	b29a      	uxth	r2, r3
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	3b01      	subs	r3, #1
 80078ac:	b29a      	uxth	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	691a      	ldr	r2, [r3, #16]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078bc:	b2d2      	uxtb	r2, r2
 80078be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078c4:	1c5a      	adds	r2, r3, #1
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ce:	3b01      	subs	r3, #1
 80078d0:	b29a      	uxth	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078da:	b29b      	uxth	r3, r3
 80078dc:	3b01      	subs	r3, #1
 80078de:	b29a      	uxth	r2, r3
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80078e4:	e042      	b.n	800796c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80078ea:	68f8      	ldr	r0, [r7, #12]
 80078ec:	f000 fdac 	bl	8008448 <I2C_WaitOnRXNEFlagUntilTimeout>
 80078f0:	4603      	mov	r3, r0
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d001      	beq.n	80078fa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80078f6:	2301      	movs	r3, #1
 80078f8:	e04c      	b.n	8007994 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	691a      	ldr	r2, [r3, #16]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007904:	b2d2      	uxtb	r2, r2
 8007906:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790c:	1c5a      	adds	r2, r3, #1
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007916:	3b01      	subs	r3, #1
 8007918:	b29a      	uxth	r2, r3
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007922:	b29b      	uxth	r3, r3
 8007924:	3b01      	subs	r3, #1
 8007926:	b29a      	uxth	r2, r3
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	695b      	ldr	r3, [r3, #20]
 8007932:	f003 0304 	and.w	r3, r3, #4
 8007936:	2b04      	cmp	r3, #4
 8007938:	d118      	bne.n	800796c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	691a      	ldr	r2, [r3, #16]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007944:	b2d2      	uxtb	r2, r2
 8007946:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800794c:	1c5a      	adds	r2, r3, #1
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007956:	3b01      	subs	r3, #1
 8007958:	b29a      	uxth	r2, r3
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007962:	b29b      	uxth	r3, r3
 8007964:	3b01      	subs	r3, #1
 8007966:	b29a      	uxth	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007970:	2b00      	cmp	r3, #0
 8007972:	f47f aec2 	bne.w	80076fa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2220      	movs	r2, #32
 800797a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2200      	movs	r2, #0
 8007982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800798e:	2300      	movs	r3, #0
 8007990:	e000      	b.n	8007994 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007992:	2302      	movs	r3, #2
  }
}
 8007994:	4618      	mov	r0, r3
 8007996:	3728      	adds	r7, #40	; 0x28
 8007998:	46bd      	mov	sp, r7
 800799a:	bd80      	pop	{r7, pc}
 800799c:	00010004 	.word	0x00010004

080079a0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b08a      	sub	sp, #40	; 0x28
 80079a4:	af02      	add	r7, sp, #8
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	607a      	str	r2, [r7, #4]
 80079aa:	603b      	str	r3, [r7, #0]
 80079ac:	460b      	mov	r3, r1
 80079ae:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80079b0:	f7fe fb30 	bl	8006014 <HAL_GetTick>
 80079b4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80079b6:	2301      	movs	r3, #1
 80079b8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b20      	cmp	r3, #32
 80079c4:	f040 8111 	bne.w	8007bea <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079c8:	69fb      	ldr	r3, [r7, #28]
 80079ca:	9300      	str	r3, [sp, #0]
 80079cc:	2319      	movs	r3, #25
 80079ce:	2201      	movs	r2, #1
 80079d0:	4988      	ldr	r1, [pc, #544]	; (8007bf4 <HAL_I2C_IsDeviceReady+0x254>)
 80079d2:	68f8      	ldr	r0, [r7, #12]
 80079d4:	f000 fbe0 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 80079d8:	4603      	mov	r3, r0
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d001      	beq.n	80079e2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80079de:	2302      	movs	r3, #2
 80079e0:	e104      	b.n	8007bec <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d101      	bne.n	80079f0 <HAL_I2C_IsDeviceReady+0x50>
 80079ec:	2302      	movs	r3, #2
 80079ee:	e0fd      	b.n	8007bec <HAL_I2C_IsDeviceReady+0x24c>
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2201      	movs	r2, #1
 80079f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f003 0301 	and.w	r3, r3, #1
 8007a02:	2b01      	cmp	r3, #1
 8007a04:	d007      	beq.n	8007a16 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f042 0201 	orr.w	r2, r2, #1
 8007a14:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a24:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2224      	movs	r2, #36	; 0x24
 8007a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2200      	movs	r2, #0
 8007a32:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	4a70      	ldr	r2, [pc, #448]	; (8007bf8 <HAL_I2C_IsDeviceReady+0x258>)
 8007a38:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	681a      	ldr	r2, [r3, #0]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a48:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8007a4a:	69fb      	ldr	r3, [r7, #28]
 8007a4c:	9300      	str	r3, [sp, #0]
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	2200      	movs	r2, #0
 8007a52:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007a56:	68f8      	ldr	r0, [r7, #12]
 8007a58:	f000 fb9e 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d00d      	beq.n	8007a7e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a70:	d103      	bne.n	8007a7a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a78:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8007a7a:	2303      	movs	r3, #3
 8007a7c:	e0b6      	b.n	8007bec <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007a7e:	897b      	ldrh	r3, [r7, #10]
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	461a      	mov	r2, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007a8c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8007a8e:	f7fe fac1 	bl	8006014 <HAL_GetTick>
 8007a92:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	695b      	ldr	r3, [r3, #20]
 8007a9a:	f003 0302 	and.w	r3, r3, #2
 8007a9e:	2b02      	cmp	r3, #2
 8007aa0:	bf0c      	ite	eq
 8007aa2:	2301      	moveq	r3, #1
 8007aa4:	2300      	movne	r3, #0
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	695b      	ldr	r3, [r3, #20]
 8007ab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ab4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ab8:	bf0c      	ite	eq
 8007aba:	2301      	moveq	r3, #1
 8007abc:	2300      	movne	r3, #0
 8007abe:	b2db      	uxtb	r3, r3
 8007ac0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007ac2:	e025      	b.n	8007b10 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007ac4:	f7fe faa6 	bl	8006014 <HAL_GetTick>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	1ad3      	subs	r3, r2, r3
 8007ace:	683a      	ldr	r2, [r7, #0]
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d302      	bcc.n	8007ada <HAL_I2C_IsDeviceReady+0x13a>
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d103      	bne.n	8007ae2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	22a0      	movs	r2, #160	; 0xa0
 8007ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	f003 0302 	and.w	r3, r3, #2
 8007aec:	2b02      	cmp	r3, #2
 8007aee:	bf0c      	ite	eq
 8007af0:	2301      	moveq	r3, #1
 8007af2:	2300      	movne	r3, #0
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	695b      	ldr	r3, [r3, #20]
 8007afe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b06:	bf0c      	ite	eq
 8007b08:	2301      	moveq	r3, #1
 8007b0a:	2300      	movne	r3, #0
 8007b0c:	b2db      	uxtb	r3, r3
 8007b0e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	2ba0      	cmp	r3, #160	; 0xa0
 8007b1a:	d005      	beq.n	8007b28 <HAL_I2C_IsDeviceReady+0x188>
 8007b1c:	7dfb      	ldrb	r3, [r7, #23]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d102      	bne.n	8007b28 <HAL_I2C_IsDeviceReady+0x188>
 8007b22:	7dbb      	ldrb	r3, [r7, #22]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d0cd      	beq.n	8007ac4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	695b      	ldr	r3, [r3, #20]
 8007b36:	f003 0302 	and.w	r3, r3, #2
 8007b3a:	2b02      	cmp	r3, #2
 8007b3c:	d129      	bne.n	8007b92 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007b4c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b4e:	2300      	movs	r3, #0
 8007b50:	613b      	str	r3, [r7, #16]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	613b      	str	r3, [r7, #16]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	699b      	ldr	r3, [r3, #24]
 8007b60:	613b      	str	r3, [r7, #16]
 8007b62:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007b64:	69fb      	ldr	r3, [r7, #28]
 8007b66:	9300      	str	r3, [sp, #0]
 8007b68:	2319      	movs	r3, #25
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	4921      	ldr	r1, [pc, #132]	; (8007bf4 <HAL_I2C_IsDeviceReady+0x254>)
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f000 fb12 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d001      	beq.n	8007b7e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	e036      	b.n	8007bec <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2220      	movs	r2, #32
 8007b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	e02c      	b.n	8007bec <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ba0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007baa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	9300      	str	r3, [sp, #0]
 8007bb0:	2319      	movs	r3, #25
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	490f      	ldr	r1, [pc, #60]	; (8007bf4 <HAL_I2C_IsDeviceReady+0x254>)
 8007bb6:	68f8      	ldr	r0, [r7, #12]
 8007bb8:	f000 faee 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d001      	beq.n	8007bc6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e012      	b.n	8007bec <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	3301      	adds	r3, #1
 8007bca:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8007bcc:	69ba      	ldr	r2, [r7, #24]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	429a      	cmp	r2, r3
 8007bd2:	f4ff af32 	bcc.w	8007a3a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2220      	movs	r2, #32
 8007bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007be6:	2301      	movs	r3, #1
 8007be8:	e000      	b.n	8007bec <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8007bea:	2302      	movs	r3, #2
  }
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3720      	adds	r7, #32
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	00100002 	.word	0x00100002
 8007bf8:	ffff0000 	.word	0xffff0000

08007bfc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b088      	sub	sp, #32
 8007c00:	af02      	add	r7, sp, #8
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	607a      	str	r2, [r7, #4]
 8007c06:	603b      	str	r3, [r7, #0]
 8007c08:	460b      	mov	r3, r1
 8007c0a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c10:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	2b08      	cmp	r3, #8
 8007c16:	d006      	beq.n	8007c26 <I2C_MasterRequestWrite+0x2a>
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	2b01      	cmp	r3, #1
 8007c1c:	d003      	beq.n	8007c26 <I2C_MasterRequestWrite+0x2a>
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007c24:	d108      	bne.n	8007c38 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	681a      	ldr	r2, [r3, #0]
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c34:	601a      	str	r2, [r3, #0]
 8007c36:	e00b      	b.n	8007c50 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c3c:	2b12      	cmp	r3, #18
 8007c3e:	d107      	bne.n	8007c50 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c4e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	9300      	str	r3, [sp, #0]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2200      	movs	r2, #0
 8007c58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c5c:	68f8      	ldr	r0, [r7, #12]
 8007c5e:	f000 fa9b 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d00d      	beq.n	8007c84 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007c76:	d103      	bne.n	8007c80 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007c7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007c80:	2303      	movs	r3, #3
 8007c82:	e035      	b.n	8007cf0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c8c:	d108      	bne.n	8007ca0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c8e:	897b      	ldrh	r3, [r7, #10]
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	461a      	mov	r2, r3
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007c9c:	611a      	str	r2, [r3, #16]
 8007c9e:	e01b      	b.n	8007cd8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007ca0:	897b      	ldrh	r3, [r7, #10]
 8007ca2:	11db      	asrs	r3, r3, #7
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	f003 0306 	and.w	r3, r3, #6
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	f063 030f 	orn	r3, r3, #15
 8007cb0:	b2da      	uxtb	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	490e      	ldr	r1, [pc, #56]	; (8007cf8 <I2C_MasterRequestWrite+0xfc>)
 8007cbe:	68f8      	ldr	r0, [r7, #12]
 8007cc0:	f000 fac1 	bl	8008246 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d001      	beq.n	8007cce <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e010      	b.n	8007cf0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007cce:	897b      	ldrh	r3, [r7, #10]
 8007cd0:	b2da      	uxtb	r2, r3
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	4907      	ldr	r1, [pc, #28]	; (8007cfc <I2C_MasterRequestWrite+0x100>)
 8007cde:	68f8      	ldr	r0, [r7, #12]
 8007ce0:	f000 fab1 	bl	8008246 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d001      	beq.n	8007cee <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e000      	b.n	8007cf0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3718      	adds	r7, #24
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}
 8007cf8:	00010008 	.word	0x00010008
 8007cfc:	00010002 	.word	0x00010002

08007d00 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b088      	sub	sp, #32
 8007d04:	af02      	add	r7, sp, #8
 8007d06:	60f8      	str	r0, [r7, #12]
 8007d08:	607a      	str	r2, [r7, #4]
 8007d0a:	603b      	str	r3, [r7, #0]
 8007d0c:	460b      	mov	r3, r1
 8007d0e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d14:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d24:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	2b08      	cmp	r3, #8
 8007d2a:	d006      	beq.n	8007d3a <I2C_MasterRequestRead+0x3a>
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	2b01      	cmp	r3, #1
 8007d30:	d003      	beq.n	8007d3a <I2C_MasterRequestRead+0x3a>
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007d38:	d108      	bne.n	8007d4c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d48:	601a      	str	r2, [r3, #0]
 8007d4a:	e00b      	b.n	8007d64 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d50:	2b11      	cmp	r3, #17
 8007d52:	d107      	bne.n	8007d64 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007d62:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	9300      	str	r3, [sp, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007d70:	68f8      	ldr	r0, [r7, #12]
 8007d72:	f000 fa11 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d00d      	beq.n	8007d98 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d8a:	d103      	bne.n	8007d94 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d92:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007d94:	2303      	movs	r3, #3
 8007d96:	e079      	b.n	8007e8c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	691b      	ldr	r3, [r3, #16]
 8007d9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007da0:	d108      	bne.n	8007db4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007da2:	897b      	ldrh	r3, [r7, #10]
 8007da4:	b2db      	uxtb	r3, r3
 8007da6:	f043 0301 	orr.w	r3, r3, #1
 8007daa:	b2da      	uxtb	r2, r3
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	611a      	str	r2, [r3, #16]
 8007db2:	e05f      	b.n	8007e74 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007db4:	897b      	ldrh	r3, [r7, #10]
 8007db6:	11db      	asrs	r3, r3, #7
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	f003 0306 	and.w	r3, r3, #6
 8007dbe:	b2db      	uxtb	r3, r3
 8007dc0:	f063 030f 	orn	r3, r3, #15
 8007dc4:	b2da      	uxtb	r2, r3
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	4930      	ldr	r1, [pc, #192]	; (8007e94 <I2C_MasterRequestRead+0x194>)
 8007dd2:	68f8      	ldr	r0, [r7, #12]
 8007dd4:	f000 fa37 	bl	8008246 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d001      	beq.n	8007de2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e054      	b.n	8007e8c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007de2:	897b      	ldrh	r3, [r7, #10]
 8007de4:	b2da      	uxtb	r2, r3
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	687a      	ldr	r2, [r7, #4]
 8007df0:	4929      	ldr	r1, [pc, #164]	; (8007e98 <I2C_MasterRequestRead+0x198>)
 8007df2:	68f8      	ldr	r0, [r7, #12]
 8007df4:	f000 fa27 	bl	8008246 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d001      	beq.n	8007e02 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e044      	b.n	8007e8c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e02:	2300      	movs	r3, #0
 8007e04:	613b      	str	r3, [r7, #16]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	695b      	ldr	r3, [r3, #20]
 8007e0c:	613b      	str	r3, [r7, #16]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	699b      	ldr	r3, [r3, #24]
 8007e14:	613b      	str	r3, [r7, #16]
 8007e16:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e26:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	9300      	str	r3, [sp, #0]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007e34:	68f8      	ldr	r0, [r7, #12]
 8007e36:	f000 f9af 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007e3a:	4603      	mov	r3, r0
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d00d      	beq.n	8007e5c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e4e:	d103      	bne.n	8007e58 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e56:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007e58:	2303      	movs	r3, #3
 8007e5a:	e017      	b.n	8007e8c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007e5c:	897b      	ldrh	r3, [r7, #10]
 8007e5e:	11db      	asrs	r3, r3, #7
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	f003 0306 	and.w	r3, r3, #6
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	f063 030e 	orn	r3, r3, #14
 8007e6c:	b2da      	uxtb	r2, r3
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	4907      	ldr	r1, [pc, #28]	; (8007e98 <I2C_MasterRequestRead+0x198>)
 8007e7a:	68f8      	ldr	r0, [r7, #12]
 8007e7c:	f000 f9e3 	bl	8008246 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d001      	beq.n	8007e8a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e000      	b.n	8007e8c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3718      	adds	r7, #24
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	00010008 	.word	0x00010008
 8007e98:	00010002 	.word	0x00010002

08007e9c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b088      	sub	sp, #32
 8007ea0:	af02      	add	r7, sp, #8
 8007ea2:	60f8      	str	r0, [r7, #12]
 8007ea4:	4608      	mov	r0, r1
 8007ea6:	4611      	mov	r1, r2
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	4603      	mov	r3, r0
 8007eac:	817b      	strh	r3, [r7, #10]
 8007eae:	460b      	mov	r3, r1
 8007eb0:	813b      	strh	r3, [r7, #8]
 8007eb2:	4613      	mov	r3, r2
 8007eb4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ec4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	6a3b      	ldr	r3, [r7, #32]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f000 f960 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00d      	beq.n	8007efa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ee8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007eec:	d103      	bne.n	8007ef6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ef4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007ef6:	2303      	movs	r3, #3
 8007ef8:	e05f      	b.n	8007fba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007efa:	897b      	ldrh	r3, [r7, #10]
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	461a      	mov	r2, r3
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007f08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0c:	6a3a      	ldr	r2, [r7, #32]
 8007f0e:	492d      	ldr	r1, [pc, #180]	; (8007fc4 <I2C_RequestMemoryWrite+0x128>)
 8007f10:	68f8      	ldr	r0, [r7, #12]
 8007f12:	f000 f998 	bl	8008246 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007f16:	4603      	mov	r3, r0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d001      	beq.n	8007f20 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	e04c      	b.n	8007fba <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f20:	2300      	movs	r3, #0
 8007f22:	617b      	str	r3, [r7, #20]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	695b      	ldr	r3, [r3, #20]
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	699b      	ldr	r3, [r3, #24]
 8007f32:	617b      	str	r3, [r7, #20]
 8007f34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f38:	6a39      	ldr	r1, [r7, #32]
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	f000 fa02 	bl	8008344 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f40:	4603      	mov	r3, r0
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00d      	beq.n	8007f62 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4a:	2b04      	cmp	r3, #4
 8007f4c:	d107      	bne.n	8007f5e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e02b      	b.n	8007fba <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007f62:	88fb      	ldrh	r3, [r7, #6]
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d105      	bne.n	8007f74 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f68:	893b      	ldrh	r3, [r7, #8]
 8007f6a:	b2da      	uxtb	r2, r3
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	611a      	str	r2, [r3, #16]
 8007f72:	e021      	b.n	8007fb8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007f74:	893b      	ldrh	r3, [r7, #8]
 8007f76:	0a1b      	lsrs	r3, r3, #8
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	b2da      	uxtb	r2, r3
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f84:	6a39      	ldr	r1, [r7, #32]
 8007f86:	68f8      	ldr	r0, [r7, #12]
 8007f88:	f000 f9dc 	bl	8008344 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00d      	beq.n	8007fae <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f96:	2b04      	cmp	r3, #4
 8007f98:	d107      	bne.n	8007faa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007fa8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	e005      	b.n	8007fba <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007fae:	893b      	ldrh	r3, [r7, #8]
 8007fb0:	b2da      	uxtb	r2, r3
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3718      	adds	r7, #24
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
 8007fc2:	bf00      	nop
 8007fc4:	00010002 	.word	0x00010002

08007fc8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b088      	sub	sp, #32
 8007fcc:	af02      	add	r7, sp, #8
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	4608      	mov	r0, r1
 8007fd2:	4611      	mov	r1, r2
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	817b      	strh	r3, [r7, #10]
 8007fda:	460b      	mov	r3, r1
 8007fdc:	813b      	strh	r3, [r7, #8]
 8007fde:	4613      	mov	r3, r2
 8007fe0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	681a      	ldr	r2, [r3, #0]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007ff0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	681a      	ldr	r2, [r3, #0]
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008000:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008004:	9300      	str	r3, [sp, #0]
 8008006:	6a3b      	ldr	r3, [r7, #32]
 8008008:	2200      	movs	r2, #0
 800800a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800800e:	68f8      	ldr	r0, [r7, #12]
 8008010:	f000 f8c2 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d00d      	beq.n	8008036 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008024:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008028:	d103      	bne.n	8008032 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008030:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e0aa      	b.n	800818c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008036:	897b      	ldrh	r3, [r7, #10]
 8008038:	b2db      	uxtb	r3, r3
 800803a:	461a      	mov	r2, r3
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008044:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008048:	6a3a      	ldr	r2, [r7, #32]
 800804a:	4952      	ldr	r1, [pc, #328]	; (8008194 <I2C_RequestMemoryRead+0x1cc>)
 800804c:	68f8      	ldr	r0, [r7, #12]
 800804e:	f000 f8fa 	bl	8008246 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d001      	beq.n	800805c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008058:	2301      	movs	r3, #1
 800805a:	e097      	b.n	800818c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800805c:	2300      	movs	r3, #0
 800805e:	617b      	str	r3, [r7, #20]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	695b      	ldr	r3, [r3, #20]
 8008066:	617b      	str	r3, [r7, #20]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	699b      	ldr	r3, [r3, #24]
 800806e:	617b      	str	r3, [r7, #20]
 8008070:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008072:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008074:	6a39      	ldr	r1, [r7, #32]
 8008076:	68f8      	ldr	r0, [r7, #12]
 8008078:	f000 f964 	bl	8008344 <I2C_WaitOnTXEFlagUntilTimeout>
 800807c:	4603      	mov	r3, r0
 800807e:	2b00      	cmp	r3, #0
 8008080:	d00d      	beq.n	800809e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008086:	2b04      	cmp	r3, #4
 8008088:	d107      	bne.n	800809a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	681a      	ldr	r2, [r3, #0]
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008098:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800809a:	2301      	movs	r3, #1
 800809c:	e076      	b.n	800818c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800809e:	88fb      	ldrh	r3, [r7, #6]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d105      	bne.n	80080b0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80080a4:	893b      	ldrh	r3, [r7, #8]
 80080a6:	b2da      	uxtb	r2, r3
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	611a      	str	r2, [r3, #16]
 80080ae:	e021      	b.n	80080f4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80080b0:	893b      	ldrh	r3, [r7, #8]
 80080b2:	0a1b      	lsrs	r3, r3, #8
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	b2da      	uxtb	r2, r3
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080c0:	6a39      	ldr	r1, [r7, #32]
 80080c2:	68f8      	ldr	r0, [r7, #12]
 80080c4:	f000 f93e 	bl	8008344 <I2C_WaitOnTXEFlagUntilTimeout>
 80080c8:	4603      	mov	r3, r0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00d      	beq.n	80080ea <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080d2:	2b04      	cmp	r3, #4
 80080d4:	d107      	bne.n	80080e6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	681a      	ldr	r2, [r3, #0]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80080e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e050      	b.n	800818c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80080ea:	893b      	ldrh	r3, [r7, #8]
 80080ec:	b2da      	uxtb	r2, r3
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80080f6:	6a39      	ldr	r1, [r7, #32]
 80080f8:	68f8      	ldr	r0, [r7, #12]
 80080fa:	f000 f923 	bl	8008344 <I2C_WaitOnTXEFlagUntilTimeout>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d00d      	beq.n	8008120 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008108:	2b04      	cmp	r3, #4
 800810a:	d107      	bne.n	800811c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800811a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	e035      	b.n	800818c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800812e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008132:	9300      	str	r3, [sp, #0]
 8008134:	6a3b      	ldr	r3, [r7, #32]
 8008136:	2200      	movs	r2, #0
 8008138:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f000 f82b 	bl	8008198 <I2C_WaitOnFlagUntilTimeout>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d00d      	beq.n	8008164 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008152:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008156:	d103      	bne.n	8008160 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800815e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008160:	2303      	movs	r3, #3
 8008162:	e013      	b.n	800818c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008164:	897b      	ldrh	r3, [r7, #10]
 8008166:	b2db      	uxtb	r3, r3
 8008168:	f043 0301 	orr.w	r3, r3, #1
 800816c:	b2da      	uxtb	r2, r3
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008176:	6a3a      	ldr	r2, [r7, #32]
 8008178:	4906      	ldr	r1, [pc, #24]	; (8008194 <I2C_RequestMemoryRead+0x1cc>)
 800817a:	68f8      	ldr	r0, [r7, #12]
 800817c:	f000 f863 	bl	8008246 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d001      	beq.n	800818a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	e000      	b.n	800818c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800818a:	2300      	movs	r3, #0
}
 800818c:	4618      	mov	r0, r3
 800818e:	3718      	adds	r7, #24
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}
 8008194:	00010002 	.word	0x00010002

08008198 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	60b9      	str	r1, [r7, #8]
 80081a2:	603b      	str	r3, [r7, #0]
 80081a4:	4613      	mov	r3, r2
 80081a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80081a8:	e025      	b.n	80081f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b0:	d021      	beq.n	80081f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80081b2:	f7fd ff2f 	bl	8006014 <HAL_GetTick>
 80081b6:	4602      	mov	r2, r0
 80081b8:	69bb      	ldr	r3, [r7, #24]
 80081ba:	1ad3      	subs	r3, r2, r3
 80081bc:	683a      	ldr	r2, [r7, #0]
 80081be:	429a      	cmp	r2, r3
 80081c0:	d302      	bcc.n	80081c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80081c2:	683b      	ldr	r3, [r7, #0]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d116      	bne.n	80081f6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2220      	movs	r2, #32
 80081d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2200      	movs	r2, #0
 80081da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e2:	f043 0220 	orr.w	r2, r3, #32
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2200      	movs	r2, #0
 80081ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e023      	b.n	800823e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	0c1b      	lsrs	r3, r3, #16
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d10d      	bne.n	800821c <I2C_WaitOnFlagUntilTimeout+0x84>
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	695b      	ldr	r3, [r3, #20]
 8008206:	43da      	mvns	r2, r3
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	4013      	ands	r3, r2
 800820c:	b29b      	uxth	r3, r3
 800820e:	2b00      	cmp	r3, #0
 8008210:	bf0c      	ite	eq
 8008212:	2301      	moveq	r3, #1
 8008214:	2300      	movne	r3, #0
 8008216:	b2db      	uxtb	r3, r3
 8008218:	461a      	mov	r2, r3
 800821a:	e00c      	b.n	8008236 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	699b      	ldr	r3, [r3, #24]
 8008222:	43da      	mvns	r2, r3
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	4013      	ands	r3, r2
 8008228:	b29b      	uxth	r3, r3
 800822a:	2b00      	cmp	r3, #0
 800822c:	bf0c      	ite	eq
 800822e:	2301      	moveq	r3, #1
 8008230:	2300      	movne	r3, #0
 8008232:	b2db      	uxtb	r3, r3
 8008234:	461a      	mov	r2, r3
 8008236:	79fb      	ldrb	r3, [r7, #7]
 8008238:	429a      	cmp	r2, r3
 800823a:	d0b6      	beq.n	80081aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800823c:	2300      	movs	r3, #0
}
 800823e:	4618      	mov	r0, r3
 8008240:	3710      	adds	r7, #16
 8008242:	46bd      	mov	sp, r7
 8008244:	bd80      	pop	{r7, pc}

08008246 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008246:	b580      	push	{r7, lr}
 8008248:	b084      	sub	sp, #16
 800824a:	af00      	add	r7, sp, #0
 800824c:	60f8      	str	r0, [r7, #12]
 800824e:	60b9      	str	r1, [r7, #8]
 8008250:	607a      	str	r2, [r7, #4]
 8008252:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008254:	e051      	b.n	80082fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	695b      	ldr	r3, [r3, #20]
 800825c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008260:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008264:	d123      	bne.n	80082ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008274:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800827e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2220      	movs	r2, #32
 800828a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2200      	movs	r2, #0
 8008292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800829a:	f043 0204 	orr.w	r2, r3, #4
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e046      	b.n	800833c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082b4:	d021      	beq.n	80082fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082b6:	f7fd fead 	bl	8006014 <HAL_GetTick>
 80082ba:	4602      	mov	r2, r0
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	1ad3      	subs	r3, r2, r3
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d302      	bcc.n	80082cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d116      	bne.n	80082fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2200      	movs	r2, #0
 80082d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	2220      	movs	r2, #32
 80082d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e6:	f043 0220 	orr.w	r2, r3, #32
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	2200      	movs	r2, #0
 80082f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	e020      	b.n	800833c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	0c1b      	lsrs	r3, r3, #16
 80082fe:	b2db      	uxtb	r3, r3
 8008300:	2b01      	cmp	r3, #1
 8008302:	d10c      	bne.n	800831e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	43da      	mvns	r2, r3
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	4013      	ands	r3, r2
 8008310:	b29b      	uxth	r3, r3
 8008312:	2b00      	cmp	r3, #0
 8008314:	bf14      	ite	ne
 8008316:	2301      	movne	r3, #1
 8008318:	2300      	moveq	r3, #0
 800831a:	b2db      	uxtb	r3, r3
 800831c:	e00b      	b.n	8008336 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	699b      	ldr	r3, [r3, #24]
 8008324:	43da      	mvns	r2, r3
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	4013      	ands	r3, r2
 800832a:	b29b      	uxth	r3, r3
 800832c:	2b00      	cmp	r3, #0
 800832e:	bf14      	ite	ne
 8008330:	2301      	movne	r3, #1
 8008332:	2300      	moveq	r3, #0
 8008334:	b2db      	uxtb	r3, r3
 8008336:	2b00      	cmp	r3, #0
 8008338:	d18d      	bne.n	8008256 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800833a:	2300      	movs	r3, #0
}
 800833c:	4618      	mov	r0, r3
 800833e:	3710      	adds	r7, #16
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}

08008344 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008350:	e02d      	b.n	80083ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008352:	68f8      	ldr	r0, [r7, #12]
 8008354:	f000 f8ce 	bl	80084f4 <I2C_IsAcknowledgeFailed>
 8008358:	4603      	mov	r3, r0
 800835a:	2b00      	cmp	r3, #0
 800835c:	d001      	beq.n	8008362 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	e02d      	b.n	80083be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008368:	d021      	beq.n	80083ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800836a:	f7fd fe53 	bl	8006014 <HAL_GetTick>
 800836e:	4602      	mov	r2, r0
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	1ad3      	subs	r3, r2, r3
 8008374:	68ba      	ldr	r2, [r7, #8]
 8008376:	429a      	cmp	r2, r3
 8008378:	d302      	bcc.n	8008380 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d116      	bne.n	80083ae <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2220      	movs	r2, #32
 800838a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800839a:	f043 0220 	orr.w	r2, r3, #32
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	e007      	b.n	80083be <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	695b      	ldr	r3, [r3, #20]
 80083b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083b8:	2b80      	cmp	r3, #128	; 0x80
 80083ba:	d1ca      	bne.n	8008352 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b084      	sub	sp, #16
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	60f8      	str	r0, [r7, #12]
 80083ce:	60b9      	str	r1, [r7, #8]
 80083d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80083d2:	e02d      	b.n	8008430 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f000 f88d 	bl	80084f4 <I2C_IsAcknowledgeFailed>
 80083da:	4603      	mov	r3, r0
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d001      	beq.n	80083e4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80083e0:	2301      	movs	r3, #1
 80083e2:	e02d      	b.n	8008440 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ea:	d021      	beq.n	8008430 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083ec:	f7fd fe12 	bl	8006014 <HAL_GetTick>
 80083f0:	4602      	mov	r2, r0
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	1ad3      	subs	r3, r2, r3
 80083f6:	68ba      	ldr	r2, [r7, #8]
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d302      	bcc.n	8008402 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d116      	bne.n	8008430 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2200      	movs	r2, #0
 8008406:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2220      	movs	r2, #32
 800840c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800841c:	f043 0220 	orr.w	r2, r3, #32
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e007      	b.n	8008440 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	695b      	ldr	r3, [r3, #20]
 8008436:	f003 0304 	and.w	r3, r3, #4
 800843a:	2b04      	cmp	r3, #4
 800843c:	d1ca      	bne.n	80083d4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	3710      	adds	r7, #16
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	60b9      	str	r1, [r7, #8]
 8008452:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008454:	e042      	b.n	80084dc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	695b      	ldr	r3, [r3, #20]
 800845c:	f003 0310 	and.w	r3, r3, #16
 8008460:	2b10      	cmp	r3, #16
 8008462:	d119      	bne.n	8008498 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f06f 0210 	mvn.w	r2, #16
 800846c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2200      	movs	r2, #0
 8008472:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2220      	movs	r2, #32
 8008478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	2200      	movs	r2, #0
 8008480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2200      	movs	r2, #0
 8008490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008494:	2301      	movs	r3, #1
 8008496:	e029      	b.n	80084ec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008498:	f7fd fdbc 	bl	8006014 <HAL_GetTick>
 800849c:	4602      	mov	r2, r0
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	1ad3      	subs	r3, r2, r3
 80084a2:	68ba      	ldr	r2, [r7, #8]
 80084a4:	429a      	cmp	r2, r3
 80084a6:	d302      	bcc.n	80084ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80084a8:	68bb      	ldr	r3, [r7, #8]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d116      	bne.n	80084dc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2200      	movs	r2, #0
 80084b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2220      	movs	r2, #32
 80084b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2200      	movs	r2, #0
 80084c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c8:	f043 0220 	orr.w	r2, r3, #32
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2200      	movs	r2, #0
 80084d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	e007      	b.n	80084ec <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	695b      	ldr	r3, [r3, #20]
 80084e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084e6:	2b40      	cmp	r3, #64	; 0x40
 80084e8:	d1b5      	bne.n	8008456 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80084ea:	2300      	movs	r3, #0
}
 80084ec:	4618      	mov	r0, r3
 80084ee:	3710      	adds	r7, #16
 80084f0:	46bd      	mov	sp, r7
 80084f2:	bd80      	pop	{r7, pc}

080084f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80084f4:	b480      	push	{r7}
 80084f6:	b083      	sub	sp, #12
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	695b      	ldr	r3, [r3, #20]
 8008502:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800850a:	d11b      	bne.n	8008544 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008514:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2200      	movs	r2, #0
 800851a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2220      	movs	r2, #32
 8008520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008530:	f043 0204 	orr.w	r2, r3, #4
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008540:	2301      	movs	r3, #1
 8008542:	e000      	b.n	8008546 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008544:	2300      	movs	r3, #0
}
 8008546:	4618      	mov	r0, r3
 8008548:	370c      	adds	r7, #12
 800854a:	46bd      	mov	sp, r7
 800854c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008550:	4770      	bx	lr

08008552 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b084      	sub	sp, #16
 8008556:	af00      	add	r7, sp, #0
 8008558:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d101      	bne.n	8008564 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	e034      	b.n	80085ce <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800856c:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f245 5255 	movw	r2, #21845	; 0x5555
 8008576:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	6852      	ldr	r2, [r2, #4]
 8008580:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	6892      	ldr	r2, [r2, #8]
 800858a:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800858c:	f7fd fd42 	bl	8006014 <HAL_GetTick>
 8008590:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8008592:	e00f      	b.n	80085b4 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8008594:	f7fd fd3e 	bl	8006014 <HAL_GetTick>
 8008598:	4602      	mov	r2, r0
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	1ad3      	subs	r3, r2, r3
 800859e:	2b31      	cmp	r3, #49	; 0x31
 80085a0:	d908      	bls.n	80085b4 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	f003 0303 	and.w	r3, r3, #3
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d001      	beq.n	80085b4 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80085b0:	2303      	movs	r3, #3
 80085b2:	e00c      	b.n	80085ce <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68db      	ldr	r3, [r3, #12]
 80085ba:	f003 0303 	and.w	r3, r3, #3
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d1e8      	bne.n	8008594 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80085ca:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}

080085d6 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80085d6:	b480      	push	{r7}
 80085d8:	b083      	sub	sp, #12
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80085e6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	370c      	adds	r7, #12
 80085ee:	46bd      	mov	sp, r7
 80085f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f4:	4770      	bx	lr
	...

080085f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b086      	sub	sp, #24
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d101      	bne.n	800860a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	e267      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 0301 	and.w	r3, r3, #1
 8008612:	2b00      	cmp	r3, #0
 8008614:	d075      	beq.n	8008702 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008616:	4b88      	ldr	r3, [pc, #544]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	f003 030c 	and.w	r3, r3, #12
 800861e:	2b04      	cmp	r3, #4
 8008620:	d00c      	beq.n	800863c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008622:	4b85      	ldr	r3, [pc, #532]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008624:	689b      	ldr	r3, [r3, #8]
 8008626:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800862a:	2b08      	cmp	r3, #8
 800862c:	d112      	bne.n	8008654 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800862e:	4b82      	ldr	r3, [pc, #520]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008636:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800863a:	d10b      	bne.n	8008654 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800863c:	4b7e      	ldr	r3, [pc, #504]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008644:	2b00      	cmp	r3, #0
 8008646:	d05b      	beq.n	8008700 <HAL_RCC_OscConfig+0x108>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	685b      	ldr	r3, [r3, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d157      	bne.n	8008700 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008650:	2301      	movs	r3, #1
 8008652:	e242      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800865c:	d106      	bne.n	800866c <HAL_RCC_OscConfig+0x74>
 800865e:	4b76      	ldr	r3, [pc, #472]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a75      	ldr	r2, [pc, #468]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008668:	6013      	str	r3, [r2, #0]
 800866a:	e01d      	b.n	80086a8 <HAL_RCC_OscConfig+0xb0>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008674:	d10c      	bne.n	8008690 <HAL_RCC_OscConfig+0x98>
 8008676:	4b70      	ldr	r3, [pc, #448]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a6f      	ldr	r2, [pc, #444]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 800867c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008680:	6013      	str	r3, [r2, #0]
 8008682:	4b6d      	ldr	r3, [pc, #436]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a6c      	ldr	r2, [pc, #432]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800868c:	6013      	str	r3, [r2, #0]
 800868e:	e00b      	b.n	80086a8 <HAL_RCC_OscConfig+0xb0>
 8008690:	4b69      	ldr	r3, [pc, #420]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a68      	ldr	r2, [pc, #416]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	4b66      	ldr	r3, [pc, #408]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a65      	ldr	r2, [pc, #404]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 80086a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80086a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d013      	beq.n	80086d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086b0:	f7fd fcb0 	bl	8006014 <HAL_GetTick>
 80086b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80086b6:	e008      	b.n	80086ca <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80086b8:	f7fd fcac 	bl	8006014 <HAL_GetTick>
 80086bc:	4602      	mov	r2, r0
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	1ad3      	subs	r3, r2, r3
 80086c2:	2b64      	cmp	r3, #100	; 0x64
 80086c4:	d901      	bls.n	80086ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80086c6:	2303      	movs	r3, #3
 80086c8:	e207      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80086ca:	4b5b      	ldr	r3, [pc, #364]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d0f0      	beq.n	80086b8 <HAL_RCC_OscConfig+0xc0>
 80086d6:	e014      	b.n	8008702 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086d8:	f7fd fc9c 	bl	8006014 <HAL_GetTick>
 80086dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80086de:	e008      	b.n	80086f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80086e0:	f7fd fc98 	bl	8006014 <HAL_GetTick>
 80086e4:	4602      	mov	r2, r0
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	1ad3      	subs	r3, r2, r3
 80086ea:	2b64      	cmp	r3, #100	; 0x64
 80086ec:	d901      	bls.n	80086f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80086ee:	2303      	movs	r3, #3
 80086f0:	e1f3      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80086f2:	4b51      	ldr	r3, [pc, #324]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d1f0      	bne.n	80086e0 <HAL_RCC_OscConfig+0xe8>
 80086fe:	e000      	b.n	8008702 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f003 0302 	and.w	r3, r3, #2
 800870a:	2b00      	cmp	r3, #0
 800870c:	d063      	beq.n	80087d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800870e:	4b4a      	ldr	r3, [pc, #296]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	f003 030c 	and.w	r3, r3, #12
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00b      	beq.n	8008732 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800871a:	4b47      	ldr	r3, [pc, #284]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008722:	2b08      	cmp	r3, #8
 8008724:	d11c      	bne.n	8008760 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008726:	4b44      	ldr	r3, [pc, #272]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800872e:	2b00      	cmp	r3, #0
 8008730:	d116      	bne.n	8008760 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008732:	4b41      	ldr	r3, [pc, #260]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f003 0302 	and.w	r3, r3, #2
 800873a:	2b00      	cmp	r3, #0
 800873c:	d005      	beq.n	800874a <HAL_RCC_OscConfig+0x152>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	2b01      	cmp	r3, #1
 8008744:	d001      	beq.n	800874a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008746:	2301      	movs	r3, #1
 8008748:	e1c7      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800874a:	4b3b      	ldr	r3, [pc, #236]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	691b      	ldr	r3, [r3, #16]
 8008756:	00db      	lsls	r3, r3, #3
 8008758:	4937      	ldr	r1, [pc, #220]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 800875a:	4313      	orrs	r3, r2
 800875c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800875e:	e03a      	b.n	80087d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	68db      	ldr	r3, [r3, #12]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d020      	beq.n	80087aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008768:	4b34      	ldr	r3, [pc, #208]	; (800883c <HAL_RCC_OscConfig+0x244>)
 800876a:	2201      	movs	r2, #1
 800876c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800876e:	f7fd fc51 	bl	8006014 <HAL_GetTick>
 8008772:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008774:	e008      	b.n	8008788 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008776:	f7fd fc4d 	bl	8006014 <HAL_GetTick>
 800877a:	4602      	mov	r2, r0
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	2b02      	cmp	r3, #2
 8008782:	d901      	bls.n	8008788 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e1a8      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008788:	4b2b      	ldr	r3, [pc, #172]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f003 0302 	and.w	r3, r3, #2
 8008790:	2b00      	cmp	r3, #0
 8008792:	d0f0      	beq.n	8008776 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008794:	4b28      	ldr	r3, [pc, #160]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	691b      	ldr	r3, [r3, #16]
 80087a0:	00db      	lsls	r3, r3, #3
 80087a2:	4925      	ldr	r1, [pc, #148]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 80087a4:	4313      	orrs	r3, r2
 80087a6:	600b      	str	r3, [r1, #0]
 80087a8:	e015      	b.n	80087d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80087aa:	4b24      	ldr	r3, [pc, #144]	; (800883c <HAL_RCC_OscConfig+0x244>)
 80087ac:	2200      	movs	r2, #0
 80087ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087b0:	f7fd fc30 	bl	8006014 <HAL_GetTick>
 80087b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80087b6:	e008      	b.n	80087ca <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80087b8:	f7fd fc2c 	bl	8006014 <HAL_GetTick>
 80087bc:	4602      	mov	r2, r0
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	1ad3      	subs	r3, r2, r3
 80087c2:	2b02      	cmp	r3, #2
 80087c4:	d901      	bls.n	80087ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80087c6:	2303      	movs	r3, #3
 80087c8:	e187      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80087ca:	4b1b      	ldr	r3, [pc, #108]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f003 0302 	and.w	r3, r3, #2
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d1f0      	bne.n	80087b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f003 0308 	and.w	r3, r3, #8
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d036      	beq.n	8008850 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	695b      	ldr	r3, [r3, #20]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d016      	beq.n	8008818 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80087ea:	4b15      	ldr	r3, [pc, #84]	; (8008840 <HAL_RCC_OscConfig+0x248>)
 80087ec:	2201      	movs	r2, #1
 80087ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087f0:	f7fd fc10 	bl	8006014 <HAL_GetTick>
 80087f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80087f6:	e008      	b.n	800880a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80087f8:	f7fd fc0c 	bl	8006014 <HAL_GetTick>
 80087fc:	4602      	mov	r2, r0
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	1ad3      	subs	r3, r2, r3
 8008802:	2b02      	cmp	r3, #2
 8008804:	d901      	bls.n	800880a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008806:	2303      	movs	r3, #3
 8008808:	e167      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800880a:	4b0b      	ldr	r3, [pc, #44]	; (8008838 <HAL_RCC_OscConfig+0x240>)
 800880c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800880e:	f003 0302 	and.w	r3, r3, #2
 8008812:	2b00      	cmp	r3, #0
 8008814:	d0f0      	beq.n	80087f8 <HAL_RCC_OscConfig+0x200>
 8008816:	e01b      	b.n	8008850 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008818:	4b09      	ldr	r3, [pc, #36]	; (8008840 <HAL_RCC_OscConfig+0x248>)
 800881a:	2200      	movs	r2, #0
 800881c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800881e:	f7fd fbf9 	bl	8006014 <HAL_GetTick>
 8008822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008824:	e00e      	b.n	8008844 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008826:	f7fd fbf5 	bl	8006014 <HAL_GetTick>
 800882a:	4602      	mov	r2, r0
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	1ad3      	subs	r3, r2, r3
 8008830:	2b02      	cmp	r3, #2
 8008832:	d907      	bls.n	8008844 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e150      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
 8008838:	40023800 	.word	0x40023800
 800883c:	42470000 	.word	0x42470000
 8008840:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008844:	4b88      	ldr	r3, [pc, #544]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008848:	f003 0302 	and.w	r3, r3, #2
 800884c:	2b00      	cmp	r3, #0
 800884e:	d1ea      	bne.n	8008826 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f003 0304 	and.w	r3, r3, #4
 8008858:	2b00      	cmp	r3, #0
 800885a:	f000 8097 	beq.w	800898c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800885e:	2300      	movs	r3, #0
 8008860:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008862:	4b81      	ldr	r3, [pc, #516]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800886a:	2b00      	cmp	r3, #0
 800886c:	d10f      	bne.n	800888e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800886e:	2300      	movs	r3, #0
 8008870:	60bb      	str	r3, [r7, #8]
 8008872:	4b7d      	ldr	r3, [pc, #500]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008876:	4a7c      	ldr	r2, [pc, #496]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800887c:	6413      	str	r3, [r2, #64]	; 0x40
 800887e:	4b7a      	ldr	r3, [pc, #488]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008886:	60bb      	str	r3, [r7, #8]
 8008888:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800888a:	2301      	movs	r3, #1
 800888c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800888e:	4b77      	ldr	r3, [pc, #476]	; (8008a6c <HAL_RCC_OscConfig+0x474>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008896:	2b00      	cmp	r3, #0
 8008898:	d118      	bne.n	80088cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800889a:	4b74      	ldr	r3, [pc, #464]	; (8008a6c <HAL_RCC_OscConfig+0x474>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a73      	ldr	r2, [pc, #460]	; (8008a6c <HAL_RCC_OscConfig+0x474>)
 80088a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80088a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80088a6:	f7fd fbb5 	bl	8006014 <HAL_GetTick>
 80088aa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80088ac:	e008      	b.n	80088c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80088ae:	f7fd fbb1 	bl	8006014 <HAL_GetTick>
 80088b2:	4602      	mov	r2, r0
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	1ad3      	subs	r3, r2, r3
 80088b8:	2b02      	cmp	r3, #2
 80088ba:	d901      	bls.n	80088c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80088bc:	2303      	movs	r3, #3
 80088be:	e10c      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80088c0:	4b6a      	ldr	r3, [pc, #424]	; (8008a6c <HAL_RCC_OscConfig+0x474>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d0f0      	beq.n	80088ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d106      	bne.n	80088e2 <HAL_RCC_OscConfig+0x2ea>
 80088d4:	4b64      	ldr	r3, [pc, #400]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 80088d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088d8:	4a63      	ldr	r2, [pc, #396]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 80088da:	f043 0301 	orr.w	r3, r3, #1
 80088de:	6713      	str	r3, [r2, #112]	; 0x70
 80088e0:	e01c      	b.n	800891c <HAL_RCC_OscConfig+0x324>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	689b      	ldr	r3, [r3, #8]
 80088e6:	2b05      	cmp	r3, #5
 80088e8:	d10c      	bne.n	8008904 <HAL_RCC_OscConfig+0x30c>
 80088ea:	4b5f      	ldr	r3, [pc, #380]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 80088ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088ee:	4a5e      	ldr	r2, [pc, #376]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 80088f0:	f043 0304 	orr.w	r3, r3, #4
 80088f4:	6713      	str	r3, [r2, #112]	; 0x70
 80088f6:	4b5c      	ldr	r3, [pc, #368]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 80088f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088fa:	4a5b      	ldr	r2, [pc, #364]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 80088fc:	f043 0301 	orr.w	r3, r3, #1
 8008900:	6713      	str	r3, [r2, #112]	; 0x70
 8008902:	e00b      	b.n	800891c <HAL_RCC_OscConfig+0x324>
 8008904:	4b58      	ldr	r3, [pc, #352]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008908:	4a57      	ldr	r2, [pc, #348]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 800890a:	f023 0301 	bic.w	r3, r3, #1
 800890e:	6713      	str	r3, [r2, #112]	; 0x70
 8008910:	4b55      	ldr	r3, [pc, #340]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008914:	4a54      	ldr	r2, [pc, #336]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008916:	f023 0304 	bic.w	r3, r3, #4
 800891a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d015      	beq.n	8008950 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008924:	f7fd fb76 	bl	8006014 <HAL_GetTick>
 8008928:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800892a:	e00a      	b.n	8008942 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800892c:	f7fd fb72 	bl	8006014 <HAL_GetTick>
 8008930:	4602      	mov	r2, r0
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	1ad3      	subs	r3, r2, r3
 8008936:	f241 3288 	movw	r2, #5000	; 0x1388
 800893a:	4293      	cmp	r3, r2
 800893c:	d901      	bls.n	8008942 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800893e:	2303      	movs	r3, #3
 8008940:	e0cb      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008942:	4b49      	ldr	r3, [pc, #292]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008944:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008946:	f003 0302 	and.w	r3, r3, #2
 800894a:	2b00      	cmp	r3, #0
 800894c:	d0ee      	beq.n	800892c <HAL_RCC_OscConfig+0x334>
 800894e:	e014      	b.n	800897a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008950:	f7fd fb60 	bl	8006014 <HAL_GetTick>
 8008954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008956:	e00a      	b.n	800896e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008958:	f7fd fb5c 	bl	8006014 <HAL_GetTick>
 800895c:	4602      	mov	r2, r0
 800895e:	693b      	ldr	r3, [r7, #16]
 8008960:	1ad3      	subs	r3, r2, r3
 8008962:	f241 3288 	movw	r2, #5000	; 0x1388
 8008966:	4293      	cmp	r3, r2
 8008968:	d901      	bls.n	800896e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800896a:	2303      	movs	r3, #3
 800896c:	e0b5      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800896e:	4b3e      	ldr	r3, [pc, #248]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008972:	f003 0302 	and.w	r3, r3, #2
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1ee      	bne.n	8008958 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800897a:	7dfb      	ldrb	r3, [r7, #23]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d105      	bne.n	800898c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008980:	4b39      	ldr	r3, [pc, #228]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008984:	4a38      	ldr	r2, [pc, #224]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008986:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800898a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	699b      	ldr	r3, [r3, #24]
 8008990:	2b00      	cmp	r3, #0
 8008992:	f000 80a1 	beq.w	8008ad8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008996:	4b34      	ldr	r3, [pc, #208]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008998:	689b      	ldr	r3, [r3, #8]
 800899a:	f003 030c 	and.w	r3, r3, #12
 800899e:	2b08      	cmp	r3, #8
 80089a0:	d05c      	beq.n	8008a5c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	699b      	ldr	r3, [r3, #24]
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	d141      	bne.n	8008a2e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089aa:	4b31      	ldr	r3, [pc, #196]	; (8008a70 <HAL_RCC_OscConfig+0x478>)
 80089ac:	2200      	movs	r2, #0
 80089ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80089b0:	f7fd fb30 	bl	8006014 <HAL_GetTick>
 80089b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80089b6:	e008      	b.n	80089ca <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80089b8:	f7fd fb2c 	bl	8006014 <HAL_GetTick>
 80089bc:	4602      	mov	r2, r0
 80089be:	693b      	ldr	r3, [r7, #16]
 80089c0:	1ad3      	subs	r3, r2, r3
 80089c2:	2b02      	cmp	r3, #2
 80089c4:	d901      	bls.n	80089ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80089c6:	2303      	movs	r3, #3
 80089c8:	e087      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80089ca:	4b27      	ldr	r3, [pc, #156]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1f0      	bne.n	80089b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	69da      	ldr	r2, [r3, #28]
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a1b      	ldr	r3, [r3, #32]
 80089de:	431a      	orrs	r2, r3
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089e4:	019b      	lsls	r3, r3, #6
 80089e6:	431a      	orrs	r2, r3
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089ec:	085b      	lsrs	r3, r3, #1
 80089ee:	3b01      	subs	r3, #1
 80089f0:	041b      	lsls	r3, r3, #16
 80089f2:	431a      	orrs	r2, r3
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089f8:	061b      	lsls	r3, r3, #24
 80089fa:	491b      	ldr	r1, [pc, #108]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 80089fc:	4313      	orrs	r3, r2
 80089fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008a00:	4b1b      	ldr	r3, [pc, #108]	; (8008a70 <HAL_RCC_OscConfig+0x478>)
 8008a02:	2201      	movs	r2, #1
 8008a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a06:	f7fd fb05 	bl	8006014 <HAL_GetTick>
 8008a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008a0c:	e008      	b.n	8008a20 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008a0e:	f7fd fb01 	bl	8006014 <HAL_GetTick>
 8008a12:	4602      	mov	r2, r0
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	1ad3      	subs	r3, r2, r3
 8008a18:	2b02      	cmp	r3, #2
 8008a1a:	d901      	bls.n	8008a20 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008a1c:	2303      	movs	r3, #3
 8008a1e:	e05c      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008a20:	4b11      	ldr	r3, [pc, #68]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d0f0      	beq.n	8008a0e <HAL_RCC_OscConfig+0x416>
 8008a2c:	e054      	b.n	8008ad8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008a2e:	4b10      	ldr	r3, [pc, #64]	; (8008a70 <HAL_RCC_OscConfig+0x478>)
 8008a30:	2200      	movs	r2, #0
 8008a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a34:	f7fd faee 	bl	8006014 <HAL_GetTick>
 8008a38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008a3a:	e008      	b.n	8008a4e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008a3c:	f7fd faea 	bl	8006014 <HAL_GetTick>
 8008a40:	4602      	mov	r2, r0
 8008a42:	693b      	ldr	r3, [r7, #16]
 8008a44:	1ad3      	subs	r3, r2, r3
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	d901      	bls.n	8008a4e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008a4a:	2303      	movs	r3, #3
 8008a4c:	e045      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008a4e:	4b06      	ldr	r3, [pc, #24]	; (8008a68 <HAL_RCC_OscConfig+0x470>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d1f0      	bne.n	8008a3c <HAL_RCC_OscConfig+0x444>
 8008a5a:	e03d      	b.n	8008ad8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	699b      	ldr	r3, [r3, #24]
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	d107      	bne.n	8008a74 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008a64:	2301      	movs	r3, #1
 8008a66:	e038      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
 8008a68:	40023800 	.word	0x40023800
 8008a6c:	40007000 	.word	0x40007000
 8008a70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008a74:	4b1b      	ldr	r3, [pc, #108]	; (8008ae4 <HAL_RCC_OscConfig+0x4ec>)
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	699b      	ldr	r3, [r3, #24]
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	d028      	beq.n	8008ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d121      	bne.n	8008ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a9a:	429a      	cmp	r2, r3
 8008a9c:	d11a      	bne.n	8008ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008a9e:	68fa      	ldr	r2, [r7, #12]
 8008aa0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008aa4:	4013      	ands	r3, r2
 8008aa6:	687a      	ldr	r2, [r7, #4]
 8008aa8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008aaa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d111      	bne.n	8008ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aba:	085b      	lsrs	r3, r3, #1
 8008abc:	3b01      	subs	r3, #1
 8008abe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d107      	bne.n	8008ad4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ace:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d001      	beq.n	8008ad8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	e000      	b.n	8008ada <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008ad8:	2300      	movs	r3, #0
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3718      	adds	r7, #24
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	bd80      	pop	{r7, pc}
 8008ae2:	bf00      	nop
 8008ae4:	40023800 	.word	0x40023800

08008ae8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b084      	sub	sp, #16
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d101      	bne.n	8008afc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008af8:	2301      	movs	r3, #1
 8008afa:	e0cc      	b.n	8008c96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008afc:	4b68      	ldr	r3, [pc, #416]	; (8008ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f003 0307 	and.w	r3, r3, #7
 8008b04:	683a      	ldr	r2, [r7, #0]
 8008b06:	429a      	cmp	r2, r3
 8008b08:	d90c      	bls.n	8008b24 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b0a:	4b65      	ldr	r3, [pc, #404]	; (8008ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8008b0c:	683a      	ldr	r2, [r7, #0]
 8008b0e:	b2d2      	uxtb	r2, r2
 8008b10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b12:	4b63      	ldr	r3, [pc, #396]	; (8008ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f003 0307 	and.w	r3, r3, #7
 8008b1a:	683a      	ldr	r2, [r7, #0]
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d001      	beq.n	8008b24 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008b20:	2301      	movs	r3, #1
 8008b22:	e0b8      	b.n	8008c96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 0302 	and.w	r3, r3, #2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d020      	beq.n	8008b72 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 0304 	and.w	r3, r3, #4
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d005      	beq.n	8008b48 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008b3c:	4b59      	ldr	r3, [pc, #356]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	4a58      	ldr	r2, [pc, #352]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008b42:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008b46:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f003 0308 	and.w	r3, r3, #8
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d005      	beq.n	8008b60 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008b54:	4b53      	ldr	r3, [pc, #332]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	4a52      	ldr	r2, [pc, #328]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008b5a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008b5e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008b60:	4b50      	ldr	r3, [pc, #320]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008b62:	689b      	ldr	r3, [r3, #8]
 8008b64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	689b      	ldr	r3, [r3, #8]
 8008b6c:	494d      	ldr	r1, [pc, #308]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008b6e:	4313      	orrs	r3, r2
 8008b70:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f003 0301 	and.w	r3, r3, #1
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d044      	beq.n	8008c08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	685b      	ldr	r3, [r3, #4]
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d107      	bne.n	8008b96 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008b86:	4b47      	ldr	r3, [pc, #284]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d119      	bne.n	8008bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008b92:	2301      	movs	r3, #1
 8008b94:	e07f      	b.n	8008c96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	685b      	ldr	r3, [r3, #4]
 8008b9a:	2b02      	cmp	r3, #2
 8008b9c:	d003      	beq.n	8008ba6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008ba2:	2b03      	cmp	r3, #3
 8008ba4:	d107      	bne.n	8008bb6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ba6:	4b3f      	ldr	r3, [pc, #252]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d109      	bne.n	8008bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e06f      	b.n	8008c96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008bb6:	4b3b      	ldr	r3, [pc, #236]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f003 0302 	and.w	r3, r3, #2
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d101      	bne.n	8008bc6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	e067      	b.n	8008c96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008bc6:	4b37      	ldr	r3, [pc, #220]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f023 0203 	bic.w	r2, r3, #3
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	4934      	ldr	r1, [pc, #208]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008bd8:	f7fd fa1c 	bl	8006014 <HAL_GetTick>
 8008bdc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008bde:	e00a      	b.n	8008bf6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008be0:	f7fd fa18 	bl	8006014 <HAL_GetTick>
 8008be4:	4602      	mov	r2, r0
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	1ad3      	subs	r3, r2, r3
 8008bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bee:	4293      	cmp	r3, r2
 8008bf0:	d901      	bls.n	8008bf6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008bf2:	2303      	movs	r3, #3
 8008bf4:	e04f      	b.n	8008c96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008bf6:	4b2b      	ldr	r3, [pc, #172]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	f003 020c 	and.w	r2, r3, #12
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	685b      	ldr	r3, [r3, #4]
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	429a      	cmp	r2, r3
 8008c06:	d1eb      	bne.n	8008be0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008c08:	4b25      	ldr	r3, [pc, #148]	; (8008ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f003 0307 	and.w	r3, r3, #7
 8008c10:	683a      	ldr	r2, [r7, #0]
 8008c12:	429a      	cmp	r2, r3
 8008c14:	d20c      	bcs.n	8008c30 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c16:	4b22      	ldr	r3, [pc, #136]	; (8008ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8008c18:	683a      	ldr	r2, [r7, #0]
 8008c1a:	b2d2      	uxtb	r2, r2
 8008c1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c1e:	4b20      	ldr	r3, [pc, #128]	; (8008ca0 <HAL_RCC_ClockConfig+0x1b8>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f003 0307 	and.w	r3, r3, #7
 8008c26:	683a      	ldr	r2, [r7, #0]
 8008c28:	429a      	cmp	r2, r3
 8008c2a:	d001      	beq.n	8008c30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	e032      	b.n	8008c96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f003 0304 	and.w	r3, r3, #4
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d008      	beq.n	8008c4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008c3c:	4b19      	ldr	r3, [pc, #100]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	68db      	ldr	r3, [r3, #12]
 8008c48:	4916      	ldr	r1, [pc, #88]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f003 0308 	and.w	r3, r3, #8
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d009      	beq.n	8008c6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008c5a:	4b12      	ldr	r3, [pc, #72]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	00db      	lsls	r3, r3, #3
 8008c68:	490e      	ldr	r1, [pc, #56]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008c6e:	f000 f821 	bl	8008cb4 <HAL_RCC_GetSysClockFreq>
 8008c72:	4602      	mov	r2, r0
 8008c74:	4b0b      	ldr	r3, [pc, #44]	; (8008ca4 <HAL_RCC_ClockConfig+0x1bc>)
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	091b      	lsrs	r3, r3, #4
 8008c7a:	f003 030f 	and.w	r3, r3, #15
 8008c7e:	490a      	ldr	r1, [pc, #40]	; (8008ca8 <HAL_RCC_ClockConfig+0x1c0>)
 8008c80:	5ccb      	ldrb	r3, [r1, r3]
 8008c82:	fa22 f303 	lsr.w	r3, r2, r3
 8008c86:	4a09      	ldr	r2, [pc, #36]	; (8008cac <HAL_RCC_ClockConfig+0x1c4>)
 8008c88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008c8a:	4b09      	ldr	r3, [pc, #36]	; (8008cb0 <HAL_RCC_ClockConfig+0x1c8>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f7fd f97c 	bl	8005f8c <HAL_InitTick>

  return HAL_OK;
 8008c94:	2300      	movs	r3, #0
}
 8008c96:	4618      	mov	r0, r3
 8008c98:	3710      	adds	r7, #16
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	bd80      	pop	{r7, pc}
 8008c9e:	bf00      	nop
 8008ca0:	40023c00 	.word	0x40023c00
 8008ca4:	40023800 	.word	0x40023800
 8008ca8:	0801f1fc 	.word	0x0801f1fc
 8008cac:	20000054 	.word	0x20000054
 8008cb0:	20000058 	.word	0x20000058

08008cb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008cb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cb8:	b094      	sub	sp, #80	; 0x50
 8008cba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	647b      	str	r3, [r7, #68]	; 0x44
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ccc:	4b79      	ldr	r3, [pc, #484]	; (8008eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	f003 030c 	and.w	r3, r3, #12
 8008cd4:	2b08      	cmp	r3, #8
 8008cd6:	d00d      	beq.n	8008cf4 <HAL_RCC_GetSysClockFreq+0x40>
 8008cd8:	2b08      	cmp	r3, #8
 8008cda:	f200 80e1 	bhi.w	8008ea0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d002      	beq.n	8008ce8 <HAL_RCC_GetSysClockFreq+0x34>
 8008ce2:	2b04      	cmp	r3, #4
 8008ce4:	d003      	beq.n	8008cee <HAL_RCC_GetSysClockFreq+0x3a>
 8008ce6:	e0db      	b.n	8008ea0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008ce8:	4b73      	ldr	r3, [pc, #460]	; (8008eb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8008cea:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008cec:	e0db      	b.n	8008ea6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008cee:	4b73      	ldr	r3, [pc, #460]	; (8008ebc <HAL_RCC_GetSysClockFreq+0x208>)
 8008cf0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008cf2:	e0d8      	b.n	8008ea6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008cf4:	4b6f      	ldr	r3, [pc, #444]	; (8008eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008cfc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008cfe:	4b6d      	ldr	r3, [pc, #436]	; (8008eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d063      	beq.n	8008dd2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008d0a:	4b6a      	ldr	r3, [pc, #424]	; (8008eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	099b      	lsrs	r3, r3, #6
 8008d10:	2200      	movs	r2, #0
 8008d12:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d14:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008d16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d1c:	633b      	str	r3, [r7, #48]	; 0x30
 8008d1e:	2300      	movs	r3, #0
 8008d20:	637b      	str	r3, [r7, #52]	; 0x34
 8008d22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008d26:	4622      	mov	r2, r4
 8008d28:	462b      	mov	r3, r5
 8008d2a:	f04f 0000 	mov.w	r0, #0
 8008d2e:	f04f 0100 	mov.w	r1, #0
 8008d32:	0159      	lsls	r1, r3, #5
 8008d34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008d38:	0150      	lsls	r0, r2, #5
 8008d3a:	4602      	mov	r2, r0
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	4621      	mov	r1, r4
 8008d40:	1a51      	subs	r1, r2, r1
 8008d42:	6139      	str	r1, [r7, #16]
 8008d44:	4629      	mov	r1, r5
 8008d46:	eb63 0301 	sbc.w	r3, r3, r1
 8008d4a:	617b      	str	r3, [r7, #20]
 8008d4c:	f04f 0200 	mov.w	r2, #0
 8008d50:	f04f 0300 	mov.w	r3, #0
 8008d54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008d58:	4659      	mov	r1, fp
 8008d5a:	018b      	lsls	r3, r1, #6
 8008d5c:	4651      	mov	r1, sl
 8008d5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008d62:	4651      	mov	r1, sl
 8008d64:	018a      	lsls	r2, r1, #6
 8008d66:	4651      	mov	r1, sl
 8008d68:	ebb2 0801 	subs.w	r8, r2, r1
 8008d6c:	4659      	mov	r1, fp
 8008d6e:	eb63 0901 	sbc.w	r9, r3, r1
 8008d72:	f04f 0200 	mov.w	r2, #0
 8008d76:	f04f 0300 	mov.w	r3, #0
 8008d7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008d7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008d82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008d86:	4690      	mov	r8, r2
 8008d88:	4699      	mov	r9, r3
 8008d8a:	4623      	mov	r3, r4
 8008d8c:	eb18 0303 	adds.w	r3, r8, r3
 8008d90:	60bb      	str	r3, [r7, #8]
 8008d92:	462b      	mov	r3, r5
 8008d94:	eb49 0303 	adc.w	r3, r9, r3
 8008d98:	60fb      	str	r3, [r7, #12]
 8008d9a:	f04f 0200 	mov.w	r2, #0
 8008d9e:	f04f 0300 	mov.w	r3, #0
 8008da2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008da6:	4629      	mov	r1, r5
 8008da8:	024b      	lsls	r3, r1, #9
 8008daa:	4621      	mov	r1, r4
 8008dac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008db0:	4621      	mov	r1, r4
 8008db2:	024a      	lsls	r2, r1, #9
 8008db4:	4610      	mov	r0, r2
 8008db6:	4619      	mov	r1, r3
 8008db8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dba:	2200      	movs	r2, #0
 8008dbc:	62bb      	str	r3, [r7, #40]	; 0x28
 8008dbe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008dc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008dc4:	f7f7 ff60 	bl	8000c88 <__aeabi_uldivmod>
 8008dc8:	4602      	mov	r2, r0
 8008dca:	460b      	mov	r3, r1
 8008dcc:	4613      	mov	r3, r2
 8008dce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008dd0:	e058      	b.n	8008e84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008dd2:	4b38      	ldr	r3, [pc, #224]	; (8008eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	099b      	lsrs	r3, r3, #6
 8008dd8:	2200      	movs	r2, #0
 8008dda:	4618      	mov	r0, r3
 8008ddc:	4611      	mov	r1, r2
 8008dde:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008de2:	623b      	str	r3, [r7, #32]
 8008de4:	2300      	movs	r3, #0
 8008de6:	627b      	str	r3, [r7, #36]	; 0x24
 8008de8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008dec:	4642      	mov	r2, r8
 8008dee:	464b      	mov	r3, r9
 8008df0:	f04f 0000 	mov.w	r0, #0
 8008df4:	f04f 0100 	mov.w	r1, #0
 8008df8:	0159      	lsls	r1, r3, #5
 8008dfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008dfe:	0150      	lsls	r0, r2, #5
 8008e00:	4602      	mov	r2, r0
 8008e02:	460b      	mov	r3, r1
 8008e04:	4641      	mov	r1, r8
 8008e06:	ebb2 0a01 	subs.w	sl, r2, r1
 8008e0a:	4649      	mov	r1, r9
 8008e0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8008e10:	f04f 0200 	mov.w	r2, #0
 8008e14:	f04f 0300 	mov.w	r3, #0
 8008e18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008e1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008e20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008e24:	ebb2 040a 	subs.w	r4, r2, sl
 8008e28:	eb63 050b 	sbc.w	r5, r3, fp
 8008e2c:	f04f 0200 	mov.w	r2, #0
 8008e30:	f04f 0300 	mov.w	r3, #0
 8008e34:	00eb      	lsls	r3, r5, #3
 8008e36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e3a:	00e2      	lsls	r2, r4, #3
 8008e3c:	4614      	mov	r4, r2
 8008e3e:	461d      	mov	r5, r3
 8008e40:	4643      	mov	r3, r8
 8008e42:	18e3      	adds	r3, r4, r3
 8008e44:	603b      	str	r3, [r7, #0]
 8008e46:	464b      	mov	r3, r9
 8008e48:	eb45 0303 	adc.w	r3, r5, r3
 8008e4c:	607b      	str	r3, [r7, #4]
 8008e4e:	f04f 0200 	mov.w	r2, #0
 8008e52:	f04f 0300 	mov.w	r3, #0
 8008e56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008e5a:	4629      	mov	r1, r5
 8008e5c:	028b      	lsls	r3, r1, #10
 8008e5e:	4621      	mov	r1, r4
 8008e60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008e64:	4621      	mov	r1, r4
 8008e66:	028a      	lsls	r2, r1, #10
 8008e68:	4610      	mov	r0, r2
 8008e6a:	4619      	mov	r1, r3
 8008e6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e6e:	2200      	movs	r2, #0
 8008e70:	61bb      	str	r3, [r7, #24]
 8008e72:	61fa      	str	r2, [r7, #28]
 8008e74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e78:	f7f7 ff06 	bl	8000c88 <__aeabi_uldivmod>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	460b      	mov	r3, r1
 8008e80:	4613      	mov	r3, r2
 8008e82:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008e84:	4b0b      	ldr	r3, [pc, #44]	; (8008eb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	0c1b      	lsrs	r3, r3, #16
 8008e8a:	f003 0303 	and.w	r3, r3, #3
 8008e8e:	3301      	adds	r3, #1
 8008e90:	005b      	lsls	r3, r3, #1
 8008e92:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008e94:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008e96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008e9e:	e002      	b.n	8008ea6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008ea0:	4b05      	ldr	r3, [pc, #20]	; (8008eb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8008ea2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008ea4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008ea6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3750      	adds	r7, #80	; 0x50
 8008eac:	46bd      	mov	sp, r7
 8008eae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008eb2:	bf00      	nop
 8008eb4:	40023800 	.word	0x40023800
 8008eb8:	00f42400 	.word	0x00f42400
 8008ebc:	007a1200 	.word	0x007a1200

08008ec0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008ec4:	4b03      	ldr	r3, [pc, #12]	; (8008ed4 <HAL_RCC_GetHCLKFreq+0x14>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop
 8008ed4:	20000054 	.word	0x20000054

08008ed8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008edc:	f7ff fff0 	bl	8008ec0 <HAL_RCC_GetHCLKFreq>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	4b05      	ldr	r3, [pc, #20]	; (8008ef8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	0a9b      	lsrs	r3, r3, #10
 8008ee8:	f003 0307 	and.w	r3, r3, #7
 8008eec:	4903      	ldr	r1, [pc, #12]	; (8008efc <HAL_RCC_GetPCLK1Freq+0x24>)
 8008eee:	5ccb      	ldrb	r3, [r1, r3]
 8008ef0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	40023800 	.word	0x40023800
 8008efc:	0801f20c 	.word	0x0801f20c

08008f00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008f04:	f7ff ffdc 	bl	8008ec0 <HAL_RCC_GetHCLKFreq>
 8008f08:	4602      	mov	r2, r0
 8008f0a:	4b05      	ldr	r3, [pc, #20]	; (8008f20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	0b5b      	lsrs	r3, r3, #13
 8008f10:	f003 0307 	and.w	r3, r3, #7
 8008f14:	4903      	ldr	r1, [pc, #12]	; (8008f24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008f16:	5ccb      	ldrb	r3, [r1, r3]
 8008f18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	bd80      	pop	{r7, pc}
 8008f20:	40023800 	.word	0x40023800
 8008f24:	0801f20c 	.word	0x0801f20c

08008f28 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b086      	sub	sp, #24
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008f30:	2300      	movs	r3, #0
 8008f32:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008f34:	2300      	movs	r3, #0
 8008f36:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f003 0301 	and.w	r3, r3, #1
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d105      	bne.n	8008f50 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d035      	beq.n	8008fbc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008f50:	4b62      	ldr	r3, [pc, #392]	; (80090dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008f52:	2200      	movs	r2, #0
 8008f54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008f56:	f7fd f85d 	bl	8006014 <HAL_GetTick>
 8008f5a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008f5c:	e008      	b.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008f5e:	f7fd f859 	bl	8006014 <HAL_GetTick>
 8008f62:	4602      	mov	r2, r0
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	1ad3      	subs	r3, r2, r3
 8008f68:	2b02      	cmp	r3, #2
 8008f6a:	d901      	bls.n	8008f70 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f6c:	2303      	movs	r3, #3
 8008f6e:	e0b0      	b.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008f70:	4b5b      	ldr	r3, [pc, #364]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d1f0      	bne.n	8008f5e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	019a      	lsls	r2, r3, #6
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	071b      	lsls	r3, r3, #28
 8008f88:	4955      	ldr	r1, [pc, #340]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008f90:	4b52      	ldr	r3, [pc, #328]	; (80090dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8008f92:	2201      	movs	r2, #1
 8008f94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008f96:	f7fd f83d 	bl	8006014 <HAL_GetTick>
 8008f9a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008f9c:	e008      	b.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8008f9e:	f7fd f839 	bl	8006014 <HAL_GetTick>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	1ad3      	subs	r3, r2, r3
 8008fa8:	2b02      	cmp	r3, #2
 8008faa:	d901      	bls.n	8008fb0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008fac:	2303      	movs	r3, #3
 8008fae:	e090      	b.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008fb0:	4b4b      	ldr	r3, [pc, #300]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d0f0      	beq.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f003 0302 	and.w	r3, r3, #2
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	f000 8083 	beq.w	80090d0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008fca:	2300      	movs	r3, #0
 8008fcc:	60fb      	str	r3, [r7, #12]
 8008fce:	4b44      	ldr	r3, [pc, #272]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fd2:	4a43      	ldr	r2, [pc, #268]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8008fda:	4b41      	ldr	r3, [pc, #260]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8008fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008fe2:	60fb      	str	r3, [r7, #12]
 8008fe4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008fe6:	4b3f      	ldr	r3, [pc, #252]	; (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a3e      	ldr	r2, [pc, #248]	; (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8008fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ff0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008ff2:	f7fd f80f 	bl	8006014 <HAL_GetTick>
 8008ff6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8008ff8:	e008      	b.n	800900c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8008ffa:	f7fd f80b 	bl	8006014 <HAL_GetTick>
 8008ffe:	4602      	mov	r2, r0
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	1ad3      	subs	r3, r2, r3
 8009004:	2b02      	cmp	r3, #2
 8009006:	d901      	bls.n	800900c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009008:	2303      	movs	r3, #3
 800900a:	e062      	b.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800900c:	4b35      	ldr	r3, [pc, #212]	; (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009014:	2b00      	cmp	r3, #0
 8009016:	d0f0      	beq.n	8008ffa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009018:	4b31      	ldr	r3, [pc, #196]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800901a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800901c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009020:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009022:	693b      	ldr	r3, [r7, #16]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d02f      	beq.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	68db      	ldr	r3, [r3, #12]
 800902c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009030:	693a      	ldr	r2, [r7, #16]
 8009032:	429a      	cmp	r2, r3
 8009034:	d028      	beq.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009036:	4b2a      	ldr	r3, [pc, #168]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800903a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800903e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009040:	4b29      	ldr	r3, [pc, #164]	; (80090e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009042:	2201      	movs	r2, #1
 8009044:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009046:	4b28      	ldr	r3, [pc, #160]	; (80090e8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009048:	2200      	movs	r2, #0
 800904a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800904c:	4a24      	ldr	r2, [pc, #144]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8009052:	4b23      	ldr	r3, [pc, #140]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009056:	f003 0301 	and.w	r3, r3, #1
 800905a:	2b01      	cmp	r3, #1
 800905c:	d114      	bne.n	8009088 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800905e:	f7fc ffd9 	bl	8006014 <HAL_GetTick>
 8009062:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009064:	e00a      	b.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009066:	f7fc ffd5 	bl	8006014 <HAL_GetTick>
 800906a:	4602      	mov	r2, r0
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	1ad3      	subs	r3, r2, r3
 8009070:	f241 3288 	movw	r2, #5000	; 0x1388
 8009074:	4293      	cmp	r3, r2
 8009076:	d901      	bls.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8009078:	2303      	movs	r3, #3
 800907a:	e02a      	b.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800907c:	4b18      	ldr	r3, [pc, #96]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800907e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009080:	f003 0302 	and.w	r3, r3, #2
 8009084:	2b00      	cmp	r3, #0
 8009086:	d0ee      	beq.n	8009066 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	68db      	ldr	r3, [r3, #12]
 800908c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009090:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009094:	d10d      	bne.n	80090b2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8009096:	4b12      	ldr	r3, [pc, #72]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	68db      	ldr	r3, [r3, #12]
 80090a2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80090a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090aa:	490d      	ldr	r1, [pc, #52]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80090ac:	4313      	orrs	r3, r2
 80090ae:	608b      	str	r3, [r1, #8]
 80090b0:	e005      	b.n	80090be <HAL_RCCEx_PeriphCLKConfig+0x196>
 80090b2:	4b0b      	ldr	r3, [pc, #44]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	4a0a      	ldr	r2, [pc, #40]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80090b8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80090bc:	6093      	str	r3, [r2, #8]
 80090be:	4b08      	ldr	r3, [pc, #32]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80090c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	68db      	ldr	r3, [r3, #12]
 80090c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80090ca:	4905      	ldr	r1, [pc, #20]	; (80090e0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80090cc:	4313      	orrs	r3, r2
 80090ce:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80090d0:	2300      	movs	r3, #0
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	3718      	adds	r7, #24
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	42470068 	.word	0x42470068
 80090e0:	40023800 	.word	0x40023800
 80090e4:	40007000 	.word	0x40007000
 80090e8:	42470e40 	.word	0x42470e40

080090ec <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b082      	sub	sp, #8
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d101      	bne.n	80090fe <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	e083      	b.n	8009206 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	7f5b      	ldrb	r3, [r3, #29]
 8009102:	b2db      	uxtb	r3, r3
 8009104:	2b00      	cmp	r3, #0
 8009106:	d105      	bne.n	8009114 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	2200      	movs	r2, #0
 800910c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800910e:	6878      	ldr	r0, [r7, #4]
 8009110:	f7fc f8b0 	bl	8005274 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2202      	movs	r2, #2
 8009118:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	22ca      	movs	r2, #202	; 0xca
 8009120:	625a      	str	r2, [r3, #36]	; 0x24
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	2253      	movs	r2, #83	; 0x53
 8009128:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f000 f9fb 	bl	8009526 <RTC_EnterInitMode>
 8009130:	4603      	mov	r3, r0
 8009132:	2b00      	cmp	r3, #0
 8009134:	d008      	beq.n	8009148 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	22ff      	movs	r2, #255	; 0xff
 800913c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2204      	movs	r2, #4
 8009142:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8009144:	2301      	movs	r3, #1
 8009146:	e05e      	b.n	8009206 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	689b      	ldr	r3, [r3, #8]
 800914e:	687a      	ldr	r2, [r7, #4]
 8009150:	6812      	ldr	r2, [r2, #0]
 8009152:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009156:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800915a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	6899      	ldr	r1, [r3, #8]
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	685a      	ldr	r2, [r3, #4]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	691b      	ldr	r3, [r3, #16]
 800916a:	431a      	orrs	r2, r3
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	695b      	ldr	r3, [r3, #20]
 8009170:	431a      	orrs	r2, r3
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	430a      	orrs	r2, r1
 8009178:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	68d2      	ldr	r2, [r2, #12]
 8009182:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	6919      	ldr	r1, [r3, #16]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	041a      	lsls	r2, r3, #16
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	430a      	orrs	r2, r1
 8009196:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	68da      	ldr	r2, [r3, #12]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80091a6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	689b      	ldr	r3, [r3, #8]
 80091ae:	f003 0320 	and.w	r3, r3, #32
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d10e      	bne.n	80091d4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 f98d 	bl	80094d6 <HAL_RTC_WaitForSynchro>
 80091bc:	4603      	mov	r3, r0
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d008      	beq.n	80091d4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	22ff      	movs	r2, #255	; 0xff
 80091c8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2204      	movs	r2, #4
 80091ce:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80091d0:	2301      	movs	r3, #1
 80091d2:	e018      	b.n	8009206 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80091e2:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	699a      	ldr	r2, [r3, #24]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	430a      	orrs	r2, r1
 80091f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	22ff      	movs	r2, #255	; 0xff
 80091fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2201      	movs	r2, #1
 8009202:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8009204:	2300      	movs	r3, #0
  }
}
 8009206:	4618      	mov	r0, r3
 8009208:	3708      	adds	r7, #8
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}

0800920e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800920e:	b590      	push	{r4, r7, lr}
 8009210:	b087      	sub	sp, #28
 8009212:	af00      	add	r7, sp, #0
 8009214:	60f8      	str	r0, [r7, #12]
 8009216:	60b9      	str	r1, [r7, #8]
 8009218:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800921a:	2300      	movs	r3, #0
 800921c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	7f1b      	ldrb	r3, [r3, #28]
 8009222:	2b01      	cmp	r3, #1
 8009224:	d101      	bne.n	800922a <HAL_RTC_SetTime+0x1c>
 8009226:	2302      	movs	r3, #2
 8009228:	e0aa      	b.n	8009380 <HAL_RTC_SetTime+0x172>
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2201      	movs	r2, #1
 800922e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2202      	movs	r2, #2
 8009234:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d126      	bne.n	800928a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009246:	2b00      	cmp	r3, #0
 8009248:	d102      	bne.n	8009250 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	2200      	movs	r2, #0
 800924e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	4618      	mov	r0, r3
 8009256:	f000 f992 	bl	800957e <RTC_ByteToBcd2>
 800925a:	4603      	mov	r3, r0
 800925c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	785b      	ldrb	r3, [r3, #1]
 8009262:	4618      	mov	r0, r3
 8009264:	f000 f98b 	bl	800957e <RTC_ByteToBcd2>
 8009268:	4603      	mov	r3, r0
 800926a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800926c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	789b      	ldrb	r3, [r3, #2]
 8009272:	4618      	mov	r0, r3
 8009274:	f000 f983 	bl	800957e <RTC_ByteToBcd2>
 8009278:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800927a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	78db      	ldrb	r3, [r3, #3]
 8009282:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8009284:	4313      	orrs	r3, r2
 8009286:	617b      	str	r3, [r7, #20]
 8009288:	e018      	b.n	80092bc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009294:	2b00      	cmp	r3, #0
 8009296:	d102      	bne.n	800929e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	2200      	movs	r2, #0
 800929c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	785b      	ldrb	r3, [r3, #1]
 80092a8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80092aa:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80092ac:	68ba      	ldr	r2, [r7, #8]
 80092ae:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 80092b0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	78db      	ldrb	r3, [r3, #3]
 80092b6:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80092b8:	4313      	orrs	r3, r2
 80092ba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	22ca      	movs	r2, #202	; 0xca
 80092c2:	625a      	str	r2, [r3, #36]	; 0x24
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2253      	movs	r2, #83	; 0x53
 80092ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80092cc:	68f8      	ldr	r0, [r7, #12]
 80092ce:	f000 f92a 	bl	8009526 <RTC_EnterInitMode>
 80092d2:	4603      	mov	r3, r0
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d00b      	beq.n	80092f0 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	22ff      	movs	r2, #255	; 0xff
 80092de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2204      	movs	r2, #4
 80092e4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2200      	movs	r2, #0
 80092ea:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80092ec:	2301      	movs	r3, #1
 80092ee:	e047      	b.n	8009380 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80092fa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80092fe:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	689a      	ldr	r2, [r3, #8]
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800930e:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	6899      	ldr	r1, [r3, #8]
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	68da      	ldr	r2, [r3, #12]
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	691b      	ldr	r3, [r3, #16]
 800931e:	431a      	orrs	r2, r3
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	430a      	orrs	r2, r1
 8009326:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68da      	ldr	r2, [r3, #12]
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009336:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	689b      	ldr	r3, [r3, #8]
 800933e:	f003 0320 	and.w	r3, r3, #32
 8009342:	2b00      	cmp	r3, #0
 8009344:	d111      	bne.n	800936a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009346:	68f8      	ldr	r0, [r7, #12]
 8009348:	f000 f8c5 	bl	80094d6 <HAL_RTC_WaitForSynchro>
 800934c:	4603      	mov	r3, r0
 800934e:	2b00      	cmp	r3, #0
 8009350:	d00b      	beq.n	800936a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	22ff      	movs	r2, #255	; 0xff
 8009358:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2204      	movs	r2, #4
 800935e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2200      	movs	r2, #0
 8009364:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009366:	2301      	movs	r3, #1
 8009368:	e00a      	b.n	8009380 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	22ff      	movs	r2, #255	; 0xff
 8009370:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	2201      	movs	r2, #1
 8009376:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800937e:	2300      	movs	r3, #0
  }
}
 8009380:	4618      	mov	r0, r3
 8009382:	371c      	adds	r7, #28
 8009384:	46bd      	mov	sp, r7
 8009386:	bd90      	pop	{r4, r7, pc}

08009388 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009388:	b590      	push	{r4, r7, lr}
 800938a:	b087      	sub	sp, #28
 800938c:	af00      	add	r7, sp, #0
 800938e:	60f8      	str	r0, [r7, #12]
 8009390:	60b9      	str	r1, [r7, #8]
 8009392:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8009394:	2300      	movs	r3, #0
 8009396:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	7f1b      	ldrb	r3, [r3, #28]
 800939c:	2b01      	cmp	r3, #1
 800939e:	d101      	bne.n	80093a4 <HAL_RTC_SetDate+0x1c>
 80093a0:	2302      	movs	r3, #2
 80093a2:	e094      	b.n	80094ce <HAL_RTC_SetDate+0x146>
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	2201      	movs	r2, #1
 80093a8:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2202      	movs	r2, #2
 80093ae:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d10e      	bne.n	80093d4 <HAL_RTC_SetDate+0x4c>
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	785b      	ldrb	r3, [r3, #1]
 80093ba:	f003 0310 	and.w	r3, r3, #16
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d008      	beq.n	80093d4 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	785b      	ldrb	r3, [r3, #1]
 80093c6:	f023 0310 	bic.w	r3, r3, #16
 80093ca:	b2db      	uxtb	r3, r3
 80093cc:	330a      	adds	r3, #10
 80093ce:	b2da      	uxtb	r2, r3
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d11c      	bne.n	8009414 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	78db      	ldrb	r3, [r3, #3]
 80093de:	4618      	mov	r0, r3
 80093e0:	f000 f8cd 	bl	800957e <RTC_ByteToBcd2>
 80093e4:	4603      	mov	r3, r0
 80093e6:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	785b      	ldrb	r3, [r3, #1]
 80093ec:	4618      	mov	r0, r3
 80093ee:	f000 f8c6 	bl	800957e <RTC_ByteToBcd2>
 80093f2:	4603      	mov	r3, r0
 80093f4:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80093f6:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	789b      	ldrb	r3, [r3, #2]
 80093fc:	4618      	mov	r0, r3
 80093fe:	f000 f8be 	bl	800957e <RTC_ByteToBcd2>
 8009402:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8009404:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800940e:	4313      	orrs	r3, r2
 8009410:	617b      	str	r3, [r7, #20]
 8009412:	e00e      	b.n	8009432 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	78db      	ldrb	r3, [r3, #3]
 8009418:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	785b      	ldrb	r3, [r3, #1]
 800941e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8009420:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8009422:	68ba      	ldr	r2, [r7, #8]
 8009424:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8009426:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800942e:	4313      	orrs	r3, r2
 8009430:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	22ca      	movs	r2, #202	; 0xca
 8009438:	625a      	str	r2, [r3, #36]	; 0x24
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	2253      	movs	r2, #83	; 0x53
 8009440:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009442:	68f8      	ldr	r0, [r7, #12]
 8009444:	f000 f86f 	bl	8009526 <RTC_EnterInitMode>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d00b      	beq.n	8009466 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	22ff      	movs	r2, #255	; 0xff
 8009454:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	2204      	movs	r2, #4
 800945a:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	2200      	movs	r2, #0
 8009460:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8009462:	2301      	movs	r3, #1
 8009464:	e033      	b.n	80094ce <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	681a      	ldr	r2, [r3, #0]
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009470:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009474:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	68da      	ldr	r2, [r3, #12]
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009484:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	689b      	ldr	r3, [r3, #8]
 800948c:	f003 0320 	and.w	r3, r3, #32
 8009490:	2b00      	cmp	r3, #0
 8009492:	d111      	bne.n	80094b8 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009494:	68f8      	ldr	r0, [r7, #12]
 8009496:	f000 f81e 	bl	80094d6 <HAL_RTC_WaitForSynchro>
 800949a:	4603      	mov	r3, r0
 800949c:	2b00      	cmp	r3, #0
 800949e:	d00b      	beq.n	80094b8 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	22ff      	movs	r2, #255	; 0xff
 80094a6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	2204      	movs	r2, #4
 80094ac:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2200      	movs	r2, #0
 80094b2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80094b4:	2301      	movs	r3, #1
 80094b6:	e00a      	b.n	80094ce <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	22ff      	movs	r2, #255	; 0xff
 80094be:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	2201      	movs	r2, #1
 80094c4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2200      	movs	r2, #0
 80094ca:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80094cc:	2300      	movs	r3, #0
  }
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	371c      	adds	r7, #28
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd90      	pop	{r4, r7, pc}

080094d6 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80094d6:	b580      	push	{r7, lr}
 80094d8:	b084      	sub	sp, #16
 80094da:	af00      	add	r7, sp, #0
 80094dc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80094de:	2300      	movs	r3, #0
 80094e0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	68da      	ldr	r2, [r3, #12]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80094f0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80094f2:	f7fc fd8f 	bl	8006014 <HAL_GetTick>
 80094f6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80094f8:	e009      	b.n	800950e <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80094fa:	f7fc fd8b 	bl	8006014 <HAL_GetTick>
 80094fe:	4602      	mov	r2, r0
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	1ad3      	subs	r3, r2, r3
 8009504:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009508:	d901      	bls.n	800950e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800950a:	2303      	movs	r3, #3
 800950c:	e007      	b.n	800951e <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	68db      	ldr	r3, [r3, #12]
 8009514:	f003 0320 	and.w	r3, r3, #32
 8009518:	2b00      	cmp	r3, #0
 800951a:	d0ee      	beq.n	80094fa <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800951c:	2300      	movs	r3, #0
}
 800951e:	4618      	mov	r0, r3
 8009520:	3710      	adds	r7, #16
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}

08009526 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009526:	b580      	push	{r7, lr}
 8009528:	b084      	sub	sp, #16
 800952a:	af00      	add	r7, sp, #0
 800952c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800952e:	2300      	movs	r3, #0
 8009530:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	68db      	ldr	r3, [r3, #12]
 8009538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800953c:	2b00      	cmp	r3, #0
 800953e:	d119      	bne.n	8009574 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	f04f 32ff 	mov.w	r2, #4294967295
 8009548:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800954a:	f7fc fd63 	bl	8006014 <HAL_GetTick>
 800954e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009550:	e009      	b.n	8009566 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009552:	f7fc fd5f 	bl	8006014 <HAL_GetTick>
 8009556:	4602      	mov	r2, r0
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	1ad3      	subs	r3, r2, r3
 800955c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009560:	d901      	bls.n	8009566 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8009562:	2303      	movs	r3, #3
 8009564:	e007      	b.n	8009576 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	68db      	ldr	r3, [r3, #12]
 800956c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009570:	2b00      	cmp	r3, #0
 8009572:	d0ee      	beq.n	8009552 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8009574:	2300      	movs	r3, #0
}
 8009576:	4618      	mov	r0, r3
 8009578:	3710      	adds	r7, #16
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}

0800957e <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800957e:	b480      	push	{r7}
 8009580:	b085      	sub	sp, #20
 8009582:	af00      	add	r7, sp, #0
 8009584:	4603      	mov	r3, r0
 8009586:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009588:	2300      	movs	r3, #0
 800958a:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800958c:	e005      	b.n	800959a <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	3301      	adds	r3, #1
 8009592:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8009594:	79fb      	ldrb	r3, [r7, #7]
 8009596:	3b0a      	subs	r3, #10
 8009598:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800959a:	79fb      	ldrb	r3, [r7, #7]
 800959c:	2b09      	cmp	r3, #9
 800959e:	d8f6      	bhi.n	800958e <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	b2db      	uxtb	r3, r3
 80095a4:	011b      	lsls	r3, r3, #4
 80095a6:	b2da      	uxtb	r2, r3
 80095a8:	79fb      	ldrb	r3, [r7, #7]
 80095aa:	4313      	orrs	r3, r2
 80095ac:	b2db      	uxtb	r3, r3
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3714      	adds	r7, #20
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr

080095ba <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80095ba:	b580      	push	{r7, lr}
 80095bc:	b082      	sub	sp, #8
 80095be:	af00      	add	r7, sp, #0
 80095c0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d101      	bne.n	80095cc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80095c8:	2301      	movs	r3, #1
 80095ca:	e07b      	b.n	80096c4 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d108      	bne.n	80095e6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	685b      	ldr	r3, [r3, #4]
 80095d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095dc:	d009      	beq.n	80095f2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2200      	movs	r2, #0
 80095e2:	61da      	str	r2, [r3, #28]
 80095e4:	e005      	b.n	80095f2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80095fe:	b2db      	uxtb	r3, r3
 8009600:	2b00      	cmp	r3, #0
 8009602:	d106      	bne.n	8009612 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2200      	movs	r2, #0
 8009608:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f7fb fe5b 	bl	80052c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2202      	movs	r2, #2
 8009616:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009628:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	685b      	ldr	r3, [r3, #4]
 800962e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	689b      	ldr	r3, [r3, #8]
 8009636:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800963a:	431a      	orrs	r2, r3
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	68db      	ldr	r3, [r3, #12]
 8009640:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009644:	431a      	orrs	r2, r3
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	f003 0302 	and.w	r3, r3, #2
 800964e:	431a      	orrs	r2, r3
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	695b      	ldr	r3, [r3, #20]
 8009654:	f003 0301 	and.w	r3, r3, #1
 8009658:	431a      	orrs	r2, r3
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	699b      	ldr	r3, [r3, #24]
 800965e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009662:	431a      	orrs	r2, r3
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	69db      	ldr	r3, [r3, #28]
 8009668:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800966c:	431a      	orrs	r2, r3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6a1b      	ldr	r3, [r3, #32]
 8009672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009676:	ea42 0103 	orr.w	r1, r2, r3
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800967e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	430a      	orrs	r2, r1
 8009688:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	699b      	ldr	r3, [r3, #24]
 800968e:	0c1b      	lsrs	r3, r3, #16
 8009690:	f003 0104 	and.w	r1, r3, #4
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009698:	f003 0210 	and.w	r2, r3, #16
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	430a      	orrs	r2, r1
 80096a2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	69da      	ldr	r2, [r3, #28]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80096b2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2200      	movs	r2, #0
 80096b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2201      	movs	r2, #1
 80096be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80096c2:	2300      	movs	r3, #0
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3708      	adds	r7, #8
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}

080096cc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b088      	sub	sp, #32
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	60f8      	str	r0, [r7, #12]
 80096d4:	60b9      	str	r1, [r7, #8]
 80096d6:	603b      	str	r3, [r7, #0]
 80096d8:	4613      	mov	r3, r2
 80096da:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80096dc:	2300      	movs	r3, #0
 80096de:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80096e6:	2b01      	cmp	r3, #1
 80096e8:	d101      	bne.n	80096ee <HAL_SPI_Transmit+0x22>
 80096ea:	2302      	movs	r3, #2
 80096ec:	e126      	b.n	800993c <HAL_SPI_Transmit+0x270>
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	2201      	movs	r2, #1
 80096f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80096f6:	f7fc fc8d 	bl	8006014 <HAL_GetTick>
 80096fa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80096fc:	88fb      	ldrh	r3, [r7, #6]
 80096fe:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009706:	b2db      	uxtb	r3, r3
 8009708:	2b01      	cmp	r3, #1
 800970a:	d002      	beq.n	8009712 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800970c:	2302      	movs	r3, #2
 800970e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009710:	e10b      	b.n	800992a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d002      	beq.n	800971e <HAL_SPI_Transmit+0x52>
 8009718:	88fb      	ldrh	r3, [r7, #6]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d102      	bne.n	8009724 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009722:	e102      	b.n	800992a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	2203      	movs	r2, #3
 8009728:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2200      	movs	r2, #0
 8009730:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	68ba      	ldr	r2, [r7, #8]
 8009736:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	88fa      	ldrh	r2, [r7, #6]
 800973c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	88fa      	ldrh	r2, [r7, #6]
 8009742:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2200      	movs	r2, #0
 8009748:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	2200      	movs	r2, #0
 800974e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	2200      	movs	r2, #0
 8009760:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	689b      	ldr	r3, [r3, #8]
 8009766:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800976a:	d10f      	bne.n	800978c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	681a      	ldr	r2, [r3, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800977a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800978a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009796:	2b40      	cmp	r3, #64	; 0x40
 8009798:	d007      	beq.n	80097aa <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	681a      	ldr	r2, [r3, #0]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80097a8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	68db      	ldr	r3, [r3, #12]
 80097ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80097b2:	d14b      	bne.n	800984c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	685b      	ldr	r3, [r3, #4]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d002      	beq.n	80097c2 <HAL_SPI_Transmit+0xf6>
 80097bc:	8afb      	ldrh	r3, [r7, #22]
 80097be:	2b01      	cmp	r3, #1
 80097c0:	d13e      	bne.n	8009840 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097c6:	881a      	ldrh	r2, [r3, #0]
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097d2:	1c9a      	adds	r2, r3, #2
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80097dc:	b29b      	uxth	r3, r3
 80097de:	3b01      	subs	r3, #1
 80097e0:	b29a      	uxth	r2, r3
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80097e6:	e02b      	b.n	8009840 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	f003 0302 	and.w	r3, r3, #2
 80097f2:	2b02      	cmp	r3, #2
 80097f4:	d112      	bne.n	800981c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097fa:	881a      	ldrh	r2, [r3, #0]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009806:	1c9a      	adds	r2, r3, #2
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009810:	b29b      	uxth	r3, r3
 8009812:	3b01      	subs	r3, #1
 8009814:	b29a      	uxth	r2, r3
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	86da      	strh	r2, [r3, #54]	; 0x36
 800981a:	e011      	b.n	8009840 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800981c:	f7fc fbfa 	bl	8006014 <HAL_GetTick>
 8009820:	4602      	mov	r2, r0
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	1ad3      	subs	r3, r2, r3
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	429a      	cmp	r2, r3
 800982a:	d803      	bhi.n	8009834 <HAL_SPI_Transmit+0x168>
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009832:	d102      	bne.n	800983a <HAL_SPI_Transmit+0x16e>
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d102      	bne.n	8009840 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800983a:	2303      	movs	r3, #3
 800983c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800983e:	e074      	b.n	800992a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009844:	b29b      	uxth	r3, r3
 8009846:	2b00      	cmp	r3, #0
 8009848:	d1ce      	bne.n	80097e8 <HAL_SPI_Transmit+0x11c>
 800984a:	e04c      	b.n	80098e6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d002      	beq.n	800985a <HAL_SPI_Transmit+0x18e>
 8009854:	8afb      	ldrh	r3, [r7, #22]
 8009856:	2b01      	cmp	r3, #1
 8009858:	d140      	bne.n	80098dc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	330c      	adds	r3, #12
 8009864:	7812      	ldrb	r2, [r2, #0]
 8009866:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800986c:	1c5a      	adds	r2, r3, #1
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009876:	b29b      	uxth	r3, r3
 8009878:	3b01      	subs	r3, #1
 800987a:	b29a      	uxth	r2, r3
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009880:	e02c      	b.n	80098dc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	689b      	ldr	r3, [r3, #8]
 8009888:	f003 0302 	and.w	r3, r3, #2
 800988c:	2b02      	cmp	r3, #2
 800988e:	d113      	bne.n	80098b8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	330c      	adds	r3, #12
 800989a:	7812      	ldrb	r2, [r2, #0]
 800989c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098a2:	1c5a      	adds	r2, r3, #1
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098ac:	b29b      	uxth	r3, r3
 80098ae:	3b01      	subs	r3, #1
 80098b0:	b29a      	uxth	r2, r3
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	86da      	strh	r2, [r3, #54]	; 0x36
 80098b6:	e011      	b.n	80098dc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80098b8:	f7fc fbac 	bl	8006014 <HAL_GetTick>
 80098bc:	4602      	mov	r2, r0
 80098be:	69bb      	ldr	r3, [r7, #24]
 80098c0:	1ad3      	subs	r3, r2, r3
 80098c2:	683a      	ldr	r2, [r7, #0]
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d803      	bhi.n	80098d0 <HAL_SPI_Transmit+0x204>
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ce:	d102      	bne.n	80098d6 <HAL_SPI_Transmit+0x20a>
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d102      	bne.n	80098dc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80098d6:	2303      	movs	r3, #3
 80098d8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80098da:	e026      	b.n	800992a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d1cd      	bne.n	8009882 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80098e6:	69ba      	ldr	r2, [r7, #24]
 80098e8:	6839      	ldr	r1, [r7, #0]
 80098ea:	68f8      	ldr	r0, [r7, #12]
 80098ec:	f000 fbcc 	bl	800a088 <SPI_EndRxTxTransaction>
 80098f0:	4603      	mov	r3, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d002      	beq.n	80098fc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2220      	movs	r2, #32
 80098fa:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	689b      	ldr	r3, [r3, #8]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d10a      	bne.n	800991a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009904:	2300      	movs	r3, #0
 8009906:	613b      	str	r3, [r7, #16]
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	68db      	ldr	r3, [r3, #12]
 800990e:	613b      	str	r3, [r7, #16]
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	613b      	str	r3, [r7, #16]
 8009918:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800991e:	2b00      	cmp	r3, #0
 8009920:	d002      	beq.n	8009928 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009922:	2301      	movs	r3, #1
 8009924:	77fb      	strb	r3, [r7, #31]
 8009926:	e000      	b.n	800992a <HAL_SPI_Transmit+0x25e>
  }

error:
 8009928:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2201      	movs	r2, #1
 800992e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800993a:	7ffb      	ldrb	r3, [r7, #31]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3720      	adds	r7, #32
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b088      	sub	sp, #32
 8009948:	af02      	add	r7, sp, #8
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	60b9      	str	r1, [r7, #8]
 800994e:	603b      	str	r3, [r7, #0]
 8009950:	4613      	mov	r3, r2
 8009952:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009954:	2300      	movs	r3, #0
 8009956:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	685b      	ldr	r3, [r3, #4]
 800995c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009960:	d112      	bne.n	8009988 <HAL_SPI_Receive+0x44>
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	689b      	ldr	r3, [r3, #8]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d10e      	bne.n	8009988 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2204      	movs	r2, #4
 800996e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009972:	88fa      	ldrh	r2, [r7, #6]
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	9300      	str	r3, [sp, #0]
 8009978:	4613      	mov	r3, r2
 800997a:	68ba      	ldr	r2, [r7, #8]
 800997c:	68b9      	ldr	r1, [r7, #8]
 800997e:	68f8      	ldr	r0, [r7, #12]
 8009980:	f000 f8f1 	bl	8009b66 <HAL_SPI_TransmitReceive>
 8009984:	4603      	mov	r3, r0
 8009986:	e0ea      	b.n	8009b5e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800998e:	2b01      	cmp	r3, #1
 8009990:	d101      	bne.n	8009996 <HAL_SPI_Receive+0x52>
 8009992:	2302      	movs	r3, #2
 8009994:	e0e3      	b.n	8009b5e <HAL_SPI_Receive+0x21a>
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2201      	movs	r2, #1
 800999a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800999e:	f7fc fb39 	bl	8006014 <HAL_GetTick>
 80099a2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80099aa:	b2db      	uxtb	r3, r3
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d002      	beq.n	80099b6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80099b0:	2302      	movs	r3, #2
 80099b2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80099b4:	e0ca      	b.n	8009b4c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d002      	beq.n	80099c2 <HAL_SPI_Receive+0x7e>
 80099bc:	88fb      	ldrh	r3, [r7, #6]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d102      	bne.n	80099c8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80099c2:	2301      	movs	r3, #1
 80099c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80099c6:	e0c1      	b.n	8009b4c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2204      	movs	r2, #4
 80099cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2200      	movs	r2, #0
 80099d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	68ba      	ldr	r2, [r7, #8]
 80099da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	88fa      	ldrh	r2, [r7, #6]
 80099e0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	88fa      	ldrh	r2, [r7, #6]
 80099e6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	2200      	movs	r2, #0
 80099ec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2200      	movs	r2, #0
 80099f2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	2200      	movs	r2, #0
 80099f8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2200      	movs	r2, #0
 80099fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2200      	movs	r2, #0
 8009a04:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a0e:	d10f      	bne.n	8009a30 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	681a      	ldr	r2, [r3, #0]
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	681a      	ldr	r2, [r3, #0]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009a2e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a3a:	2b40      	cmp	r3, #64	; 0x40
 8009a3c:	d007      	beq.n	8009a4e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	681a      	ldr	r2, [r3, #0]
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009a4c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	68db      	ldr	r3, [r3, #12]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d162      	bne.n	8009b1c <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009a56:	e02e      	b.n	8009ab6 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	f003 0301 	and.w	r3, r3, #1
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d115      	bne.n	8009a92 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f103 020c 	add.w	r2, r3, #12
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a72:	7812      	ldrb	r2, [r2, #0]
 8009a74:	b2d2      	uxtb	r2, r2
 8009a76:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a7c:	1c5a      	adds	r2, r3, #1
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a86:	b29b      	uxth	r3, r3
 8009a88:	3b01      	subs	r3, #1
 8009a8a:	b29a      	uxth	r2, r3
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009a90:	e011      	b.n	8009ab6 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a92:	f7fc fabf 	bl	8006014 <HAL_GetTick>
 8009a96:	4602      	mov	r2, r0
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	1ad3      	subs	r3, r2, r3
 8009a9c:	683a      	ldr	r2, [r7, #0]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	d803      	bhi.n	8009aaa <HAL_SPI_Receive+0x166>
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009aa8:	d102      	bne.n	8009ab0 <HAL_SPI_Receive+0x16c>
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d102      	bne.n	8009ab6 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8009ab0:	2303      	movs	r3, #3
 8009ab2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009ab4:	e04a      	b.n	8009b4c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009aba:	b29b      	uxth	r3, r3
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d1cb      	bne.n	8009a58 <HAL_SPI_Receive+0x114>
 8009ac0:	e031      	b.n	8009b26 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	f003 0301 	and.w	r3, r3, #1
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d113      	bne.n	8009af8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	68da      	ldr	r2, [r3, #12]
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ada:	b292      	uxth	r2, r2
 8009adc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ae2:	1c9a      	adds	r2, r3, #2
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	3b01      	subs	r3, #1
 8009af0:	b29a      	uxth	r2, r3
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009af6:	e011      	b.n	8009b1c <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009af8:	f7fc fa8c 	bl	8006014 <HAL_GetTick>
 8009afc:	4602      	mov	r2, r0
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	1ad3      	subs	r3, r2, r3
 8009b02:	683a      	ldr	r2, [r7, #0]
 8009b04:	429a      	cmp	r2, r3
 8009b06:	d803      	bhi.n	8009b10 <HAL_SPI_Receive+0x1cc>
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b0e:	d102      	bne.n	8009b16 <HAL_SPI_Receive+0x1d2>
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d102      	bne.n	8009b1c <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8009b16:	2303      	movs	r3, #3
 8009b18:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009b1a:	e017      	b.n	8009b4c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1cd      	bne.n	8009ac2 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009b26:	693a      	ldr	r2, [r7, #16]
 8009b28:	6839      	ldr	r1, [r7, #0]
 8009b2a:	68f8      	ldr	r0, [r7, #12]
 8009b2c:	f000 fa46 	bl	8009fbc <SPI_EndRxTransaction>
 8009b30:	4603      	mov	r3, r0
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d002      	beq.n	8009b3c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2220      	movs	r2, #32
 8009b3a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d002      	beq.n	8009b4a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8009b44:	2301      	movs	r3, #1
 8009b46:	75fb      	strb	r3, [r7, #23]
 8009b48:	e000      	b.n	8009b4c <HAL_SPI_Receive+0x208>
  }

error :
 8009b4a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2201      	movs	r2, #1
 8009b50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2200      	movs	r2, #0
 8009b58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009b5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b5e:	4618      	mov	r0, r3
 8009b60:	3718      	adds	r7, #24
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}

08009b66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009b66:	b580      	push	{r7, lr}
 8009b68:	b08c      	sub	sp, #48	; 0x30
 8009b6a:	af00      	add	r7, sp, #0
 8009b6c:	60f8      	str	r0, [r7, #12]
 8009b6e:	60b9      	str	r1, [r7, #8]
 8009b70:	607a      	str	r2, [r7, #4]
 8009b72:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009b74:	2301      	movs	r3, #1
 8009b76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d101      	bne.n	8009b8c <HAL_SPI_TransmitReceive+0x26>
 8009b88:	2302      	movs	r3, #2
 8009b8a:	e18a      	b.n	8009ea2 <HAL_SPI_TransmitReceive+0x33c>
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009b94:	f7fc fa3e 	bl	8006014 <HAL_GetTick>
 8009b98:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009ba0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009baa:	887b      	ldrh	r3, [r7, #2]
 8009bac:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009bae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d00f      	beq.n	8009bd6 <HAL_SPI_TransmitReceive+0x70>
 8009bb6:	69fb      	ldr	r3, [r7, #28]
 8009bb8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009bbc:	d107      	bne.n	8009bce <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d103      	bne.n	8009bce <HAL_SPI_TransmitReceive+0x68>
 8009bc6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009bca:	2b04      	cmp	r3, #4
 8009bcc:	d003      	beq.n	8009bd6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009bce:	2302      	movs	r3, #2
 8009bd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009bd4:	e15b      	b.n	8009e8e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d005      	beq.n	8009be8 <HAL_SPI_TransmitReceive+0x82>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d002      	beq.n	8009be8 <HAL_SPI_TransmitReceive+0x82>
 8009be2:	887b      	ldrh	r3, [r7, #2]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d103      	bne.n	8009bf0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009be8:	2301      	movs	r3, #1
 8009bea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009bee:	e14e      	b.n	8009e8e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	2b04      	cmp	r3, #4
 8009bfa:	d003      	beq.n	8009c04 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2205      	movs	r2, #5
 8009c00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2200      	movs	r2, #0
 8009c08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	887a      	ldrh	r2, [r7, #2]
 8009c14:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	887a      	ldrh	r2, [r7, #2]
 8009c1a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	68ba      	ldr	r2, [r7, #8]
 8009c20:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	887a      	ldrh	r2, [r7, #2]
 8009c26:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	887a      	ldrh	r2, [r7, #2]
 8009c2c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	2200      	movs	r2, #0
 8009c32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	2200      	movs	r2, #0
 8009c38:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c44:	2b40      	cmp	r3, #64	; 0x40
 8009c46:	d007      	beq.n	8009c58 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	681a      	ldr	r2, [r3, #0]
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c56:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	68db      	ldr	r3, [r3, #12]
 8009c5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c60:	d178      	bne.n	8009d54 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d002      	beq.n	8009c70 <HAL_SPI_TransmitReceive+0x10a>
 8009c6a:	8b7b      	ldrh	r3, [r7, #26]
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	d166      	bne.n	8009d3e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c74:	881a      	ldrh	r2, [r3, #0]
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c80:	1c9a      	adds	r2, r3, #2
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	3b01      	subs	r3, #1
 8009c8e:	b29a      	uxth	r2, r3
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c94:	e053      	b.n	8009d3e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	f003 0302 	and.w	r3, r3, #2
 8009ca0:	2b02      	cmp	r3, #2
 8009ca2:	d11b      	bne.n	8009cdc <HAL_SPI_TransmitReceive+0x176>
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ca8:	b29b      	uxth	r3, r3
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d016      	beq.n	8009cdc <HAL_SPI_TransmitReceive+0x176>
 8009cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	d113      	bne.n	8009cdc <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cb8:	881a      	ldrh	r2, [r3, #0]
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cc4:	1c9a      	adds	r2, r3, #2
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009cce:	b29b      	uxth	r3, r3
 8009cd0:	3b01      	subs	r3, #1
 8009cd2:	b29a      	uxth	r2, r3
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	689b      	ldr	r3, [r3, #8]
 8009ce2:	f003 0301 	and.w	r3, r3, #1
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d119      	bne.n	8009d1e <HAL_SPI_TransmitReceive+0x1b8>
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009cee:	b29b      	uxth	r3, r3
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d014      	beq.n	8009d1e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	68da      	ldr	r2, [r3, #12]
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cfe:	b292      	uxth	r2, r2
 8009d00:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d06:	1c9a      	adds	r2, r3, #2
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d10:	b29b      	uxth	r3, r3
 8009d12:	3b01      	subs	r3, #1
 8009d14:	b29a      	uxth	r2, r3
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009d1e:	f7fc f979 	bl	8006014 <HAL_GetTick>
 8009d22:	4602      	mov	r2, r0
 8009d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d26:	1ad3      	subs	r3, r2, r3
 8009d28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d807      	bhi.n	8009d3e <HAL_SPI_TransmitReceive+0x1d8>
 8009d2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d34:	d003      	beq.n	8009d3e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009d36:	2303      	movs	r3, #3
 8009d38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009d3c:	e0a7      	b.n	8009e8e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d42:	b29b      	uxth	r3, r3
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d1a6      	bne.n	8009c96 <HAL_SPI_TransmitReceive+0x130>
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d4c:	b29b      	uxth	r3, r3
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d1a1      	bne.n	8009c96 <HAL_SPI_TransmitReceive+0x130>
 8009d52:	e07c      	b.n	8009e4e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d002      	beq.n	8009d62 <HAL_SPI_TransmitReceive+0x1fc>
 8009d5c:	8b7b      	ldrh	r3, [r7, #26]
 8009d5e:	2b01      	cmp	r3, #1
 8009d60:	d16b      	bne.n	8009e3a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	330c      	adds	r3, #12
 8009d6c:	7812      	ldrb	r2, [r2, #0]
 8009d6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d74:	1c5a      	adds	r2, r3, #1
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	3b01      	subs	r3, #1
 8009d82:	b29a      	uxth	r2, r3
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009d88:	e057      	b.n	8009e3a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	689b      	ldr	r3, [r3, #8]
 8009d90:	f003 0302 	and.w	r3, r3, #2
 8009d94:	2b02      	cmp	r3, #2
 8009d96:	d11c      	bne.n	8009dd2 <HAL_SPI_TransmitReceive+0x26c>
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d017      	beq.n	8009dd2 <HAL_SPI_TransmitReceive+0x26c>
 8009da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d114      	bne.n	8009dd2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	330c      	adds	r3, #12
 8009db2:	7812      	ldrb	r2, [r2, #0]
 8009db4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dba:	1c5a      	adds	r2, r3, #1
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009dc4:	b29b      	uxth	r3, r3
 8009dc6:	3b01      	subs	r3, #1
 8009dc8:	b29a      	uxth	r2, r3
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	f003 0301 	and.w	r3, r3, #1
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d119      	bne.n	8009e14 <HAL_SPI_TransmitReceive+0x2ae>
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009de4:	b29b      	uxth	r3, r3
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d014      	beq.n	8009e14 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	68da      	ldr	r2, [r3, #12]
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009df4:	b2d2      	uxtb	r2, r2
 8009df6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dfc:	1c5a      	adds	r2, r3, #1
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	3b01      	subs	r3, #1
 8009e0a:	b29a      	uxth	r2, r3
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009e10:	2301      	movs	r3, #1
 8009e12:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009e14:	f7fc f8fe 	bl	8006014 <HAL_GetTick>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1c:	1ad3      	subs	r3, r2, r3
 8009e1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e20:	429a      	cmp	r2, r3
 8009e22:	d803      	bhi.n	8009e2c <HAL_SPI_TransmitReceive+0x2c6>
 8009e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e2a:	d102      	bne.n	8009e32 <HAL_SPI_TransmitReceive+0x2cc>
 8009e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d103      	bne.n	8009e3a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009e32:	2303      	movs	r3, #3
 8009e34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009e38:	e029      	b.n	8009e8e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009e3e:	b29b      	uxth	r3, r3
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d1a2      	bne.n	8009d8a <HAL_SPI_TransmitReceive+0x224>
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d19d      	bne.n	8009d8a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009e4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e50:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f000 f918 	bl	800a088 <SPI_EndRxTxTransaction>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d006      	beq.n	8009e6c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009e5e:	2301      	movs	r3, #1
 8009e60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	2220      	movs	r2, #32
 8009e68:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009e6a:	e010      	b.n	8009e8e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	689b      	ldr	r3, [r3, #8]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d10b      	bne.n	8009e8c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009e74:	2300      	movs	r3, #0
 8009e76:	617b      	str	r3, [r7, #20]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	68db      	ldr	r3, [r3, #12]
 8009e7e:	617b      	str	r3, [r7, #20]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	689b      	ldr	r3, [r3, #8]
 8009e86:	617b      	str	r3, [r7, #20]
 8009e88:	697b      	ldr	r3, [r7, #20]
 8009e8a:	e000      	b.n	8009e8e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009e8c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	2201      	movs	r2, #1
 8009e92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009e9e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3730      	adds	r7, #48	; 0x30
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}
	...

08009eac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b088      	sub	sp, #32
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	60b9      	str	r1, [r7, #8]
 8009eb6:	603b      	str	r3, [r7, #0]
 8009eb8:	4613      	mov	r3, r2
 8009eba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009ebc:	f7fc f8aa 	bl	8006014 <HAL_GetTick>
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ec4:	1a9b      	subs	r3, r3, r2
 8009ec6:	683a      	ldr	r2, [r7, #0]
 8009ec8:	4413      	add	r3, r2
 8009eca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009ecc:	f7fc f8a2 	bl	8006014 <HAL_GetTick>
 8009ed0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009ed2:	4b39      	ldr	r3, [pc, #228]	; (8009fb8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	015b      	lsls	r3, r3, #5
 8009ed8:	0d1b      	lsrs	r3, r3, #20
 8009eda:	69fa      	ldr	r2, [r7, #28]
 8009edc:	fb02 f303 	mul.w	r3, r2, r3
 8009ee0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ee2:	e054      	b.n	8009f8e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009ee4:	683b      	ldr	r3, [r7, #0]
 8009ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eea:	d050      	beq.n	8009f8e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009eec:	f7fc f892 	bl	8006014 <HAL_GetTick>
 8009ef0:	4602      	mov	r2, r0
 8009ef2:	69bb      	ldr	r3, [r7, #24]
 8009ef4:	1ad3      	subs	r3, r2, r3
 8009ef6:	69fa      	ldr	r2, [r7, #28]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d902      	bls.n	8009f02 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009efc:	69fb      	ldr	r3, [r7, #28]
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d13d      	bne.n	8009f7e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	685a      	ldr	r2, [r3, #4]
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009f10:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	685b      	ldr	r3, [r3, #4]
 8009f16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009f1a:	d111      	bne.n	8009f40 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f24:	d004      	beq.n	8009f30 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	689b      	ldr	r3, [r3, #8]
 8009f2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f2e:	d107      	bne.n	8009f40 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681a      	ldr	r2, [r3, #0]
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f3e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009f48:	d10f      	bne.n	8009f6a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681a      	ldr	r2, [r3, #0]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009f58:	601a      	str	r2, [r3, #0]
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009f68:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2200      	movs	r2, #0
 8009f76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009f7a:	2303      	movs	r3, #3
 8009f7c:	e017      	b.n	8009fae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d101      	bne.n	8009f88 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009f84:	2300      	movs	r3, #0
 8009f86:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	3b01      	subs	r3, #1
 8009f8c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	689a      	ldr	r2, [r3, #8]
 8009f94:	68bb      	ldr	r3, [r7, #8]
 8009f96:	4013      	ands	r3, r2
 8009f98:	68ba      	ldr	r2, [r7, #8]
 8009f9a:	429a      	cmp	r2, r3
 8009f9c:	bf0c      	ite	eq
 8009f9e:	2301      	moveq	r3, #1
 8009fa0:	2300      	movne	r3, #0
 8009fa2:	b2db      	uxtb	r3, r3
 8009fa4:	461a      	mov	r2, r3
 8009fa6:	79fb      	ldrb	r3, [r7, #7]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d19b      	bne.n	8009ee4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009fac:	2300      	movs	r3, #0
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	3720      	adds	r7, #32
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	bd80      	pop	{r7, pc}
 8009fb6:	bf00      	nop
 8009fb8:	20000054 	.word	0x20000054

08009fbc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b086      	sub	sp, #24
 8009fc0:	af02      	add	r7, sp, #8
 8009fc2:	60f8      	str	r0, [r7, #12]
 8009fc4:	60b9      	str	r1, [r7, #8]
 8009fc6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009fd0:	d111      	bne.n	8009ff6 <SPI_EndRxTransaction+0x3a>
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	689b      	ldr	r3, [r3, #8]
 8009fd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fda:	d004      	beq.n	8009fe6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	689b      	ldr	r3, [r3, #8]
 8009fe0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009fe4:	d107      	bne.n	8009ff6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ff4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ffe:	d12a      	bne.n	800a056 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	689b      	ldr	r3, [r3, #8]
 800a004:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a008:	d012      	beq.n	800a030 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	9300      	str	r3, [sp, #0]
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	2200      	movs	r2, #0
 800a012:	2180      	movs	r1, #128	; 0x80
 800a014:	68f8      	ldr	r0, [r7, #12]
 800a016:	f7ff ff49 	bl	8009eac <SPI_WaitFlagStateUntilTimeout>
 800a01a:	4603      	mov	r3, r0
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d02d      	beq.n	800a07c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a024:	f043 0220 	orr.w	r2, r3, #32
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a02c:	2303      	movs	r3, #3
 800a02e:	e026      	b.n	800a07e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	9300      	str	r3, [sp, #0]
 800a034:	68bb      	ldr	r3, [r7, #8]
 800a036:	2200      	movs	r2, #0
 800a038:	2101      	movs	r1, #1
 800a03a:	68f8      	ldr	r0, [r7, #12]
 800a03c:	f7ff ff36 	bl	8009eac <SPI_WaitFlagStateUntilTimeout>
 800a040:	4603      	mov	r3, r0
 800a042:	2b00      	cmp	r3, #0
 800a044:	d01a      	beq.n	800a07c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a04a:	f043 0220 	orr.w	r2, r3, #32
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a052:	2303      	movs	r3, #3
 800a054:	e013      	b.n	800a07e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	9300      	str	r3, [sp, #0]
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	2200      	movs	r2, #0
 800a05e:	2101      	movs	r1, #1
 800a060:	68f8      	ldr	r0, [r7, #12]
 800a062:	f7ff ff23 	bl	8009eac <SPI_WaitFlagStateUntilTimeout>
 800a066:	4603      	mov	r3, r0
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d007      	beq.n	800a07c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a070:	f043 0220 	orr.w	r2, r3, #32
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a078:	2303      	movs	r3, #3
 800a07a:	e000      	b.n	800a07e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a07c:	2300      	movs	r3, #0
}
 800a07e:	4618      	mov	r0, r3
 800a080:	3710      	adds	r7, #16
 800a082:	46bd      	mov	sp, r7
 800a084:	bd80      	pop	{r7, pc}
	...

0800a088 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b088      	sub	sp, #32
 800a08c:	af02      	add	r7, sp, #8
 800a08e:	60f8      	str	r0, [r7, #12]
 800a090:	60b9      	str	r1, [r7, #8]
 800a092:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a094:	4b1b      	ldr	r3, [pc, #108]	; (800a104 <SPI_EndRxTxTransaction+0x7c>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	4a1b      	ldr	r2, [pc, #108]	; (800a108 <SPI_EndRxTxTransaction+0x80>)
 800a09a:	fba2 2303 	umull	r2, r3, r2, r3
 800a09e:	0d5b      	lsrs	r3, r3, #21
 800a0a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a0a4:	fb02 f303 	mul.w	r3, r2, r3
 800a0a8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a0b2:	d112      	bne.n	800a0da <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	9300      	str	r3, [sp, #0]
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	2180      	movs	r1, #128	; 0x80
 800a0be:	68f8      	ldr	r0, [r7, #12]
 800a0c0:	f7ff fef4 	bl	8009eac <SPI_WaitFlagStateUntilTimeout>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d016      	beq.n	800a0f8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0ce:	f043 0220 	orr.w	r2, r3, #32
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a0d6:	2303      	movs	r3, #3
 800a0d8:	e00f      	b.n	800a0fa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a0da:	697b      	ldr	r3, [r7, #20]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d00a      	beq.n	800a0f6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a0e0:	697b      	ldr	r3, [r7, #20]
 800a0e2:	3b01      	subs	r3, #1
 800a0e4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	689b      	ldr	r3, [r3, #8]
 800a0ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0f0:	2b80      	cmp	r3, #128	; 0x80
 800a0f2:	d0f2      	beq.n	800a0da <SPI_EndRxTxTransaction+0x52>
 800a0f4:	e000      	b.n	800a0f8 <SPI_EndRxTxTransaction+0x70>
        break;
 800a0f6:	bf00      	nop
  }

  return HAL_OK;
 800a0f8:	2300      	movs	r3, #0
}
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	3718      	adds	r7, #24
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}
 800a102:	bf00      	nop
 800a104:	20000054 	.word	0x20000054
 800a108:	165e9f81 	.word	0x165e9f81

0800a10c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 800a10c:	b580      	push	{r7, lr}
 800a10e:	b084      	sub	sp, #16
 800a110:	af00      	add	r7, sp, #0
 800a112:	60f8      	str	r0, [r7, #12]
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d101      	bne.n	800a122 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800a11e:	2301      	movs	r3, #1
 800a120:	e034      	b.n	800a18c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800a128:	b2db      	uxtb	r3, r3
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d106      	bne.n	800a13c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2200      	movs	r2, #0
 800a132:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800a136:	68f8      	ldr	r0, [r7, #12]
 800a138:	f7fb fa36 	bl	80055a8 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681a      	ldr	r2, [r3, #0]
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	3308      	adds	r3, #8
 800a144:	4619      	mov	r1, r3
 800a146:	4610      	mov	r0, r2
 800a148:	f001 f898 	bl	800b27c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	6818      	ldr	r0, [r3, #0]
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	689b      	ldr	r3, [r3, #8]
 800a154:	461a      	mov	r2, r3
 800a156:	68b9      	ldr	r1, [r7, #8]
 800a158:	f001 f8e2 	bl	800b320 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	6858      	ldr	r0, [r3, #4]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	689a      	ldr	r2, [r3, #8]
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a168:	6879      	ldr	r1, [r7, #4]
 800a16a:	f001 f917 	bl	800b39c <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	68fa      	ldr	r2, [r7, #12]
 800a174:	6892      	ldr	r2, [r2, #8]
 800a176:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	68fa      	ldr	r2, [r7, #12]
 800a180:	6892      	ldr	r2, [r2, #8]
 800a182:	f041 0101 	orr.w	r1, r1, #1
 800a186:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800a18a:	2300      	movs	r3, #0
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3710      	adds	r7, #16
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}

0800a194 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d101      	bne.n	800a1a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	e03f      	b.n	800a226 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a1ac:	b2db      	uxtb	r3, r3
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d106      	bne.n	800a1c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f7fb f958 	bl	8005470 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2224      	movs	r2, #36	; 0x24
 800a1c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	68da      	ldr	r2, [r3, #12]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a1d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f000 fddb 	bl	800ad94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	691a      	ldr	r2, [r3, #16]
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a1ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	695a      	ldr	r2, [r3, #20]
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a1fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68da      	ldr	r2, [r3, #12]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a20c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2200      	movs	r2, #0
 800a212:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2220      	movs	r2, #32
 800a218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2220      	movs	r2, #32
 800a220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a224:	2300      	movs	r3, #0
}
 800a226:	4618      	mov	r0, r3
 800a228:	3708      	adds	r7, #8
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}

0800a22e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a22e:	b580      	push	{r7, lr}
 800a230:	b08a      	sub	sp, #40	; 0x28
 800a232:	af02      	add	r7, sp, #8
 800a234:	60f8      	str	r0, [r7, #12]
 800a236:	60b9      	str	r1, [r7, #8]
 800a238:	603b      	str	r3, [r7, #0]
 800a23a:	4613      	mov	r3, r2
 800a23c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a23e:	2300      	movs	r3, #0
 800a240:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a248:	b2db      	uxtb	r3, r3
 800a24a:	2b20      	cmp	r3, #32
 800a24c:	d17c      	bne.n	800a348 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d002      	beq.n	800a25a <HAL_UART_Transmit+0x2c>
 800a254:	88fb      	ldrh	r3, [r7, #6]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d101      	bne.n	800a25e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a25a:	2301      	movs	r3, #1
 800a25c:	e075      	b.n	800a34a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a264:	2b01      	cmp	r3, #1
 800a266:	d101      	bne.n	800a26c <HAL_UART_Transmit+0x3e>
 800a268:	2302      	movs	r3, #2
 800a26a:	e06e      	b.n	800a34a <HAL_UART_Transmit+0x11c>
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	2201      	movs	r2, #1
 800a270:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2200      	movs	r2, #0
 800a278:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	2221      	movs	r2, #33	; 0x21
 800a27e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a282:	f7fb fec7 	bl	8006014 <HAL_GetTick>
 800a286:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	88fa      	ldrh	r2, [r7, #6]
 800a28c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	88fa      	ldrh	r2, [r7, #6]
 800a292:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a29c:	d108      	bne.n	800a2b0 <HAL_UART_Transmit+0x82>
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	691b      	ldr	r3, [r3, #16]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d104      	bne.n	800a2b0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a2aa:	68bb      	ldr	r3, [r7, #8]
 800a2ac:	61bb      	str	r3, [r7, #24]
 800a2ae:	e003      	b.n	800a2b8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a2c0:	e02a      	b.n	800a318 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	9300      	str	r3, [sp, #0]
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	2180      	movs	r1, #128	; 0x80
 800a2cc:	68f8      	ldr	r0, [r7, #12]
 800a2ce:	f000 fb1f 	bl	800a910 <UART_WaitOnFlagUntilTimeout>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d001      	beq.n	800a2dc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a2d8:	2303      	movs	r3, #3
 800a2da:	e036      	b.n	800a34a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a2dc:	69fb      	ldr	r3, [r7, #28]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d10b      	bne.n	800a2fa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a2e2:	69bb      	ldr	r3, [r7, #24]
 800a2e4:	881b      	ldrh	r3, [r3, #0]
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a2f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a2f2:	69bb      	ldr	r3, [r7, #24]
 800a2f4:	3302      	adds	r3, #2
 800a2f6:	61bb      	str	r3, [r7, #24]
 800a2f8:	e007      	b.n	800a30a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	781a      	ldrb	r2, [r3, #0]
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a304:	69fb      	ldr	r3, [r7, #28]
 800a306:	3301      	adds	r3, #1
 800a308:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a30e:	b29b      	uxth	r3, r3
 800a310:	3b01      	subs	r3, #1
 800a312:	b29a      	uxth	r2, r3
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a31c:	b29b      	uxth	r3, r3
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d1cf      	bne.n	800a2c2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	9300      	str	r3, [sp, #0]
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	2200      	movs	r2, #0
 800a32a:	2140      	movs	r1, #64	; 0x40
 800a32c:	68f8      	ldr	r0, [r7, #12]
 800a32e:	f000 faef 	bl	800a910 <UART_WaitOnFlagUntilTimeout>
 800a332:	4603      	mov	r3, r0
 800a334:	2b00      	cmp	r3, #0
 800a336:	d001      	beq.n	800a33c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a338:	2303      	movs	r3, #3
 800a33a:	e006      	b.n	800a34a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	2220      	movs	r2, #32
 800a340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a344:	2300      	movs	r3, #0
 800a346:	e000      	b.n	800a34a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a348:	2302      	movs	r3, #2
  }
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3720      	adds	r7, #32
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}

0800a352 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b084      	sub	sp, #16
 800a356:	af00      	add	r7, sp, #0
 800a358:	60f8      	str	r0, [r7, #12]
 800a35a:	60b9      	str	r1, [r7, #8]
 800a35c:	4613      	mov	r3, r2
 800a35e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a366:	b2db      	uxtb	r3, r3
 800a368:	2b20      	cmp	r3, #32
 800a36a:	d11d      	bne.n	800a3a8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d002      	beq.n	800a378 <HAL_UART_Receive_IT+0x26>
 800a372:	88fb      	ldrh	r3, [r7, #6]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d101      	bne.n	800a37c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a378:	2301      	movs	r3, #1
 800a37a:	e016      	b.n	800a3aa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a382:	2b01      	cmp	r3, #1
 800a384:	d101      	bne.n	800a38a <HAL_UART_Receive_IT+0x38>
 800a386:	2302      	movs	r3, #2
 800a388:	e00f      	b.n	800a3aa <HAL_UART_Receive_IT+0x58>
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	2201      	movs	r2, #1
 800a38e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2200      	movs	r2, #0
 800a396:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a398:	88fb      	ldrh	r3, [r7, #6]
 800a39a:	461a      	mov	r2, r3
 800a39c:	68b9      	ldr	r1, [r7, #8]
 800a39e:	68f8      	ldr	r0, [r7, #12]
 800a3a0:	f000 fb24 	bl	800a9ec <UART_Start_Receive_IT>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	e000      	b.n	800a3aa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a3a8:	2302      	movs	r3, #2
  }
}
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	3710      	adds	r7, #16
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	bd80      	pop	{r7, pc}
	...

0800a3b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b0ba      	sub	sp, #232	; 0xe8
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	68db      	ldr	r3, [r3, #12]
 800a3cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	695b      	ldr	r3, [r3, #20]
 800a3d6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a3e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3ea:	f003 030f 	and.w	r3, r3, #15
 800a3ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a3f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d10f      	bne.n	800a41a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a3fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3fe:	f003 0320 	and.w	r3, r3, #32
 800a402:	2b00      	cmp	r3, #0
 800a404:	d009      	beq.n	800a41a <HAL_UART_IRQHandler+0x66>
 800a406:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a40a:	f003 0320 	and.w	r3, r3, #32
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d003      	beq.n	800a41a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 fc03 	bl	800ac1e <UART_Receive_IT>
      return;
 800a418:	e256      	b.n	800a8c8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a41a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a41e:	2b00      	cmp	r3, #0
 800a420:	f000 80de 	beq.w	800a5e0 <HAL_UART_IRQHandler+0x22c>
 800a424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a428:	f003 0301 	and.w	r3, r3, #1
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d106      	bne.n	800a43e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a434:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a438:	2b00      	cmp	r3, #0
 800a43a:	f000 80d1 	beq.w	800a5e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a43e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a442:	f003 0301 	and.w	r3, r3, #1
 800a446:	2b00      	cmp	r3, #0
 800a448:	d00b      	beq.n	800a462 <HAL_UART_IRQHandler+0xae>
 800a44a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a44e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a452:	2b00      	cmp	r3, #0
 800a454:	d005      	beq.n	800a462 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a45a:	f043 0201 	orr.w	r2, r3, #1
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a466:	f003 0304 	and.w	r3, r3, #4
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d00b      	beq.n	800a486 <HAL_UART_IRQHandler+0xd2>
 800a46e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a472:	f003 0301 	and.w	r3, r3, #1
 800a476:	2b00      	cmp	r3, #0
 800a478:	d005      	beq.n	800a486 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a47e:	f043 0202 	orr.w	r2, r3, #2
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a48a:	f003 0302 	and.w	r3, r3, #2
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d00b      	beq.n	800a4aa <HAL_UART_IRQHandler+0xf6>
 800a492:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a496:	f003 0301 	and.w	r3, r3, #1
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d005      	beq.n	800a4aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4a2:	f043 0204 	orr.w	r2, r3, #4
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a4aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4ae:	f003 0308 	and.w	r3, r3, #8
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d011      	beq.n	800a4da <HAL_UART_IRQHandler+0x126>
 800a4b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4ba:	f003 0320 	and.w	r3, r3, #32
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d105      	bne.n	800a4ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a4c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a4c6:	f003 0301 	and.w	r3, r3, #1
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d005      	beq.n	800a4da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d2:	f043 0208 	orr.w	r2, r3, #8
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	f000 81ed 	beq.w	800a8be <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a4e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4e8:	f003 0320 	and.w	r3, r3, #32
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d008      	beq.n	800a502 <HAL_UART_IRQHandler+0x14e>
 800a4f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4f4:	f003 0320 	and.w	r3, r3, #32
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d002      	beq.n	800a502 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f000 fb8e 	bl	800ac1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	695b      	ldr	r3, [r3, #20]
 800a508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a50c:	2b40      	cmp	r3, #64	; 0x40
 800a50e:	bf0c      	ite	eq
 800a510:	2301      	moveq	r3, #1
 800a512:	2300      	movne	r3, #0
 800a514:	b2db      	uxtb	r3, r3
 800a516:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a51e:	f003 0308 	and.w	r3, r3, #8
 800a522:	2b00      	cmp	r3, #0
 800a524:	d103      	bne.n	800a52e <HAL_UART_IRQHandler+0x17a>
 800a526:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d04f      	beq.n	800a5ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f000 fa96 	bl	800aa60 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	695b      	ldr	r3, [r3, #20]
 800a53a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a53e:	2b40      	cmp	r3, #64	; 0x40
 800a540:	d141      	bne.n	800a5c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	3314      	adds	r3, #20
 800a548:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a54c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a550:	e853 3f00 	ldrex	r3, [r3]
 800a554:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a558:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a55c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a560:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	3314      	adds	r3, #20
 800a56a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a56e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a572:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a576:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a57a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a57e:	e841 2300 	strex	r3, r2, [r1]
 800a582:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a586:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d1d9      	bne.n	800a542 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a592:	2b00      	cmp	r3, #0
 800a594:	d013      	beq.n	800a5be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a59a:	4a7d      	ldr	r2, [pc, #500]	; (800a790 <HAL_UART_IRQHandler+0x3dc>)
 800a59c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f7fb ff58 	bl	8006458 <HAL_DMA_Abort_IT>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d016      	beq.n	800a5dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5b4:	687a      	ldr	r2, [r7, #4]
 800a5b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a5b8:	4610      	mov	r0, r2
 800a5ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5bc:	e00e      	b.n	800a5dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f000 f990 	bl	800a8e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5c4:	e00a      	b.n	800a5dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 f98c 	bl	800a8e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5cc:	e006      	b.n	800a5dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f000 f988 	bl	800a8e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a5da:	e170      	b.n	800a8be <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5dc:	bf00      	nop
    return;
 800a5de:	e16e      	b.n	800a8be <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5e4:	2b01      	cmp	r3, #1
 800a5e6:	f040 814a 	bne.w	800a87e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a5ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5ee:	f003 0310 	and.w	r3, r3, #16
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	f000 8143 	beq.w	800a87e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a5f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5fc:	f003 0310 	and.w	r3, r3, #16
 800a600:	2b00      	cmp	r3, #0
 800a602:	f000 813c 	beq.w	800a87e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a606:	2300      	movs	r3, #0
 800a608:	60bb      	str	r3, [r7, #8]
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	60bb      	str	r3, [r7, #8]
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	60bb      	str	r3, [r7, #8]
 800a61a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	695b      	ldr	r3, [r3, #20]
 800a622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a626:	2b40      	cmp	r3, #64	; 0x40
 800a628:	f040 80b4 	bne.w	800a794 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a638:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f000 8140 	beq.w	800a8c2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a646:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a64a:	429a      	cmp	r2, r3
 800a64c:	f080 8139 	bcs.w	800a8c2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a656:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a65c:	69db      	ldr	r3, [r3, #28]
 800a65e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a662:	f000 8088 	beq.w	800a776 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	330c      	adds	r3, #12
 800a66c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a670:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a674:	e853 3f00 	ldrex	r3, [r3]
 800a678:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a67c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a680:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a684:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	330c      	adds	r3, #12
 800a68e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a692:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a696:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a69a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a69e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a6a2:	e841 2300 	strex	r3, r2, [r1]
 800a6a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a6aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d1d9      	bne.n	800a666 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	3314      	adds	r3, #20
 800a6b8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a6bc:	e853 3f00 	ldrex	r3, [r3]
 800a6c0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a6c2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a6c4:	f023 0301 	bic.w	r3, r3, #1
 800a6c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	3314      	adds	r3, #20
 800a6d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a6d6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a6da:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6dc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a6de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a6e2:	e841 2300 	strex	r3, r2, [r1]
 800a6e6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a6e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d1e1      	bne.n	800a6b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	3314      	adds	r3, #20
 800a6f4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a6f8:	e853 3f00 	ldrex	r3, [r3]
 800a6fc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a6fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a700:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a704:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	3314      	adds	r3, #20
 800a70e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a712:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a714:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a716:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a718:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a71a:	e841 2300 	strex	r3, r2, [r1]
 800a71e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a720:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a722:	2b00      	cmp	r3, #0
 800a724:	d1e3      	bne.n	800a6ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2220      	movs	r2, #32
 800a72a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2200      	movs	r2, #0
 800a732:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	330c      	adds	r3, #12
 800a73a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a73c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a73e:	e853 3f00 	ldrex	r3, [r3]
 800a742:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a744:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a746:	f023 0310 	bic.w	r3, r3, #16
 800a74a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	330c      	adds	r3, #12
 800a754:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a758:	65ba      	str	r2, [r7, #88]	; 0x58
 800a75a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a75c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a75e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a760:	e841 2300 	strex	r3, r2, [r1]
 800a764:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a766:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d1e3      	bne.n	800a734 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a770:	4618      	mov	r0, r3
 800a772:	f7fb fe01 	bl	8006378 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a77e:	b29b      	uxth	r3, r3
 800a780:	1ad3      	subs	r3, r2, r3
 800a782:	b29b      	uxth	r3, r3
 800a784:	4619      	mov	r1, r3
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f000 f8b6 	bl	800a8f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a78c:	e099      	b.n	800a8c2 <HAL_UART_IRQHandler+0x50e>
 800a78e:	bf00      	nop
 800a790:	0800ab27 	.word	0x0800ab27
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a79c:	b29b      	uxth	r3, r3
 800a79e:	1ad3      	subs	r3, r2, r3
 800a7a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a7a8:	b29b      	uxth	r3, r3
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	f000 808b 	beq.w	800a8c6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a7b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f000 8086 	beq.w	800a8c6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	330c      	adds	r3, #12
 800a7c0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7c4:	e853 3f00 	ldrex	r3, [r3]
 800a7c8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a7ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a7cc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a7d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	330c      	adds	r3, #12
 800a7da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a7de:	647a      	str	r2, [r7, #68]	; 0x44
 800a7e0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a7e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a7e6:	e841 2300 	strex	r3, r2, [r1]
 800a7ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a7ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d1e3      	bne.n	800a7ba <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	3314      	adds	r3, #20
 800a7f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7fc:	e853 3f00 	ldrex	r3, [r3]
 800a800:	623b      	str	r3, [r7, #32]
   return(result);
 800a802:	6a3b      	ldr	r3, [r7, #32]
 800a804:	f023 0301 	bic.w	r3, r3, #1
 800a808:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	3314      	adds	r3, #20
 800a812:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a816:	633a      	str	r2, [r7, #48]	; 0x30
 800a818:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a81a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a81c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a81e:	e841 2300 	strex	r3, r2, [r1]
 800a822:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a826:	2b00      	cmp	r3, #0
 800a828:	d1e3      	bne.n	800a7f2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2220      	movs	r2, #32
 800a82e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	330c      	adds	r3, #12
 800a83e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	e853 3f00 	ldrex	r3, [r3]
 800a846:	60fb      	str	r3, [r7, #12]
   return(result);
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f023 0310 	bic.w	r3, r3, #16
 800a84e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	330c      	adds	r3, #12
 800a858:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a85c:	61fa      	str	r2, [r7, #28]
 800a85e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a860:	69b9      	ldr	r1, [r7, #24]
 800a862:	69fa      	ldr	r2, [r7, #28]
 800a864:	e841 2300 	strex	r3, r2, [r1]
 800a868:	617b      	str	r3, [r7, #20]
   return(result);
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d1e3      	bne.n	800a838 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a870:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a874:	4619      	mov	r1, r3
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 f83e 	bl	800a8f8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a87c:	e023      	b.n	800a8c6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a87e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a886:	2b00      	cmp	r3, #0
 800a888:	d009      	beq.n	800a89e <HAL_UART_IRQHandler+0x4ea>
 800a88a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a88e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a892:	2b00      	cmp	r3, #0
 800a894:	d003      	beq.n	800a89e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 f959 	bl	800ab4e <UART_Transmit_IT>
    return;
 800a89c:	e014      	b.n	800a8c8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a89e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a8a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d00e      	beq.n	800a8c8 <HAL_UART_IRQHandler+0x514>
 800a8aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d008      	beq.n	800a8c8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 f999 	bl	800abee <UART_EndTransmit_IT>
    return;
 800a8bc:	e004      	b.n	800a8c8 <HAL_UART_IRQHandler+0x514>
    return;
 800a8be:	bf00      	nop
 800a8c0:	e002      	b.n	800a8c8 <HAL_UART_IRQHandler+0x514>
      return;
 800a8c2:	bf00      	nop
 800a8c4:	e000      	b.n	800a8c8 <HAL_UART_IRQHandler+0x514>
      return;
 800a8c6:	bf00      	nop
  }
}
 800a8c8:	37e8      	adds	r7, #232	; 0xe8
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}
 800a8ce:	bf00      	nop

0800a8d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a8d0:	b480      	push	{r7}
 800a8d2:	b083      	sub	sp, #12
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a8d8:	bf00      	nop
 800a8da:	370c      	adds	r7, #12
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e2:	4770      	bx	lr

0800a8e4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b083      	sub	sp, #12
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a8ec:	bf00      	nop
 800a8ee:	370c      	adds	r7, #12
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr

0800a8f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b083      	sub	sp, #12
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
 800a900:	460b      	mov	r3, r1
 800a902:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a904:	bf00      	nop
 800a906:	370c      	adds	r7, #12
 800a908:	46bd      	mov	sp, r7
 800a90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90e:	4770      	bx	lr

0800a910 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b090      	sub	sp, #64	; 0x40
 800a914:	af00      	add	r7, sp, #0
 800a916:	60f8      	str	r0, [r7, #12]
 800a918:	60b9      	str	r1, [r7, #8]
 800a91a:	603b      	str	r3, [r7, #0]
 800a91c:	4613      	mov	r3, r2
 800a91e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a920:	e050      	b.n	800a9c4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a924:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a928:	d04c      	beq.n	800a9c4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a92a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d007      	beq.n	800a940 <UART_WaitOnFlagUntilTimeout+0x30>
 800a930:	f7fb fb70 	bl	8006014 <HAL_GetTick>
 800a934:	4602      	mov	r2, r0
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	1ad3      	subs	r3, r2, r3
 800a93a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d241      	bcs.n	800a9c4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	330c      	adds	r3, #12
 800a946:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a94a:	e853 3f00 	ldrex	r3, [r3]
 800a94e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a952:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a956:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	330c      	adds	r3, #12
 800a95e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a960:	637a      	str	r2, [r7, #52]	; 0x34
 800a962:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a964:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a966:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a968:	e841 2300 	strex	r3, r2, [r1]
 800a96c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a96e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a970:	2b00      	cmp	r3, #0
 800a972:	d1e5      	bne.n	800a940 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	3314      	adds	r3, #20
 800a97a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	e853 3f00 	ldrex	r3, [r3]
 800a982:	613b      	str	r3, [r7, #16]
   return(result);
 800a984:	693b      	ldr	r3, [r7, #16]
 800a986:	f023 0301 	bic.w	r3, r3, #1
 800a98a:	63bb      	str	r3, [r7, #56]	; 0x38
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	3314      	adds	r3, #20
 800a992:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a994:	623a      	str	r2, [r7, #32]
 800a996:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a998:	69f9      	ldr	r1, [r7, #28]
 800a99a:	6a3a      	ldr	r2, [r7, #32]
 800a99c:	e841 2300 	strex	r3, r2, [r1]
 800a9a0:	61bb      	str	r3, [r7, #24]
   return(result);
 800a9a2:	69bb      	ldr	r3, [r7, #24]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d1e5      	bne.n	800a974 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2220      	movs	r2, #32
 800a9ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	2220      	movs	r2, #32
 800a9b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a9c0:	2303      	movs	r3, #3
 800a9c2:	e00f      	b.n	800a9e4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	681a      	ldr	r2, [r3, #0]
 800a9ca:	68bb      	ldr	r3, [r7, #8]
 800a9cc:	4013      	ands	r3, r2
 800a9ce:	68ba      	ldr	r2, [r7, #8]
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	bf0c      	ite	eq
 800a9d4:	2301      	moveq	r3, #1
 800a9d6:	2300      	movne	r3, #0
 800a9d8:	b2db      	uxtb	r3, r3
 800a9da:	461a      	mov	r2, r3
 800a9dc:	79fb      	ldrb	r3, [r7, #7]
 800a9de:	429a      	cmp	r2, r3
 800a9e0:	d09f      	beq.n	800a922 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a9e2:	2300      	movs	r3, #0
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	3740      	adds	r7, #64	; 0x40
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	bd80      	pop	{r7, pc}

0800a9ec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b085      	sub	sp, #20
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	60f8      	str	r0, [r7, #12]
 800a9f4:	60b9      	str	r1, [r7, #8]
 800a9f6:	4613      	mov	r3, r2
 800a9f8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	68ba      	ldr	r2, [r7, #8]
 800a9fe:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	88fa      	ldrh	r2, [r7, #6]
 800aa04:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	88fa      	ldrh	r2, [r7, #6]
 800aa0a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	2222      	movs	r2, #34	; 0x22
 800aa16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	68da      	ldr	r2, [r3, #12]
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800aa30:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	695a      	ldr	r2, [r3, #20]
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f042 0201 	orr.w	r2, r2, #1
 800aa40:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	68da      	ldr	r2, [r3, #12]
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f042 0220 	orr.w	r2, r2, #32
 800aa50:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aa52:	2300      	movs	r3, #0
}
 800aa54:	4618      	mov	r0, r3
 800aa56:	3714      	adds	r7, #20
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aa60:	b480      	push	{r7}
 800aa62:	b095      	sub	sp, #84	; 0x54
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	330c      	adds	r3, #12
 800aa6e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa72:	e853 3f00 	ldrex	r3, [r3]
 800aa76:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aa78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa7a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aa7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	330c      	adds	r3, #12
 800aa86:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800aa88:	643a      	str	r2, [r7, #64]	; 0x40
 800aa8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa8c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aa8e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aa90:	e841 2300 	strex	r3, r2, [r1]
 800aa94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aa96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d1e5      	bne.n	800aa68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	3314      	adds	r3, #20
 800aaa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaa4:	6a3b      	ldr	r3, [r7, #32]
 800aaa6:	e853 3f00 	ldrex	r3, [r3]
 800aaaa:	61fb      	str	r3, [r7, #28]
   return(result);
 800aaac:	69fb      	ldr	r3, [r7, #28]
 800aaae:	f023 0301 	bic.w	r3, r3, #1
 800aab2:	64bb      	str	r3, [r7, #72]	; 0x48
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	3314      	adds	r3, #20
 800aaba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aabc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800aabe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aac0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aac2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800aac4:	e841 2300 	strex	r3, r2, [r1]
 800aac8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aaca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d1e5      	bne.n	800aa9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	d119      	bne.n	800ab0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	330c      	adds	r3, #12
 800aade:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	e853 3f00 	ldrex	r3, [r3]
 800aae6:	60bb      	str	r3, [r7, #8]
   return(result);
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	f023 0310 	bic.w	r3, r3, #16
 800aaee:	647b      	str	r3, [r7, #68]	; 0x44
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	330c      	adds	r3, #12
 800aaf6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aaf8:	61ba      	str	r2, [r7, #24]
 800aafa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aafc:	6979      	ldr	r1, [r7, #20]
 800aafe:	69ba      	ldr	r2, [r7, #24]
 800ab00:	e841 2300 	strex	r3, r2, [r1]
 800ab04:	613b      	str	r3, [r7, #16]
   return(result);
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d1e5      	bne.n	800aad8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2220      	movs	r2, #32
 800ab10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2200      	movs	r2, #0
 800ab18:	631a      	str	r2, [r3, #48]	; 0x30
}
 800ab1a:	bf00      	nop
 800ab1c:	3754      	adds	r7, #84	; 0x54
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab24:	4770      	bx	lr

0800ab26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ab26:	b580      	push	{r7, lr}
 800ab28:	b084      	sub	sp, #16
 800ab2a:	af00      	add	r7, sp, #0
 800ab2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2200      	movs	r2, #0
 800ab38:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ab40:	68f8      	ldr	r0, [r7, #12]
 800ab42:	f7ff fecf 	bl	800a8e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab46:	bf00      	nop
 800ab48:	3710      	adds	r7, #16
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}

0800ab4e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ab4e:	b480      	push	{r7}
 800ab50:	b085      	sub	sp, #20
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	2b21      	cmp	r3, #33	; 0x21
 800ab60:	d13e      	bne.n	800abe0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab6a:	d114      	bne.n	800ab96 <UART_Transmit_IT+0x48>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	691b      	ldr	r3, [r3, #16]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d110      	bne.n	800ab96 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6a1b      	ldr	r3, [r3, #32]
 800ab78:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	881b      	ldrh	r3, [r3, #0]
 800ab7e:	461a      	mov	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab88:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	6a1b      	ldr	r3, [r3, #32]
 800ab8e:	1c9a      	adds	r2, r3, #2
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	621a      	str	r2, [r3, #32]
 800ab94:	e008      	b.n	800aba8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6a1b      	ldr	r3, [r3, #32]
 800ab9a:	1c59      	adds	r1, r3, #1
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	6211      	str	r1, [r2, #32]
 800aba0:	781a      	ldrb	r2, [r3, #0]
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800abac:	b29b      	uxth	r3, r3
 800abae:	3b01      	subs	r3, #1
 800abb0:	b29b      	uxth	r3, r3
 800abb2:	687a      	ldr	r2, [r7, #4]
 800abb4:	4619      	mov	r1, r3
 800abb6:	84d1      	strh	r1, [r2, #38]	; 0x26
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d10f      	bne.n	800abdc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	68da      	ldr	r2, [r3, #12]
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800abca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	68da      	ldr	r2, [r3, #12]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800abda:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800abdc:	2300      	movs	r3, #0
 800abde:	e000      	b.n	800abe2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800abe0:	2302      	movs	r3, #2
  }
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3714      	adds	r7, #20
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr

0800abee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800abee:	b580      	push	{r7, lr}
 800abf0:	b082      	sub	sp, #8
 800abf2:	af00      	add	r7, sp, #0
 800abf4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	68da      	ldr	r2, [r3, #12]
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2220      	movs	r2, #32
 800ac0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f7ff fe5e 	bl	800a8d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ac14:	2300      	movs	r3, #0
}
 800ac16:	4618      	mov	r0, r3
 800ac18:	3708      	adds	r7, #8
 800ac1a:	46bd      	mov	sp, r7
 800ac1c:	bd80      	pop	{r7, pc}

0800ac1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ac1e:	b580      	push	{r7, lr}
 800ac20:	b08c      	sub	sp, #48	; 0x30
 800ac22:	af00      	add	r7, sp, #0
 800ac24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ac2c:	b2db      	uxtb	r3, r3
 800ac2e:	2b22      	cmp	r3, #34	; 0x22
 800ac30:	f040 80ab 	bne.w	800ad8a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	689b      	ldr	r3, [r3, #8]
 800ac38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac3c:	d117      	bne.n	800ac6e <UART_Receive_IT+0x50>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	691b      	ldr	r3, [r3, #16]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d113      	bne.n	800ac6e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ac46:	2300      	movs	r3, #0
 800ac48:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac4e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac5c:	b29a      	uxth	r2, r3
 800ac5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac66:	1c9a      	adds	r2, r3, #2
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	629a      	str	r2, [r3, #40]	; 0x28
 800ac6c:	e026      	b.n	800acbc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac72:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ac74:	2300      	movs	r3, #0
 800ac76:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac80:	d007      	beq.n	800ac92 <UART_Receive_IT+0x74>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	689b      	ldr	r3, [r3, #8]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d10a      	bne.n	800aca0 <UART_Receive_IT+0x82>
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	691b      	ldr	r3, [r3, #16]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d106      	bne.n	800aca0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	b2da      	uxtb	r2, r3
 800ac9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac9c:	701a      	strb	r2, [r3, #0]
 800ac9e:	e008      	b.n	800acb2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	685b      	ldr	r3, [r3, #4]
 800aca6:	b2db      	uxtb	r3, r3
 800aca8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acac:	b2da      	uxtb	r2, r3
 800acae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acb0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acb6:	1c5a      	adds	r2, r3, #1
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	3b01      	subs	r3, #1
 800acc4:	b29b      	uxth	r3, r3
 800acc6:	687a      	ldr	r2, [r7, #4]
 800acc8:	4619      	mov	r1, r3
 800acca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800accc:	2b00      	cmp	r3, #0
 800acce:	d15a      	bne.n	800ad86 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	68da      	ldr	r2, [r3, #12]
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	f022 0220 	bic.w	r2, r2, #32
 800acde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	68da      	ldr	r2, [r3, #12]
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800acee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	695a      	ldr	r2, [r3, #20]
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	f022 0201 	bic.w	r2, r2, #1
 800acfe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2220      	movs	r2, #32
 800ad04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad0c:	2b01      	cmp	r3, #1
 800ad0e:	d135      	bne.n	800ad7c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2200      	movs	r2, #0
 800ad14:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	330c      	adds	r3, #12
 800ad1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad1e:	697b      	ldr	r3, [r7, #20]
 800ad20:	e853 3f00 	ldrex	r3, [r3]
 800ad24:	613b      	str	r3, [r7, #16]
   return(result);
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	f023 0310 	bic.w	r3, r3, #16
 800ad2c:	627b      	str	r3, [r7, #36]	; 0x24
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	330c      	adds	r3, #12
 800ad34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad36:	623a      	str	r2, [r7, #32]
 800ad38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad3a:	69f9      	ldr	r1, [r7, #28]
 800ad3c:	6a3a      	ldr	r2, [r7, #32]
 800ad3e:	e841 2300 	strex	r3, r2, [r1]
 800ad42:	61bb      	str	r3, [r7, #24]
   return(result);
 800ad44:	69bb      	ldr	r3, [r7, #24]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d1e5      	bne.n	800ad16 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f003 0310 	and.w	r3, r3, #16
 800ad54:	2b10      	cmp	r3, #16
 800ad56:	d10a      	bne.n	800ad6e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ad58:	2300      	movs	r3, #0
 800ad5a:	60fb      	str	r3, [r7, #12]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	60fb      	str	r3, [r7, #12]
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	60fb      	str	r3, [r7, #12]
 800ad6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ad72:	4619      	mov	r1, r3
 800ad74:	6878      	ldr	r0, [r7, #4]
 800ad76:	f7ff fdbf 	bl	800a8f8 <HAL_UARTEx_RxEventCallback>
 800ad7a:	e002      	b.n	800ad82 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f7f7 f913 	bl	8001fa8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ad82:	2300      	movs	r3, #0
 800ad84:	e002      	b.n	800ad8c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800ad86:	2300      	movs	r3, #0
 800ad88:	e000      	b.n	800ad8c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800ad8a:	2302      	movs	r3, #2
  }
}
 800ad8c:	4618      	mov	r0, r3
 800ad8e:	3730      	adds	r7, #48	; 0x30
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ad94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad98:	b0c0      	sub	sp, #256	; 0x100
 800ad9a:	af00      	add	r7, sp, #0
 800ad9c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ada0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	691b      	ldr	r3, [r3, #16]
 800ada8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800adac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adb0:	68d9      	ldr	r1, [r3, #12]
 800adb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adb6:	681a      	ldr	r2, [r3, #0]
 800adb8:	ea40 0301 	orr.w	r3, r0, r1
 800adbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800adbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adc2:	689a      	ldr	r2, [r3, #8]
 800adc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adc8:	691b      	ldr	r3, [r3, #16]
 800adca:	431a      	orrs	r2, r3
 800adcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800add0:	695b      	ldr	r3, [r3, #20]
 800add2:	431a      	orrs	r2, r3
 800add4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800add8:	69db      	ldr	r3, [r3, #28]
 800adda:	4313      	orrs	r3, r2
 800addc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800ade0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	68db      	ldr	r3, [r3, #12]
 800ade8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800adec:	f021 010c 	bic.w	r1, r1, #12
 800adf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adf4:	681a      	ldr	r2, [r3, #0]
 800adf6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800adfa:	430b      	orrs	r3, r1
 800adfc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800adfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	695b      	ldr	r3, [r3, #20]
 800ae06:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ae0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae0e:	6999      	ldr	r1, [r3, #24]
 800ae10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae14:	681a      	ldr	r2, [r3, #0]
 800ae16:	ea40 0301 	orr.w	r3, r0, r1
 800ae1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ae1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae20:	681a      	ldr	r2, [r3, #0]
 800ae22:	4b8f      	ldr	r3, [pc, #572]	; (800b060 <UART_SetConfig+0x2cc>)
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d005      	beq.n	800ae34 <UART_SetConfig+0xa0>
 800ae28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae2c:	681a      	ldr	r2, [r3, #0]
 800ae2e:	4b8d      	ldr	r3, [pc, #564]	; (800b064 <UART_SetConfig+0x2d0>)
 800ae30:	429a      	cmp	r2, r3
 800ae32:	d104      	bne.n	800ae3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ae34:	f7fe f864 	bl	8008f00 <HAL_RCC_GetPCLK2Freq>
 800ae38:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ae3c:	e003      	b.n	800ae46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ae3e:	f7fe f84b 	bl	8008ed8 <HAL_RCC_GetPCLK1Freq>
 800ae42:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae4a:	69db      	ldr	r3, [r3, #28]
 800ae4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae50:	f040 810c 	bne.w	800b06c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ae54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ae58:	2200      	movs	r2, #0
 800ae5a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ae5e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ae62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ae66:	4622      	mov	r2, r4
 800ae68:	462b      	mov	r3, r5
 800ae6a:	1891      	adds	r1, r2, r2
 800ae6c:	65b9      	str	r1, [r7, #88]	; 0x58
 800ae6e:	415b      	adcs	r3, r3
 800ae70:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ae72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ae76:	4621      	mov	r1, r4
 800ae78:	eb12 0801 	adds.w	r8, r2, r1
 800ae7c:	4629      	mov	r1, r5
 800ae7e:	eb43 0901 	adc.w	r9, r3, r1
 800ae82:	f04f 0200 	mov.w	r2, #0
 800ae86:	f04f 0300 	mov.w	r3, #0
 800ae8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ae8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ae92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ae96:	4690      	mov	r8, r2
 800ae98:	4699      	mov	r9, r3
 800ae9a:	4623      	mov	r3, r4
 800ae9c:	eb18 0303 	adds.w	r3, r8, r3
 800aea0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800aea4:	462b      	mov	r3, r5
 800aea6:	eb49 0303 	adc.w	r3, r9, r3
 800aeaa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800aeae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800aeba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800aebe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800aec2:	460b      	mov	r3, r1
 800aec4:	18db      	adds	r3, r3, r3
 800aec6:	653b      	str	r3, [r7, #80]	; 0x50
 800aec8:	4613      	mov	r3, r2
 800aeca:	eb42 0303 	adc.w	r3, r2, r3
 800aece:	657b      	str	r3, [r7, #84]	; 0x54
 800aed0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800aed4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800aed8:	f7f5 fed6 	bl	8000c88 <__aeabi_uldivmod>
 800aedc:	4602      	mov	r2, r0
 800aede:	460b      	mov	r3, r1
 800aee0:	4b61      	ldr	r3, [pc, #388]	; (800b068 <UART_SetConfig+0x2d4>)
 800aee2:	fba3 2302 	umull	r2, r3, r3, r2
 800aee6:	095b      	lsrs	r3, r3, #5
 800aee8:	011c      	lsls	r4, r3, #4
 800aeea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aeee:	2200      	movs	r2, #0
 800aef0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aef4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800aef8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800aefc:	4642      	mov	r2, r8
 800aefe:	464b      	mov	r3, r9
 800af00:	1891      	adds	r1, r2, r2
 800af02:	64b9      	str	r1, [r7, #72]	; 0x48
 800af04:	415b      	adcs	r3, r3
 800af06:	64fb      	str	r3, [r7, #76]	; 0x4c
 800af08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800af0c:	4641      	mov	r1, r8
 800af0e:	eb12 0a01 	adds.w	sl, r2, r1
 800af12:	4649      	mov	r1, r9
 800af14:	eb43 0b01 	adc.w	fp, r3, r1
 800af18:	f04f 0200 	mov.w	r2, #0
 800af1c:	f04f 0300 	mov.w	r3, #0
 800af20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800af24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800af28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800af2c:	4692      	mov	sl, r2
 800af2e:	469b      	mov	fp, r3
 800af30:	4643      	mov	r3, r8
 800af32:	eb1a 0303 	adds.w	r3, sl, r3
 800af36:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800af3a:	464b      	mov	r3, r9
 800af3c:	eb4b 0303 	adc.w	r3, fp, r3
 800af40:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800af44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af48:	685b      	ldr	r3, [r3, #4]
 800af4a:	2200      	movs	r2, #0
 800af4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800af50:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800af54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800af58:	460b      	mov	r3, r1
 800af5a:	18db      	adds	r3, r3, r3
 800af5c:	643b      	str	r3, [r7, #64]	; 0x40
 800af5e:	4613      	mov	r3, r2
 800af60:	eb42 0303 	adc.w	r3, r2, r3
 800af64:	647b      	str	r3, [r7, #68]	; 0x44
 800af66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800af6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800af6e:	f7f5 fe8b 	bl	8000c88 <__aeabi_uldivmod>
 800af72:	4602      	mov	r2, r0
 800af74:	460b      	mov	r3, r1
 800af76:	4611      	mov	r1, r2
 800af78:	4b3b      	ldr	r3, [pc, #236]	; (800b068 <UART_SetConfig+0x2d4>)
 800af7a:	fba3 2301 	umull	r2, r3, r3, r1
 800af7e:	095b      	lsrs	r3, r3, #5
 800af80:	2264      	movs	r2, #100	; 0x64
 800af82:	fb02 f303 	mul.w	r3, r2, r3
 800af86:	1acb      	subs	r3, r1, r3
 800af88:	00db      	lsls	r3, r3, #3
 800af8a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800af8e:	4b36      	ldr	r3, [pc, #216]	; (800b068 <UART_SetConfig+0x2d4>)
 800af90:	fba3 2302 	umull	r2, r3, r3, r2
 800af94:	095b      	lsrs	r3, r3, #5
 800af96:	005b      	lsls	r3, r3, #1
 800af98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800af9c:	441c      	add	r4, r3
 800af9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800afa2:	2200      	movs	r2, #0
 800afa4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800afa8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800afac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800afb0:	4642      	mov	r2, r8
 800afb2:	464b      	mov	r3, r9
 800afb4:	1891      	adds	r1, r2, r2
 800afb6:	63b9      	str	r1, [r7, #56]	; 0x38
 800afb8:	415b      	adcs	r3, r3
 800afba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800afbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800afc0:	4641      	mov	r1, r8
 800afc2:	1851      	adds	r1, r2, r1
 800afc4:	6339      	str	r1, [r7, #48]	; 0x30
 800afc6:	4649      	mov	r1, r9
 800afc8:	414b      	adcs	r3, r1
 800afca:	637b      	str	r3, [r7, #52]	; 0x34
 800afcc:	f04f 0200 	mov.w	r2, #0
 800afd0:	f04f 0300 	mov.w	r3, #0
 800afd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800afd8:	4659      	mov	r1, fp
 800afda:	00cb      	lsls	r3, r1, #3
 800afdc:	4651      	mov	r1, sl
 800afde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800afe2:	4651      	mov	r1, sl
 800afe4:	00ca      	lsls	r2, r1, #3
 800afe6:	4610      	mov	r0, r2
 800afe8:	4619      	mov	r1, r3
 800afea:	4603      	mov	r3, r0
 800afec:	4642      	mov	r2, r8
 800afee:	189b      	adds	r3, r3, r2
 800aff0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800aff4:	464b      	mov	r3, r9
 800aff6:	460a      	mov	r2, r1
 800aff8:	eb42 0303 	adc.w	r3, r2, r3
 800affc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b004:	685b      	ldr	r3, [r3, #4]
 800b006:	2200      	movs	r2, #0
 800b008:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b00c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b010:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b014:	460b      	mov	r3, r1
 800b016:	18db      	adds	r3, r3, r3
 800b018:	62bb      	str	r3, [r7, #40]	; 0x28
 800b01a:	4613      	mov	r3, r2
 800b01c:	eb42 0303 	adc.w	r3, r2, r3
 800b020:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b022:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b026:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b02a:	f7f5 fe2d 	bl	8000c88 <__aeabi_uldivmod>
 800b02e:	4602      	mov	r2, r0
 800b030:	460b      	mov	r3, r1
 800b032:	4b0d      	ldr	r3, [pc, #52]	; (800b068 <UART_SetConfig+0x2d4>)
 800b034:	fba3 1302 	umull	r1, r3, r3, r2
 800b038:	095b      	lsrs	r3, r3, #5
 800b03a:	2164      	movs	r1, #100	; 0x64
 800b03c:	fb01 f303 	mul.w	r3, r1, r3
 800b040:	1ad3      	subs	r3, r2, r3
 800b042:	00db      	lsls	r3, r3, #3
 800b044:	3332      	adds	r3, #50	; 0x32
 800b046:	4a08      	ldr	r2, [pc, #32]	; (800b068 <UART_SetConfig+0x2d4>)
 800b048:	fba2 2303 	umull	r2, r3, r2, r3
 800b04c:	095b      	lsrs	r3, r3, #5
 800b04e:	f003 0207 	and.w	r2, r3, #7
 800b052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	4422      	add	r2, r4
 800b05a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b05c:	e105      	b.n	800b26a <UART_SetConfig+0x4d6>
 800b05e:	bf00      	nop
 800b060:	40011000 	.word	0x40011000
 800b064:	40011400 	.word	0x40011400
 800b068:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b06c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b070:	2200      	movs	r2, #0
 800b072:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b076:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b07a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b07e:	4642      	mov	r2, r8
 800b080:	464b      	mov	r3, r9
 800b082:	1891      	adds	r1, r2, r2
 800b084:	6239      	str	r1, [r7, #32]
 800b086:	415b      	adcs	r3, r3
 800b088:	627b      	str	r3, [r7, #36]	; 0x24
 800b08a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b08e:	4641      	mov	r1, r8
 800b090:	1854      	adds	r4, r2, r1
 800b092:	4649      	mov	r1, r9
 800b094:	eb43 0501 	adc.w	r5, r3, r1
 800b098:	f04f 0200 	mov.w	r2, #0
 800b09c:	f04f 0300 	mov.w	r3, #0
 800b0a0:	00eb      	lsls	r3, r5, #3
 800b0a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b0a6:	00e2      	lsls	r2, r4, #3
 800b0a8:	4614      	mov	r4, r2
 800b0aa:	461d      	mov	r5, r3
 800b0ac:	4643      	mov	r3, r8
 800b0ae:	18e3      	adds	r3, r4, r3
 800b0b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b0b4:	464b      	mov	r3, r9
 800b0b6:	eb45 0303 	adc.w	r3, r5, r3
 800b0ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b0be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b0c2:	685b      	ldr	r3, [r3, #4]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b0ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b0ce:	f04f 0200 	mov.w	r2, #0
 800b0d2:	f04f 0300 	mov.w	r3, #0
 800b0d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b0da:	4629      	mov	r1, r5
 800b0dc:	008b      	lsls	r3, r1, #2
 800b0de:	4621      	mov	r1, r4
 800b0e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b0e4:	4621      	mov	r1, r4
 800b0e6:	008a      	lsls	r2, r1, #2
 800b0e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b0ec:	f7f5 fdcc 	bl	8000c88 <__aeabi_uldivmod>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	460b      	mov	r3, r1
 800b0f4:	4b60      	ldr	r3, [pc, #384]	; (800b278 <UART_SetConfig+0x4e4>)
 800b0f6:	fba3 2302 	umull	r2, r3, r3, r2
 800b0fa:	095b      	lsrs	r3, r3, #5
 800b0fc:	011c      	lsls	r4, r3, #4
 800b0fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b102:	2200      	movs	r2, #0
 800b104:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b108:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b10c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b110:	4642      	mov	r2, r8
 800b112:	464b      	mov	r3, r9
 800b114:	1891      	adds	r1, r2, r2
 800b116:	61b9      	str	r1, [r7, #24]
 800b118:	415b      	adcs	r3, r3
 800b11a:	61fb      	str	r3, [r7, #28]
 800b11c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b120:	4641      	mov	r1, r8
 800b122:	1851      	adds	r1, r2, r1
 800b124:	6139      	str	r1, [r7, #16]
 800b126:	4649      	mov	r1, r9
 800b128:	414b      	adcs	r3, r1
 800b12a:	617b      	str	r3, [r7, #20]
 800b12c:	f04f 0200 	mov.w	r2, #0
 800b130:	f04f 0300 	mov.w	r3, #0
 800b134:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b138:	4659      	mov	r1, fp
 800b13a:	00cb      	lsls	r3, r1, #3
 800b13c:	4651      	mov	r1, sl
 800b13e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b142:	4651      	mov	r1, sl
 800b144:	00ca      	lsls	r2, r1, #3
 800b146:	4610      	mov	r0, r2
 800b148:	4619      	mov	r1, r3
 800b14a:	4603      	mov	r3, r0
 800b14c:	4642      	mov	r2, r8
 800b14e:	189b      	adds	r3, r3, r2
 800b150:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b154:	464b      	mov	r3, r9
 800b156:	460a      	mov	r2, r1
 800b158:	eb42 0303 	adc.w	r3, r2, r3
 800b15c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	2200      	movs	r2, #0
 800b168:	67bb      	str	r3, [r7, #120]	; 0x78
 800b16a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b16c:	f04f 0200 	mov.w	r2, #0
 800b170:	f04f 0300 	mov.w	r3, #0
 800b174:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b178:	4649      	mov	r1, r9
 800b17a:	008b      	lsls	r3, r1, #2
 800b17c:	4641      	mov	r1, r8
 800b17e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b182:	4641      	mov	r1, r8
 800b184:	008a      	lsls	r2, r1, #2
 800b186:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b18a:	f7f5 fd7d 	bl	8000c88 <__aeabi_uldivmod>
 800b18e:	4602      	mov	r2, r0
 800b190:	460b      	mov	r3, r1
 800b192:	4b39      	ldr	r3, [pc, #228]	; (800b278 <UART_SetConfig+0x4e4>)
 800b194:	fba3 1302 	umull	r1, r3, r3, r2
 800b198:	095b      	lsrs	r3, r3, #5
 800b19a:	2164      	movs	r1, #100	; 0x64
 800b19c:	fb01 f303 	mul.w	r3, r1, r3
 800b1a0:	1ad3      	subs	r3, r2, r3
 800b1a2:	011b      	lsls	r3, r3, #4
 800b1a4:	3332      	adds	r3, #50	; 0x32
 800b1a6:	4a34      	ldr	r2, [pc, #208]	; (800b278 <UART_SetConfig+0x4e4>)
 800b1a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b1ac:	095b      	lsrs	r3, r3, #5
 800b1ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b1b2:	441c      	add	r4, r3
 800b1b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	673b      	str	r3, [r7, #112]	; 0x70
 800b1bc:	677a      	str	r2, [r7, #116]	; 0x74
 800b1be:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b1c2:	4642      	mov	r2, r8
 800b1c4:	464b      	mov	r3, r9
 800b1c6:	1891      	adds	r1, r2, r2
 800b1c8:	60b9      	str	r1, [r7, #8]
 800b1ca:	415b      	adcs	r3, r3
 800b1cc:	60fb      	str	r3, [r7, #12]
 800b1ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b1d2:	4641      	mov	r1, r8
 800b1d4:	1851      	adds	r1, r2, r1
 800b1d6:	6039      	str	r1, [r7, #0]
 800b1d8:	4649      	mov	r1, r9
 800b1da:	414b      	adcs	r3, r1
 800b1dc:	607b      	str	r3, [r7, #4]
 800b1de:	f04f 0200 	mov.w	r2, #0
 800b1e2:	f04f 0300 	mov.w	r3, #0
 800b1e6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b1ea:	4659      	mov	r1, fp
 800b1ec:	00cb      	lsls	r3, r1, #3
 800b1ee:	4651      	mov	r1, sl
 800b1f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b1f4:	4651      	mov	r1, sl
 800b1f6:	00ca      	lsls	r2, r1, #3
 800b1f8:	4610      	mov	r0, r2
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	4642      	mov	r2, r8
 800b200:	189b      	adds	r3, r3, r2
 800b202:	66bb      	str	r3, [r7, #104]	; 0x68
 800b204:	464b      	mov	r3, r9
 800b206:	460a      	mov	r2, r1
 800b208:	eb42 0303 	adc.w	r3, r2, r3
 800b20c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b20e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b212:	685b      	ldr	r3, [r3, #4]
 800b214:	2200      	movs	r2, #0
 800b216:	663b      	str	r3, [r7, #96]	; 0x60
 800b218:	667a      	str	r2, [r7, #100]	; 0x64
 800b21a:	f04f 0200 	mov.w	r2, #0
 800b21e:	f04f 0300 	mov.w	r3, #0
 800b222:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b226:	4649      	mov	r1, r9
 800b228:	008b      	lsls	r3, r1, #2
 800b22a:	4641      	mov	r1, r8
 800b22c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b230:	4641      	mov	r1, r8
 800b232:	008a      	lsls	r2, r1, #2
 800b234:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b238:	f7f5 fd26 	bl	8000c88 <__aeabi_uldivmod>
 800b23c:	4602      	mov	r2, r0
 800b23e:	460b      	mov	r3, r1
 800b240:	4b0d      	ldr	r3, [pc, #52]	; (800b278 <UART_SetConfig+0x4e4>)
 800b242:	fba3 1302 	umull	r1, r3, r3, r2
 800b246:	095b      	lsrs	r3, r3, #5
 800b248:	2164      	movs	r1, #100	; 0x64
 800b24a:	fb01 f303 	mul.w	r3, r1, r3
 800b24e:	1ad3      	subs	r3, r2, r3
 800b250:	011b      	lsls	r3, r3, #4
 800b252:	3332      	adds	r3, #50	; 0x32
 800b254:	4a08      	ldr	r2, [pc, #32]	; (800b278 <UART_SetConfig+0x4e4>)
 800b256:	fba2 2303 	umull	r2, r3, r2, r3
 800b25a:	095b      	lsrs	r3, r3, #5
 800b25c:	f003 020f 	and.w	r2, r3, #15
 800b260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	4422      	add	r2, r4
 800b268:	609a      	str	r2, [r3, #8]
}
 800b26a:	bf00      	nop
 800b26c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b270:	46bd      	mov	sp, r7
 800b272:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b276:	bf00      	nop
 800b278:	51eb851f 	.word	0x51eb851f

0800b27c <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800b27c:	b480      	push	{r7}
 800b27e:	b085      	sub	sp, #20
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800b286:	2300      	movs	r3, #0
 800b288:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	681a      	ldr	r2, [r3, #0]
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b294:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800b296:	68fa      	ldr	r2, [r7, #12]
 800b298:	4b20      	ldr	r3, [pc, #128]	; (800b31c <FSMC_NORSRAM_Init+0xa0>)
 800b29a:	4013      	ands	r3, r2
 800b29c:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b2a6:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800b2ac:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800b2b2:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800b2b8:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800b2be:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800b2c4:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800b2ca:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800b2d0:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800b2d6:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800b2dc:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800b2e2:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800b2e8:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800b2ea:	68fa      	ldr	r2, [r7, #12]
 800b2ec:	4313      	orrs	r3, r2
 800b2ee:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	689b      	ldr	r3, [r3, #8]
 800b2f4:	2b08      	cmp	r3, #8
 800b2f6:	d103      	bne.n	800b300 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b2fe:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	681a      	ldr	r2, [r3, #0]
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	68f9      	ldr	r1, [r7, #12]
 800b308:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800b30c:	2300      	movs	r3, #0
}
 800b30e:	4618      	mov	r0, r3
 800b310:	3714      	adds	r7, #20
 800b312:	46bd      	mov	sp, r7
 800b314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b318:	4770      	bx	lr
 800b31a:	bf00      	nop
 800b31c:	fff00080 	.word	0xfff00080

0800b320 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b320:	b480      	push	{r7}
 800b322:	b087      	sub	sp, #28
 800b324:	af00      	add	r7, sp, #0
 800b326:	60f8      	str	r0, [r7, #12]
 800b328:	60b9      	str	r1, [r7, #8]
 800b32a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800b32c:	2300      	movs	r3, #0
 800b32e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	1c5a      	adds	r2, r3, #1
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b33a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800b33c:	697b      	ldr	r3, [r7, #20]
 800b33e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800b342:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	685b      	ldr	r3, [r3, #4]
 800b34c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b34e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800b350:	68bb      	ldr	r3, [r7, #8]
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800b356:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	68db      	ldr	r3, [r3, #12]
 800b35c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800b35e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	691b      	ldr	r3, [r3, #16]
 800b364:	3b01      	subs	r3, #1
 800b366:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800b368:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	695b      	ldr	r3, [r3, #20]
 800b36e:	3b02      	subs	r3, #2
 800b370:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800b372:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b378:	4313      	orrs	r3, r2
 800b37a:	697a      	ldr	r2, [r7, #20]
 800b37c:	4313      	orrs	r3, r2
 800b37e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	1c5a      	adds	r2, r3, #1
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	6979      	ldr	r1, [r7, #20]
 800b388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800b38c:	2300      	movs	r3, #0
}
 800b38e:	4618      	mov	r0, r3
 800b390:	371c      	adds	r7, #28
 800b392:	46bd      	mov	sp, r7
 800b394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b398:	4770      	bx	lr
	...

0800b39c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b087      	sub	sp, #28
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	60f8      	str	r0, [r7, #12]
 800b3a4:	60b9      	str	r1, [r7, #8]
 800b3a6:	607a      	str	r2, [r7, #4]
 800b3a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b3b4:	d122      	bne.n	800b3fc <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	687a      	ldr	r2, [r7, #4]
 800b3ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3be:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800b3c0:	697a      	ldr	r2, [r7, #20]
 800b3c2:	4b15      	ldr	r3, [pc, #84]	; (800b418 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800b3c4:	4013      	ands	r3, r2
 800b3c6:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	685b      	ldr	r3, [r3, #4]
 800b3d0:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b3d2:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800b3d4:	68bb      	ldr	r3, [r7, #8]
 800b3d6:	689b      	ldr	r3, [r3, #8]
 800b3d8:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800b3da:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800b3dc:	68bb      	ldr	r3, [r7, #8]
 800b3de:	68db      	ldr	r3, [r3, #12]
 800b3e0:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800b3e2:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800b3e8:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800b3ea:	697a      	ldr	r2, [r7, #20]
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	687a      	ldr	r2, [r7, #4]
 800b3f4:	6979      	ldr	r1, [r7, #20]
 800b3f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b3fa:	e005      	b.n	800b408 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	687a      	ldr	r2, [r7, #4]
 800b400:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800b404:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800b408:	2300      	movs	r3, #0
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	371c      	adds	r7, #28
 800b40e:	46bd      	mov	sp, r7
 800b410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b414:	4770      	bx	lr
 800b416:	bf00      	nop
 800b418:	cff00000 	.word	0xcff00000

0800b41c <atoi>:
 800b41c:	220a      	movs	r2, #10
 800b41e:	2100      	movs	r1, #0
 800b420:	f001 bdd2 	b.w	800cfc8 <strtol>

0800b424 <__errno>:
 800b424:	4b01      	ldr	r3, [pc, #4]	; (800b42c <__errno+0x8>)
 800b426:	6818      	ldr	r0, [r3, #0]
 800b428:	4770      	bx	lr
 800b42a:	bf00      	nop
 800b42c:	20000060 	.word	0x20000060

0800b430 <__libc_init_array>:
 800b430:	b570      	push	{r4, r5, r6, lr}
 800b432:	4d0d      	ldr	r5, [pc, #52]	; (800b468 <__libc_init_array+0x38>)
 800b434:	4c0d      	ldr	r4, [pc, #52]	; (800b46c <__libc_init_array+0x3c>)
 800b436:	1b64      	subs	r4, r4, r5
 800b438:	10a4      	asrs	r4, r4, #2
 800b43a:	2600      	movs	r6, #0
 800b43c:	42a6      	cmp	r6, r4
 800b43e:	d109      	bne.n	800b454 <__libc_init_array+0x24>
 800b440:	4d0b      	ldr	r5, [pc, #44]	; (800b470 <__libc_init_array+0x40>)
 800b442:	4c0c      	ldr	r4, [pc, #48]	; (800b474 <__libc_init_array+0x44>)
 800b444:	f005 fc7a 	bl	8010d3c <_init>
 800b448:	1b64      	subs	r4, r4, r5
 800b44a:	10a4      	asrs	r4, r4, #2
 800b44c:	2600      	movs	r6, #0
 800b44e:	42a6      	cmp	r6, r4
 800b450:	d105      	bne.n	800b45e <__libc_init_array+0x2e>
 800b452:	bd70      	pop	{r4, r5, r6, pc}
 800b454:	f855 3b04 	ldr.w	r3, [r5], #4
 800b458:	4798      	blx	r3
 800b45a:	3601      	adds	r6, #1
 800b45c:	e7ee      	b.n	800b43c <__libc_init_array+0xc>
 800b45e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b462:	4798      	blx	r3
 800b464:	3601      	adds	r6, #1
 800b466:	e7f2      	b.n	800b44e <__libc_init_array+0x1e>
 800b468:	0801f6f8 	.word	0x0801f6f8
 800b46c:	0801f6f8 	.word	0x0801f6f8
 800b470:	0801f6f8 	.word	0x0801f6f8
 800b474:	0801f6fc 	.word	0x0801f6fc

0800b478 <memcmp>:
 800b478:	b510      	push	{r4, lr}
 800b47a:	3901      	subs	r1, #1
 800b47c:	4402      	add	r2, r0
 800b47e:	4290      	cmp	r0, r2
 800b480:	d101      	bne.n	800b486 <memcmp+0xe>
 800b482:	2000      	movs	r0, #0
 800b484:	e005      	b.n	800b492 <memcmp+0x1a>
 800b486:	7803      	ldrb	r3, [r0, #0]
 800b488:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b48c:	42a3      	cmp	r3, r4
 800b48e:	d001      	beq.n	800b494 <memcmp+0x1c>
 800b490:	1b18      	subs	r0, r3, r4
 800b492:	bd10      	pop	{r4, pc}
 800b494:	3001      	adds	r0, #1
 800b496:	e7f2      	b.n	800b47e <memcmp+0x6>

0800b498 <memcpy>:
 800b498:	440a      	add	r2, r1
 800b49a:	4291      	cmp	r1, r2
 800b49c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b4a0:	d100      	bne.n	800b4a4 <memcpy+0xc>
 800b4a2:	4770      	bx	lr
 800b4a4:	b510      	push	{r4, lr}
 800b4a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b4ae:	4291      	cmp	r1, r2
 800b4b0:	d1f9      	bne.n	800b4a6 <memcpy+0xe>
 800b4b2:	bd10      	pop	{r4, pc}

0800b4b4 <memset>:
 800b4b4:	4402      	add	r2, r0
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	4293      	cmp	r3, r2
 800b4ba:	d100      	bne.n	800b4be <memset+0xa>
 800b4bc:	4770      	bx	lr
 800b4be:	f803 1b01 	strb.w	r1, [r3], #1
 800b4c2:	e7f9      	b.n	800b4b8 <memset+0x4>

0800b4c4 <__cvt>:
 800b4c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4c8:	ec55 4b10 	vmov	r4, r5, d0
 800b4cc:	2d00      	cmp	r5, #0
 800b4ce:	460e      	mov	r6, r1
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	462b      	mov	r3, r5
 800b4d4:	bfbb      	ittet	lt
 800b4d6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b4da:	461d      	movlt	r5, r3
 800b4dc:	2300      	movge	r3, #0
 800b4de:	232d      	movlt	r3, #45	; 0x2d
 800b4e0:	700b      	strb	r3, [r1, #0]
 800b4e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4e4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b4e8:	4691      	mov	r9, r2
 800b4ea:	f023 0820 	bic.w	r8, r3, #32
 800b4ee:	bfbc      	itt	lt
 800b4f0:	4622      	movlt	r2, r4
 800b4f2:	4614      	movlt	r4, r2
 800b4f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b4f8:	d005      	beq.n	800b506 <__cvt+0x42>
 800b4fa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b4fe:	d100      	bne.n	800b502 <__cvt+0x3e>
 800b500:	3601      	adds	r6, #1
 800b502:	2102      	movs	r1, #2
 800b504:	e000      	b.n	800b508 <__cvt+0x44>
 800b506:	2103      	movs	r1, #3
 800b508:	ab03      	add	r3, sp, #12
 800b50a:	9301      	str	r3, [sp, #4]
 800b50c:	ab02      	add	r3, sp, #8
 800b50e:	9300      	str	r3, [sp, #0]
 800b510:	ec45 4b10 	vmov	d0, r4, r5
 800b514:	4653      	mov	r3, sl
 800b516:	4632      	mov	r2, r6
 800b518:	f001 fdee 	bl	800d0f8 <_dtoa_r>
 800b51c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b520:	4607      	mov	r7, r0
 800b522:	d102      	bne.n	800b52a <__cvt+0x66>
 800b524:	f019 0f01 	tst.w	r9, #1
 800b528:	d022      	beq.n	800b570 <__cvt+0xac>
 800b52a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b52e:	eb07 0906 	add.w	r9, r7, r6
 800b532:	d110      	bne.n	800b556 <__cvt+0x92>
 800b534:	783b      	ldrb	r3, [r7, #0]
 800b536:	2b30      	cmp	r3, #48	; 0x30
 800b538:	d10a      	bne.n	800b550 <__cvt+0x8c>
 800b53a:	2200      	movs	r2, #0
 800b53c:	2300      	movs	r3, #0
 800b53e:	4620      	mov	r0, r4
 800b540:	4629      	mov	r1, r5
 800b542:	f7f5 fac1 	bl	8000ac8 <__aeabi_dcmpeq>
 800b546:	b918      	cbnz	r0, 800b550 <__cvt+0x8c>
 800b548:	f1c6 0601 	rsb	r6, r6, #1
 800b54c:	f8ca 6000 	str.w	r6, [sl]
 800b550:	f8da 3000 	ldr.w	r3, [sl]
 800b554:	4499      	add	r9, r3
 800b556:	2200      	movs	r2, #0
 800b558:	2300      	movs	r3, #0
 800b55a:	4620      	mov	r0, r4
 800b55c:	4629      	mov	r1, r5
 800b55e:	f7f5 fab3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b562:	b108      	cbz	r0, 800b568 <__cvt+0xa4>
 800b564:	f8cd 900c 	str.w	r9, [sp, #12]
 800b568:	2230      	movs	r2, #48	; 0x30
 800b56a:	9b03      	ldr	r3, [sp, #12]
 800b56c:	454b      	cmp	r3, r9
 800b56e:	d307      	bcc.n	800b580 <__cvt+0xbc>
 800b570:	9b03      	ldr	r3, [sp, #12]
 800b572:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b574:	1bdb      	subs	r3, r3, r7
 800b576:	4638      	mov	r0, r7
 800b578:	6013      	str	r3, [r2, #0]
 800b57a:	b004      	add	sp, #16
 800b57c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b580:	1c59      	adds	r1, r3, #1
 800b582:	9103      	str	r1, [sp, #12]
 800b584:	701a      	strb	r2, [r3, #0]
 800b586:	e7f0      	b.n	800b56a <__cvt+0xa6>

0800b588 <__exponent>:
 800b588:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b58a:	4603      	mov	r3, r0
 800b58c:	2900      	cmp	r1, #0
 800b58e:	bfb8      	it	lt
 800b590:	4249      	neglt	r1, r1
 800b592:	f803 2b02 	strb.w	r2, [r3], #2
 800b596:	bfb4      	ite	lt
 800b598:	222d      	movlt	r2, #45	; 0x2d
 800b59a:	222b      	movge	r2, #43	; 0x2b
 800b59c:	2909      	cmp	r1, #9
 800b59e:	7042      	strb	r2, [r0, #1]
 800b5a0:	dd2a      	ble.n	800b5f8 <__exponent+0x70>
 800b5a2:	f10d 0407 	add.w	r4, sp, #7
 800b5a6:	46a4      	mov	ip, r4
 800b5a8:	270a      	movs	r7, #10
 800b5aa:	46a6      	mov	lr, r4
 800b5ac:	460a      	mov	r2, r1
 800b5ae:	fb91 f6f7 	sdiv	r6, r1, r7
 800b5b2:	fb07 1516 	mls	r5, r7, r6, r1
 800b5b6:	3530      	adds	r5, #48	; 0x30
 800b5b8:	2a63      	cmp	r2, #99	; 0x63
 800b5ba:	f104 34ff 	add.w	r4, r4, #4294967295
 800b5be:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b5c2:	4631      	mov	r1, r6
 800b5c4:	dcf1      	bgt.n	800b5aa <__exponent+0x22>
 800b5c6:	3130      	adds	r1, #48	; 0x30
 800b5c8:	f1ae 0502 	sub.w	r5, lr, #2
 800b5cc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b5d0:	1c44      	adds	r4, r0, #1
 800b5d2:	4629      	mov	r1, r5
 800b5d4:	4561      	cmp	r1, ip
 800b5d6:	d30a      	bcc.n	800b5ee <__exponent+0x66>
 800b5d8:	f10d 0209 	add.w	r2, sp, #9
 800b5dc:	eba2 020e 	sub.w	r2, r2, lr
 800b5e0:	4565      	cmp	r5, ip
 800b5e2:	bf88      	it	hi
 800b5e4:	2200      	movhi	r2, #0
 800b5e6:	4413      	add	r3, r2
 800b5e8:	1a18      	subs	r0, r3, r0
 800b5ea:	b003      	add	sp, #12
 800b5ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5f2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b5f6:	e7ed      	b.n	800b5d4 <__exponent+0x4c>
 800b5f8:	2330      	movs	r3, #48	; 0x30
 800b5fa:	3130      	adds	r1, #48	; 0x30
 800b5fc:	7083      	strb	r3, [r0, #2]
 800b5fe:	70c1      	strb	r1, [r0, #3]
 800b600:	1d03      	adds	r3, r0, #4
 800b602:	e7f1      	b.n	800b5e8 <__exponent+0x60>

0800b604 <_printf_float>:
 800b604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b608:	ed2d 8b02 	vpush	{d8}
 800b60c:	b08d      	sub	sp, #52	; 0x34
 800b60e:	460c      	mov	r4, r1
 800b610:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b614:	4616      	mov	r6, r2
 800b616:	461f      	mov	r7, r3
 800b618:	4605      	mov	r5, r0
 800b61a:	f002 fecb 	bl	800e3b4 <_localeconv_r>
 800b61e:	f8d0 a000 	ldr.w	sl, [r0]
 800b622:	4650      	mov	r0, sl
 800b624:	f7f4 fdd4 	bl	80001d0 <strlen>
 800b628:	2300      	movs	r3, #0
 800b62a:	930a      	str	r3, [sp, #40]	; 0x28
 800b62c:	6823      	ldr	r3, [r4, #0]
 800b62e:	9305      	str	r3, [sp, #20]
 800b630:	f8d8 3000 	ldr.w	r3, [r8]
 800b634:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b638:	3307      	adds	r3, #7
 800b63a:	f023 0307 	bic.w	r3, r3, #7
 800b63e:	f103 0208 	add.w	r2, r3, #8
 800b642:	f8c8 2000 	str.w	r2, [r8]
 800b646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b64a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b64e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b652:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b656:	9307      	str	r3, [sp, #28]
 800b658:	f8cd 8018 	str.w	r8, [sp, #24]
 800b65c:	ee08 0a10 	vmov	s16, r0
 800b660:	4b9f      	ldr	r3, [pc, #636]	; (800b8e0 <_printf_float+0x2dc>)
 800b662:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b666:	f04f 32ff 	mov.w	r2, #4294967295
 800b66a:	f7f5 fa5f 	bl	8000b2c <__aeabi_dcmpun>
 800b66e:	bb88      	cbnz	r0, 800b6d4 <_printf_float+0xd0>
 800b670:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b674:	4b9a      	ldr	r3, [pc, #616]	; (800b8e0 <_printf_float+0x2dc>)
 800b676:	f04f 32ff 	mov.w	r2, #4294967295
 800b67a:	f7f5 fa39 	bl	8000af0 <__aeabi_dcmple>
 800b67e:	bb48      	cbnz	r0, 800b6d4 <_printf_float+0xd0>
 800b680:	2200      	movs	r2, #0
 800b682:	2300      	movs	r3, #0
 800b684:	4640      	mov	r0, r8
 800b686:	4649      	mov	r1, r9
 800b688:	f7f5 fa28 	bl	8000adc <__aeabi_dcmplt>
 800b68c:	b110      	cbz	r0, 800b694 <_printf_float+0x90>
 800b68e:	232d      	movs	r3, #45	; 0x2d
 800b690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b694:	4b93      	ldr	r3, [pc, #588]	; (800b8e4 <_printf_float+0x2e0>)
 800b696:	4894      	ldr	r0, [pc, #592]	; (800b8e8 <_printf_float+0x2e4>)
 800b698:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b69c:	bf94      	ite	ls
 800b69e:	4698      	movls	r8, r3
 800b6a0:	4680      	movhi	r8, r0
 800b6a2:	2303      	movs	r3, #3
 800b6a4:	6123      	str	r3, [r4, #16]
 800b6a6:	9b05      	ldr	r3, [sp, #20]
 800b6a8:	f023 0204 	bic.w	r2, r3, #4
 800b6ac:	6022      	str	r2, [r4, #0]
 800b6ae:	f04f 0900 	mov.w	r9, #0
 800b6b2:	9700      	str	r7, [sp, #0]
 800b6b4:	4633      	mov	r3, r6
 800b6b6:	aa0b      	add	r2, sp, #44	; 0x2c
 800b6b8:	4621      	mov	r1, r4
 800b6ba:	4628      	mov	r0, r5
 800b6bc:	f000 f9d8 	bl	800ba70 <_printf_common>
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	f040 8090 	bne.w	800b7e6 <_printf_float+0x1e2>
 800b6c6:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ca:	b00d      	add	sp, #52	; 0x34
 800b6cc:	ecbd 8b02 	vpop	{d8}
 800b6d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6d4:	4642      	mov	r2, r8
 800b6d6:	464b      	mov	r3, r9
 800b6d8:	4640      	mov	r0, r8
 800b6da:	4649      	mov	r1, r9
 800b6dc:	f7f5 fa26 	bl	8000b2c <__aeabi_dcmpun>
 800b6e0:	b140      	cbz	r0, 800b6f4 <_printf_float+0xf0>
 800b6e2:	464b      	mov	r3, r9
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	bfbc      	itt	lt
 800b6e8:	232d      	movlt	r3, #45	; 0x2d
 800b6ea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b6ee:	487f      	ldr	r0, [pc, #508]	; (800b8ec <_printf_float+0x2e8>)
 800b6f0:	4b7f      	ldr	r3, [pc, #508]	; (800b8f0 <_printf_float+0x2ec>)
 800b6f2:	e7d1      	b.n	800b698 <_printf_float+0x94>
 800b6f4:	6863      	ldr	r3, [r4, #4]
 800b6f6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b6fa:	9206      	str	r2, [sp, #24]
 800b6fc:	1c5a      	adds	r2, r3, #1
 800b6fe:	d13f      	bne.n	800b780 <_printf_float+0x17c>
 800b700:	2306      	movs	r3, #6
 800b702:	6063      	str	r3, [r4, #4]
 800b704:	9b05      	ldr	r3, [sp, #20]
 800b706:	6861      	ldr	r1, [r4, #4]
 800b708:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b70c:	2300      	movs	r3, #0
 800b70e:	9303      	str	r3, [sp, #12]
 800b710:	ab0a      	add	r3, sp, #40	; 0x28
 800b712:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b716:	ab09      	add	r3, sp, #36	; 0x24
 800b718:	ec49 8b10 	vmov	d0, r8, r9
 800b71c:	9300      	str	r3, [sp, #0]
 800b71e:	6022      	str	r2, [r4, #0]
 800b720:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b724:	4628      	mov	r0, r5
 800b726:	f7ff fecd 	bl	800b4c4 <__cvt>
 800b72a:	9b06      	ldr	r3, [sp, #24]
 800b72c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b72e:	2b47      	cmp	r3, #71	; 0x47
 800b730:	4680      	mov	r8, r0
 800b732:	d108      	bne.n	800b746 <_printf_float+0x142>
 800b734:	1cc8      	adds	r0, r1, #3
 800b736:	db02      	blt.n	800b73e <_printf_float+0x13a>
 800b738:	6863      	ldr	r3, [r4, #4]
 800b73a:	4299      	cmp	r1, r3
 800b73c:	dd41      	ble.n	800b7c2 <_printf_float+0x1be>
 800b73e:	f1ab 0b02 	sub.w	fp, fp, #2
 800b742:	fa5f fb8b 	uxtb.w	fp, fp
 800b746:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b74a:	d820      	bhi.n	800b78e <_printf_float+0x18a>
 800b74c:	3901      	subs	r1, #1
 800b74e:	465a      	mov	r2, fp
 800b750:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b754:	9109      	str	r1, [sp, #36]	; 0x24
 800b756:	f7ff ff17 	bl	800b588 <__exponent>
 800b75a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b75c:	1813      	adds	r3, r2, r0
 800b75e:	2a01      	cmp	r2, #1
 800b760:	4681      	mov	r9, r0
 800b762:	6123      	str	r3, [r4, #16]
 800b764:	dc02      	bgt.n	800b76c <_printf_float+0x168>
 800b766:	6822      	ldr	r2, [r4, #0]
 800b768:	07d2      	lsls	r2, r2, #31
 800b76a:	d501      	bpl.n	800b770 <_printf_float+0x16c>
 800b76c:	3301      	adds	r3, #1
 800b76e:	6123      	str	r3, [r4, #16]
 800b770:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b774:	2b00      	cmp	r3, #0
 800b776:	d09c      	beq.n	800b6b2 <_printf_float+0xae>
 800b778:	232d      	movs	r3, #45	; 0x2d
 800b77a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b77e:	e798      	b.n	800b6b2 <_printf_float+0xae>
 800b780:	9a06      	ldr	r2, [sp, #24]
 800b782:	2a47      	cmp	r2, #71	; 0x47
 800b784:	d1be      	bne.n	800b704 <_printf_float+0x100>
 800b786:	2b00      	cmp	r3, #0
 800b788:	d1bc      	bne.n	800b704 <_printf_float+0x100>
 800b78a:	2301      	movs	r3, #1
 800b78c:	e7b9      	b.n	800b702 <_printf_float+0xfe>
 800b78e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b792:	d118      	bne.n	800b7c6 <_printf_float+0x1c2>
 800b794:	2900      	cmp	r1, #0
 800b796:	6863      	ldr	r3, [r4, #4]
 800b798:	dd0b      	ble.n	800b7b2 <_printf_float+0x1ae>
 800b79a:	6121      	str	r1, [r4, #16]
 800b79c:	b913      	cbnz	r3, 800b7a4 <_printf_float+0x1a0>
 800b79e:	6822      	ldr	r2, [r4, #0]
 800b7a0:	07d0      	lsls	r0, r2, #31
 800b7a2:	d502      	bpl.n	800b7aa <_printf_float+0x1a6>
 800b7a4:	3301      	adds	r3, #1
 800b7a6:	440b      	add	r3, r1
 800b7a8:	6123      	str	r3, [r4, #16]
 800b7aa:	65a1      	str	r1, [r4, #88]	; 0x58
 800b7ac:	f04f 0900 	mov.w	r9, #0
 800b7b0:	e7de      	b.n	800b770 <_printf_float+0x16c>
 800b7b2:	b913      	cbnz	r3, 800b7ba <_printf_float+0x1b6>
 800b7b4:	6822      	ldr	r2, [r4, #0]
 800b7b6:	07d2      	lsls	r2, r2, #31
 800b7b8:	d501      	bpl.n	800b7be <_printf_float+0x1ba>
 800b7ba:	3302      	adds	r3, #2
 800b7bc:	e7f4      	b.n	800b7a8 <_printf_float+0x1a4>
 800b7be:	2301      	movs	r3, #1
 800b7c0:	e7f2      	b.n	800b7a8 <_printf_float+0x1a4>
 800b7c2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b7c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7c8:	4299      	cmp	r1, r3
 800b7ca:	db05      	blt.n	800b7d8 <_printf_float+0x1d4>
 800b7cc:	6823      	ldr	r3, [r4, #0]
 800b7ce:	6121      	str	r1, [r4, #16]
 800b7d0:	07d8      	lsls	r0, r3, #31
 800b7d2:	d5ea      	bpl.n	800b7aa <_printf_float+0x1a6>
 800b7d4:	1c4b      	adds	r3, r1, #1
 800b7d6:	e7e7      	b.n	800b7a8 <_printf_float+0x1a4>
 800b7d8:	2900      	cmp	r1, #0
 800b7da:	bfd4      	ite	le
 800b7dc:	f1c1 0202 	rsble	r2, r1, #2
 800b7e0:	2201      	movgt	r2, #1
 800b7e2:	4413      	add	r3, r2
 800b7e4:	e7e0      	b.n	800b7a8 <_printf_float+0x1a4>
 800b7e6:	6823      	ldr	r3, [r4, #0]
 800b7e8:	055a      	lsls	r2, r3, #21
 800b7ea:	d407      	bmi.n	800b7fc <_printf_float+0x1f8>
 800b7ec:	6923      	ldr	r3, [r4, #16]
 800b7ee:	4642      	mov	r2, r8
 800b7f0:	4631      	mov	r1, r6
 800b7f2:	4628      	mov	r0, r5
 800b7f4:	47b8      	blx	r7
 800b7f6:	3001      	adds	r0, #1
 800b7f8:	d12c      	bne.n	800b854 <_printf_float+0x250>
 800b7fa:	e764      	b.n	800b6c6 <_printf_float+0xc2>
 800b7fc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b800:	f240 80e0 	bls.w	800b9c4 <_printf_float+0x3c0>
 800b804:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b808:	2200      	movs	r2, #0
 800b80a:	2300      	movs	r3, #0
 800b80c:	f7f5 f95c 	bl	8000ac8 <__aeabi_dcmpeq>
 800b810:	2800      	cmp	r0, #0
 800b812:	d034      	beq.n	800b87e <_printf_float+0x27a>
 800b814:	4a37      	ldr	r2, [pc, #220]	; (800b8f4 <_printf_float+0x2f0>)
 800b816:	2301      	movs	r3, #1
 800b818:	4631      	mov	r1, r6
 800b81a:	4628      	mov	r0, r5
 800b81c:	47b8      	blx	r7
 800b81e:	3001      	adds	r0, #1
 800b820:	f43f af51 	beq.w	800b6c6 <_printf_float+0xc2>
 800b824:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b828:	429a      	cmp	r2, r3
 800b82a:	db02      	blt.n	800b832 <_printf_float+0x22e>
 800b82c:	6823      	ldr	r3, [r4, #0]
 800b82e:	07d8      	lsls	r0, r3, #31
 800b830:	d510      	bpl.n	800b854 <_printf_float+0x250>
 800b832:	ee18 3a10 	vmov	r3, s16
 800b836:	4652      	mov	r2, sl
 800b838:	4631      	mov	r1, r6
 800b83a:	4628      	mov	r0, r5
 800b83c:	47b8      	blx	r7
 800b83e:	3001      	adds	r0, #1
 800b840:	f43f af41 	beq.w	800b6c6 <_printf_float+0xc2>
 800b844:	f04f 0800 	mov.w	r8, #0
 800b848:	f104 091a 	add.w	r9, r4, #26
 800b84c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b84e:	3b01      	subs	r3, #1
 800b850:	4543      	cmp	r3, r8
 800b852:	dc09      	bgt.n	800b868 <_printf_float+0x264>
 800b854:	6823      	ldr	r3, [r4, #0]
 800b856:	079b      	lsls	r3, r3, #30
 800b858:	f100 8105 	bmi.w	800ba66 <_printf_float+0x462>
 800b85c:	68e0      	ldr	r0, [r4, #12]
 800b85e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b860:	4298      	cmp	r0, r3
 800b862:	bfb8      	it	lt
 800b864:	4618      	movlt	r0, r3
 800b866:	e730      	b.n	800b6ca <_printf_float+0xc6>
 800b868:	2301      	movs	r3, #1
 800b86a:	464a      	mov	r2, r9
 800b86c:	4631      	mov	r1, r6
 800b86e:	4628      	mov	r0, r5
 800b870:	47b8      	blx	r7
 800b872:	3001      	adds	r0, #1
 800b874:	f43f af27 	beq.w	800b6c6 <_printf_float+0xc2>
 800b878:	f108 0801 	add.w	r8, r8, #1
 800b87c:	e7e6      	b.n	800b84c <_printf_float+0x248>
 800b87e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b880:	2b00      	cmp	r3, #0
 800b882:	dc39      	bgt.n	800b8f8 <_printf_float+0x2f4>
 800b884:	4a1b      	ldr	r2, [pc, #108]	; (800b8f4 <_printf_float+0x2f0>)
 800b886:	2301      	movs	r3, #1
 800b888:	4631      	mov	r1, r6
 800b88a:	4628      	mov	r0, r5
 800b88c:	47b8      	blx	r7
 800b88e:	3001      	adds	r0, #1
 800b890:	f43f af19 	beq.w	800b6c6 <_printf_float+0xc2>
 800b894:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b898:	4313      	orrs	r3, r2
 800b89a:	d102      	bne.n	800b8a2 <_printf_float+0x29e>
 800b89c:	6823      	ldr	r3, [r4, #0]
 800b89e:	07d9      	lsls	r1, r3, #31
 800b8a0:	d5d8      	bpl.n	800b854 <_printf_float+0x250>
 800b8a2:	ee18 3a10 	vmov	r3, s16
 800b8a6:	4652      	mov	r2, sl
 800b8a8:	4631      	mov	r1, r6
 800b8aa:	4628      	mov	r0, r5
 800b8ac:	47b8      	blx	r7
 800b8ae:	3001      	adds	r0, #1
 800b8b0:	f43f af09 	beq.w	800b6c6 <_printf_float+0xc2>
 800b8b4:	f04f 0900 	mov.w	r9, #0
 800b8b8:	f104 0a1a 	add.w	sl, r4, #26
 800b8bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8be:	425b      	negs	r3, r3
 800b8c0:	454b      	cmp	r3, r9
 800b8c2:	dc01      	bgt.n	800b8c8 <_printf_float+0x2c4>
 800b8c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8c6:	e792      	b.n	800b7ee <_printf_float+0x1ea>
 800b8c8:	2301      	movs	r3, #1
 800b8ca:	4652      	mov	r2, sl
 800b8cc:	4631      	mov	r1, r6
 800b8ce:	4628      	mov	r0, r5
 800b8d0:	47b8      	blx	r7
 800b8d2:	3001      	adds	r0, #1
 800b8d4:	f43f aef7 	beq.w	800b6c6 <_printf_float+0xc2>
 800b8d8:	f109 0901 	add.w	r9, r9, #1
 800b8dc:	e7ee      	b.n	800b8bc <_printf_float+0x2b8>
 800b8de:	bf00      	nop
 800b8e0:	7fefffff 	.word	0x7fefffff
 800b8e4:	0801f218 	.word	0x0801f218
 800b8e8:	0801f21c 	.word	0x0801f21c
 800b8ec:	0801f224 	.word	0x0801f224
 800b8f0:	0801f220 	.word	0x0801f220
 800b8f4:	0801f228 	.word	0x0801f228
 800b8f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b8fc:	429a      	cmp	r2, r3
 800b8fe:	bfa8      	it	ge
 800b900:	461a      	movge	r2, r3
 800b902:	2a00      	cmp	r2, #0
 800b904:	4691      	mov	r9, r2
 800b906:	dc37      	bgt.n	800b978 <_printf_float+0x374>
 800b908:	f04f 0b00 	mov.w	fp, #0
 800b90c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b910:	f104 021a 	add.w	r2, r4, #26
 800b914:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b916:	9305      	str	r3, [sp, #20]
 800b918:	eba3 0309 	sub.w	r3, r3, r9
 800b91c:	455b      	cmp	r3, fp
 800b91e:	dc33      	bgt.n	800b988 <_printf_float+0x384>
 800b920:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b924:	429a      	cmp	r2, r3
 800b926:	db3b      	blt.n	800b9a0 <_printf_float+0x39c>
 800b928:	6823      	ldr	r3, [r4, #0]
 800b92a:	07da      	lsls	r2, r3, #31
 800b92c:	d438      	bmi.n	800b9a0 <_printf_float+0x39c>
 800b92e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b930:	9a05      	ldr	r2, [sp, #20]
 800b932:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b934:	1a9a      	subs	r2, r3, r2
 800b936:	eba3 0901 	sub.w	r9, r3, r1
 800b93a:	4591      	cmp	r9, r2
 800b93c:	bfa8      	it	ge
 800b93e:	4691      	movge	r9, r2
 800b940:	f1b9 0f00 	cmp.w	r9, #0
 800b944:	dc35      	bgt.n	800b9b2 <_printf_float+0x3ae>
 800b946:	f04f 0800 	mov.w	r8, #0
 800b94a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b94e:	f104 0a1a 	add.w	sl, r4, #26
 800b952:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b956:	1a9b      	subs	r3, r3, r2
 800b958:	eba3 0309 	sub.w	r3, r3, r9
 800b95c:	4543      	cmp	r3, r8
 800b95e:	f77f af79 	ble.w	800b854 <_printf_float+0x250>
 800b962:	2301      	movs	r3, #1
 800b964:	4652      	mov	r2, sl
 800b966:	4631      	mov	r1, r6
 800b968:	4628      	mov	r0, r5
 800b96a:	47b8      	blx	r7
 800b96c:	3001      	adds	r0, #1
 800b96e:	f43f aeaa 	beq.w	800b6c6 <_printf_float+0xc2>
 800b972:	f108 0801 	add.w	r8, r8, #1
 800b976:	e7ec      	b.n	800b952 <_printf_float+0x34e>
 800b978:	4613      	mov	r3, r2
 800b97a:	4631      	mov	r1, r6
 800b97c:	4642      	mov	r2, r8
 800b97e:	4628      	mov	r0, r5
 800b980:	47b8      	blx	r7
 800b982:	3001      	adds	r0, #1
 800b984:	d1c0      	bne.n	800b908 <_printf_float+0x304>
 800b986:	e69e      	b.n	800b6c6 <_printf_float+0xc2>
 800b988:	2301      	movs	r3, #1
 800b98a:	4631      	mov	r1, r6
 800b98c:	4628      	mov	r0, r5
 800b98e:	9205      	str	r2, [sp, #20]
 800b990:	47b8      	blx	r7
 800b992:	3001      	adds	r0, #1
 800b994:	f43f ae97 	beq.w	800b6c6 <_printf_float+0xc2>
 800b998:	9a05      	ldr	r2, [sp, #20]
 800b99a:	f10b 0b01 	add.w	fp, fp, #1
 800b99e:	e7b9      	b.n	800b914 <_printf_float+0x310>
 800b9a0:	ee18 3a10 	vmov	r3, s16
 800b9a4:	4652      	mov	r2, sl
 800b9a6:	4631      	mov	r1, r6
 800b9a8:	4628      	mov	r0, r5
 800b9aa:	47b8      	blx	r7
 800b9ac:	3001      	adds	r0, #1
 800b9ae:	d1be      	bne.n	800b92e <_printf_float+0x32a>
 800b9b0:	e689      	b.n	800b6c6 <_printf_float+0xc2>
 800b9b2:	9a05      	ldr	r2, [sp, #20]
 800b9b4:	464b      	mov	r3, r9
 800b9b6:	4442      	add	r2, r8
 800b9b8:	4631      	mov	r1, r6
 800b9ba:	4628      	mov	r0, r5
 800b9bc:	47b8      	blx	r7
 800b9be:	3001      	adds	r0, #1
 800b9c0:	d1c1      	bne.n	800b946 <_printf_float+0x342>
 800b9c2:	e680      	b.n	800b6c6 <_printf_float+0xc2>
 800b9c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b9c6:	2a01      	cmp	r2, #1
 800b9c8:	dc01      	bgt.n	800b9ce <_printf_float+0x3ca>
 800b9ca:	07db      	lsls	r3, r3, #31
 800b9cc:	d538      	bpl.n	800ba40 <_printf_float+0x43c>
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	4642      	mov	r2, r8
 800b9d2:	4631      	mov	r1, r6
 800b9d4:	4628      	mov	r0, r5
 800b9d6:	47b8      	blx	r7
 800b9d8:	3001      	adds	r0, #1
 800b9da:	f43f ae74 	beq.w	800b6c6 <_printf_float+0xc2>
 800b9de:	ee18 3a10 	vmov	r3, s16
 800b9e2:	4652      	mov	r2, sl
 800b9e4:	4631      	mov	r1, r6
 800b9e6:	4628      	mov	r0, r5
 800b9e8:	47b8      	blx	r7
 800b9ea:	3001      	adds	r0, #1
 800b9ec:	f43f ae6b 	beq.w	800b6c6 <_printf_float+0xc2>
 800b9f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	f7f5 f866 	bl	8000ac8 <__aeabi_dcmpeq>
 800b9fc:	b9d8      	cbnz	r0, 800ba36 <_printf_float+0x432>
 800b9fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba00:	f108 0201 	add.w	r2, r8, #1
 800ba04:	3b01      	subs	r3, #1
 800ba06:	4631      	mov	r1, r6
 800ba08:	4628      	mov	r0, r5
 800ba0a:	47b8      	blx	r7
 800ba0c:	3001      	adds	r0, #1
 800ba0e:	d10e      	bne.n	800ba2e <_printf_float+0x42a>
 800ba10:	e659      	b.n	800b6c6 <_printf_float+0xc2>
 800ba12:	2301      	movs	r3, #1
 800ba14:	4652      	mov	r2, sl
 800ba16:	4631      	mov	r1, r6
 800ba18:	4628      	mov	r0, r5
 800ba1a:	47b8      	blx	r7
 800ba1c:	3001      	adds	r0, #1
 800ba1e:	f43f ae52 	beq.w	800b6c6 <_printf_float+0xc2>
 800ba22:	f108 0801 	add.w	r8, r8, #1
 800ba26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba28:	3b01      	subs	r3, #1
 800ba2a:	4543      	cmp	r3, r8
 800ba2c:	dcf1      	bgt.n	800ba12 <_printf_float+0x40e>
 800ba2e:	464b      	mov	r3, r9
 800ba30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ba34:	e6dc      	b.n	800b7f0 <_printf_float+0x1ec>
 800ba36:	f04f 0800 	mov.w	r8, #0
 800ba3a:	f104 0a1a 	add.w	sl, r4, #26
 800ba3e:	e7f2      	b.n	800ba26 <_printf_float+0x422>
 800ba40:	2301      	movs	r3, #1
 800ba42:	4642      	mov	r2, r8
 800ba44:	e7df      	b.n	800ba06 <_printf_float+0x402>
 800ba46:	2301      	movs	r3, #1
 800ba48:	464a      	mov	r2, r9
 800ba4a:	4631      	mov	r1, r6
 800ba4c:	4628      	mov	r0, r5
 800ba4e:	47b8      	blx	r7
 800ba50:	3001      	adds	r0, #1
 800ba52:	f43f ae38 	beq.w	800b6c6 <_printf_float+0xc2>
 800ba56:	f108 0801 	add.w	r8, r8, #1
 800ba5a:	68e3      	ldr	r3, [r4, #12]
 800ba5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba5e:	1a5b      	subs	r3, r3, r1
 800ba60:	4543      	cmp	r3, r8
 800ba62:	dcf0      	bgt.n	800ba46 <_printf_float+0x442>
 800ba64:	e6fa      	b.n	800b85c <_printf_float+0x258>
 800ba66:	f04f 0800 	mov.w	r8, #0
 800ba6a:	f104 0919 	add.w	r9, r4, #25
 800ba6e:	e7f4      	b.n	800ba5a <_printf_float+0x456>

0800ba70 <_printf_common>:
 800ba70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba74:	4616      	mov	r6, r2
 800ba76:	4699      	mov	r9, r3
 800ba78:	688a      	ldr	r2, [r1, #8]
 800ba7a:	690b      	ldr	r3, [r1, #16]
 800ba7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ba80:	4293      	cmp	r3, r2
 800ba82:	bfb8      	it	lt
 800ba84:	4613      	movlt	r3, r2
 800ba86:	6033      	str	r3, [r6, #0]
 800ba88:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ba8c:	4607      	mov	r7, r0
 800ba8e:	460c      	mov	r4, r1
 800ba90:	b10a      	cbz	r2, 800ba96 <_printf_common+0x26>
 800ba92:	3301      	adds	r3, #1
 800ba94:	6033      	str	r3, [r6, #0]
 800ba96:	6823      	ldr	r3, [r4, #0]
 800ba98:	0699      	lsls	r1, r3, #26
 800ba9a:	bf42      	ittt	mi
 800ba9c:	6833      	ldrmi	r3, [r6, #0]
 800ba9e:	3302      	addmi	r3, #2
 800baa0:	6033      	strmi	r3, [r6, #0]
 800baa2:	6825      	ldr	r5, [r4, #0]
 800baa4:	f015 0506 	ands.w	r5, r5, #6
 800baa8:	d106      	bne.n	800bab8 <_printf_common+0x48>
 800baaa:	f104 0a19 	add.w	sl, r4, #25
 800baae:	68e3      	ldr	r3, [r4, #12]
 800bab0:	6832      	ldr	r2, [r6, #0]
 800bab2:	1a9b      	subs	r3, r3, r2
 800bab4:	42ab      	cmp	r3, r5
 800bab6:	dc26      	bgt.n	800bb06 <_printf_common+0x96>
 800bab8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800babc:	1e13      	subs	r3, r2, #0
 800babe:	6822      	ldr	r2, [r4, #0]
 800bac0:	bf18      	it	ne
 800bac2:	2301      	movne	r3, #1
 800bac4:	0692      	lsls	r2, r2, #26
 800bac6:	d42b      	bmi.n	800bb20 <_printf_common+0xb0>
 800bac8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bacc:	4649      	mov	r1, r9
 800bace:	4638      	mov	r0, r7
 800bad0:	47c0      	blx	r8
 800bad2:	3001      	adds	r0, #1
 800bad4:	d01e      	beq.n	800bb14 <_printf_common+0xa4>
 800bad6:	6823      	ldr	r3, [r4, #0]
 800bad8:	68e5      	ldr	r5, [r4, #12]
 800bada:	6832      	ldr	r2, [r6, #0]
 800badc:	f003 0306 	and.w	r3, r3, #6
 800bae0:	2b04      	cmp	r3, #4
 800bae2:	bf08      	it	eq
 800bae4:	1aad      	subeq	r5, r5, r2
 800bae6:	68a3      	ldr	r3, [r4, #8]
 800bae8:	6922      	ldr	r2, [r4, #16]
 800baea:	bf0c      	ite	eq
 800baec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800baf0:	2500      	movne	r5, #0
 800baf2:	4293      	cmp	r3, r2
 800baf4:	bfc4      	itt	gt
 800baf6:	1a9b      	subgt	r3, r3, r2
 800baf8:	18ed      	addgt	r5, r5, r3
 800bafa:	2600      	movs	r6, #0
 800bafc:	341a      	adds	r4, #26
 800bafe:	42b5      	cmp	r5, r6
 800bb00:	d11a      	bne.n	800bb38 <_printf_common+0xc8>
 800bb02:	2000      	movs	r0, #0
 800bb04:	e008      	b.n	800bb18 <_printf_common+0xa8>
 800bb06:	2301      	movs	r3, #1
 800bb08:	4652      	mov	r2, sl
 800bb0a:	4649      	mov	r1, r9
 800bb0c:	4638      	mov	r0, r7
 800bb0e:	47c0      	blx	r8
 800bb10:	3001      	adds	r0, #1
 800bb12:	d103      	bne.n	800bb1c <_printf_common+0xac>
 800bb14:	f04f 30ff 	mov.w	r0, #4294967295
 800bb18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb1c:	3501      	adds	r5, #1
 800bb1e:	e7c6      	b.n	800baae <_printf_common+0x3e>
 800bb20:	18e1      	adds	r1, r4, r3
 800bb22:	1c5a      	adds	r2, r3, #1
 800bb24:	2030      	movs	r0, #48	; 0x30
 800bb26:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bb2a:	4422      	add	r2, r4
 800bb2c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bb30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bb34:	3302      	adds	r3, #2
 800bb36:	e7c7      	b.n	800bac8 <_printf_common+0x58>
 800bb38:	2301      	movs	r3, #1
 800bb3a:	4622      	mov	r2, r4
 800bb3c:	4649      	mov	r1, r9
 800bb3e:	4638      	mov	r0, r7
 800bb40:	47c0      	blx	r8
 800bb42:	3001      	adds	r0, #1
 800bb44:	d0e6      	beq.n	800bb14 <_printf_common+0xa4>
 800bb46:	3601      	adds	r6, #1
 800bb48:	e7d9      	b.n	800bafe <_printf_common+0x8e>
	...

0800bb4c <_printf_i>:
 800bb4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb50:	7e0f      	ldrb	r7, [r1, #24]
 800bb52:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bb54:	2f78      	cmp	r7, #120	; 0x78
 800bb56:	4691      	mov	r9, r2
 800bb58:	4680      	mov	r8, r0
 800bb5a:	460c      	mov	r4, r1
 800bb5c:	469a      	mov	sl, r3
 800bb5e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bb62:	d807      	bhi.n	800bb74 <_printf_i+0x28>
 800bb64:	2f62      	cmp	r7, #98	; 0x62
 800bb66:	d80a      	bhi.n	800bb7e <_printf_i+0x32>
 800bb68:	2f00      	cmp	r7, #0
 800bb6a:	f000 80d8 	beq.w	800bd1e <_printf_i+0x1d2>
 800bb6e:	2f58      	cmp	r7, #88	; 0x58
 800bb70:	f000 80a3 	beq.w	800bcba <_printf_i+0x16e>
 800bb74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bb78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bb7c:	e03a      	b.n	800bbf4 <_printf_i+0xa8>
 800bb7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bb82:	2b15      	cmp	r3, #21
 800bb84:	d8f6      	bhi.n	800bb74 <_printf_i+0x28>
 800bb86:	a101      	add	r1, pc, #4	; (adr r1, 800bb8c <_printf_i+0x40>)
 800bb88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bb8c:	0800bbe5 	.word	0x0800bbe5
 800bb90:	0800bbf9 	.word	0x0800bbf9
 800bb94:	0800bb75 	.word	0x0800bb75
 800bb98:	0800bb75 	.word	0x0800bb75
 800bb9c:	0800bb75 	.word	0x0800bb75
 800bba0:	0800bb75 	.word	0x0800bb75
 800bba4:	0800bbf9 	.word	0x0800bbf9
 800bba8:	0800bb75 	.word	0x0800bb75
 800bbac:	0800bb75 	.word	0x0800bb75
 800bbb0:	0800bb75 	.word	0x0800bb75
 800bbb4:	0800bb75 	.word	0x0800bb75
 800bbb8:	0800bd05 	.word	0x0800bd05
 800bbbc:	0800bc29 	.word	0x0800bc29
 800bbc0:	0800bce7 	.word	0x0800bce7
 800bbc4:	0800bb75 	.word	0x0800bb75
 800bbc8:	0800bb75 	.word	0x0800bb75
 800bbcc:	0800bd27 	.word	0x0800bd27
 800bbd0:	0800bb75 	.word	0x0800bb75
 800bbd4:	0800bc29 	.word	0x0800bc29
 800bbd8:	0800bb75 	.word	0x0800bb75
 800bbdc:	0800bb75 	.word	0x0800bb75
 800bbe0:	0800bcef 	.word	0x0800bcef
 800bbe4:	682b      	ldr	r3, [r5, #0]
 800bbe6:	1d1a      	adds	r2, r3, #4
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	602a      	str	r2, [r5, #0]
 800bbec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bbf0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bbf4:	2301      	movs	r3, #1
 800bbf6:	e0a3      	b.n	800bd40 <_printf_i+0x1f4>
 800bbf8:	6820      	ldr	r0, [r4, #0]
 800bbfa:	6829      	ldr	r1, [r5, #0]
 800bbfc:	0606      	lsls	r6, r0, #24
 800bbfe:	f101 0304 	add.w	r3, r1, #4
 800bc02:	d50a      	bpl.n	800bc1a <_printf_i+0xce>
 800bc04:	680e      	ldr	r6, [r1, #0]
 800bc06:	602b      	str	r3, [r5, #0]
 800bc08:	2e00      	cmp	r6, #0
 800bc0a:	da03      	bge.n	800bc14 <_printf_i+0xc8>
 800bc0c:	232d      	movs	r3, #45	; 0x2d
 800bc0e:	4276      	negs	r6, r6
 800bc10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc14:	485e      	ldr	r0, [pc, #376]	; (800bd90 <_printf_i+0x244>)
 800bc16:	230a      	movs	r3, #10
 800bc18:	e019      	b.n	800bc4e <_printf_i+0x102>
 800bc1a:	680e      	ldr	r6, [r1, #0]
 800bc1c:	602b      	str	r3, [r5, #0]
 800bc1e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bc22:	bf18      	it	ne
 800bc24:	b236      	sxthne	r6, r6
 800bc26:	e7ef      	b.n	800bc08 <_printf_i+0xbc>
 800bc28:	682b      	ldr	r3, [r5, #0]
 800bc2a:	6820      	ldr	r0, [r4, #0]
 800bc2c:	1d19      	adds	r1, r3, #4
 800bc2e:	6029      	str	r1, [r5, #0]
 800bc30:	0601      	lsls	r1, r0, #24
 800bc32:	d501      	bpl.n	800bc38 <_printf_i+0xec>
 800bc34:	681e      	ldr	r6, [r3, #0]
 800bc36:	e002      	b.n	800bc3e <_printf_i+0xf2>
 800bc38:	0646      	lsls	r6, r0, #25
 800bc3a:	d5fb      	bpl.n	800bc34 <_printf_i+0xe8>
 800bc3c:	881e      	ldrh	r6, [r3, #0]
 800bc3e:	4854      	ldr	r0, [pc, #336]	; (800bd90 <_printf_i+0x244>)
 800bc40:	2f6f      	cmp	r7, #111	; 0x6f
 800bc42:	bf0c      	ite	eq
 800bc44:	2308      	moveq	r3, #8
 800bc46:	230a      	movne	r3, #10
 800bc48:	2100      	movs	r1, #0
 800bc4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bc4e:	6865      	ldr	r5, [r4, #4]
 800bc50:	60a5      	str	r5, [r4, #8]
 800bc52:	2d00      	cmp	r5, #0
 800bc54:	bfa2      	ittt	ge
 800bc56:	6821      	ldrge	r1, [r4, #0]
 800bc58:	f021 0104 	bicge.w	r1, r1, #4
 800bc5c:	6021      	strge	r1, [r4, #0]
 800bc5e:	b90e      	cbnz	r6, 800bc64 <_printf_i+0x118>
 800bc60:	2d00      	cmp	r5, #0
 800bc62:	d04d      	beq.n	800bd00 <_printf_i+0x1b4>
 800bc64:	4615      	mov	r5, r2
 800bc66:	fbb6 f1f3 	udiv	r1, r6, r3
 800bc6a:	fb03 6711 	mls	r7, r3, r1, r6
 800bc6e:	5dc7      	ldrb	r7, [r0, r7]
 800bc70:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bc74:	4637      	mov	r7, r6
 800bc76:	42bb      	cmp	r3, r7
 800bc78:	460e      	mov	r6, r1
 800bc7a:	d9f4      	bls.n	800bc66 <_printf_i+0x11a>
 800bc7c:	2b08      	cmp	r3, #8
 800bc7e:	d10b      	bne.n	800bc98 <_printf_i+0x14c>
 800bc80:	6823      	ldr	r3, [r4, #0]
 800bc82:	07de      	lsls	r6, r3, #31
 800bc84:	d508      	bpl.n	800bc98 <_printf_i+0x14c>
 800bc86:	6923      	ldr	r3, [r4, #16]
 800bc88:	6861      	ldr	r1, [r4, #4]
 800bc8a:	4299      	cmp	r1, r3
 800bc8c:	bfde      	ittt	le
 800bc8e:	2330      	movle	r3, #48	; 0x30
 800bc90:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bc94:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bc98:	1b52      	subs	r2, r2, r5
 800bc9a:	6122      	str	r2, [r4, #16]
 800bc9c:	f8cd a000 	str.w	sl, [sp]
 800bca0:	464b      	mov	r3, r9
 800bca2:	aa03      	add	r2, sp, #12
 800bca4:	4621      	mov	r1, r4
 800bca6:	4640      	mov	r0, r8
 800bca8:	f7ff fee2 	bl	800ba70 <_printf_common>
 800bcac:	3001      	adds	r0, #1
 800bcae:	d14c      	bne.n	800bd4a <_printf_i+0x1fe>
 800bcb0:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb4:	b004      	add	sp, #16
 800bcb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcba:	4835      	ldr	r0, [pc, #212]	; (800bd90 <_printf_i+0x244>)
 800bcbc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bcc0:	6829      	ldr	r1, [r5, #0]
 800bcc2:	6823      	ldr	r3, [r4, #0]
 800bcc4:	f851 6b04 	ldr.w	r6, [r1], #4
 800bcc8:	6029      	str	r1, [r5, #0]
 800bcca:	061d      	lsls	r5, r3, #24
 800bccc:	d514      	bpl.n	800bcf8 <_printf_i+0x1ac>
 800bcce:	07df      	lsls	r7, r3, #31
 800bcd0:	bf44      	itt	mi
 800bcd2:	f043 0320 	orrmi.w	r3, r3, #32
 800bcd6:	6023      	strmi	r3, [r4, #0]
 800bcd8:	b91e      	cbnz	r6, 800bce2 <_printf_i+0x196>
 800bcda:	6823      	ldr	r3, [r4, #0]
 800bcdc:	f023 0320 	bic.w	r3, r3, #32
 800bce0:	6023      	str	r3, [r4, #0]
 800bce2:	2310      	movs	r3, #16
 800bce4:	e7b0      	b.n	800bc48 <_printf_i+0xfc>
 800bce6:	6823      	ldr	r3, [r4, #0]
 800bce8:	f043 0320 	orr.w	r3, r3, #32
 800bcec:	6023      	str	r3, [r4, #0]
 800bcee:	2378      	movs	r3, #120	; 0x78
 800bcf0:	4828      	ldr	r0, [pc, #160]	; (800bd94 <_printf_i+0x248>)
 800bcf2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bcf6:	e7e3      	b.n	800bcc0 <_printf_i+0x174>
 800bcf8:	0659      	lsls	r1, r3, #25
 800bcfa:	bf48      	it	mi
 800bcfc:	b2b6      	uxthmi	r6, r6
 800bcfe:	e7e6      	b.n	800bcce <_printf_i+0x182>
 800bd00:	4615      	mov	r5, r2
 800bd02:	e7bb      	b.n	800bc7c <_printf_i+0x130>
 800bd04:	682b      	ldr	r3, [r5, #0]
 800bd06:	6826      	ldr	r6, [r4, #0]
 800bd08:	6961      	ldr	r1, [r4, #20]
 800bd0a:	1d18      	adds	r0, r3, #4
 800bd0c:	6028      	str	r0, [r5, #0]
 800bd0e:	0635      	lsls	r5, r6, #24
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	d501      	bpl.n	800bd18 <_printf_i+0x1cc>
 800bd14:	6019      	str	r1, [r3, #0]
 800bd16:	e002      	b.n	800bd1e <_printf_i+0x1d2>
 800bd18:	0670      	lsls	r0, r6, #25
 800bd1a:	d5fb      	bpl.n	800bd14 <_printf_i+0x1c8>
 800bd1c:	8019      	strh	r1, [r3, #0]
 800bd1e:	2300      	movs	r3, #0
 800bd20:	6123      	str	r3, [r4, #16]
 800bd22:	4615      	mov	r5, r2
 800bd24:	e7ba      	b.n	800bc9c <_printf_i+0x150>
 800bd26:	682b      	ldr	r3, [r5, #0]
 800bd28:	1d1a      	adds	r2, r3, #4
 800bd2a:	602a      	str	r2, [r5, #0]
 800bd2c:	681d      	ldr	r5, [r3, #0]
 800bd2e:	6862      	ldr	r2, [r4, #4]
 800bd30:	2100      	movs	r1, #0
 800bd32:	4628      	mov	r0, r5
 800bd34:	f7f4 fa54 	bl	80001e0 <memchr>
 800bd38:	b108      	cbz	r0, 800bd3e <_printf_i+0x1f2>
 800bd3a:	1b40      	subs	r0, r0, r5
 800bd3c:	6060      	str	r0, [r4, #4]
 800bd3e:	6863      	ldr	r3, [r4, #4]
 800bd40:	6123      	str	r3, [r4, #16]
 800bd42:	2300      	movs	r3, #0
 800bd44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bd48:	e7a8      	b.n	800bc9c <_printf_i+0x150>
 800bd4a:	6923      	ldr	r3, [r4, #16]
 800bd4c:	462a      	mov	r2, r5
 800bd4e:	4649      	mov	r1, r9
 800bd50:	4640      	mov	r0, r8
 800bd52:	47d0      	blx	sl
 800bd54:	3001      	adds	r0, #1
 800bd56:	d0ab      	beq.n	800bcb0 <_printf_i+0x164>
 800bd58:	6823      	ldr	r3, [r4, #0]
 800bd5a:	079b      	lsls	r3, r3, #30
 800bd5c:	d413      	bmi.n	800bd86 <_printf_i+0x23a>
 800bd5e:	68e0      	ldr	r0, [r4, #12]
 800bd60:	9b03      	ldr	r3, [sp, #12]
 800bd62:	4298      	cmp	r0, r3
 800bd64:	bfb8      	it	lt
 800bd66:	4618      	movlt	r0, r3
 800bd68:	e7a4      	b.n	800bcb4 <_printf_i+0x168>
 800bd6a:	2301      	movs	r3, #1
 800bd6c:	4632      	mov	r2, r6
 800bd6e:	4649      	mov	r1, r9
 800bd70:	4640      	mov	r0, r8
 800bd72:	47d0      	blx	sl
 800bd74:	3001      	adds	r0, #1
 800bd76:	d09b      	beq.n	800bcb0 <_printf_i+0x164>
 800bd78:	3501      	adds	r5, #1
 800bd7a:	68e3      	ldr	r3, [r4, #12]
 800bd7c:	9903      	ldr	r1, [sp, #12]
 800bd7e:	1a5b      	subs	r3, r3, r1
 800bd80:	42ab      	cmp	r3, r5
 800bd82:	dcf2      	bgt.n	800bd6a <_printf_i+0x21e>
 800bd84:	e7eb      	b.n	800bd5e <_printf_i+0x212>
 800bd86:	2500      	movs	r5, #0
 800bd88:	f104 0619 	add.w	r6, r4, #25
 800bd8c:	e7f5      	b.n	800bd7a <_printf_i+0x22e>
 800bd8e:	bf00      	nop
 800bd90:	0801f22a 	.word	0x0801f22a
 800bd94:	0801f23b 	.word	0x0801f23b

0800bd98 <_scanf_float>:
 800bd98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd9c:	b087      	sub	sp, #28
 800bd9e:	4617      	mov	r7, r2
 800bda0:	9303      	str	r3, [sp, #12]
 800bda2:	688b      	ldr	r3, [r1, #8]
 800bda4:	1e5a      	subs	r2, r3, #1
 800bda6:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800bdaa:	bf83      	ittte	hi
 800bdac:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800bdb0:	195b      	addhi	r3, r3, r5
 800bdb2:	9302      	strhi	r3, [sp, #8]
 800bdb4:	2300      	movls	r3, #0
 800bdb6:	bf86      	itte	hi
 800bdb8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800bdbc:	608b      	strhi	r3, [r1, #8]
 800bdbe:	9302      	strls	r3, [sp, #8]
 800bdc0:	680b      	ldr	r3, [r1, #0]
 800bdc2:	468b      	mov	fp, r1
 800bdc4:	2500      	movs	r5, #0
 800bdc6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800bdca:	f84b 3b1c 	str.w	r3, [fp], #28
 800bdce:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bdd2:	4680      	mov	r8, r0
 800bdd4:	460c      	mov	r4, r1
 800bdd6:	465e      	mov	r6, fp
 800bdd8:	46aa      	mov	sl, r5
 800bdda:	46a9      	mov	r9, r5
 800bddc:	9501      	str	r5, [sp, #4]
 800bdde:	68a2      	ldr	r2, [r4, #8]
 800bde0:	b152      	cbz	r2, 800bdf8 <_scanf_float+0x60>
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	781b      	ldrb	r3, [r3, #0]
 800bde6:	2b4e      	cmp	r3, #78	; 0x4e
 800bde8:	d864      	bhi.n	800beb4 <_scanf_float+0x11c>
 800bdea:	2b40      	cmp	r3, #64	; 0x40
 800bdec:	d83c      	bhi.n	800be68 <_scanf_float+0xd0>
 800bdee:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800bdf2:	b2c8      	uxtb	r0, r1
 800bdf4:	280e      	cmp	r0, #14
 800bdf6:	d93a      	bls.n	800be6e <_scanf_float+0xd6>
 800bdf8:	f1b9 0f00 	cmp.w	r9, #0
 800bdfc:	d003      	beq.n	800be06 <_scanf_float+0x6e>
 800bdfe:	6823      	ldr	r3, [r4, #0]
 800be00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800be04:	6023      	str	r3, [r4, #0]
 800be06:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be0a:	f1ba 0f01 	cmp.w	sl, #1
 800be0e:	f200 8113 	bhi.w	800c038 <_scanf_float+0x2a0>
 800be12:	455e      	cmp	r6, fp
 800be14:	f200 8105 	bhi.w	800c022 <_scanf_float+0x28a>
 800be18:	2501      	movs	r5, #1
 800be1a:	4628      	mov	r0, r5
 800be1c:	b007      	add	sp, #28
 800be1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be22:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800be26:	2a0d      	cmp	r2, #13
 800be28:	d8e6      	bhi.n	800bdf8 <_scanf_float+0x60>
 800be2a:	a101      	add	r1, pc, #4	; (adr r1, 800be30 <_scanf_float+0x98>)
 800be2c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800be30:	0800bf6f 	.word	0x0800bf6f
 800be34:	0800bdf9 	.word	0x0800bdf9
 800be38:	0800bdf9 	.word	0x0800bdf9
 800be3c:	0800bdf9 	.word	0x0800bdf9
 800be40:	0800bfcf 	.word	0x0800bfcf
 800be44:	0800bfa7 	.word	0x0800bfa7
 800be48:	0800bdf9 	.word	0x0800bdf9
 800be4c:	0800bdf9 	.word	0x0800bdf9
 800be50:	0800bf7d 	.word	0x0800bf7d
 800be54:	0800bdf9 	.word	0x0800bdf9
 800be58:	0800bdf9 	.word	0x0800bdf9
 800be5c:	0800bdf9 	.word	0x0800bdf9
 800be60:	0800bdf9 	.word	0x0800bdf9
 800be64:	0800bf35 	.word	0x0800bf35
 800be68:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800be6c:	e7db      	b.n	800be26 <_scanf_float+0x8e>
 800be6e:	290e      	cmp	r1, #14
 800be70:	d8c2      	bhi.n	800bdf8 <_scanf_float+0x60>
 800be72:	a001      	add	r0, pc, #4	; (adr r0, 800be78 <_scanf_float+0xe0>)
 800be74:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800be78:	0800bf27 	.word	0x0800bf27
 800be7c:	0800bdf9 	.word	0x0800bdf9
 800be80:	0800bf27 	.word	0x0800bf27
 800be84:	0800bfbb 	.word	0x0800bfbb
 800be88:	0800bdf9 	.word	0x0800bdf9
 800be8c:	0800bed5 	.word	0x0800bed5
 800be90:	0800bf11 	.word	0x0800bf11
 800be94:	0800bf11 	.word	0x0800bf11
 800be98:	0800bf11 	.word	0x0800bf11
 800be9c:	0800bf11 	.word	0x0800bf11
 800bea0:	0800bf11 	.word	0x0800bf11
 800bea4:	0800bf11 	.word	0x0800bf11
 800bea8:	0800bf11 	.word	0x0800bf11
 800beac:	0800bf11 	.word	0x0800bf11
 800beb0:	0800bf11 	.word	0x0800bf11
 800beb4:	2b6e      	cmp	r3, #110	; 0x6e
 800beb6:	d809      	bhi.n	800becc <_scanf_float+0x134>
 800beb8:	2b60      	cmp	r3, #96	; 0x60
 800beba:	d8b2      	bhi.n	800be22 <_scanf_float+0x8a>
 800bebc:	2b54      	cmp	r3, #84	; 0x54
 800bebe:	d077      	beq.n	800bfb0 <_scanf_float+0x218>
 800bec0:	2b59      	cmp	r3, #89	; 0x59
 800bec2:	d199      	bne.n	800bdf8 <_scanf_float+0x60>
 800bec4:	2d07      	cmp	r5, #7
 800bec6:	d197      	bne.n	800bdf8 <_scanf_float+0x60>
 800bec8:	2508      	movs	r5, #8
 800beca:	e029      	b.n	800bf20 <_scanf_float+0x188>
 800becc:	2b74      	cmp	r3, #116	; 0x74
 800bece:	d06f      	beq.n	800bfb0 <_scanf_float+0x218>
 800bed0:	2b79      	cmp	r3, #121	; 0x79
 800bed2:	e7f6      	b.n	800bec2 <_scanf_float+0x12a>
 800bed4:	6821      	ldr	r1, [r4, #0]
 800bed6:	05c8      	lsls	r0, r1, #23
 800bed8:	d51a      	bpl.n	800bf10 <_scanf_float+0x178>
 800beda:	9b02      	ldr	r3, [sp, #8]
 800bedc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800bee0:	6021      	str	r1, [r4, #0]
 800bee2:	f109 0901 	add.w	r9, r9, #1
 800bee6:	b11b      	cbz	r3, 800bef0 <_scanf_float+0x158>
 800bee8:	3b01      	subs	r3, #1
 800beea:	3201      	adds	r2, #1
 800beec:	9302      	str	r3, [sp, #8]
 800beee:	60a2      	str	r2, [r4, #8]
 800bef0:	68a3      	ldr	r3, [r4, #8]
 800bef2:	3b01      	subs	r3, #1
 800bef4:	60a3      	str	r3, [r4, #8]
 800bef6:	6923      	ldr	r3, [r4, #16]
 800bef8:	3301      	adds	r3, #1
 800befa:	6123      	str	r3, [r4, #16]
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	3b01      	subs	r3, #1
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	607b      	str	r3, [r7, #4]
 800bf04:	f340 8084 	ble.w	800c010 <_scanf_float+0x278>
 800bf08:	683b      	ldr	r3, [r7, #0]
 800bf0a:	3301      	adds	r3, #1
 800bf0c:	603b      	str	r3, [r7, #0]
 800bf0e:	e766      	b.n	800bdde <_scanf_float+0x46>
 800bf10:	eb1a 0f05 	cmn.w	sl, r5
 800bf14:	f47f af70 	bne.w	800bdf8 <_scanf_float+0x60>
 800bf18:	6822      	ldr	r2, [r4, #0]
 800bf1a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800bf1e:	6022      	str	r2, [r4, #0]
 800bf20:	f806 3b01 	strb.w	r3, [r6], #1
 800bf24:	e7e4      	b.n	800bef0 <_scanf_float+0x158>
 800bf26:	6822      	ldr	r2, [r4, #0]
 800bf28:	0610      	lsls	r0, r2, #24
 800bf2a:	f57f af65 	bpl.w	800bdf8 <_scanf_float+0x60>
 800bf2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bf32:	e7f4      	b.n	800bf1e <_scanf_float+0x186>
 800bf34:	f1ba 0f00 	cmp.w	sl, #0
 800bf38:	d10e      	bne.n	800bf58 <_scanf_float+0x1c0>
 800bf3a:	f1b9 0f00 	cmp.w	r9, #0
 800bf3e:	d10e      	bne.n	800bf5e <_scanf_float+0x1c6>
 800bf40:	6822      	ldr	r2, [r4, #0]
 800bf42:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bf46:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bf4a:	d108      	bne.n	800bf5e <_scanf_float+0x1c6>
 800bf4c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bf50:	6022      	str	r2, [r4, #0]
 800bf52:	f04f 0a01 	mov.w	sl, #1
 800bf56:	e7e3      	b.n	800bf20 <_scanf_float+0x188>
 800bf58:	f1ba 0f02 	cmp.w	sl, #2
 800bf5c:	d055      	beq.n	800c00a <_scanf_float+0x272>
 800bf5e:	2d01      	cmp	r5, #1
 800bf60:	d002      	beq.n	800bf68 <_scanf_float+0x1d0>
 800bf62:	2d04      	cmp	r5, #4
 800bf64:	f47f af48 	bne.w	800bdf8 <_scanf_float+0x60>
 800bf68:	3501      	adds	r5, #1
 800bf6a:	b2ed      	uxtb	r5, r5
 800bf6c:	e7d8      	b.n	800bf20 <_scanf_float+0x188>
 800bf6e:	f1ba 0f01 	cmp.w	sl, #1
 800bf72:	f47f af41 	bne.w	800bdf8 <_scanf_float+0x60>
 800bf76:	f04f 0a02 	mov.w	sl, #2
 800bf7a:	e7d1      	b.n	800bf20 <_scanf_float+0x188>
 800bf7c:	b97d      	cbnz	r5, 800bf9e <_scanf_float+0x206>
 800bf7e:	f1b9 0f00 	cmp.w	r9, #0
 800bf82:	f47f af3c 	bne.w	800bdfe <_scanf_float+0x66>
 800bf86:	6822      	ldr	r2, [r4, #0]
 800bf88:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800bf8c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800bf90:	f47f af39 	bne.w	800be06 <_scanf_float+0x6e>
 800bf94:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bf98:	6022      	str	r2, [r4, #0]
 800bf9a:	2501      	movs	r5, #1
 800bf9c:	e7c0      	b.n	800bf20 <_scanf_float+0x188>
 800bf9e:	2d03      	cmp	r5, #3
 800bfa0:	d0e2      	beq.n	800bf68 <_scanf_float+0x1d0>
 800bfa2:	2d05      	cmp	r5, #5
 800bfa4:	e7de      	b.n	800bf64 <_scanf_float+0x1cc>
 800bfa6:	2d02      	cmp	r5, #2
 800bfa8:	f47f af26 	bne.w	800bdf8 <_scanf_float+0x60>
 800bfac:	2503      	movs	r5, #3
 800bfae:	e7b7      	b.n	800bf20 <_scanf_float+0x188>
 800bfb0:	2d06      	cmp	r5, #6
 800bfb2:	f47f af21 	bne.w	800bdf8 <_scanf_float+0x60>
 800bfb6:	2507      	movs	r5, #7
 800bfb8:	e7b2      	b.n	800bf20 <_scanf_float+0x188>
 800bfba:	6822      	ldr	r2, [r4, #0]
 800bfbc:	0591      	lsls	r1, r2, #22
 800bfbe:	f57f af1b 	bpl.w	800bdf8 <_scanf_float+0x60>
 800bfc2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800bfc6:	6022      	str	r2, [r4, #0]
 800bfc8:	f8cd 9004 	str.w	r9, [sp, #4]
 800bfcc:	e7a8      	b.n	800bf20 <_scanf_float+0x188>
 800bfce:	6822      	ldr	r2, [r4, #0]
 800bfd0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bfd4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bfd8:	d006      	beq.n	800bfe8 <_scanf_float+0x250>
 800bfda:	0550      	lsls	r0, r2, #21
 800bfdc:	f57f af0c 	bpl.w	800bdf8 <_scanf_float+0x60>
 800bfe0:	f1b9 0f00 	cmp.w	r9, #0
 800bfe4:	f43f af0f 	beq.w	800be06 <_scanf_float+0x6e>
 800bfe8:	0591      	lsls	r1, r2, #22
 800bfea:	bf58      	it	pl
 800bfec:	9901      	ldrpl	r1, [sp, #4]
 800bfee:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bff2:	bf58      	it	pl
 800bff4:	eba9 0101 	subpl.w	r1, r9, r1
 800bff8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bffc:	bf58      	it	pl
 800bffe:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c002:	6022      	str	r2, [r4, #0]
 800c004:	f04f 0900 	mov.w	r9, #0
 800c008:	e78a      	b.n	800bf20 <_scanf_float+0x188>
 800c00a:	f04f 0a03 	mov.w	sl, #3
 800c00e:	e787      	b.n	800bf20 <_scanf_float+0x188>
 800c010:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c014:	4639      	mov	r1, r7
 800c016:	4640      	mov	r0, r8
 800c018:	4798      	blx	r3
 800c01a:	2800      	cmp	r0, #0
 800c01c:	f43f aedf 	beq.w	800bdde <_scanf_float+0x46>
 800c020:	e6ea      	b.n	800bdf8 <_scanf_float+0x60>
 800c022:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c026:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c02a:	463a      	mov	r2, r7
 800c02c:	4640      	mov	r0, r8
 800c02e:	4798      	blx	r3
 800c030:	6923      	ldr	r3, [r4, #16]
 800c032:	3b01      	subs	r3, #1
 800c034:	6123      	str	r3, [r4, #16]
 800c036:	e6ec      	b.n	800be12 <_scanf_float+0x7a>
 800c038:	1e6b      	subs	r3, r5, #1
 800c03a:	2b06      	cmp	r3, #6
 800c03c:	d825      	bhi.n	800c08a <_scanf_float+0x2f2>
 800c03e:	2d02      	cmp	r5, #2
 800c040:	d836      	bhi.n	800c0b0 <_scanf_float+0x318>
 800c042:	455e      	cmp	r6, fp
 800c044:	f67f aee8 	bls.w	800be18 <_scanf_float+0x80>
 800c048:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c04c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c050:	463a      	mov	r2, r7
 800c052:	4640      	mov	r0, r8
 800c054:	4798      	blx	r3
 800c056:	6923      	ldr	r3, [r4, #16]
 800c058:	3b01      	subs	r3, #1
 800c05a:	6123      	str	r3, [r4, #16]
 800c05c:	e7f1      	b.n	800c042 <_scanf_float+0x2aa>
 800c05e:	9802      	ldr	r0, [sp, #8]
 800c060:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c064:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c068:	9002      	str	r0, [sp, #8]
 800c06a:	463a      	mov	r2, r7
 800c06c:	4640      	mov	r0, r8
 800c06e:	4798      	blx	r3
 800c070:	6923      	ldr	r3, [r4, #16]
 800c072:	3b01      	subs	r3, #1
 800c074:	6123      	str	r3, [r4, #16]
 800c076:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c07a:	fa5f fa8a 	uxtb.w	sl, sl
 800c07e:	f1ba 0f02 	cmp.w	sl, #2
 800c082:	d1ec      	bne.n	800c05e <_scanf_float+0x2c6>
 800c084:	3d03      	subs	r5, #3
 800c086:	b2ed      	uxtb	r5, r5
 800c088:	1b76      	subs	r6, r6, r5
 800c08a:	6823      	ldr	r3, [r4, #0]
 800c08c:	05da      	lsls	r2, r3, #23
 800c08e:	d52f      	bpl.n	800c0f0 <_scanf_float+0x358>
 800c090:	055b      	lsls	r3, r3, #21
 800c092:	d510      	bpl.n	800c0b6 <_scanf_float+0x31e>
 800c094:	455e      	cmp	r6, fp
 800c096:	f67f aebf 	bls.w	800be18 <_scanf_float+0x80>
 800c09a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c09e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c0a2:	463a      	mov	r2, r7
 800c0a4:	4640      	mov	r0, r8
 800c0a6:	4798      	blx	r3
 800c0a8:	6923      	ldr	r3, [r4, #16]
 800c0aa:	3b01      	subs	r3, #1
 800c0ac:	6123      	str	r3, [r4, #16]
 800c0ae:	e7f1      	b.n	800c094 <_scanf_float+0x2fc>
 800c0b0:	46aa      	mov	sl, r5
 800c0b2:	9602      	str	r6, [sp, #8]
 800c0b4:	e7df      	b.n	800c076 <_scanf_float+0x2de>
 800c0b6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c0ba:	6923      	ldr	r3, [r4, #16]
 800c0bc:	2965      	cmp	r1, #101	; 0x65
 800c0be:	f103 33ff 	add.w	r3, r3, #4294967295
 800c0c2:	f106 35ff 	add.w	r5, r6, #4294967295
 800c0c6:	6123      	str	r3, [r4, #16]
 800c0c8:	d00c      	beq.n	800c0e4 <_scanf_float+0x34c>
 800c0ca:	2945      	cmp	r1, #69	; 0x45
 800c0cc:	d00a      	beq.n	800c0e4 <_scanf_float+0x34c>
 800c0ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c0d2:	463a      	mov	r2, r7
 800c0d4:	4640      	mov	r0, r8
 800c0d6:	4798      	blx	r3
 800c0d8:	6923      	ldr	r3, [r4, #16]
 800c0da:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c0de:	3b01      	subs	r3, #1
 800c0e0:	1eb5      	subs	r5, r6, #2
 800c0e2:	6123      	str	r3, [r4, #16]
 800c0e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c0e8:	463a      	mov	r2, r7
 800c0ea:	4640      	mov	r0, r8
 800c0ec:	4798      	blx	r3
 800c0ee:	462e      	mov	r6, r5
 800c0f0:	6825      	ldr	r5, [r4, #0]
 800c0f2:	f015 0510 	ands.w	r5, r5, #16
 800c0f6:	d159      	bne.n	800c1ac <_scanf_float+0x414>
 800c0f8:	7035      	strb	r5, [r6, #0]
 800c0fa:	6823      	ldr	r3, [r4, #0]
 800c0fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c104:	d11b      	bne.n	800c13e <_scanf_float+0x3a6>
 800c106:	9b01      	ldr	r3, [sp, #4]
 800c108:	454b      	cmp	r3, r9
 800c10a:	eba3 0209 	sub.w	r2, r3, r9
 800c10e:	d123      	bne.n	800c158 <_scanf_float+0x3c0>
 800c110:	2200      	movs	r2, #0
 800c112:	4659      	mov	r1, fp
 800c114:	4640      	mov	r0, r8
 800c116:	f000 fecd 	bl	800ceb4 <_strtod_r>
 800c11a:	6822      	ldr	r2, [r4, #0]
 800c11c:	9b03      	ldr	r3, [sp, #12]
 800c11e:	f012 0f02 	tst.w	r2, #2
 800c122:	ec57 6b10 	vmov	r6, r7, d0
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	d021      	beq.n	800c16e <_scanf_float+0x3d6>
 800c12a:	9903      	ldr	r1, [sp, #12]
 800c12c:	1d1a      	adds	r2, r3, #4
 800c12e:	600a      	str	r2, [r1, #0]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	e9c3 6700 	strd	r6, r7, [r3]
 800c136:	68e3      	ldr	r3, [r4, #12]
 800c138:	3301      	adds	r3, #1
 800c13a:	60e3      	str	r3, [r4, #12]
 800c13c:	e66d      	b.n	800be1a <_scanf_float+0x82>
 800c13e:	9b04      	ldr	r3, [sp, #16]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d0e5      	beq.n	800c110 <_scanf_float+0x378>
 800c144:	9905      	ldr	r1, [sp, #20]
 800c146:	230a      	movs	r3, #10
 800c148:	462a      	mov	r2, r5
 800c14a:	3101      	adds	r1, #1
 800c14c:	4640      	mov	r0, r8
 800c14e:	f000 ff39 	bl	800cfc4 <_strtol_r>
 800c152:	9b04      	ldr	r3, [sp, #16]
 800c154:	9e05      	ldr	r6, [sp, #20]
 800c156:	1ac2      	subs	r2, r0, r3
 800c158:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c15c:	429e      	cmp	r6, r3
 800c15e:	bf28      	it	cs
 800c160:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c164:	4912      	ldr	r1, [pc, #72]	; (800c1b0 <_scanf_float+0x418>)
 800c166:	4630      	mov	r0, r6
 800c168:	f000 f860 	bl	800c22c <siprintf>
 800c16c:	e7d0      	b.n	800c110 <_scanf_float+0x378>
 800c16e:	9903      	ldr	r1, [sp, #12]
 800c170:	f012 0f04 	tst.w	r2, #4
 800c174:	f103 0204 	add.w	r2, r3, #4
 800c178:	600a      	str	r2, [r1, #0]
 800c17a:	d1d9      	bne.n	800c130 <_scanf_float+0x398>
 800c17c:	f8d3 8000 	ldr.w	r8, [r3]
 800c180:	ee10 2a10 	vmov	r2, s0
 800c184:	ee10 0a10 	vmov	r0, s0
 800c188:	463b      	mov	r3, r7
 800c18a:	4639      	mov	r1, r7
 800c18c:	f7f4 fcce 	bl	8000b2c <__aeabi_dcmpun>
 800c190:	b128      	cbz	r0, 800c19e <_scanf_float+0x406>
 800c192:	4808      	ldr	r0, [pc, #32]	; (800c1b4 <_scanf_float+0x41c>)
 800c194:	f000 f810 	bl	800c1b8 <nanf>
 800c198:	ed88 0a00 	vstr	s0, [r8]
 800c19c:	e7cb      	b.n	800c136 <_scanf_float+0x39e>
 800c19e:	4630      	mov	r0, r6
 800c1a0:	4639      	mov	r1, r7
 800c1a2:	f7f4 fd21 	bl	8000be8 <__aeabi_d2f>
 800c1a6:	f8c8 0000 	str.w	r0, [r8]
 800c1aa:	e7c4      	b.n	800c136 <_scanf_float+0x39e>
 800c1ac:	2500      	movs	r5, #0
 800c1ae:	e634      	b.n	800be1a <_scanf_float+0x82>
 800c1b0:	0801f24c 	.word	0x0801f24c
 800c1b4:	0801f658 	.word	0x0801f658

0800c1b8 <nanf>:
 800c1b8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c1c0 <nanf+0x8>
 800c1bc:	4770      	bx	lr
 800c1be:	bf00      	nop
 800c1c0:	7fc00000 	.word	0x7fc00000

0800c1c4 <sniprintf>:
 800c1c4:	b40c      	push	{r2, r3}
 800c1c6:	b530      	push	{r4, r5, lr}
 800c1c8:	4b17      	ldr	r3, [pc, #92]	; (800c228 <sniprintf+0x64>)
 800c1ca:	1e0c      	subs	r4, r1, #0
 800c1cc:	681d      	ldr	r5, [r3, #0]
 800c1ce:	b09d      	sub	sp, #116	; 0x74
 800c1d0:	da08      	bge.n	800c1e4 <sniprintf+0x20>
 800c1d2:	238b      	movs	r3, #139	; 0x8b
 800c1d4:	602b      	str	r3, [r5, #0]
 800c1d6:	f04f 30ff 	mov.w	r0, #4294967295
 800c1da:	b01d      	add	sp, #116	; 0x74
 800c1dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c1e0:	b002      	add	sp, #8
 800c1e2:	4770      	bx	lr
 800c1e4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c1e8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c1ec:	bf14      	ite	ne
 800c1ee:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c1f2:	4623      	moveq	r3, r4
 800c1f4:	9304      	str	r3, [sp, #16]
 800c1f6:	9307      	str	r3, [sp, #28]
 800c1f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c1fc:	9002      	str	r0, [sp, #8]
 800c1fe:	9006      	str	r0, [sp, #24]
 800c200:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c204:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c206:	ab21      	add	r3, sp, #132	; 0x84
 800c208:	a902      	add	r1, sp, #8
 800c20a:	4628      	mov	r0, r5
 800c20c:	9301      	str	r3, [sp, #4]
 800c20e:	f002 ff03 	bl	800f018 <_svfiprintf_r>
 800c212:	1c43      	adds	r3, r0, #1
 800c214:	bfbc      	itt	lt
 800c216:	238b      	movlt	r3, #139	; 0x8b
 800c218:	602b      	strlt	r3, [r5, #0]
 800c21a:	2c00      	cmp	r4, #0
 800c21c:	d0dd      	beq.n	800c1da <sniprintf+0x16>
 800c21e:	9b02      	ldr	r3, [sp, #8]
 800c220:	2200      	movs	r2, #0
 800c222:	701a      	strb	r2, [r3, #0]
 800c224:	e7d9      	b.n	800c1da <sniprintf+0x16>
 800c226:	bf00      	nop
 800c228:	20000060 	.word	0x20000060

0800c22c <siprintf>:
 800c22c:	b40e      	push	{r1, r2, r3}
 800c22e:	b500      	push	{lr}
 800c230:	b09c      	sub	sp, #112	; 0x70
 800c232:	ab1d      	add	r3, sp, #116	; 0x74
 800c234:	9002      	str	r0, [sp, #8]
 800c236:	9006      	str	r0, [sp, #24]
 800c238:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c23c:	4809      	ldr	r0, [pc, #36]	; (800c264 <siprintf+0x38>)
 800c23e:	9107      	str	r1, [sp, #28]
 800c240:	9104      	str	r1, [sp, #16]
 800c242:	4909      	ldr	r1, [pc, #36]	; (800c268 <siprintf+0x3c>)
 800c244:	f853 2b04 	ldr.w	r2, [r3], #4
 800c248:	9105      	str	r1, [sp, #20]
 800c24a:	6800      	ldr	r0, [r0, #0]
 800c24c:	9301      	str	r3, [sp, #4]
 800c24e:	a902      	add	r1, sp, #8
 800c250:	f002 fee2 	bl	800f018 <_svfiprintf_r>
 800c254:	9b02      	ldr	r3, [sp, #8]
 800c256:	2200      	movs	r2, #0
 800c258:	701a      	strb	r2, [r3, #0]
 800c25a:	b01c      	add	sp, #112	; 0x70
 800c25c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c260:	b003      	add	sp, #12
 800c262:	4770      	bx	lr
 800c264:	20000060 	.word	0x20000060
 800c268:	ffff0208 	.word	0xffff0208

0800c26c <sulp>:
 800c26c:	b570      	push	{r4, r5, r6, lr}
 800c26e:	4604      	mov	r4, r0
 800c270:	460d      	mov	r5, r1
 800c272:	ec45 4b10 	vmov	d0, r4, r5
 800c276:	4616      	mov	r6, r2
 800c278:	f002 fc2c 	bl	800ead4 <__ulp>
 800c27c:	ec51 0b10 	vmov	r0, r1, d0
 800c280:	b17e      	cbz	r6, 800c2a2 <sulp+0x36>
 800c282:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c286:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	dd09      	ble.n	800c2a2 <sulp+0x36>
 800c28e:	051b      	lsls	r3, r3, #20
 800c290:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c294:	2400      	movs	r4, #0
 800c296:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c29a:	4622      	mov	r2, r4
 800c29c:	462b      	mov	r3, r5
 800c29e:	f7f4 f9ab 	bl	80005f8 <__aeabi_dmul>
 800c2a2:	bd70      	pop	{r4, r5, r6, pc}
 800c2a4:	0000      	movs	r0, r0
	...

0800c2a8 <_strtod_l>:
 800c2a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2ac:	ed2d 8b02 	vpush	{d8}
 800c2b0:	b09d      	sub	sp, #116	; 0x74
 800c2b2:	461f      	mov	r7, r3
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	9318      	str	r3, [sp, #96]	; 0x60
 800c2b8:	4ba2      	ldr	r3, [pc, #648]	; (800c544 <_strtod_l+0x29c>)
 800c2ba:	9213      	str	r2, [sp, #76]	; 0x4c
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	9305      	str	r3, [sp, #20]
 800c2c0:	4604      	mov	r4, r0
 800c2c2:	4618      	mov	r0, r3
 800c2c4:	4688      	mov	r8, r1
 800c2c6:	f7f3 ff83 	bl	80001d0 <strlen>
 800c2ca:	f04f 0a00 	mov.w	sl, #0
 800c2ce:	4605      	mov	r5, r0
 800c2d0:	f04f 0b00 	mov.w	fp, #0
 800c2d4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c2d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c2da:	781a      	ldrb	r2, [r3, #0]
 800c2dc:	2a2b      	cmp	r2, #43	; 0x2b
 800c2de:	d04e      	beq.n	800c37e <_strtod_l+0xd6>
 800c2e0:	d83b      	bhi.n	800c35a <_strtod_l+0xb2>
 800c2e2:	2a0d      	cmp	r2, #13
 800c2e4:	d834      	bhi.n	800c350 <_strtod_l+0xa8>
 800c2e6:	2a08      	cmp	r2, #8
 800c2e8:	d834      	bhi.n	800c354 <_strtod_l+0xac>
 800c2ea:	2a00      	cmp	r2, #0
 800c2ec:	d03e      	beq.n	800c36c <_strtod_l+0xc4>
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	930a      	str	r3, [sp, #40]	; 0x28
 800c2f2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c2f4:	7833      	ldrb	r3, [r6, #0]
 800c2f6:	2b30      	cmp	r3, #48	; 0x30
 800c2f8:	f040 80b0 	bne.w	800c45c <_strtod_l+0x1b4>
 800c2fc:	7873      	ldrb	r3, [r6, #1]
 800c2fe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c302:	2b58      	cmp	r3, #88	; 0x58
 800c304:	d168      	bne.n	800c3d8 <_strtod_l+0x130>
 800c306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c308:	9301      	str	r3, [sp, #4]
 800c30a:	ab18      	add	r3, sp, #96	; 0x60
 800c30c:	9702      	str	r7, [sp, #8]
 800c30e:	9300      	str	r3, [sp, #0]
 800c310:	4a8d      	ldr	r2, [pc, #564]	; (800c548 <_strtod_l+0x2a0>)
 800c312:	ab19      	add	r3, sp, #100	; 0x64
 800c314:	a917      	add	r1, sp, #92	; 0x5c
 800c316:	4620      	mov	r0, r4
 800c318:	f001 fd44 	bl	800dda4 <__gethex>
 800c31c:	f010 0707 	ands.w	r7, r0, #7
 800c320:	4605      	mov	r5, r0
 800c322:	d005      	beq.n	800c330 <_strtod_l+0x88>
 800c324:	2f06      	cmp	r7, #6
 800c326:	d12c      	bne.n	800c382 <_strtod_l+0xda>
 800c328:	3601      	adds	r6, #1
 800c32a:	2300      	movs	r3, #0
 800c32c:	9617      	str	r6, [sp, #92]	; 0x5c
 800c32e:	930a      	str	r3, [sp, #40]	; 0x28
 800c330:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c332:	2b00      	cmp	r3, #0
 800c334:	f040 8590 	bne.w	800ce58 <_strtod_l+0xbb0>
 800c338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c33a:	b1eb      	cbz	r3, 800c378 <_strtod_l+0xd0>
 800c33c:	4652      	mov	r2, sl
 800c33e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c342:	ec43 2b10 	vmov	d0, r2, r3
 800c346:	b01d      	add	sp, #116	; 0x74
 800c348:	ecbd 8b02 	vpop	{d8}
 800c34c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c350:	2a20      	cmp	r2, #32
 800c352:	d1cc      	bne.n	800c2ee <_strtod_l+0x46>
 800c354:	3301      	adds	r3, #1
 800c356:	9317      	str	r3, [sp, #92]	; 0x5c
 800c358:	e7be      	b.n	800c2d8 <_strtod_l+0x30>
 800c35a:	2a2d      	cmp	r2, #45	; 0x2d
 800c35c:	d1c7      	bne.n	800c2ee <_strtod_l+0x46>
 800c35e:	2201      	movs	r2, #1
 800c360:	920a      	str	r2, [sp, #40]	; 0x28
 800c362:	1c5a      	adds	r2, r3, #1
 800c364:	9217      	str	r2, [sp, #92]	; 0x5c
 800c366:	785b      	ldrb	r3, [r3, #1]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d1c2      	bne.n	800c2f2 <_strtod_l+0x4a>
 800c36c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c36e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c372:	2b00      	cmp	r3, #0
 800c374:	f040 856e 	bne.w	800ce54 <_strtod_l+0xbac>
 800c378:	4652      	mov	r2, sl
 800c37a:	465b      	mov	r3, fp
 800c37c:	e7e1      	b.n	800c342 <_strtod_l+0x9a>
 800c37e:	2200      	movs	r2, #0
 800c380:	e7ee      	b.n	800c360 <_strtod_l+0xb8>
 800c382:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c384:	b13a      	cbz	r2, 800c396 <_strtod_l+0xee>
 800c386:	2135      	movs	r1, #53	; 0x35
 800c388:	a81a      	add	r0, sp, #104	; 0x68
 800c38a:	f002 fcae 	bl	800ecea <__copybits>
 800c38e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c390:	4620      	mov	r0, r4
 800c392:	f002 f86d 	bl	800e470 <_Bfree>
 800c396:	3f01      	subs	r7, #1
 800c398:	2f04      	cmp	r7, #4
 800c39a:	d806      	bhi.n	800c3aa <_strtod_l+0x102>
 800c39c:	e8df f007 	tbb	[pc, r7]
 800c3a0:	1714030a 	.word	0x1714030a
 800c3a4:	0a          	.byte	0x0a
 800c3a5:	00          	.byte	0x00
 800c3a6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800c3aa:	0728      	lsls	r0, r5, #28
 800c3ac:	d5c0      	bpl.n	800c330 <_strtod_l+0x88>
 800c3ae:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800c3b2:	e7bd      	b.n	800c330 <_strtod_l+0x88>
 800c3b4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c3b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c3ba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c3be:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c3c2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c3c6:	e7f0      	b.n	800c3aa <_strtod_l+0x102>
 800c3c8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c54c <_strtod_l+0x2a4>
 800c3cc:	e7ed      	b.n	800c3aa <_strtod_l+0x102>
 800c3ce:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c3d2:	f04f 3aff 	mov.w	sl, #4294967295
 800c3d6:	e7e8      	b.n	800c3aa <_strtod_l+0x102>
 800c3d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c3da:	1c5a      	adds	r2, r3, #1
 800c3dc:	9217      	str	r2, [sp, #92]	; 0x5c
 800c3de:	785b      	ldrb	r3, [r3, #1]
 800c3e0:	2b30      	cmp	r3, #48	; 0x30
 800c3e2:	d0f9      	beq.n	800c3d8 <_strtod_l+0x130>
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d0a3      	beq.n	800c330 <_strtod_l+0x88>
 800c3e8:	2301      	movs	r3, #1
 800c3ea:	f04f 0900 	mov.w	r9, #0
 800c3ee:	9304      	str	r3, [sp, #16]
 800c3f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c3f2:	9308      	str	r3, [sp, #32]
 800c3f4:	f8cd 901c 	str.w	r9, [sp, #28]
 800c3f8:	464f      	mov	r7, r9
 800c3fa:	220a      	movs	r2, #10
 800c3fc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c3fe:	7806      	ldrb	r6, [r0, #0]
 800c400:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c404:	b2d9      	uxtb	r1, r3
 800c406:	2909      	cmp	r1, #9
 800c408:	d92a      	bls.n	800c460 <_strtod_l+0x1b8>
 800c40a:	9905      	ldr	r1, [sp, #20]
 800c40c:	462a      	mov	r2, r5
 800c40e:	f002 ff1b 	bl	800f248 <strncmp>
 800c412:	b398      	cbz	r0, 800c47c <_strtod_l+0x1d4>
 800c414:	2000      	movs	r0, #0
 800c416:	4632      	mov	r2, r6
 800c418:	463d      	mov	r5, r7
 800c41a:	9005      	str	r0, [sp, #20]
 800c41c:	4603      	mov	r3, r0
 800c41e:	2a65      	cmp	r2, #101	; 0x65
 800c420:	d001      	beq.n	800c426 <_strtod_l+0x17e>
 800c422:	2a45      	cmp	r2, #69	; 0x45
 800c424:	d118      	bne.n	800c458 <_strtod_l+0x1b0>
 800c426:	b91d      	cbnz	r5, 800c430 <_strtod_l+0x188>
 800c428:	9a04      	ldr	r2, [sp, #16]
 800c42a:	4302      	orrs	r2, r0
 800c42c:	d09e      	beq.n	800c36c <_strtod_l+0xc4>
 800c42e:	2500      	movs	r5, #0
 800c430:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c434:	f108 0201 	add.w	r2, r8, #1
 800c438:	9217      	str	r2, [sp, #92]	; 0x5c
 800c43a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c43e:	2a2b      	cmp	r2, #43	; 0x2b
 800c440:	d075      	beq.n	800c52e <_strtod_l+0x286>
 800c442:	2a2d      	cmp	r2, #45	; 0x2d
 800c444:	d07b      	beq.n	800c53e <_strtod_l+0x296>
 800c446:	f04f 0c00 	mov.w	ip, #0
 800c44a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c44e:	2909      	cmp	r1, #9
 800c450:	f240 8082 	bls.w	800c558 <_strtod_l+0x2b0>
 800c454:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c458:	2600      	movs	r6, #0
 800c45a:	e09d      	b.n	800c598 <_strtod_l+0x2f0>
 800c45c:	2300      	movs	r3, #0
 800c45e:	e7c4      	b.n	800c3ea <_strtod_l+0x142>
 800c460:	2f08      	cmp	r7, #8
 800c462:	bfd8      	it	le
 800c464:	9907      	ldrle	r1, [sp, #28]
 800c466:	f100 0001 	add.w	r0, r0, #1
 800c46a:	bfda      	itte	le
 800c46c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c470:	9307      	strle	r3, [sp, #28]
 800c472:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c476:	3701      	adds	r7, #1
 800c478:	9017      	str	r0, [sp, #92]	; 0x5c
 800c47a:	e7bf      	b.n	800c3fc <_strtod_l+0x154>
 800c47c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c47e:	195a      	adds	r2, r3, r5
 800c480:	9217      	str	r2, [sp, #92]	; 0x5c
 800c482:	5d5a      	ldrb	r2, [r3, r5]
 800c484:	2f00      	cmp	r7, #0
 800c486:	d037      	beq.n	800c4f8 <_strtod_l+0x250>
 800c488:	9005      	str	r0, [sp, #20]
 800c48a:	463d      	mov	r5, r7
 800c48c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c490:	2b09      	cmp	r3, #9
 800c492:	d912      	bls.n	800c4ba <_strtod_l+0x212>
 800c494:	2301      	movs	r3, #1
 800c496:	e7c2      	b.n	800c41e <_strtod_l+0x176>
 800c498:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c49a:	1c5a      	adds	r2, r3, #1
 800c49c:	9217      	str	r2, [sp, #92]	; 0x5c
 800c49e:	785a      	ldrb	r2, [r3, #1]
 800c4a0:	3001      	adds	r0, #1
 800c4a2:	2a30      	cmp	r2, #48	; 0x30
 800c4a4:	d0f8      	beq.n	800c498 <_strtod_l+0x1f0>
 800c4a6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c4aa:	2b08      	cmp	r3, #8
 800c4ac:	f200 84d9 	bhi.w	800ce62 <_strtod_l+0xbba>
 800c4b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c4b2:	9005      	str	r0, [sp, #20]
 800c4b4:	2000      	movs	r0, #0
 800c4b6:	9308      	str	r3, [sp, #32]
 800c4b8:	4605      	mov	r5, r0
 800c4ba:	3a30      	subs	r2, #48	; 0x30
 800c4bc:	f100 0301 	add.w	r3, r0, #1
 800c4c0:	d014      	beq.n	800c4ec <_strtod_l+0x244>
 800c4c2:	9905      	ldr	r1, [sp, #20]
 800c4c4:	4419      	add	r1, r3
 800c4c6:	9105      	str	r1, [sp, #20]
 800c4c8:	462b      	mov	r3, r5
 800c4ca:	eb00 0e05 	add.w	lr, r0, r5
 800c4ce:	210a      	movs	r1, #10
 800c4d0:	4573      	cmp	r3, lr
 800c4d2:	d113      	bne.n	800c4fc <_strtod_l+0x254>
 800c4d4:	182b      	adds	r3, r5, r0
 800c4d6:	2b08      	cmp	r3, #8
 800c4d8:	f105 0501 	add.w	r5, r5, #1
 800c4dc:	4405      	add	r5, r0
 800c4de:	dc1c      	bgt.n	800c51a <_strtod_l+0x272>
 800c4e0:	9907      	ldr	r1, [sp, #28]
 800c4e2:	230a      	movs	r3, #10
 800c4e4:	fb03 2301 	mla	r3, r3, r1, r2
 800c4e8:	9307      	str	r3, [sp, #28]
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c4ee:	1c51      	adds	r1, r2, #1
 800c4f0:	9117      	str	r1, [sp, #92]	; 0x5c
 800c4f2:	7852      	ldrb	r2, [r2, #1]
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	e7c9      	b.n	800c48c <_strtod_l+0x1e4>
 800c4f8:	4638      	mov	r0, r7
 800c4fa:	e7d2      	b.n	800c4a2 <_strtod_l+0x1fa>
 800c4fc:	2b08      	cmp	r3, #8
 800c4fe:	dc04      	bgt.n	800c50a <_strtod_l+0x262>
 800c500:	9e07      	ldr	r6, [sp, #28]
 800c502:	434e      	muls	r6, r1
 800c504:	9607      	str	r6, [sp, #28]
 800c506:	3301      	adds	r3, #1
 800c508:	e7e2      	b.n	800c4d0 <_strtod_l+0x228>
 800c50a:	f103 0c01 	add.w	ip, r3, #1
 800c50e:	f1bc 0f10 	cmp.w	ip, #16
 800c512:	bfd8      	it	le
 800c514:	fb01 f909 	mulle.w	r9, r1, r9
 800c518:	e7f5      	b.n	800c506 <_strtod_l+0x25e>
 800c51a:	2d10      	cmp	r5, #16
 800c51c:	bfdc      	itt	le
 800c51e:	230a      	movle	r3, #10
 800c520:	fb03 2909 	mlale	r9, r3, r9, r2
 800c524:	e7e1      	b.n	800c4ea <_strtod_l+0x242>
 800c526:	2300      	movs	r3, #0
 800c528:	9305      	str	r3, [sp, #20]
 800c52a:	2301      	movs	r3, #1
 800c52c:	e77c      	b.n	800c428 <_strtod_l+0x180>
 800c52e:	f04f 0c00 	mov.w	ip, #0
 800c532:	f108 0202 	add.w	r2, r8, #2
 800c536:	9217      	str	r2, [sp, #92]	; 0x5c
 800c538:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c53c:	e785      	b.n	800c44a <_strtod_l+0x1a2>
 800c53e:	f04f 0c01 	mov.w	ip, #1
 800c542:	e7f6      	b.n	800c532 <_strtod_l+0x28a>
 800c544:	0801f4a0 	.word	0x0801f4a0
 800c548:	0801f254 	.word	0x0801f254
 800c54c:	7ff00000 	.word	0x7ff00000
 800c550:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c552:	1c51      	adds	r1, r2, #1
 800c554:	9117      	str	r1, [sp, #92]	; 0x5c
 800c556:	7852      	ldrb	r2, [r2, #1]
 800c558:	2a30      	cmp	r2, #48	; 0x30
 800c55a:	d0f9      	beq.n	800c550 <_strtod_l+0x2a8>
 800c55c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c560:	2908      	cmp	r1, #8
 800c562:	f63f af79 	bhi.w	800c458 <_strtod_l+0x1b0>
 800c566:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c56a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c56c:	9206      	str	r2, [sp, #24]
 800c56e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c570:	1c51      	adds	r1, r2, #1
 800c572:	9117      	str	r1, [sp, #92]	; 0x5c
 800c574:	7852      	ldrb	r2, [r2, #1]
 800c576:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c57a:	2e09      	cmp	r6, #9
 800c57c:	d937      	bls.n	800c5ee <_strtod_l+0x346>
 800c57e:	9e06      	ldr	r6, [sp, #24]
 800c580:	1b89      	subs	r1, r1, r6
 800c582:	2908      	cmp	r1, #8
 800c584:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c588:	dc02      	bgt.n	800c590 <_strtod_l+0x2e8>
 800c58a:	4576      	cmp	r6, lr
 800c58c:	bfa8      	it	ge
 800c58e:	4676      	movge	r6, lr
 800c590:	f1bc 0f00 	cmp.w	ip, #0
 800c594:	d000      	beq.n	800c598 <_strtod_l+0x2f0>
 800c596:	4276      	negs	r6, r6
 800c598:	2d00      	cmp	r5, #0
 800c59a:	d14d      	bne.n	800c638 <_strtod_l+0x390>
 800c59c:	9904      	ldr	r1, [sp, #16]
 800c59e:	4301      	orrs	r1, r0
 800c5a0:	f47f aec6 	bne.w	800c330 <_strtod_l+0x88>
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	f47f aee1 	bne.w	800c36c <_strtod_l+0xc4>
 800c5aa:	2a69      	cmp	r2, #105	; 0x69
 800c5ac:	d027      	beq.n	800c5fe <_strtod_l+0x356>
 800c5ae:	dc24      	bgt.n	800c5fa <_strtod_l+0x352>
 800c5b0:	2a49      	cmp	r2, #73	; 0x49
 800c5b2:	d024      	beq.n	800c5fe <_strtod_l+0x356>
 800c5b4:	2a4e      	cmp	r2, #78	; 0x4e
 800c5b6:	f47f aed9 	bne.w	800c36c <_strtod_l+0xc4>
 800c5ba:	499f      	ldr	r1, [pc, #636]	; (800c838 <_strtod_l+0x590>)
 800c5bc:	a817      	add	r0, sp, #92	; 0x5c
 800c5be:	f001 fe49 	bl	800e254 <__match>
 800c5c2:	2800      	cmp	r0, #0
 800c5c4:	f43f aed2 	beq.w	800c36c <_strtod_l+0xc4>
 800c5c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c5ca:	781b      	ldrb	r3, [r3, #0]
 800c5cc:	2b28      	cmp	r3, #40	; 0x28
 800c5ce:	d12d      	bne.n	800c62c <_strtod_l+0x384>
 800c5d0:	499a      	ldr	r1, [pc, #616]	; (800c83c <_strtod_l+0x594>)
 800c5d2:	aa1a      	add	r2, sp, #104	; 0x68
 800c5d4:	a817      	add	r0, sp, #92	; 0x5c
 800c5d6:	f001 fe51 	bl	800e27c <__hexnan>
 800c5da:	2805      	cmp	r0, #5
 800c5dc:	d126      	bne.n	800c62c <_strtod_l+0x384>
 800c5de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c5e0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c5e4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c5e8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c5ec:	e6a0      	b.n	800c330 <_strtod_l+0x88>
 800c5ee:	210a      	movs	r1, #10
 800c5f0:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c5f4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c5f8:	e7b9      	b.n	800c56e <_strtod_l+0x2c6>
 800c5fa:	2a6e      	cmp	r2, #110	; 0x6e
 800c5fc:	e7db      	b.n	800c5b6 <_strtod_l+0x30e>
 800c5fe:	4990      	ldr	r1, [pc, #576]	; (800c840 <_strtod_l+0x598>)
 800c600:	a817      	add	r0, sp, #92	; 0x5c
 800c602:	f001 fe27 	bl	800e254 <__match>
 800c606:	2800      	cmp	r0, #0
 800c608:	f43f aeb0 	beq.w	800c36c <_strtod_l+0xc4>
 800c60c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c60e:	498d      	ldr	r1, [pc, #564]	; (800c844 <_strtod_l+0x59c>)
 800c610:	3b01      	subs	r3, #1
 800c612:	a817      	add	r0, sp, #92	; 0x5c
 800c614:	9317      	str	r3, [sp, #92]	; 0x5c
 800c616:	f001 fe1d 	bl	800e254 <__match>
 800c61a:	b910      	cbnz	r0, 800c622 <_strtod_l+0x37a>
 800c61c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c61e:	3301      	adds	r3, #1
 800c620:	9317      	str	r3, [sp, #92]	; 0x5c
 800c622:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c854 <_strtod_l+0x5ac>
 800c626:	f04f 0a00 	mov.w	sl, #0
 800c62a:	e681      	b.n	800c330 <_strtod_l+0x88>
 800c62c:	4886      	ldr	r0, [pc, #536]	; (800c848 <_strtod_l+0x5a0>)
 800c62e:	f002 fdf3 	bl	800f218 <nan>
 800c632:	ec5b ab10 	vmov	sl, fp, d0
 800c636:	e67b      	b.n	800c330 <_strtod_l+0x88>
 800c638:	9b05      	ldr	r3, [sp, #20]
 800c63a:	9807      	ldr	r0, [sp, #28]
 800c63c:	1af3      	subs	r3, r6, r3
 800c63e:	2f00      	cmp	r7, #0
 800c640:	bf08      	it	eq
 800c642:	462f      	moveq	r7, r5
 800c644:	2d10      	cmp	r5, #16
 800c646:	9306      	str	r3, [sp, #24]
 800c648:	46a8      	mov	r8, r5
 800c64a:	bfa8      	it	ge
 800c64c:	f04f 0810 	movge.w	r8, #16
 800c650:	f7f3 ff58 	bl	8000504 <__aeabi_ui2d>
 800c654:	2d09      	cmp	r5, #9
 800c656:	4682      	mov	sl, r0
 800c658:	468b      	mov	fp, r1
 800c65a:	dd13      	ble.n	800c684 <_strtod_l+0x3dc>
 800c65c:	4b7b      	ldr	r3, [pc, #492]	; (800c84c <_strtod_l+0x5a4>)
 800c65e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c662:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c666:	f7f3 ffc7 	bl	80005f8 <__aeabi_dmul>
 800c66a:	4682      	mov	sl, r0
 800c66c:	4648      	mov	r0, r9
 800c66e:	468b      	mov	fp, r1
 800c670:	f7f3 ff48 	bl	8000504 <__aeabi_ui2d>
 800c674:	4602      	mov	r2, r0
 800c676:	460b      	mov	r3, r1
 800c678:	4650      	mov	r0, sl
 800c67a:	4659      	mov	r1, fp
 800c67c:	f7f3 fe06 	bl	800028c <__adddf3>
 800c680:	4682      	mov	sl, r0
 800c682:	468b      	mov	fp, r1
 800c684:	2d0f      	cmp	r5, #15
 800c686:	dc38      	bgt.n	800c6fa <_strtod_l+0x452>
 800c688:	9b06      	ldr	r3, [sp, #24]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	f43f ae50 	beq.w	800c330 <_strtod_l+0x88>
 800c690:	dd24      	ble.n	800c6dc <_strtod_l+0x434>
 800c692:	2b16      	cmp	r3, #22
 800c694:	dc0b      	bgt.n	800c6ae <_strtod_l+0x406>
 800c696:	496d      	ldr	r1, [pc, #436]	; (800c84c <_strtod_l+0x5a4>)
 800c698:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c69c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6a0:	4652      	mov	r2, sl
 800c6a2:	465b      	mov	r3, fp
 800c6a4:	f7f3 ffa8 	bl	80005f8 <__aeabi_dmul>
 800c6a8:	4682      	mov	sl, r0
 800c6aa:	468b      	mov	fp, r1
 800c6ac:	e640      	b.n	800c330 <_strtod_l+0x88>
 800c6ae:	9a06      	ldr	r2, [sp, #24]
 800c6b0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c6b4:	4293      	cmp	r3, r2
 800c6b6:	db20      	blt.n	800c6fa <_strtod_l+0x452>
 800c6b8:	4c64      	ldr	r4, [pc, #400]	; (800c84c <_strtod_l+0x5a4>)
 800c6ba:	f1c5 050f 	rsb	r5, r5, #15
 800c6be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c6c2:	4652      	mov	r2, sl
 800c6c4:	465b      	mov	r3, fp
 800c6c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6ca:	f7f3 ff95 	bl	80005f8 <__aeabi_dmul>
 800c6ce:	9b06      	ldr	r3, [sp, #24]
 800c6d0:	1b5d      	subs	r5, r3, r5
 800c6d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c6d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c6da:	e7e3      	b.n	800c6a4 <_strtod_l+0x3fc>
 800c6dc:	9b06      	ldr	r3, [sp, #24]
 800c6de:	3316      	adds	r3, #22
 800c6e0:	db0b      	blt.n	800c6fa <_strtod_l+0x452>
 800c6e2:	9b05      	ldr	r3, [sp, #20]
 800c6e4:	1b9e      	subs	r6, r3, r6
 800c6e6:	4b59      	ldr	r3, [pc, #356]	; (800c84c <_strtod_l+0x5a4>)
 800c6e8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c6ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c6f0:	4650      	mov	r0, sl
 800c6f2:	4659      	mov	r1, fp
 800c6f4:	f7f4 f8aa 	bl	800084c <__aeabi_ddiv>
 800c6f8:	e7d6      	b.n	800c6a8 <_strtod_l+0x400>
 800c6fa:	9b06      	ldr	r3, [sp, #24]
 800c6fc:	eba5 0808 	sub.w	r8, r5, r8
 800c700:	4498      	add	r8, r3
 800c702:	f1b8 0f00 	cmp.w	r8, #0
 800c706:	dd74      	ble.n	800c7f2 <_strtod_l+0x54a>
 800c708:	f018 030f 	ands.w	r3, r8, #15
 800c70c:	d00a      	beq.n	800c724 <_strtod_l+0x47c>
 800c70e:	494f      	ldr	r1, [pc, #316]	; (800c84c <_strtod_l+0x5a4>)
 800c710:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c714:	4652      	mov	r2, sl
 800c716:	465b      	mov	r3, fp
 800c718:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c71c:	f7f3 ff6c 	bl	80005f8 <__aeabi_dmul>
 800c720:	4682      	mov	sl, r0
 800c722:	468b      	mov	fp, r1
 800c724:	f038 080f 	bics.w	r8, r8, #15
 800c728:	d04f      	beq.n	800c7ca <_strtod_l+0x522>
 800c72a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c72e:	dd22      	ble.n	800c776 <_strtod_l+0x4ce>
 800c730:	2500      	movs	r5, #0
 800c732:	462e      	mov	r6, r5
 800c734:	9507      	str	r5, [sp, #28]
 800c736:	9505      	str	r5, [sp, #20]
 800c738:	2322      	movs	r3, #34	; 0x22
 800c73a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c854 <_strtod_l+0x5ac>
 800c73e:	6023      	str	r3, [r4, #0]
 800c740:	f04f 0a00 	mov.w	sl, #0
 800c744:	9b07      	ldr	r3, [sp, #28]
 800c746:	2b00      	cmp	r3, #0
 800c748:	f43f adf2 	beq.w	800c330 <_strtod_l+0x88>
 800c74c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c74e:	4620      	mov	r0, r4
 800c750:	f001 fe8e 	bl	800e470 <_Bfree>
 800c754:	9905      	ldr	r1, [sp, #20]
 800c756:	4620      	mov	r0, r4
 800c758:	f001 fe8a 	bl	800e470 <_Bfree>
 800c75c:	4631      	mov	r1, r6
 800c75e:	4620      	mov	r0, r4
 800c760:	f001 fe86 	bl	800e470 <_Bfree>
 800c764:	9907      	ldr	r1, [sp, #28]
 800c766:	4620      	mov	r0, r4
 800c768:	f001 fe82 	bl	800e470 <_Bfree>
 800c76c:	4629      	mov	r1, r5
 800c76e:	4620      	mov	r0, r4
 800c770:	f001 fe7e 	bl	800e470 <_Bfree>
 800c774:	e5dc      	b.n	800c330 <_strtod_l+0x88>
 800c776:	4b36      	ldr	r3, [pc, #216]	; (800c850 <_strtod_l+0x5a8>)
 800c778:	9304      	str	r3, [sp, #16]
 800c77a:	2300      	movs	r3, #0
 800c77c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c780:	4650      	mov	r0, sl
 800c782:	4659      	mov	r1, fp
 800c784:	4699      	mov	r9, r3
 800c786:	f1b8 0f01 	cmp.w	r8, #1
 800c78a:	dc21      	bgt.n	800c7d0 <_strtod_l+0x528>
 800c78c:	b10b      	cbz	r3, 800c792 <_strtod_l+0x4ea>
 800c78e:	4682      	mov	sl, r0
 800c790:	468b      	mov	fp, r1
 800c792:	4b2f      	ldr	r3, [pc, #188]	; (800c850 <_strtod_l+0x5a8>)
 800c794:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c798:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c79c:	4652      	mov	r2, sl
 800c79e:	465b      	mov	r3, fp
 800c7a0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c7a4:	f7f3 ff28 	bl	80005f8 <__aeabi_dmul>
 800c7a8:	4b2a      	ldr	r3, [pc, #168]	; (800c854 <_strtod_l+0x5ac>)
 800c7aa:	460a      	mov	r2, r1
 800c7ac:	400b      	ands	r3, r1
 800c7ae:	492a      	ldr	r1, [pc, #168]	; (800c858 <_strtod_l+0x5b0>)
 800c7b0:	428b      	cmp	r3, r1
 800c7b2:	4682      	mov	sl, r0
 800c7b4:	d8bc      	bhi.n	800c730 <_strtod_l+0x488>
 800c7b6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c7ba:	428b      	cmp	r3, r1
 800c7bc:	bf86      	itte	hi
 800c7be:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c85c <_strtod_l+0x5b4>
 800c7c2:	f04f 3aff 	movhi.w	sl, #4294967295
 800c7c6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	9304      	str	r3, [sp, #16]
 800c7ce:	e084      	b.n	800c8da <_strtod_l+0x632>
 800c7d0:	f018 0f01 	tst.w	r8, #1
 800c7d4:	d005      	beq.n	800c7e2 <_strtod_l+0x53a>
 800c7d6:	9b04      	ldr	r3, [sp, #16]
 800c7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7dc:	f7f3 ff0c 	bl	80005f8 <__aeabi_dmul>
 800c7e0:	2301      	movs	r3, #1
 800c7e2:	9a04      	ldr	r2, [sp, #16]
 800c7e4:	3208      	adds	r2, #8
 800c7e6:	f109 0901 	add.w	r9, r9, #1
 800c7ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c7ee:	9204      	str	r2, [sp, #16]
 800c7f0:	e7c9      	b.n	800c786 <_strtod_l+0x4de>
 800c7f2:	d0ea      	beq.n	800c7ca <_strtod_l+0x522>
 800c7f4:	f1c8 0800 	rsb	r8, r8, #0
 800c7f8:	f018 020f 	ands.w	r2, r8, #15
 800c7fc:	d00a      	beq.n	800c814 <_strtod_l+0x56c>
 800c7fe:	4b13      	ldr	r3, [pc, #76]	; (800c84c <_strtod_l+0x5a4>)
 800c800:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c804:	4650      	mov	r0, sl
 800c806:	4659      	mov	r1, fp
 800c808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80c:	f7f4 f81e 	bl	800084c <__aeabi_ddiv>
 800c810:	4682      	mov	sl, r0
 800c812:	468b      	mov	fp, r1
 800c814:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c818:	d0d7      	beq.n	800c7ca <_strtod_l+0x522>
 800c81a:	f1b8 0f1f 	cmp.w	r8, #31
 800c81e:	dd1f      	ble.n	800c860 <_strtod_l+0x5b8>
 800c820:	2500      	movs	r5, #0
 800c822:	462e      	mov	r6, r5
 800c824:	9507      	str	r5, [sp, #28]
 800c826:	9505      	str	r5, [sp, #20]
 800c828:	2322      	movs	r3, #34	; 0x22
 800c82a:	f04f 0a00 	mov.w	sl, #0
 800c82e:	f04f 0b00 	mov.w	fp, #0
 800c832:	6023      	str	r3, [r4, #0]
 800c834:	e786      	b.n	800c744 <_strtod_l+0x49c>
 800c836:	bf00      	nop
 800c838:	0801f225 	.word	0x0801f225
 800c83c:	0801f268 	.word	0x0801f268
 800c840:	0801f21d 	.word	0x0801f21d
 800c844:	0801f3ac 	.word	0x0801f3ac
 800c848:	0801f658 	.word	0x0801f658
 800c84c:	0801f538 	.word	0x0801f538
 800c850:	0801f510 	.word	0x0801f510
 800c854:	7ff00000 	.word	0x7ff00000
 800c858:	7ca00000 	.word	0x7ca00000
 800c85c:	7fefffff 	.word	0x7fefffff
 800c860:	f018 0310 	ands.w	r3, r8, #16
 800c864:	bf18      	it	ne
 800c866:	236a      	movne	r3, #106	; 0x6a
 800c868:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800cc18 <_strtod_l+0x970>
 800c86c:	9304      	str	r3, [sp, #16]
 800c86e:	4650      	mov	r0, sl
 800c870:	4659      	mov	r1, fp
 800c872:	2300      	movs	r3, #0
 800c874:	f018 0f01 	tst.w	r8, #1
 800c878:	d004      	beq.n	800c884 <_strtod_l+0x5dc>
 800c87a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c87e:	f7f3 febb 	bl	80005f8 <__aeabi_dmul>
 800c882:	2301      	movs	r3, #1
 800c884:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c888:	f109 0908 	add.w	r9, r9, #8
 800c88c:	d1f2      	bne.n	800c874 <_strtod_l+0x5cc>
 800c88e:	b10b      	cbz	r3, 800c894 <_strtod_l+0x5ec>
 800c890:	4682      	mov	sl, r0
 800c892:	468b      	mov	fp, r1
 800c894:	9b04      	ldr	r3, [sp, #16]
 800c896:	b1c3      	cbz	r3, 800c8ca <_strtod_l+0x622>
 800c898:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c89c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	4659      	mov	r1, fp
 800c8a4:	dd11      	ble.n	800c8ca <_strtod_l+0x622>
 800c8a6:	2b1f      	cmp	r3, #31
 800c8a8:	f340 8124 	ble.w	800caf4 <_strtod_l+0x84c>
 800c8ac:	2b34      	cmp	r3, #52	; 0x34
 800c8ae:	bfde      	ittt	le
 800c8b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c8b4:	f04f 33ff 	movle.w	r3, #4294967295
 800c8b8:	fa03 f202 	lslle.w	r2, r3, r2
 800c8bc:	f04f 0a00 	mov.w	sl, #0
 800c8c0:	bfcc      	ite	gt
 800c8c2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c8c6:	ea02 0b01 	andle.w	fp, r2, r1
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	4650      	mov	r0, sl
 800c8d0:	4659      	mov	r1, fp
 800c8d2:	f7f4 f8f9 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8d6:	2800      	cmp	r0, #0
 800c8d8:	d1a2      	bne.n	800c820 <_strtod_l+0x578>
 800c8da:	9b07      	ldr	r3, [sp, #28]
 800c8dc:	9300      	str	r3, [sp, #0]
 800c8de:	9908      	ldr	r1, [sp, #32]
 800c8e0:	462b      	mov	r3, r5
 800c8e2:	463a      	mov	r2, r7
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	f001 fe2b 	bl	800e540 <__s2b>
 800c8ea:	9007      	str	r0, [sp, #28]
 800c8ec:	2800      	cmp	r0, #0
 800c8ee:	f43f af1f 	beq.w	800c730 <_strtod_l+0x488>
 800c8f2:	9b05      	ldr	r3, [sp, #20]
 800c8f4:	1b9e      	subs	r6, r3, r6
 800c8f6:	9b06      	ldr	r3, [sp, #24]
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	bfb4      	ite	lt
 800c8fc:	4633      	movlt	r3, r6
 800c8fe:	2300      	movge	r3, #0
 800c900:	930c      	str	r3, [sp, #48]	; 0x30
 800c902:	9b06      	ldr	r3, [sp, #24]
 800c904:	2500      	movs	r5, #0
 800c906:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c90a:	9312      	str	r3, [sp, #72]	; 0x48
 800c90c:	462e      	mov	r6, r5
 800c90e:	9b07      	ldr	r3, [sp, #28]
 800c910:	4620      	mov	r0, r4
 800c912:	6859      	ldr	r1, [r3, #4]
 800c914:	f001 fd6c 	bl	800e3f0 <_Balloc>
 800c918:	9005      	str	r0, [sp, #20]
 800c91a:	2800      	cmp	r0, #0
 800c91c:	f43f af0c 	beq.w	800c738 <_strtod_l+0x490>
 800c920:	9b07      	ldr	r3, [sp, #28]
 800c922:	691a      	ldr	r2, [r3, #16]
 800c924:	3202      	adds	r2, #2
 800c926:	f103 010c 	add.w	r1, r3, #12
 800c92a:	0092      	lsls	r2, r2, #2
 800c92c:	300c      	adds	r0, #12
 800c92e:	f7fe fdb3 	bl	800b498 <memcpy>
 800c932:	ec4b ab10 	vmov	d0, sl, fp
 800c936:	aa1a      	add	r2, sp, #104	; 0x68
 800c938:	a919      	add	r1, sp, #100	; 0x64
 800c93a:	4620      	mov	r0, r4
 800c93c:	f002 f946 	bl	800ebcc <__d2b>
 800c940:	ec4b ab18 	vmov	d8, sl, fp
 800c944:	9018      	str	r0, [sp, #96]	; 0x60
 800c946:	2800      	cmp	r0, #0
 800c948:	f43f aef6 	beq.w	800c738 <_strtod_l+0x490>
 800c94c:	2101      	movs	r1, #1
 800c94e:	4620      	mov	r0, r4
 800c950:	f001 fe90 	bl	800e674 <__i2b>
 800c954:	4606      	mov	r6, r0
 800c956:	2800      	cmp	r0, #0
 800c958:	f43f aeee 	beq.w	800c738 <_strtod_l+0x490>
 800c95c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c95e:	9904      	ldr	r1, [sp, #16]
 800c960:	2b00      	cmp	r3, #0
 800c962:	bfab      	itete	ge
 800c964:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c966:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c968:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c96a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c96e:	bfac      	ite	ge
 800c970:	eb03 0902 	addge.w	r9, r3, r2
 800c974:	1ad7      	sublt	r7, r2, r3
 800c976:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c978:	eba3 0801 	sub.w	r8, r3, r1
 800c97c:	4490      	add	r8, r2
 800c97e:	4ba1      	ldr	r3, [pc, #644]	; (800cc04 <_strtod_l+0x95c>)
 800c980:	f108 38ff 	add.w	r8, r8, #4294967295
 800c984:	4598      	cmp	r8, r3
 800c986:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c98a:	f280 80c7 	bge.w	800cb1c <_strtod_l+0x874>
 800c98e:	eba3 0308 	sub.w	r3, r3, r8
 800c992:	2b1f      	cmp	r3, #31
 800c994:	eba2 0203 	sub.w	r2, r2, r3
 800c998:	f04f 0101 	mov.w	r1, #1
 800c99c:	f300 80b1 	bgt.w	800cb02 <_strtod_l+0x85a>
 800c9a0:	fa01 f303 	lsl.w	r3, r1, r3
 800c9a4:	930d      	str	r3, [sp, #52]	; 0x34
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	9308      	str	r3, [sp, #32]
 800c9aa:	eb09 0802 	add.w	r8, r9, r2
 800c9ae:	9b04      	ldr	r3, [sp, #16]
 800c9b0:	45c1      	cmp	r9, r8
 800c9b2:	4417      	add	r7, r2
 800c9b4:	441f      	add	r7, r3
 800c9b6:	464b      	mov	r3, r9
 800c9b8:	bfa8      	it	ge
 800c9ba:	4643      	movge	r3, r8
 800c9bc:	42bb      	cmp	r3, r7
 800c9be:	bfa8      	it	ge
 800c9c0:	463b      	movge	r3, r7
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	bfc2      	ittt	gt
 800c9c6:	eba8 0803 	subgt.w	r8, r8, r3
 800c9ca:	1aff      	subgt	r7, r7, r3
 800c9cc:	eba9 0903 	subgt.w	r9, r9, r3
 800c9d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	dd17      	ble.n	800ca06 <_strtod_l+0x75e>
 800c9d6:	4631      	mov	r1, r6
 800c9d8:	461a      	mov	r2, r3
 800c9da:	4620      	mov	r0, r4
 800c9dc:	f001 ff0a 	bl	800e7f4 <__pow5mult>
 800c9e0:	4606      	mov	r6, r0
 800c9e2:	2800      	cmp	r0, #0
 800c9e4:	f43f aea8 	beq.w	800c738 <_strtod_l+0x490>
 800c9e8:	4601      	mov	r1, r0
 800c9ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c9ec:	4620      	mov	r0, r4
 800c9ee:	f001 fe57 	bl	800e6a0 <__multiply>
 800c9f2:	900b      	str	r0, [sp, #44]	; 0x2c
 800c9f4:	2800      	cmp	r0, #0
 800c9f6:	f43f ae9f 	beq.w	800c738 <_strtod_l+0x490>
 800c9fa:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c9fc:	4620      	mov	r0, r4
 800c9fe:	f001 fd37 	bl	800e470 <_Bfree>
 800ca02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca04:	9318      	str	r3, [sp, #96]	; 0x60
 800ca06:	f1b8 0f00 	cmp.w	r8, #0
 800ca0a:	f300 808c 	bgt.w	800cb26 <_strtod_l+0x87e>
 800ca0e:	9b06      	ldr	r3, [sp, #24]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	dd08      	ble.n	800ca26 <_strtod_l+0x77e>
 800ca14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ca16:	9905      	ldr	r1, [sp, #20]
 800ca18:	4620      	mov	r0, r4
 800ca1a:	f001 feeb 	bl	800e7f4 <__pow5mult>
 800ca1e:	9005      	str	r0, [sp, #20]
 800ca20:	2800      	cmp	r0, #0
 800ca22:	f43f ae89 	beq.w	800c738 <_strtod_l+0x490>
 800ca26:	2f00      	cmp	r7, #0
 800ca28:	dd08      	ble.n	800ca3c <_strtod_l+0x794>
 800ca2a:	9905      	ldr	r1, [sp, #20]
 800ca2c:	463a      	mov	r2, r7
 800ca2e:	4620      	mov	r0, r4
 800ca30:	f001 ff3a 	bl	800e8a8 <__lshift>
 800ca34:	9005      	str	r0, [sp, #20]
 800ca36:	2800      	cmp	r0, #0
 800ca38:	f43f ae7e 	beq.w	800c738 <_strtod_l+0x490>
 800ca3c:	f1b9 0f00 	cmp.w	r9, #0
 800ca40:	dd08      	ble.n	800ca54 <_strtod_l+0x7ac>
 800ca42:	4631      	mov	r1, r6
 800ca44:	464a      	mov	r2, r9
 800ca46:	4620      	mov	r0, r4
 800ca48:	f001 ff2e 	bl	800e8a8 <__lshift>
 800ca4c:	4606      	mov	r6, r0
 800ca4e:	2800      	cmp	r0, #0
 800ca50:	f43f ae72 	beq.w	800c738 <_strtod_l+0x490>
 800ca54:	9a05      	ldr	r2, [sp, #20]
 800ca56:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ca58:	4620      	mov	r0, r4
 800ca5a:	f001 ffb1 	bl	800e9c0 <__mdiff>
 800ca5e:	4605      	mov	r5, r0
 800ca60:	2800      	cmp	r0, #0
 800ca62:	f43f ae69 	beq.w	800c738 <_strtod_l+0x490>
 800ca66:	68c3      	ldr	r3, [r0, #12]
 800ca68:	930b      	str	r3, [sp, #44]	; 0x2c
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	60c3      	str	r3, [r0, #12]
 800ca6e:	4631      	mov	r1, r6
 800ca70:	f001 ff8a 	bl	800e988 <__mcmp>
 800ca74:	2800      	cmp	r0, #0
 800ca76:	da60      	bge.n	800cb3a <_strtod_l+0x892>
 800ca78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca7a:	ea53 030a 	orrs.w	r3, r3, sl
 800ca7e:	f040 8082 	bne.w	800cb86 <_strtod_l+0x8de>
 800ca82:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d17d      	bne.n	800cb86 <_strtod_l+0x8de>
 800ca8a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ca8e:	0d1b      	lsrs	r3, r3, #20
 800ca90:	051b      	lsls	r3, r3, #20
 800ca92:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ca96:	d976      	bls.n	800cb86 <_strtod_l+0x8de>
 800ca98:	696b      	ldr	r3, [r5, #20]
 800ca9a:	b913      	cbnz	r3, 800caa2 <_strtod_l+0x7fa>
 800ca9c:	692b      	ldr	r3, [r5, #16]
 800ca9e:	2b01      	cmp	r3, #1
 800caa0:	dd71      	ble.n	800cb86 <_strtod_l+0x8de>
 800caa2:	4629      	mov	r1, r5
 800caa4:	2201      	movs	r2, #1
 800caa6:	4620      	mov	r0, r4
 800caa8:	f001 fefe 	bl	800e8a8 <__lshift>
 800caac:	4631      	mov	r1, r6
 800caae:	4605      	mov	r5, r0
 800cab0:	f001 ff6a 	bl	800e988 <__mcmp>
 800cab4:	2800      	cmp	r0, #0
 800cab6:	dd66      	ble.n	800cb86 <_strtod_l+0x8de>
 800cab8:	9904      	ldr	r1, [sp, #16]
 800caba:	4a53      	ldr	r2, [pc, #332]	; (800cc08 <_strtod_l+0x960>)
 800cabc:	465b      	mov	r3, fp
 800cabe:	2900      	cmp	r1, #0
 800cac0:	f000 8081 	beq.w	800cbc6 <_strtod_l+0x91e>
 800cac4:	ea02 010b 	and.w	r1, r2, fp
 800cac8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800cacc:	dc7b      	bgt.n	800cbc6 <_strtod_l+0x91e>
 800cace:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800cad2:	f77f aea9 	ble.w	800c828 <_strtod_l+0x580>
 800cad6:	4b4d      	ldr	r3, [pc, #308]	; (800cc0c <_strtod_l+0x964>)
 800cad8:	4650      	mov	r0, sl
 800cada:	4659      	mov	r1, fp
 800cadc:	2200      	movs	r2, #0
 800cade:	f7f3 fd8b 	bl	80005f8 <__aeabi_dmul>
 800cae2:	460b      	mov	r3, r1
 800cae4:	4303      	orrs	r3, r0
 800cae6:	bf08      	it	eq
 800cae8:	2322      	moveq	r3, #34	; 0x22
 800caea:	4682      	mov	sl, r0
 800caec:	468b      	mov	fp, r1
 800caee:	bf08      	it	eq
 800caf0:	6023      	streq	r3, [r4, #0]
 800caf2:	e62b      	b.n	800c74c <_strtod_l+0x4a4>
 800caf4:	f04f 32ff 	mov.w	r2, #4294967295
 800caf8:	fa02 f303 	lsl.w	r3, r2, r3
 800cafc:	ea03 0a0a 	and.w	sl, r3, sl
 800cb00:	e6e3      	b.n	800c8ca <_strtod_l+0x622>
 800cb02:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800cb06:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800cb0a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800cb0e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800cb12:	fa01 f308 	lsl.w	r3, r1, r8
 800cb16:	9308      	str	r3, [sp, #32]
 800cb18:	910d      	str	r1, [sp, #52]	; 0x34
 800cb1a:	e746      	b.n	800c9aa <_strtod_l+0x702>
 800cb1c:	2300      	movs	r3, #0
 800cb1e:	9308      	str	r3, [sp, #32]
 800cb20:	2301      	movs	r3, #1
 800cb22:	930d      	str	r3, [sp, #52]	; 0x34
 800cb24:	e741      	b.n	800c9aa <_strtod_l+0x702>
 800cb26:	9918      	ldr	r1, [sp, #96]	; 0x60
 800cb28:	4642      	mov	r2, r8
 800cb2a:	4620      	mov	r0, r4
 800cb2c:	f001 febc 	bl	800e8a8 <__lshift>
 800cb30:	9018      	str	r0, [sp, #96]	; 0x60
 800cb32:	2800      	cmp	r0, #0
 800cb34:	f47f af6b 	bne.w	800ca0e <_strtod_l+0x766>
 800cb38:	e5fe      	b.n	800c738 <_strtod_l+0x490>
 800cb3a:	465f      	mov	r7, fp
 800cb3c:	d16e      	bne.n	800cc1c <_strtod_l+0x974>
 800cb3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb44:	b342      	cbz	r2, 800cb98 <_strtod_l+0x8f0>
 800cb46:	4a32      	ldr	r2, [pc, #200]	; (800cc10 <_strtod_l+0x968>)
 800cb48:	4293      	cmp	r3, r2
 800cb4a:	d128      	bne.n	800cb9e <_strtod_l+0x8f6>
 800cb4c:	9b04      	ldr	r3, [sp, #16]
 800cb4e:	4651      	mov	r1, sl
 800cb50:	b1eb      	cbz	r3, 800cb8e <_strtod_l+0x8e6>
 800cb52:	4b2d      	ldr	r3, [pc, #180]	; (800cc08 <_strtod_l+0x960>)
 800cb54:	403b      	ands	r3, r7
 800cb56:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cb5a:	f04f 32ff 	mov.w	r2, #4294967295
 800cb5e:	d819      	bhi.n	800cb94 <_strtod_l+0x8ec>
 800cb60:	0d1b      	lsrs	r3, r3, #20
 800cb62:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cb66:	fa02 f303 	lsl.w	r3, r2, r3
 800cb6a:	4299      	cmp	r1, r3
 800cb6c:	d117      	bne.n	800cb9e <_strtod_l+0x8f6>
 800cb6e:	4b29      	ldr	r3, [pc, #164]	; (800cc14 <_strtod_l+0x96c>)
 800cb70:	429f      	cmp	r7, r3
 800cb72:	d102      	bne.n	800cb7a <_strtod_l+0x8d2>
 800cb74:	3101      	adds	r1, #1
 800cb76:	f43f addf 	beq.w	800c738 <_strtod_l+0x490>
 800cb7a:	4b23      	ldr	r3, [pc, #140]	; (800cc08 <_strtod_l+0x960>)
 800cb7c:	403b      	ands	r3, r7
 800cb7e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800cb82:	f04f 0a00 	mov.w	sl, #0
 800cb86:	9b04      	ldr	r3, [sp, #16]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d1a4      	bne.n	800cad6 <_strtod_l+0x82e>
 800cb8c:	e5de      	b.n	800c74c <_strtod_l+0x4a4>
 800cb8e:	f04f 33ff 	mov.w	r3, #4294967295
 800cb92:	e7ea      	b.n	800cb6a <_strtod_l+0x8c2>
 800cb94:	4613      	mov	r3, r2
 800cb96:	e7e8      	b.n	800cb6a <_strtod_l+0x8c2>
 800cb98:	ea53 030a 	orrs.w	r3, r3, sl
 800cb9c:	d08c      	beq.n	800cab8 <_strtod_l+0x810>
 800cb9e:	9b08      	ldr	r3, [sp, #32]
 800cba0:	b1db      	cbz	r3, 800cbda <_strtod_l+0x932>
 800cba2:	423b      	tst	r3, r7
 800cba4:	d0ef      	beq.n	800cb86 <_strtod_l+0x8de>
 800cba6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cba8:	9a04      	ldr	r2, [sp, #16]
 800cbaa:	4650      	mov	r0, sl
 800cbac:	4659      	mov	r1, fp
 800cbae:	b1c3      	cbz	r3, 800cbe2 <_strtod_l+0x93a>
 800cbb0:	f7ff fb5c 	bl	800c26c <sulp>
 800cbb4:	4602      	mov	r2, r0
 800cbb6:	460b      	mov	r3, r1
 800cbb8:	ec51 0b18 	vmov	r0, r1, d8
 800cbbc:	f7f3 fb66 	bl	800028c <__adddf3>
 800cbc0:	4682      	mov	sl, r0
 800cbc2:	468b      	mov	fp, r1
 800cbc4:	e7df      	b.n	800cb86 <_strtod_l+0x8de>
 800cbc6:	4013      	ands	r3, r2
 800cbc8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800cbcc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cbd0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cbd4:	f04f 3aff 	mov.w	sl, #4294967295
 800cbd8:	e7d5      	b.n	800cb86 <_strtod_l+0x8de>
 800cbda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cbdc:	ea13 0f0a 	tst.w	r3, sl
 800cbe0:	e7e0      	b.n	800cba4 <_strtod_l+0x8fc>
 800cbe2:	f7ff fb43 	bl	800c26c <sulp>
 800cbe6:	4602      	mov	r2, r0
 800cbe8:	460b      	mov	r3, r1
 800cbea:	ec51 0b18 	vmov	r0, r1, d8
 800cbee:	f7f3 fb4b 	bl	8000288 <__aeabi_dsub>
 800cbf2:	2200      	movs	r2, #0
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	4682      	mov	sl, r0
 800cbf8:	468b      	mov	fp, r1
 800cbfa:	f7f3 ff65 	bl	8000ac8 <__aeabi_dcmpeq>
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	d0c1      	beq.n	800cb86 <_strtod_l+0x8de>
 800cc02:	e611      	b.n	800c828 <_strtod_l+0x580>
 800cc04:	fffffc02 	.word	0xfffffc02
 800cc08:	7ff00000 	.word	0x7ff00000
 800cc0c:	39500000 	.word	0x39500000
 800cc10:	000fffff 	.word	0x000fffff
 800cc14:	7fefffff 	.word	0x7fefffff
 800cc18:	0801f280 	.word	0x0801f280
 800cc1c:	4631      	mov	r1, r6
 800cc1e:	4628      	mov	r0, r5
 800cc20:	f002 f830 	bl	800ec84 <__ratio>
 800cc24:	ec59 8b10 	vmov	r8, r9, d0
 800cc28:	ee10 0a10 	vmov	r0, s0
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cc32:	4649      	mov	r1, r9
 800cc34:	f7f3 ff5c 	bl	8000af0 <__aeabi_dcmple>
 800cc38:	2800      	cmp	r0, #0
 800cc3a:	d07a      	beq.n	800cd32 <_strtod_l+0xa8a>
 800cc3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d04a      	beq.n	800ccd8 <_strtod_l+0xa30>
 800cc42:	4b95      	ldr	r3, [pc, #596]	; (800ce98 <_strtod_l+0xbf0>)
 800cc44:	2200      	movs	r2, #0
 800cc46:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cc4a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800ce98 <_strtod_l+0xbf0>
 800cc4e:	f04f 0800 	mov.w	r8, #0
 800cc52:	4b92      	ldr	r3, [pc, #584]	; (800ce9c <_strtod_l+0xbf4>)
 800cc54:	403b      	ands	r3, r7
 800cc56:	930d      	str	r3, [sp, #52]	; 0x34
 800cc58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cc5a:	4b91      	ldr	r3, [pc, #580]	; (800cea0 <_strtod_l+0xbf8>)
 800cc5c:	429a      	cmp	r2, r3
 800cc5e:	f040 80b0 	bne.w	800cdc2 <_strtod_l+0xb1a>
 800cc62:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cc66:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800cc6a:	ec4b ab10 	vmov	d0, sl, fp
 800cc6e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cc72:	f001 ff2f 	bl	800ead4 <__ulp>
 800cc76:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cc7a:	ec53 2b10 	vmov	r2, r3, d0
 800cc7e:	f7f3 fcbb 	bl	80005f8 <__aeabi_dmul>
 800cc82:	4652      	mov	r2, sl
 800cc84:	465b      	mov	r3, fp
 800cc86:	f7f3 fb01 	bl	800028c <__adddf3>
 800cc8a:	460b      	mov	r3, r1
 800cc8c:	4983      	ldr	r1, [pc, #524]	; (800ce9c <_strtod_l+0xbf4>)
 800cc8e:	4a85      	ldr	r2, [pc, #532]	; (800cea4 <_strtod_l+0xbfc>)
 800cc90:	4019      	ands	r1, r3
 800cc92:	4291      	cmp	r1, r2
 800cc94:	4682      	mov	sl, r0
 800cc96:	d960      	bls.n	800cd5a <_strtod_l+0xab2>
 800cc98:	ee18 3a90 	vmov	r3, s17
 800cc9c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800cca0:	4293      	cmp	r3, r2
 800cca2:	d104      	bne.n	800ccae <_strtod_l+0xa06>
 800cca4:	ee18 3a10 	vmov	r3, s16
 800cca8:	3301      	adds	r3, #1
 800ccaa:	f43f ad45 	beq.w	800c738 <_strtod_l+0x490>
 800ccae:	f8df b200 	ldr.w	fp, [pc, #512]	; 800ceb0 <_strtod_l+0xc08>
 800ccb2:	f04f 3aff 	mov.w	sl, #4294967295
 800ccb6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ccb8:	4620      	mov	r0, r4
 800ccba:	f001 fbd9 	bl	800e470 <_Bfree>
 800ccbe:	9905      	ldr	r1, [sp, #20]
 800ccc0:	4620      	mov	r0, r4
 800ccc2:	f001 fbd5 	bl	800e470 <_Bfree>
 800ccc6:	4631      	mov	r1, r6
 800ccc8:	4620      	mov	r0, r4
 800ccca:	f001 fbd1 	bl	800e470 <_Bfree>
 800ccce:	4629      	mov	r1, r5
 800ccd0:	4620      	mov	r0, r4
 800ccd2:	f001 fbcd 	bl	800e470 <_Bfree>
 800ccd6:	e61a      	b.n	800c90e <_strtod_l+0x666>
 800ccd8:	f1ba 0f00 	cmp.w	sl, #0
 800ccdc:	d11b      	bne.n	800cd16 <_strtod_l+0xa6e>
 800ccde:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cce2:	b9f3      	cbnz	r3, 800cd22 <_strtod_l+0xa7a>
 800cce4:	4b6c      	ldr	r3, [pc, #432]	; (800ce98 <_strtod_l+0xbf0>)
 800cce6:	2200      	movs	r2, #0
 800cce8:	4640      	mov	r0, r8
 800ccea:	4649      	mov	r1, r9
 800ccec:	f7f3 fef6 	bl	8000adc <__aeabi_dcmplt>
 800ccf0:	b9d0      	cbnz	r0, 800cd28 <_strtod_l+0xa80>
 800ccf2:	4640      	mov	r0, r8
 800ccf4:	4649      	mov	r1, r9
 800ccf6:	4b6c      	ldr	r3, [pc, #432]	; (800cea8 <_strtod_l+0xc00>)
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	f7f3 fc7d 	bl	80005f8 <__aeabi_dmul>
 800ccfe:	4680      	mov	r8, r0
 800cd00:	4689      	mov	r9, r1
 800cd02:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cd06:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800cd0a:	9315      	str	r3, [sp, #84]	; 0x54
 800cd0c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800cd10:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800cd14:	e79d      	b.n	800cc52 <_strtod_l+0x9aa>
 800cd16:	f1ba 0f01 	cmp.w	sl, #1
 800cd1a:	d102      	bne.n	800cd22 <_strtod_l+0xa7a>
 800cd1c:	2f00      	cmp	r7, #0
 800cd1e:	f43f ad83 	beq.w	800c828 <_strtod_l+0x580>
 800cd22:	4b62      	ldr	r3, [pc, #392]	; (800ceac <_strtod_l+0xc04>)
 800cd24:	2200      	movs	r2, #0
 800cd26:	e78e      	b.n	800cc46 <_strtod_l+0x99e>
 800cd28:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800cea8 <_strtod_l+0xc00>
 800cd2c:	f04f 0800 	mov.w	r8, #0
 800cd30:	e7e7      	b.n	800cd02 <_strtod_l+0xa5a>
 800cd32:	4b5d      	ldr	r3, [pc, #372]	; (800cea8 <_strtod_l+0xc00>)
 800cd34:	4640      	mov	r0, r8
 800cd36:	4649      	mov	r1, r9
 800cd38:	2200      	movs	r2, #0
 800cd3a:	f7f3 fc5d 	bl	80005f8 <__aeabi_dmul>
 800cd3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd40:	4680      	mov	r8, r0
 800cd42:	4689      	mov	r9, r1
 800cd44:	b933      	cbnz	r3, 800cd54 <_strtod_l+0xaac>
 800cd46:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd4a:	900e      	str	r0, [sp, #56]	; 0x38
 800cd4c:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800cd52:	e7dd      	b.n	800cd10 <_strtod_l+0xa68>
 800cd54:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800cd58:	e7f9      	b.n	800cd4e <_strtod_l+0xaa6>
 800cd5a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800cd5e:	9b04      	ldr	r3, [sp, #16]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d1a8      	bne.n	800ccb6 <_strtod_l+0xa0e>
 800cd64:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cd68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cd6a:	0d1b      	lsrs	r3, r3, #20
 800cd6c:	051b      	lsls	r3, r3, #20
 800cd6e:	429a      	cmp	r2, r3
 800cd70:	d1a1      	bne.n	800ccb6 <_strtod_l+0xa0e>
 800cd72:	4640      	mov	r0, r8
 800cd74:	4649      	mov	r1, r9
 800cd76:	f7f3 ff9f 	bl	8000cb8 <__aeabi_d2lz>
 800cd7a:	f7f3 fc0f 	bl	800059c <__aeabi_l2d>
 800cd7e:	4602      	mov	r2, r0
 800cd80:	460b      	mov	r3, r1
 800cd82:	4640      	mov	r0, r8
 800cd84:	4649      	mov	r1, r9
 800cd86:	f7f3 fa7f 	bl	8000288 <__aeabi_dsub>
 800cd8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cd8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd90:	ea43 030a 	orr.w	r3, r3, sl
 800cd94:	4313      	orrs	r3, r2
 800cd96:	4680      	mov	r8, r0
 800cd98:	4689      	mov	r9, r1
 800cd9a:	d055      	beq.n	800ce48 <_strtod_l+0xba0>
 800cd9c:	a336      	add	r3, pc, #216	; (adr r3, 800ce78 <_strtod_l+0xbd0>)
 800cd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cda2:	f7f3 fe9b 	bl	8000adc <__aeabi_dcmplt>
 800cda6:	2800      	cmp	r0, #0
 800cda8:	f47f acd0 	bne.w	800c74c <_strtod_l+0x4a4>
 800cdac:	a334      	add	r3, pc, #208	; (adr r3, 800ce80 <_strtod_l+0xbd8>)
 800cdae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdb2:	4640      	mov	r0, r8
 800cdb4:	4649      	mov	r1, r9
 800cdb6:	f7f3 feaf 	bl	8000b18 <__aeabi_dcmpgt>
 800cdba:	2800      	cmp	r0, #0
 800cdbc:	f43f af7b 	beq.w	800ccb6 <_strtod_l+0xa0e>
 800cdc0:	e4c4      	b.n	800c74c <_strtod_l+0x4a4>
 800cdc2:	9b04      	ldr	r3, [sp, #16]
 800cdc4:	b333      	cbz	r3, 800ce14 <_strtod_l+0xb6c>
 800cdc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cdc8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cdcc:	d822      	bhi.n	800ce14 <_strtod_l+0xb6c>
 800cdce:	a32e      	add	r3, pc, #184	; (adr r3, 800ce88 <_strtod_l+0xbe0>)
 800cdd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdd4:	4640      	mov	r0, r8
 800cdd6:	4649      	mov	r1, r9
 800cdd8:	f7f3 fe8a 	bl	8000af0 <__aeabi_dcmple>
 800cddc:	b1a0      	cbz	r0, 800ce08 <_strtod_l+0xb60>
 800cdde:	4649      	mov	r1, r9
 800cde0:	4640      	mov	r0, r8
 800cde2:	f7f3 fee1 	bl	8000ba8 <__aeabi_d2uiz>
 800cde6:	2801      	cmp	r0, #1
 800cde8:	bf38      	it	cc
 800cdea:	2001      	movcc	r0, #1
 800cdec:	f7f3 fb8a 	bl	8000504 <__aeabi_ui2d>
 800cdf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cdf2:	4680      	mov	r8, r0
 800cdf4:	4689      	mov	r9, r1
 800cdf6:	bb23      	cbnz	r3, 800ce42 <_strtod_l+0xb9a>
 800cdf8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cdfc:	9010      	str	r0, [sp, #64]	; 0x40
 800cdfe:	9311      	str	r3, [sp, #68]	; 0x44
 800ce00:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ce04:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ce08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ce0c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ce10:	1a9b      	subs	r3, r3, r2
 800ce12:	9309      	str	r3, [sp, #36]	; 0x24
 800ce14:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ce18:	eeb0 0a48 	vmov.f32	s0, s16
 800ce1c:	eef0 0a68 	vmov.f32	s1, s17
 800ce20:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ce24:	f001 fe56 	bl	800ead4 <__ulp>
 800ce28:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ce2c:	ec53 2b10 	vmov	r2, r3, d0
 800ce30:	f7f3 fbe2 	bl	80005f8 <__aeabi_dmul>
 800ce34:	ec53 2b18 	vmov	r2, r3, d8
 800ce38:	f7f3 fa28 	bl	800028c <__adddf3>
 800ce3c:	4682      	mov	sl, r0
 800ce3e:	468b      	mov	fp, r1
 800ce40:	e78d      	b.n	800cd5e <_strtod_l+0xab6>
 800ce42:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ce46:	e7db      	b.n	800ce00 <_strtod_l+0xb58>
 800ce48:	a311      	add	r3, pc, #68	; (adr r3, 800ce90 <_strtod_l+0xbe8>)
 800ce4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce4e:	f7f3 fe45 	bl	8000adc <__aeabi_dcmplt>
 800ce52:	e7b2      	b.n	800cdba <_strtod_l+0xb12>
 800ce54:	2300      	movs	r3, #0
 800ce56:	930a      	str	r3, [sp, #40]	; 0x28
 800ce58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ce5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ce5c:	6013      	str	r3, [r2, #0]
 800ce5e:	f7ff ba6b 	b.w	800c338 <_strtod_l+0x90>
 800ce62:	2a65      	cmp	r2, #101	; 0x65
 800ce64:	f43f ab5f 	beq.w	800c526 <_strtod_l+0x27e>
 800ce68:	2a45      	cmp	r2, #69	; 0x45
 800ce6a:	f43f ab5c 	beq.w	800c526 <_strtod_l+0x27e>
 800ce6e:	2301      	movs	r3, #1
 800ce70:	f7ff bb94 	b.w	800c59c <_strtod_l+0x2f4>
 800ce74:	f3af 8000 	nop.w
 800ce78:	94a03595 	.word	0x94a03595
 800ce7c:	3fdfffff 	.word	0x3fdfffff
 800ce80:	35afe535 	.word	0x35afe535
 800ce84:	3fe00000 	.word	0x3fe00000
 800ce88:	ffc00000 	.word	0xffc00000
 800ce8c:	41dfffff 	.word	0x41dfffff
 800ce90:	94a03595 	.word	0x94a03595
 800ce94:	3fcfffff 	.word	0x3fcfffff
 800ce98:	3ff00000 	.word	0x3ff00000
 800ce9c:	7ff00000 	.word	0x7ff00000
 800cea0:	7fe00000 	.word	0x7fe00000
 800cea4:	7c9fffff 	.word	0x7c9fffff
 800cea8:	3fe00000 	.word	0x3fe00000
 800ceac:	bff00000 	.word	0xbff00000
 800ceb0:	7fefffff 	.word	0x7fefffff

0800ceb4 <_strtod_r>:
 800ceb4:	4b01      	ldr	r3, [pc, #4]	; (800cebc <_strtod_r+0x8>)
 800ceb6:	f7ff b9f7 	b.w	800c2a8 <_strtod_l>
 800ceba:	bf00      	nop
 800cebc:	200000c8 	.word	0x200000c8

0800cec0 <_strtol_l.constprop.0>:
 800cec0:	2b01      	cmp	r3, #1
 800cec2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cec6:	d001      	beq.n	800cecc <_strtol_l.constprop.0+0xc>
 800cec8:	2b24      	cmp	r3, #36	; 0x24
 800ceca:	d906      	bls.n	800ceda <_strtol_l.constprop.0+0x1a>
 800cecc:	f7fe faaa 	bl	800b424 <__errno>
 800ced0:	2316      	movs	r3, #22
 800ced2:	6003      	str	r3, [r0, #0]
 800ced4:	2000      	movs	r0, #0
 800ced6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceda:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cfc0 <_strtol_l.constprop.0+0x100>
 800cede:	460d      	mov	r5, r1
 800cee0:	462e      	mov	r6, r5
 800cee2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cee6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ceea:	f017 0708 	ands.w	r7, r7, #8
 800ceee:	d1f7      	bne.n	800cee0 <_strtol_l.constprop.0+0x20>
 800cef0:	2c2d      	cmp	r4, #45	; 0x2d
 800cef2:	d132      	bne.n	800cf5a <_strtol_l.constprop.0+0x9a>
 800cef4:	782c      	ldrb	r4, [r5, #0]
 800cef6:	2701      	movs	r7, #1
 800cef8:	1cb5      	adds	r5, r6, #2
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d05b      	beq.n	800cfb6 <_strtol_l.constprop.0+0xf6>
 800cefe:	2b10      	cmp	r3, #16
 800cf00:	d109      	bne.n	800cf16 <_strtol_l.constprop.0+0x56>
 800cf02:	2c30      	cmp	r4, #48	; 0x30
 800cf04:	d107      	bne.n	800cf16 <_strtol_l.constprop.0+0x56>
 800cf06:	782c      	ldrb	r4, [r5, #0]
 800cf08:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800cf0c:	2c58      	cmp	r4, #88	; 0x58
 800cf0e:	d14d      	bne.n	800cfac <_strtol_l.constprop.0+0xec>
 800cf10:	786c      	ldrb	r4, [r5, #1]
 800cf12:	2310      	movs	r3, #16
 800cf14:	3502      	adds	r5, #2
 800cf16:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800cf1a:	f108 38ff 	add.w	r8, r8, #4294967295
 800cf1e:	f04f 0c00 	mov.w	ip, #0
 800cf22:	fbb8 f9f3 	udiv	r9, r8, r3
 800cf26:	4666      	mov	r6, ip
 800cf28:	fb03 8a19 	mls	sl, r3, r9, r8
 800cf2c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800cf30:	f1be 0f09 	cmp.w	lr, #9
 800cf34:	d816      	bhi.n	800cf64 <_strtol_l.constprop.0+0xa4>
 800cf36:	4674      	mov	r4, lr
 800cf38:	42a3      	cmp	r3, r4
 800cf3a:	dd24      	ble.n	800cf86 <_strtol_l.constprop.0+0xc6>
 800cf3c:	f1bc 0f00 	cmp.w	ip, #0
 800cf40:	db1e      	blt.n	800cf80 <_strtol_l.constprop.0+0xc0>
 800cf42:	45b1      	cmp	r9, r6
 800cf44:	d31c      	bcc.n	800cf80 <_strtol_l.constprop.0+0xc0>
 800cf46:	d101      	bne.n	800cf4c <_strtol_l.constprop.0+0x8c>
 800cf48:	45a2      	cmp	sl, r4
 800cf4a:	db19      	blt.n	800cf80 <_strtol_l.constprop.0+0xc0>
 800cf4c:	fb06 4603 	mla	r6, r6, r3, r4
 800cf50:	f04f 0c01 	mov.w	ip, #1
 800cf54:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf58:	e7e8      	b.n	800cf2c <_strtol_l.constprop.0+0x6c>
 800cf5a:	2c2b      	cmp	r4, #43	; 0x2b
 800cf5c:	bf04      	itt	eq
 800cf5e:	782c      	ldrbeq	r4, [r5, #0]
 800cf60:	1cb5      	addeq	r5, r6, #2
 800cf62:	e7ca      	b.n	800cefa <_strtol_l.constprop.0+0x3a>
 800cf64:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800cf68:	f1be 0f19 	cmp.w	lr, #25
 800cf6c:	d801      	bhi.n	800cf72 <_strtol_l.constprop.0+0xb2>
 800cf6e:	3c37      	subs	r4, #55	; 0x37
 800cf70:	e7e2      	b.n	800cf38 <_strtol_l.constprop.0+0x78>
 800cf72:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800cf76:	f1be 0f19 	cmp.w	lr, #25
 800cf7a:	d804      	bhi.n	800cf86 <_strtol_l.constprop.0+0xc6>
 800cf7c:	3c57      	subs	r4, #87	; 0x57
 800cf7e:	e7db      	b.n	800cf38 <_strtol_l.constprop.0+0x78>
 800cf80:	f04f 3cff 	mov.w	ip, #4294967295
 800cf84:	e7e6      	b.n	800cf54 <_strtol_l.constprop.0+0x94>
 800cf86:	f1bc 0f00 	cmp.w	ip, #0
 800cf8a:	da05      	bge.n	800cf98 <_strtol_l.constprop.0+0xd8>
 800cf8c:	2322      	movs	r3, #34	; 0x22
 800cf8e:	6003      	str	r3, [r0, #0]
 800cf90:	4646      	mov	r6, r8
 800cf92:	b942      	cbnz	r2, 800cfa6 <_strtol_l.constprop.0+0xe6>
 800cf94:	4630      	mov	r0, r6
 800cf96:	e79e      	b.n	800ced6 <_strtol_l.constprop.0+0x16>
 800cf98:	b107      	cbz	r7, 800cf9c <_strtol_l.constprop.0+0xdc>
 800cf9a:	4276      	negs	r6, r6
 800cf9c:	2a00      	cmp	r2, #0
 800cf9e:	d0f9      	beq.n	800cf94 <_strtol_l.constprop.0+0xd4>
 800cfa0:	f1bc 0f00 	cmp.w	ip, #0
 800cfa4:	d000      	beq.n	800cfa8 <_strtol_l.constprop.0+0xe8>
 800cfa6:	1e69      	subs	r1, r5, #1
 800cfa8:	6011      	str	r1, [r2, #0]
 800cfaa:	e7f3      	b.n	800cf94 <_strtol_l.constprop.0+0xd4>
 800cfac:	2430      	movs	r4, #48	; 0x30
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d1b1      	bne.n	800cf16 <_strtol_l.constprop.0+0x56>
 800cfb2:	2308      	movs	r3, #8
 800cfb4:	e7af      	b.n	800cf16 <_strtol_l.constprop.0+0x56>
 800cfb6:	2c30      	cmp	r4, #48	; 0x30
 800cfb8:	d0a5      	beq.n	800cf06 <_strtol_l.constprop.0+0x46>
 800cfba:	230a      	movs	r3, #10
 800cfbc:	e7ab      	b.n	800cf16 <_strtol_l.constprop.0+0x56>
 800cfbe:	bf00      	nop
 800cfc0:	0801f2a9 	.word	0x0801f2a9

0800cfc4 <_strtol_r>:
 800cfc4:	f7ff bf7c 	b.w	800cec0 <_strtol_l.constprop.0>

0800cfc8 <strtol>:
 800cfc8:	4613      	mov	r3, r2
 800cfca:	460a      	mov	r2, r1
 800cfcc:	4601      	mov	r1, r0
 800cfce:	4802      	ldr	r0, [pc, #8]	; (800cfd8 <strtol+0x10>)
 800cfd0:	6800      	ldr	r0, [r0, #0]
 800cfd2:	f7ff bf75 	b.w	800cec0 <_strtol_l.constprop.0>
 800cfd6:	bf00      	nop
 800cfd8:	20000060 	.word	0x20000060

0800cfdc <quorem>:
 800cfdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfe0:	6903      	ldr	r3, [r0, #16]
 800cfe2:	690c      	ldr	r4, [r1, #16]
 800cfe4:	42a3      	cmp	r3, r4
 800cfe6:	4607      	mov	r7, r0
 800cfe8:	f2c0 8081 	blt.w	800d0ee <quorem+0x112>
 800cfec:	3c01      	subs	r4, #1
 800cfee:	f101 0814 	add.w	r8, r1, #20
 800cff2:	f100 0514 	add.w	r5, r0, #20
 800cff6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cffa:	9301      	str	r3, [sp, #4]
 800cffc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d000:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d004:	3301      	adds	r3, #1
 800d006:	429a      	cmp	r2, r3
 800d008:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d00c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d010:	fbb2 f6f3 	udiv	r6, r2, r3
 800d014:	d331      	bcc.n	800d07a <quorem+0x9e>
 800d016:	f04f 0e00 	mov.w	lr, #0
 800d01a:	4640      	mov	r0, r8
 800d01c:	46ac      	mov	ip, r5
 800d01e:	46f2      	mov	sl, lr
 800d020:	f850 2b04 	ldr.w	r2, [r0], #4
 800d024:	b293      	uxth	r3, r2
 800d026:	fb06 e303 	mla	r3, r6, r3, lr
 800d02a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d02e:	b29b      	uxth	r3, r3
 800d030:	ebaa 0303 	sub.w	r3, sl, r3
 800d034:	f8dc a000 	ldr.w	sl, [ip]
 800d038:	0c12      	lsrs	r2, r2, #16
 800d03a:	fa13 f38a 	uxtah	r3, r3, sl
 800d03e:	fb06 e202 	mla	r2, r6, r2, lr
 800d042:	9300      	str	r3, [sp, #0]
 800d044:	9b00      	ldr	r3, [sp, #0]
 800d046:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d04a:	b292      	uxth	r2, r2
 800d04c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d050:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d054:	f8bd 3000 	ldrh.w	r3, [sp]
 800d058:	4581      	cmp	r9, r0
 800d05a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d05e:	f84c 3b04 	str.w	r3, [ip], #4
 800d062:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d066:	d2db      	bcs.n	800d020 <quorem+0x44>
 800d068:	f855 300b 	ldr.w	r3, [r5, fp]
 800d06c:	b92b      	cbnz	r3, 800d07a <quorem+0x9e>
 800d06e:	9b01      	ldr	r3, [sp, #4]
 800d070:	3b04      	subs	r3, #4
 800d072:	429d      	cmp	r5, r3
 800d074:	461a      	mov	r2, r3
 800d076:	d32e      	bcc.n	800d0d6 <quorem+0xfa>
 800d078:	613c      	str	r4, [r7, #16]
 800d07a:	4638      	mov	r0, r7
 800d07c:	f001 fc84 	bl	800e988 <__mcmp>
 800d080:	2800      	cmp	r0, #0
 800d082:	db24      	blt.n	800d0ce <quorem+0xf2>
 800d084:	3601      	adds	r6, #1
 800d086:	4628      	mov	r0, r5
 800d088:	f04f 0c00 	mov.w	ip, #0
 800d08c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d090:	f8d0 e000 	ldr.w	lr, [r0]
 800d094:	b293      	uxth	r3, r2
 800d096:	ebac 0303 	sub.w	r3, ip, r3
 800d09a:	0c12      	lsrs	r2, r2, #16
 800d09c:	fa13 f38e 	uxtah	r3, r3, lr
 800d0a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d0a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d0a8:	b29b      	uxth	r3, r3
 800d0aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d0ae:	45c1      	cmp	r9, r8
 800d0b0:	f840 3b04 	str.w	r3, [r0], #4
 800d0b4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d0b8:	d2e8      	bcs.n	800d08c <quorem+0xb0>
 800d0ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d0be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d0c2:	b922      	cbnz	r2, 800d0ce <quorem+0xf2>
 800d0c4:	3b04      	subs	r3, #4
 800d0c6:	429d      	cmp	r5, r3
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	d30a      	bcc.n	800d0e2 <quorem+0x106>
 800d0cc:	613c      	str	r4, [r7, #16]
 800d0ce:	4630      	mov	r0, r6
 800d0d0:	b003      	add	sp, #12
 800d0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0d6:	6812      	ldr	r2, [r2, #0]
 800d0d8:	3b04      	subs	r3, #4
 800d0da:	2a00      	cmp	r2, #0
 800d0dc:	d1cc      	bne.n	800d078 <quorem+0x9c>
 800d0de:	3c01      	subs	r4, #1
 800d0e0:	e7c7      	b.n	800d072 <quorem+0x96>
 800d0e2:	6812      	ldr	r2, [r2, #0]
 800d0e4:	3b04      	subs	r3, #4
 800d0e6:	2a00      	cmp	r2, #0
 800d0e8:	d1f0      	bne.n	800d0cc <quorem+0xf0>
 800d0ea:	3c01      	subs	r4, #1
 800d0ec:	e7eb      	b.n	800d0c6 <quorem+0xea>
 800d0ee:	2000      	movs	r0, #0
 800d0f0:	e7ee      	b.n	800d0d0 <quorem+0xf4>
 800d0f2:	0000      	movs	r0, r0
 800d0f4:	0000      	movs	r0, r0
	...

0800d0f8 <_dtoa_r>:
 800d0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0fc:	ed2d 8b04 	vpush	{d8-d9}
 800d100:	ec57 6b10 	vmov	r6, r7, d0
 800d104:	b093      	sub	sp, #76	; 0x4c
 800d106:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d108:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d10c:	9106      	str	r1, [sp, #24]
 800d10e:	ee10 aa10 	vmov	sl, s0
 800d112:	4604      	mov	r4, r0
 800d114:	9209      	str	r2, [sp, #36]	; 0x24
 800d116:	930c      	str	r3, [sp, #48]	; 0x30
 800d118:	46bb      	mov	fp, r7
 800d11a:	b975      	cbnz	r5, 800d13a <_dtoa_r+0x42>
 800d11c:	2010      	movs	r0, #16
 800d11e:	f001 f94d 	bl	800e3bc <malloc>
 800d122:	4602      	mov	r2, r0
 800d124:	6260      	str	r0, [r4, #36]	; 0x24
 800d126:	b920      	cbnz	r0, 800d132 <_dtoa_r+0x3a>
 800d128:	4ba7      	ldr	r3, [pc, #668]	; (800d3c8 <_dtoa_r+0x2d0>)
 800d12a:	21ea      	movs	r1, #234	; 0xea
 800d12c:	48a7      	ldr	r0, [pc, #668]	; (800d3cc <_dtoa_r+0x2d4>)
 800d12e:	f002 f8ad 	bl	800f28c <__assert_func>
 800d132:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d136:	6005      	str	r5, [r0, #0]
 800d138:	60c5      	str	r5, [r0, #12]
 800d13a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d13c:	6819      	ldr	r1, [r3, #0]
 800d13e:	b151      	cbz	r1, 800d156 <_dtoa_r+0x5e>
 800d140:	685a      	ldr	r2, [r3, #4]
 800d142:	604a      	str	r2, [r1, #4]
 800d144:	2301      	movs	r3, #1
 800d146:	4093      	lsls	r3, r2
 800d148:	608b      	str	r3, [r1, #8]
 800d14a:	4620      	mov	r0, r4
 800d14c:	f001 f990 	bl	800e470 <_Bfree>
 800d150:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d152:	2200      	movs	r2, #0
 800d154:	601a      	str	r2, [r3, #0]
 800d156:	1e3b      	subs	r3, r7, #0
 800d158:	bfaa      	itet	ge
 800d15a:	2300      	movge	r3, #0
 800d15c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800d160:	f8c8 3000 	strge.w	r3, [r8]
 800d164:	4b9a      	ldr	r3, [pc, #616]	; (800d3d0 <_dtoa_r+0x2d8>)
 800d166:	bfbc      	itt	lt
 800d168:	2201      	movlt	r2, #1
 800d16a:	f8c8 2000 	strlt.w	r2, [r8]
 800d16e:	ea33 030b 	bics.w	r3, r3, fp
 800d172:	d11b      	bne.n	800d1ac <_dtoa_r+0xb4>
 800d174:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d176:	f242 730f 	movw	r3, #9999	; 0x270f
 800d17a:	6013      	str	r3, [r2, #0]
 800d17c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d180:	4333      	orrs	r3, r6
 800d182:	f000 8592 	beq.w	800dcaa <_dtoa_r+0xbb2>
 800d186:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d188:	b963      	cbnz	r3, 800d1a4 <_dtoa_r+0xac>
 800d18a:	4b92      	ldr	r3, [pc, #584]	; (800d3d4 <_dtoa_r+0x2dc>)
 800d18c:	e022      	b.n	800d1d4 <_dtoa_r+0xdc>
 800d18e:	4b92      	ldr	r3, [pc, #584]	; (800d3d8 <_dtoa_r+0x2e0>)
 800d190:	9301      	str	r3, [sp, #4]
 800d192:	3308      	adds	r3, #8
 800d194:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d196:	6013      	str	r3, [r2, #0]
 800d198:	9801      	ldr	r0, [sp, #4]
 800d19a:	b013      	add	sp, #76	; 0x4c
 800d19c:	ecbd 8b04 	vpop	{d8-d9}
 800d1a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1a4:	4b8b      	ldr	r3, [pc, #556]	; (800d3d4 <_dtoa_r+0x2dc>)
 800d1a6:	9301      	str	r3, [sp, #4]
 800d1a8:	3303      	adds	r3, #3
 800d1aa:	e7f3      	b.n	800d194 <_dtoa_r+0x9c>
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	4650      	mov	r0, sl
 800d1b2:	4659      	mov	r1, fp
 800d1b4:	f7f3 fc88 	bl	8000ac8 <__aeabi_dcmpeq>
 800d1b8:	ec4b ab19 	vmov	d9, sl, fp
 800d1bc:	4680      	mov	r8, r0
 800d1be:	b158      	cbz	r0, 800d1d8 <_dtoa_r+0xe0>
 800d1c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	6013      	str	r3, [r2, #0]
 800d1c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	f000 856b 	beq.w	800dca4 <_dtoa_r+0xbac>
 800d1ce:	4883      	ldr	r0, [pc, #524]	; (800d3dc <_dtoa_r+0x2e4>)
 800d1d0:	6018      	str	r0, [r3, #0]
 800d1d2:	1e43      	subs	r3, r0, #1
 800d1d4:	9301      	str	r3, [sp, #4]
 800d1d6:	e7df      	b.n	800d198 <_dtoa_r+0xa0>
 800d1d8:	ec4b ab10 	vmov	d0, sl, fp
 800d1dc:	aa10      	add	r2, sp, #64	; 0x40
 800d1de:	a911      	add	r1, sp, #68	; 0x44
 800d1e0:	4620      	mov	r0, r4
 800d1e2:	f001 fcf3 	bl	800ebcc <__d2b>
 800d1e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800d1ea:	ee08 0a10 	vmov	s16, r0
 800d1ee:	2d00      	cmp	r5, #0
 800d1f0:	f000 8084 	beq.w	800d2fc <_dtoa_r+0x204>
 800d1f4:	ee19 3a90 	vmov	r3, s19
 800d1f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d1fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800d200:	4656      	mov	r6, sl
 800d202:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800d206:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d20a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800d20e:	4b74      	ldr	r3, [pc, #464]	; (800d3e0 <_dtoa_r+0x2e8>)
 800d210:	2200      	movs	r2, #0
 800d212:	4630      	mov	r0, r6
 800d214:	4639      	mov	r1, r7
 800d216:	f7f3 f837 	bl	8000288 <__aeabi_dsub>
 800d21a:	a365      	add	r3, pc, #404	; (adr r3, 800d3b0 <_dtoa_r+0x2b8>)
 800d21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d220:	f7f3 f9ea 	bl	80005f8 <__aeabi_dmul>
 800d224:	a364      	add	r3, pc, #400	; (adr r3, 800d3b8 <_dtoa_r+0x2c0>)
 800d226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d22a:	f7f3 f82f 	bl	800028c <__adddf3>
 800d22e:	4606      	mov	r6, r0
 800d230:	4628      	mov	r0, r5
 800d232:	460f      	mov	r7, r1
 800d234:	f7f3 f976 	bl	8000524 <__aeabi_i2d>
 800d238:	a361      	add	r3, pc, #388	; (adr r3, 800d3c0 <_dtoa_r+0x2c8>)
 800d23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d23e:	f7f3 f9db 	bl	80005f8 <__aeabi_dmul>
 800d242:	4602      	mov	r2, r0
 800d244:	460b      	mov	r3, r1
 800d246:	4630      	mov	r0, r6
 800d248:	4639      	mov	r1, r7
 800d24a:	f7f3 f81f 	bl	800028c <__adddf3>
 800d24e:	4606      	mov	r6, r0
 800d250:	460f      	mov	r7, r1
 800d252:	f7f3 fc81 	bl	8000b58 <__aeabi_d2iz>
 800d256:	2200      	movs	r2, #0
 800d258:	9000      	str	r0, [sp, #0]
 800d25a:	2300      	movs	r3, #0
 800d25c:	4630      	mov	r0, r6
 800d25e:	4639      	mov	r1, r7
 800d260:	f7f3 fc3c 	bl	8000adc <__aeabi_dcmplt>
 800d264:	b150      	cbz	r0, 800d27c <_dtoa_r+0x184>
 800d266:	9800      	ldr	r0, [sp, #0]
 800d268:	f7f3 f95c 	bl	8000524 <__aeabi_i2d>
 800d26c:	4632      	mov	r2, r6
 800d26e:	463b      	mov	r3, r7
 800d270:	f7f3 fc2a 	bl	8000ac8 <__aeabi_dcmpeq>
 800d274:	b910      	cbnz	r0, 800d27c <_dtoa_r+0x184>
 800d276:	9b00      	ldr	r3, [sp, #0]
 800d278:	3b01      	subs	r3, #1
 800d27a:	9300      	str	r3, [sp, #0]
 800d27c:	9b00      	ldr	r3, [sp, #0]
 800d27e:	2b16      	cmp	r3, #22
 800d280:	d85a      	bhi.n	800d338 <_dtoa_r+0x240>
 800d282:	9a00      	ldr	r2, [sp, #0]
 800d284:	4b57      	ldr	r3, [pc, #348]	; (800d3e4 <_dtoa_r+0x2ec>)
 800d286:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d28e:	ec51 0b19 	vmov	r0, r1, d9
 800d292:	f7f3 fc23 	bl	8000adc <__aeabi_dcmplt>
 800d296:	2800      	cmp	r0, #0
 800d298:	d050      	beq.n	800d33c <_dtoa_r+0x244>
 800d29a:	9b00      	ldr	r3, [sp, #0]
 800d29c:	3b01      	subs	r3, #1
 800d29e:	9300      	str	r3, [sp, #0]
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800d2a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2a6:	1b5d      	subs	r5, r3, r5
 800d2a8:	1e6b      	subs	r3, r5, #1
 800d2aa:	9305      	str	r3, [sp, #20]
 800d2ac:	bf45      	ittet	mi
 800d2ae:	f1c5 0301 	rsbmi	r3, r5, #1
 800d2b2:	9304      	strmi	r3, [sp, #16]
 800d2b4:	2300      	movpl	r3, #0
 800d2b6:	2300      	movmi	r3, #0
 800d2b8:	bf4c      	ite	mi
 800d2ba:	9305      	strmi	r3, [sp, #20]
 800d2bc:	9304      	strpl	r3, [sp, #16]
 800d2be:	9b00      	ldr	r3, [sp, #0]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	db3d      	blt.n	800d340 <_dtoa_r+0x248>
 800d2c4:	9b05      	ldr	r3, [sp, #20]
 800d2c6:	9a00      	ldr	r2, [sp, #0]
 800d2c8:	920a      	str	r2, [sp, #40]	; 0x28
 800d2ca:	4413      	add	r3, r2
 800d2cc:	9305      	str	r3, [sp, #20]
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	9307      	str	r3, [sp, #28]
 800d2d2:	9b06      	ldr	r3, [sp, #24]
 800d2d4:	2b09      	cmp	r3, #9
 800d2d6:	f200 8089 	bhi.w	800d3ec <_dtoa_r+0x2f4>
 800d2da:	2b05      	cmp	r3, #5
 800d2dc:	bfc4      	itt	gt
 800d2de:	3b04      	subgt	r3, #4
 800d2e0:	9306      	strgt	r3, [sp, #24]
 800d2e2:	9b06      	ldr	r3, [sp, #24]
 800d2e4:	f1a3 0302 	sub.w	r3, r3, #2
 800d2e8:	bfcc      	ite	gt
 800d2ea:	2500      	movgt	r5, #0
 800d2ec:	2501      	movle	r5, #1
 800d2ee:	2b03      	cmp	r3, #3
 800d2f0:	f200 8087 	bhi.w	800d402 <_dtoa_r+0x30a>
 800d2f4:	e8df f003 	tbb	[pc, r3]
 800d2f8:	59383a2d 	.word	0x59383a2d
 800d2fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d300:	441d      	add	r5, r3
 800d302:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d306:	2b20      	cmp	r3, #32
 800d308:	bfc1      	itttt	gt
 800d30a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d30e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d312:	fa0b f303 	lslgt.w	r3, fp, r3
 800d316:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d31a:	bfda      	itte	le
 800d31c:	f1c3 0320 	rsble	r3, r3, #32
 800d320:	fa06 f003 	lslle.w	r0, r6, r3
 800d324:	4318      	orrgt	r0, r3
 800d326:	f7f3 f8ed 	bl	8000504 <__aeabi_ui2d>
 800d32a:	2301      	movs	r3, #1
 800d32c:	4606      	mov	r6, r0
 800d32e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d332:	3d01      	subs	r5, #1
 800d334:	930e      	str	r3, [sp, #56]	; 0x38
 800d336:	e76a      	b.n	800d20e <_dtoa_r+0x116>
 800d338:	2301      	movs	r3, #1
 800d33a:	e7b2      	b.n	800d2a2 <_dtoa_r+0x1aa>
 800d33c:	900b      	str	r0, [sp, #44]	; 0x2c
 800d33e:	e7b1      	b.n	800d2a4 <_dtoa_r+0x1ac>
 800d340:	9b04      	ldr	r3, [sp, #16]
 800d342:	9a00      	ldr	r2, [sp, #0]
 800d344:	1a9b      	subs	r3, r3, r2
 800d346:	9304      	str	r3, [sp, #16]
 800d348:	4253      	negs	r3, r2
 800d34a:	9307      	str	r3, [sp, #28]
 800d34c:	2300      	movs	r3, #0
 800d34e:	930a      	str	r3, [sp, #40]	; 0x28
 800d350:	e7bf      	b.n	800d2d2 <_dtoa_r+0x1da>
 800d352:	2300      	movs	r3, #0
 800d354:	9308      	str	r3, [sp, #32]
 800d356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d358:	2b00      	cmp	r3, #0
 800d35a:	dc55      	bgt.n	800d408 <_dtoa_r+0x310>
 800d35c:	2301      	movs	r3, #1
 800d35e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d362:	461a      	mov	r2, r3
 800d364:	9209      	str	r2, [sp, #36]	; 0x24
 800d366:	e00c      	b.n	800d382 <_dtoa_r+0x28a>
 800d368:	2301      	movs	r3, #1
 800d36a:	e7f3      	b.n	800d354 <_dtoa_r+0x25c>
 800d36c:	2300      	movs	r3, #0
 800d36e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d370:	9308      	str	r3, [sp, #32]
 800d372:	9b00      	ldr	r3, [sp, #0]
 800d374:	4413      	add	r3, r2
 800d376:	9302      	str	r3, [sp, #8]
 800d378:	3301      	adds	r3, #1
 800d37a:	2b01      	cmp	r3, #1
 800d37c:	9303      	str	r3, [sp, #12]
 800d37e:	bfb8      	it	lt
 800d380:	2301      	movlt	r3, #1
 800d382:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d384:	2200      	movs	r2, #0
 800d386:	6042      	str	r2, [r0, #4]
 800d388:	2204      	movs	r2, #4
 800d38a:	f102 0614 	add.w	r6, r2, #20
 800d38e:	429e      	cmp	r6, r3
 800d390:	6841      	ldr	r1, [r0, #4]
 800d392:	d93d      	bls.n	800d410 <_dtoa_r+0x318>
 800d394:	4620      	mov	r0, r4
 800d396:	f001 f82b 	bl	800e3f0 <_Balloc>
 800d39a:	9001      	str	r0, [sp, #4]
 800d39c:	2800      	cmp	r0, #0
 800d39e:	d13b      	bne.n	800d418 <_dtoa_r+0x320>
 800d3a0:	4b11      	ldr	r3, [pc, #68]	; (800d3e8 <_dtoa_r+0x2f0>)
 800d3a2:	4602      	mov	r2, r0
 800d3a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d3a8:	e6c0      	b.n	800d12c <_dtoa_r+0x34>
 800d3aa:	2301      	movs	r3, #1
 800d3ac:	e7df      	b.n	800d36e <_dtoa_r+0x276>
 800d3ae:	bf00      	nop
 800d3b0:	636f4361 	.word	0x636f4361
 800d3b4:	3fd287a7 	.word	0x3fd287a7
 800d3b8:	8b60c8b3 	.word	0x8b60c8b3
 800d3bc:	3fc68a28 	.word	0x3fc68a28
 800d3c0:	509f79fb 	.word	0x509f79fb
 800d3c4:	3fd34413 	.word	0x3fd34413
 800d3c8:	0801f3b6 	.word	0x0801f3b6
 800d3cc:	0801f3cd 	.word	0x0801f3cd
 800d3d0:	7ff00000 	.word	0x7ff00000
 800d3d4:	0801f3b2 	.word	0x0801f3b2
 800d3d8:	0801f3a9 	.word	0x0801f3a9
 800d3dc:	0801f229 	.word	0x0801f229
 800d3e0:	3ff80000 	.word	0x3ff80000
 800d3e4:	0801f538 	.word	0x0801f538
 800d3e8:	0801f428 	.word	0x0801f428
 800d3ec:	2501      	movs	r5, #1
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	9306      	str	r3, [sp, #24]
 800d3f2:	9508      	str	r5, [sp, #32]
 800d3f4:	f04f 33ff 	mov.w	r3, #4294967295
 800d3f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	2312      	movs	r3, #18
 800d400:	e7b0      	b.n	800d364 <_dtoa_r+0x26c>
 800d402:	2301      	movs	r3, #1
 800d404:	9308      	str	r3, [sp, #32]
 800d406:	e7f5      	b.n	800d3f4 <_dtoa_r+0x2fc>
 800d408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d40a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d40e:	e7b8      	b.n	800d382 <_dtoa_r+0x28a>
 800d410:	3101      	adds	r1, #1
 800d412:	6041      	str	r1, [r0, #4]
 800d414:	0052      	lsls	r2, r2, #1
 800d416:	e7b8      	b.n	800d38a <_dtoa_r+0x292>
 800d418:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d41a:	9a01      	ldr	r2, [sp, #4]
 800d41c:	601a      	str	r2, [r3, #0]
 800d41e:	9b03      	ldr	r3, [sp, #12]
 800d420:	2b0e      	cmp	r3, #14
 800d422:	f200 809d 	bhi.w	800d560 <_dtoa_r+0x468>
 800d426:	2d00      	cmp	r5, #0
 800d428:	f000 809a 	beq.w	800d560 <_dtoa_r+0x468>
 800d42c:	9b00      	ldr	r3, [sp, #0]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	dd32      	ble.n	800d498 <_dtoa_r+0x3a0>
 800d432:	4ab7      	ldr	r2, [pc, #732]	; (800d710 <_dtoa_r+0x618>)
 800d434:	f003 030f 	and.w	r3, r3, #15
 800d438:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d43c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d440:	9b00      	ldr	r3, [sp, #0]
 800d442:	05d8      	lsls	r0, r3, #23
 800d444:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d448:	d516      	bpl.n	800d478 <_dtoa_r+0x380>
 800d44a:	4bb2      	ldr	r3, [pc, #712]	; (800d714 <_dtoa_r+0x61c>)
 800d44c:	ec51 0b19 	vmov	r0, r1, d9
 800d450:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d454:	f7f3 f9fa 	bl	800084c <__aeabi_ddiv>
 800d458:	f007 070f 	and.w	r7, r7, #15
 800d45c:	4682      	mov	sl, r0
 800d45e:	468b      	mov	fp, r1
 800d460:	2503      	movs	r5, #3
 800d462:	4eac      	ldr	r6, [pc, #688]	; (800d714 <_dtoa_r+0x61c>)
 800d464:	b957      	cbnz	r7, 800d47c <_dtoa_r+0x384>
 800d466:	4642      	mov	r2, r8
 800d468:	464b      	mov	r3, r9
 800d46a:	4650      	mov	r0, sl
 800d46c:	4659      	mov	r1, fp
 800d46e:	f7f3 f9ed 	bl	800084c <__aeabi_ddiv>
 800d472:	4682      	mov	sl, r0
 800d474:	468b      	mov	fp, r1
 800d476:	e028      	b.n	800d4ca <_dtoa_r+0x3d2>
 800d478:	2502      	movs	r5, #2
 800d47a:	e7f2      	b.n	800d462 <_dtoa_r+0x36a>
 800d47c:	07f9      	lsls	r1, r7, #31
 800d47e:	d508      	bpl.n	800d492 <_dtoa_r+0x39a>
 800d480:	4640      	mov	r0, r8
 800d482:	4649      	mov	r1, r9
 800d484:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d488:	f7f3 f8b6 	bl	80005f8 <__aeabi_dmul>
 800d48c:	3501      	adds	r5, #1
 800d48e:	4680      	mov	r8, r0
 800d490:	4689      	mov	r9, r1
 800d492:	107f      	asrs	r7, r7, #1
 800d494:	3608      	adds	r6, #8
 800d496:	e7e5      	b.n	800d464 <_dtoa_r+0x36c>
 800d498:	f000 809b 	beq.w	800d5d2 <_dtoa_r+0x4da>
 800d49c:	9b00      	ldr	r3, [sp, #0]
 800d49e:	4f9d      	ldr	r7, [pc, #628]	; (800d714 <_dtoa_r+0x61c>)
 800d4a0:	425e      	negs	r6, r3
 800d4a2:	4b9b      	ldr	r3, [pc, #620]	; (800d710 <_dtoa_r+0x618>)
 800d4a4:	f006 020f 	and.w	r2, r6, #15
 800d4a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4b0:	ec51 0b19 	vmov	r0, r1, d9
 800d4b4:	f7f3 f8a0 	bl	80005f8 <__aeabi_dmul>
 800d4b8:	1136      	asrs	r6, r6, #4
 800d4ba:	4682      	mov	sl, r0
 800d4bc:	468b      	mov	fp, r1
 800d4be:	2300      	movs	r3, #0
 800d4c0:	2502      	movs	r5, #2
 800d4c2:	2e00      	cmp	r6, #0
 800d4c4:	d17a      	bne.n	800d5bc <_dtoa_r+0x4c4>
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d1d3      	bne.n	800d472 <_dtoa_r+0x37a>
 800d4ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	f000 8082 	beq.w	800d5d6 <_dtoa_r+0x4de>
 800d4d2:	4b91      	ldr	r3, [pc, #580]	; (800d718 <_dtoa_r+0x620>)
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	4650      	mov	r0, sl
 800d4d8:	4659      	mov	r1, fp
 800d4da:	f7f3 faff 	bl	8000adc <__aeabi_dcmplt>
 800d4de:	2800      	cmp	r0, #0
 800d4e0:	d079      	beq.n	800d5d6 <_dtoa_r+0x4de>
 800d4e2:	9b03      	ldr	r3, [sp, #12]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d076      	beq.n	800d5d6 <_dtoa_r+0x4de>
 800d4e8:	9b02      	ldr	r3, [sp, #8]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	dd36      	ble.n	800d55c <_dtoa_r+0x464>
 800d4ee:	9b00      	ldr	r3, [sp, #0]
 800d4f0:	4650      	mov	r0, sl
 800d4f2:	4659      	mov	r1, fp
 800d4f4:	1e5f      	subs	r7, r3, #1
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	4b88      	ldr	r3, [pc, #544]	; (800d71c <_dtoa_r+0x624>)
 800d4fa:	f7f3 f87d 	bl	80005f8 <__aeabi_dmul>
 800d4fe:	9e02      	ldr	r6, [sp, #8]
 800d500:	4682      	mov	sl, r0
 800d502:	468b      	mov	fp, r1
 800d504:	3501      	adds	r5, #1
 800d506:	4628      	mov	r0, r5
 800d508:	f7f3 f80c 	bl	8000524 <__aeabi_i2d>
 800d50c:	4652      	mov	r2, sl
 800d50e:	465b      	mov	r3, fp
 800d510:	f7f3 f872 	bl	80005f8 <__aeabi_dmul>
 800d514:	4b82      	ldr	r3, [pc, #520]	; (800d720 <_dtoa_r+0x628>)
 800d516:	2200      	movs	r2, #0
 800d518:	f7f2 feb8 	bl	800028c <__adddf3>
 800d51c:	46d0      	mov	r8, sl
 800d51e:	46d9      	mov	r9, fp
 800d520:	4682      	mov	sl, r0
 800d522:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d526:	2e00      	cmp	r6, #0
 800d528:	d158      	bne.n	800d5dc <_dtoa_r+0x4e4>
 800d52a:	4b7e      	ldr	r3, [pc, #504]	; (800d724 <_dtoa_r+0x62c>)
 800d52c:	2200      	movs	r2, #0
 800d52e:	4640      	mov	r0, r8
 800d530:	4649      	mov	r1, r9
 800d532:	f7f2 fea9 	bl	8000288 <__aeabi_dsub>
 800d536:	4652      	mov	r2, sl
 800d538:	465b      	mov	r3, fp
 800d53a:	4680      	mov	r8, r0
 800d53c:	4689      	mov	r9, r1
 800d53e:	f7f3 faeb 	bl	8000b18 <__aeabi_dcmpgt>
 800d542:	2800      	cmp	r0, #0
 800d544:	f040 8295 	bne.w	800da72 <_dtoa_r+0x97a>
 800d548:	4652      	mov	r2, sl
 800d54a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d54e:	4640      	mov	r0, r8
 800d550:	4649      	mov	r1, r9
 800d552:	f7f3 fac3 	bl	8000adc <__aeabi_dcmplt>
 800d556:	2800      	cmp	r0, #0
 800d558:	f040 8289 	bne.w	800da6e <_dtoa_r+0x976>
 800d55c:	ec5b ab19 	vmov	sl, fp, d9
 800d560:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d562:	2b00      	cmp	r3, #0
 800d564:	f2c0 8148 	blt.w	800d7f8 <_dtoa_r+0x700>
 800d568:	9a00      	ldr	r2, [sp, #0]
 800d56a:	2a0e      	cmp	r2, #14
 800d56c:	f300 8144 	bgt.w	800d7f8 <_dtoa_r+0x700>
 800d570:	4b67      	ldr	r3, [pc, #412]	; (800d710 <_dtoa_r+0x618>)
 800d572:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d576:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d57a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	f280 80d5 	bge.w	800d72c <_dtoa_r+0x634>
 800d582:	9b03      	ldr	r3, [sp, #12]
 800d584:	2b00      	cmp	r3, #0
 800d586:	f300 80d1 	bgt.w	800d72c <_dtoa_r+0x634>
 800d58a:	f040 826f 	bne.w	800da6c <_dtoa_r+0x974>
 800d58e:	4b65      	ldr	r3, [pc, #404]	; (800d724 <_dtoa_r+0x62c>)
 800d590:	2200      	movs	r2, #0
 800d592:	4640      	mov	r0, r8
 800d594:	4649      	mov	r1, r9
 800d596:	f7f3 f82f 	bl	80005f8 <__aeabi_dmul>
 800d59a:	4652      	mov	r2, sl
 800d59c:	465b      	mov	r3, fp
 800d59e:	f7f3 fab1 	bl	8000b04 <__aeabi_dcmpge>
 800d5a2:	9e03      	ldr	r6, [sp, #12]
 800d5a4:	4637      	mov	r7, r6
 800d5a6:	2800      	cmp	r0, #0
 800d5a8:	f040 8245 	bne.w	800da36 <_dtoa_r+0x93e>
 800d5ac:	9d01      	ldr	r5, [sp, #4]
 800d5ae:	2331      	movs	r3, #49	; 0x31
 800d5b0:	f805 3b01 	strb.w	r3, [r5], #1
 800d5b4:	9b00      	ldr	r3, [sp, #0]
 800d5b6:	3301      	adds	r3, #1
 800d5b8:	9300      	str	r3, [sp, #0]
 800d5ba:	e240      	b.n	800da3e <_dtoa_r+0x946>
 800d5bc:	07f2      	lsls	r2, r6, #31
 800d5be:	d505      	bpl.n	800d5cc <_dtoa_r+0x4d4>
 800d5c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d5c4:	f7f3 f818 	bl	80005f8 <__aeabi_dmul>
 800d5c8:	3501      	adds	r5, #1
 800d5ca:	2301      	movs	r3, #1
 800d5cc:	1076      	asrs	r6, r6, #1
 800d5ce:	3708      	adds	r7, #8
 800d5d0:	e777      	b.n	800d4c2 <_dtoa_r+0x3ca>
 800d5d2:	2502      	movs	r5, #2
 800d5d4:	e779      	b.n	800d4ca <_dtoa_r+0x3d2>
 800d5d6:	9f00      	ldr	r7, [sp, #0]
 800d5d8:	9e03      	ldr	r6, [sp, #12]
 800d5da:	e794      	b.n	800d506 <_dtoa_r+0x40e>
 800d5dc:	9901      	ldr	r1, [sp, #4]
 800d5de:	4b4c      	ldr	r3, [pc, #304]	; (800d710 <_dtoa_r+0x618>)
 800d5e0:	4431      	add	r1, r6
 800d5e2:	910d      	str	r1, [sp, #52]	; 0x34
 800d5e4:	9908      	ldr	r1, [sp, #32]
 800d5e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d5ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d5ee:	2900      	cmp	r1, #0
 800d5f0:	d043      	beq.n	800d67a <_dtoa_r+0x582>
 800d5f2:	494d      	ldr	r1, [pc, #308]	; (800d728 <_dtoa_r+0x630>)
 800d5f4:	2000      	movs	r0, #0
 800d5f6:	f7f3 f929 	bl	800084c <__aeabi_ddiv>
 800d5fa:	4652      	mov	r2, sl
 800d5fc:	465b      	mov	r3, fp
 800d5fe:	f7f2 fe43 	bl	8000288 <__aeabi_dsub>
 800d602:	9d01      	ldr	r5, [sp, #4]
 800d604:	4682      	mov	sl, r0
 800d606:	468b      	mov	fp, r1
 800d608:	4649      	mov	r1, r9
 800d60a:	4640      	mov	r0, r8
 800d60c:	f7f3 faa4 	bl	8000b58 <__aeabi_d2iz>
 800d610:	4606      	mov	r6, r0
 800d612:	f7f2 ff87 	bl	8000524 <__aeabi_i2d>
 800d616:	4602      	mov	r2, r0
 800d618:	460b      	mov	r3, r1
 800d61a:	4640      	mov	r0, r8
 800d61c:	4649      	mov	r1, r9
 800d61e:	f7f2 fe33 	bl	8000288 <__aeabi_dsub>
 800d622:	3630      	adds	r6, #48	; 0x30
 800d624:	f805 6b01 	strb.w	r6, [r5], #1
 800d628:	4652      	mov	r2, sl
 800d62a:	465b      	mov	r3, fp
 800d62c:	4680      	mov	r8, r0
 800d62e:	4689      	mov	r9, r1
 800d630:	f7f3 fa54 	bl	8000adc <__aeabi_dcmplt>
 800d634:	2800      	cmp	r0, #0
 800d636:	d163      	bne.n	800d700 <_dtoa_r+0x608>
 800d638:	4642      	mov	r2, r8
 800d63a:	464b      	mov	r3, r9
 800d63c:	4936      	ldr	r1, [pc, #216]	; (800d718 <_dtoa_r+0x620>)
 800d63e:	2000      	movs	r0, #0
 800d640:	f7f2 fe22 	bl	8000288 <__aeabi_dsub>
 800d644:	4652      	mov	r2, sl
 800d646:	465b      	mov	r3, fp
 800d648:	f7f3 fa48 	bl	8000adc <__aeabi_dcmplt>
 800d64c:	2800      	cmp	r0, #0
 800d64e:	f040 80b5 	bne.w	800d7bc <_dtoa_r+0x6c4>
 800d652:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d654:	429d      	cmp	r5, r3
 800d656:	d081      	beq.n	800d55c <_dtoa_r+0x464>
 800d658:	4b30      	ldr	r3, [pc, #192]	; (800d71c <_dtoa_r+0x624>)
 800d65a:	2200      	movs	r2, #0
 800d65c:	4650      	mov	r0, sl
 800d65e:	4659      	mov	r1, fp
 800d660:	f7f2 ffca 	bl	80005f8 <__aeabi_dmul>
 800d664:	4b2d      	ldr	r3, [pc, #180]	; (800d71c <_dtoa_r+0x624>)
 800d666:	4682      	mov	sl, r0
 800d668:	468b      	mov	fp, r1
 800d66a:	4640      	mov	r0, r8
 800d66c:	4649      	mov	r1, r9
 800d66e:	2200      	movs	r2, #0
 800d670:	f7f2 ffc2 	bl	80005f8 <__aeabi_dmul>
 800d674:	4680      	mov	r8, r0
 800d676:	4689      	mov	r9, r1
 800d678:	e7c6      	b.n	800d608 <_dtoa_r+0x510>
 800d67a:	4650      	mov	r0, sl
 800d67c:	4659      	mov	r1, fp
 800d67e:	f7f2 ffbb 	bl	80005f8 <__aeabi_dmul>
 800d682:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d684:	9d01      	ldr	r5, [sp, #4]
 800d686:	930f      	str	r3, [sp, #60]	; 0x3c
 800d688:	4682      	mov	sl, r0
 800d68a:	468b      	mov	fp, r1
 800d68c:	4649      	mov	r1, r9
 800d68e:	4640      	mov	r0, r8
 800d690:	f7f3 fa62 	bl	8000b58 <__aeabi_d2iz>
 800d694:	4606      	mov	r6, r0
 800d696:	f7f2 ff45 	bl	8000524 <__aeabi_i2d>
 800d69a:	3630      	adds	r6, #48	; 0x30
 800d69c:	4602      	mov	r2, r0
 800d69e:	460b      	mov	r3, r1
 800d6a0:	4640      	mov	r0, r8
 800d6a2:	4649      	mov	r1, r9
 800d6a4:	f7f2 fdf0 	bl	8000288 <__aeabi_dsub>
 800d6a8:	f805 6b01 	strb.w	r6, [r5], #1
 800d6ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d6ae:	429d      	cmp	r5, r3
 800d6b0:	4680      	mov	r8, r0
 800d6b2:	4689      	mov	r9, r1
 800d6b4:	f04f 0200 	mov.w	r2, #0
 800d6b8:	d124      	bne.n	800d704 <_dtoa_r+0x60c>
 800d6ba:	4b1b      	ldr	r3, [pc, #108]	; (800d728 <_dtoa_r+0x630>)
 800d6bc:	4650      	mov	r0, sl
 800d6be:	4659      	mov	r1, fp
 800d6c0:	f7f2 fde4 	bl	800028c <__adddf3>
 800d6c4:	4602      	mov	r2, r0
 800d6c6:	460b      	mov	r3, r1
 800d6c8:	4640      	mov	r0, r8
 800d6ca:	4649      	mov	r1, r9
 800d6cc:	f7f3 fa24 	bl	8000b18 <__aeabi_dcmpgt>
 800d6d0:	2800      	cmp	r0, #0
 800d6d2:	d173      	bne.n	800d7bc <_dtoa_r+0x6c4>
 800d6d4:	4652      	mov	r2, sl
 800d6d6:	465b      	mov	r3, fp
 800d6d8:	4913      	ldr	r1, [pc, #76]	; (800d728 <_dtoa_r+0x630>)
 800d6da:	2000      	movs	r0, #0
 800d6dc:	f7f2 fdd4 	bl	8000288 <__aeabi_dsub>
 800d6e0:	4602      	mov	r2, r0
 800d6e2:	460b      	mov	r3, r1
 800d6e4:	4640      	mov	r0, r8
 800d6e6:	4649      	mov	r1, r9
 800d6e8:	f7f3 f9f8 	bl	8000adc <__aeabi_dcmplt>
 800d6ec:	2800      	cmp	r0, #0
 800d6ee:	f43f af35 	beq.w	800d55c <_dtoa_r+0x464>
 800d6f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d6f4:	1e6b      	subs	r3, r5, #1
 800d6f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d6f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d6fc:	2b30      	cmp	r3, #48	; 0x30
 800d6fe:	d0f8      	beq.n	800d6f2 <_dtoa_r+0x5fa>
 800d700:	9700      	str	r7, [sp, #0]
 800d702:	e049      	b.n	800d798 <_dtoa_r+0x6a0>
 800d704:	4b05      	ldr	r3, [pc, #20]	; (800d71c <_dtoa_r+0x624>)
 800d706:	f7f2 ff77 	bl	80005f8 <__aeabi_dmul>
 800d70a:	4680      	mov	r8, r0
 800d70c:	4689      	mov	r9, r1
 800d70e:	e7bd      	b.n	800d68c <_dtoa_r+0x594>
 800d710:	0801f538 	.word	0x0801f538
 800d714:	0801f510 	.word	0x0801f510
 800d718:	3ff00000 	.word	0x3ff00000
 800d71c:	40240000 	.word	0x40240000
 800d720:	401c0000 	.word	0x401c0000
 800d724:	40140000 	.word	0x40140000
 800d728:	3fe00000 	.word	0x3fe00000
 800d72c:	9d01      	ldr	r5, [sp, #4]
 800d72e:	4656      	mov	r6, sl
 800d730:	465f      	mov	r7, fp
 800d732:	4642      	mov	r2, r8
 800d734:	464b      	mov	r3, r9
 800d736:	4630      	mov	r0, r6
 800d738:	4639      	mov	r1, r7
 800d73a:	f7f3 f887 	bl	800084c <__aeabi_ddiv>
 800d73e:	f7f3 fa0b 	bl	8000b58 <__aeabi_d2iz>
 800d742:	4682      	mov	sl, r0
 800d744:	f7f2 feee 	bl	8000524 <__aeabi_i2d>
 800d748:	4642      	mov	r2, r8
 800d74a:	464b      	mov	r3, r9
 800d74c:	f7f2 ff54 	bl	80005f8 <__aeabi_dmul>
 800d750:	4602      	mov	r2, r0
 800d752:	460b      	mov	r3, r1
 800d754:	4630      	mov	r0, r6
 800d756:	4639      	mov	r1, r7
 800d758:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d75c:	f7f2 fd94 	bl	8000288 <__aeabi_dsub>
 800d760:	f805 6b01 	strb.w	r6, [r5], #1
 800d764:	9e01      	ldr	r6, [sp, #4]
 800d766:	9f03      	ldr	r7, [sp, #12]
 800d768:	1bae      	subs	r6, r5, r6
 800d76a:	42b7      	cmp	r7, r6
 800d76c:	4602      	mov	r2, r0
 800d76e:	460b      	mov	r3, r1
 800d770:	d135      	bne.n	800d7de <_dtoa_r+0x6e6>
 800d772:	f7f2 fd8b 	bl	800028c <__adddf3>
 800d776:	4642      	mov	r2, r8
 800d778:	464b      	mov	r3, r9
 800d77a:	4606      	mov	r6, r0
 800d77c:	460f      	mov	r7, r1
 800d77e:	f7f3 f9cb 	bl	8000b18 <__aeabi_dcmpgt>
 800d782:	b9d0      	cbnz	r0, 800d7ba <_dtoa_r+0x6c2>
 800d784:	4642      	mov	r2, r8
 800d786:	464b      	mov	r3, r9
 800d788:	4630      	mov	r0, r6
 800d78a:	4639      	mov	r1, r7
 800d78c:	f7f3 f99c 	bl	8000ac8 <__aeabi_dcmpeq>
 800d790:	b110      	cbz	r0, 800d798 <_dtoa_r+0x6a0>
 800d792:	f01a 0f01 	tst.w	sl, #1
 800d796:	d110      	bne.n	800d7ba <_dtoa_r+0x6c2>
 800d798:	4620      	mov	r0, r4
 800d79a:	ee18 1a10 	vmov	r1, s16
 800d79e:	f000 fe67 	bl	800e470 <_Bfree>
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	9800      	ldr	r0, [sp, #0]
 800d7a6:	702b      	strb	r3, [r5, #0]
 800d7a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d7aa:	3001      	adds	r0, #1
 800d7ac:	6018      	str	r0, [r3, #0]
 800d7ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	f43f acf1 	beq.w	800d198 <_dtoa_r+0xa0>
 800d7b6:	601d      	str	r5, [r3, #0]
 800d7b8:	e4ee      	b.n	800d198 <_dtoa_r+0xa0>
 800d7ba:	9f00      	ldr	r7, [sp, #0]
 800d7bc:	462b      	mov	r3, r5
 800d7be:	461d      	mov	r5, r3
 800d7c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d7c4:	2a39      	cmp	r2, #57	; 0x39
 800d7c6:	d106      	bne.n	800d7d6 <_dtoa_r+0x6de>
 800d7c8:	9a01      	ldr	r2, [sp, #4]
 800d7ca:	429a      	cmp	r2, r3
 800d7cc:	d1f7      	bne.n	800d7be <_dtoa_r+0x6c6>
 800d7ce:	9901      	ldr	r1, [sp, #4]
 800d7d0:	2230      	movs	r2, #48	; 0x30
 800d7d2:	3701      	adds	r7, #1
 800d7d4:	700a      	strb	r2, [r1, #0]
 800d7d6:	781a      	ldrb	r2, [r3, #0]
 800d7d8:	3201      	adds	r2, #1
 800d7da:	701a      	strb	r2, [r3, #0]
 800d7dc:	e790      	b.n	800d700 <_dtoa_r+0x608>
 800d7de:	4ba6      	ldr	r3, [pc, #664]	; (800da78 <_dtoa_r+0x980>)
 800d7e0:	2200      	movs	r2, #0
 800d7e2:	f7f2 ff09 	bl	80005f8 <__aeabi_dmul>
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	4606      	mov	r6, r0
 800d7ec:	460f      	mov	r7, r1
 800d7ee:	f7f3 f96b 	bl	8000ac8 <__aeabi_dcmpeq>
 800d7f2:	2800      	cmp	r0, #0
 800d7f4:	d09d      	beq.n	800d732 <_dtoa_r+0x63a>
 800d7f6:	e7cf      	b.n	800d798 <_dtoa_r+0x6a0>
 800d7f8:	9a08      	ldr	r2, [sp, #32]
 800d7fa:	2a00      	cmp	r2, #0
 800d7fc:	f000 80d7 	beq.w	800d9ae <_dtoa_r+0x8b6>
 800d800:	9a06      	ldr	r2, [sp, #24]
 800d802:	2a01      	cmp	r2, #1
 800d804:	f300 80ba 	bgt.w	800d97c <_dtoa_r+0x884>
 800d808:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d80a:	2a00      	cmp	r2, #0
 800d80c:	f000 80b2 	beq.w	800d974 <_dtoa_r+0x87c>
 800d810:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d814:	9e07      	ldr	r6, [sp, #28]
 800d816:	9d04      	ldr	r5, [sp, #16]
 800d818:	9a04      	ldr	r2, [sp, #16]
 800d81a:	441a      	add	r2, r3
 800d81c:	9204      	str	r2, [sp, #16]
 800d81e:	9a05      	ldr	r2, [sp, #20]
 800d820:	2101      	movs	r1, #1
 800d822:	441a      	add	r2, r3
 800d824:	4620      	mov	r0, r4
 800d826:	9205      	str	r2, [sp, #20]
 800d828:	f000 ff24 	bl	800e674 <__i2b>
 800d82c:	4607      	mov	r7, r0
 800d82e:	2d00      	cmp	r5, #0
 800d830:	dd0c      	ble.n	800d84c <_dtoa_r+0x754>
 800d832:	9b05      	ldr	r3, [sp, #20]
 800d834:	2b00      	cmp	r3, #0
 800d836:	dd09      	ble.n	800d84c <_dtoa_r+0x754>
 800d838:	42ab      	cmp	r3, r5
 800d83a:	9a04      	ldr	r2, [sp, #16]
 800d83c:	bfa8      	it	ge
 800d83e:	462b      	movge	r3, r5
 800d840:	1ad2      	subs	r2, r2, r3
 800d842:	9204      	str	r2, [sp, #16]
 800d844:	9a05      	ldr	r2, [sp, #20]
 800d846:	1aed      	subs	r5, r5, r3
 800d848:	1ad3      	subs	r3, r2, r3
 800d84a:	9305      	str	r3, [sp, #20]
 800d84c:	9b07      	ldr	r3, [sp, #28]
 800d84e:	b31b      	cbz	r3, 800d898 <_dtoa_r+0x7a0>
 800d850:	9b08      	ldr	r3, [sp, #32]
 800d852:	2b00      	cmp	r3, #0
 800d854:	f000 80af 	beq.w	800d9b6 <_dtoa_r+0x8be>
 800d858:	2e00      	cmp	r6, #0
 800d85a:	dd13      	ble.n	800d884 <_dtoa_r+0x78c>
 800d85c:	4639      	mov	r1, r7
 800d85e:	4632      	mov	r2, r6
 800d860:	4620      	mov	r0, r4
 800d862:	f000 ffc7 	bl	800e7f4 <__pow5mult>
 800d866:	ee18 2a10 	vmov	r2, s16
 800d86a:	4601      	mov	r1, r0
 800d86c:	4607      	mov	r7, r0
 800d86e:	4620      	mov	r0, r4
 800d870:	f000 ff16 	bl	800e6a0 <__multiply>
 800d874:	ee18 1a10 	vmov	r1, s16
 800d878:	4680      	mov	r8, r0
 800d87a:	4620      	mov	r0, r4
 800d87c:	f000 fdf8 	bl	800e470 <_Bfree>
 800d880:	ee08 8a10 	vmov	s16, r8
 800d884:	9b07      	ldr	r3, [sp, #28]
 800d886:	1b9a      	subs	r2, r3, r6
 800d888:	d006      	beq.n	800d898 <_dtoa_r+0x7a0>
 800d88a:	ee18 1a10 	vmov	r1, s16
 800d88e:	4620      	mov	r0, r4
 800d890:	f000 ffb0 	bl	800e7f4 <__pow5mult>
 800d894:	ee08 0a10 	vmov	s16, r0
 800d898:	2101      	movs	r1, #1
 800d89a:	4620      	mov	r0, r4
 800d89c:	f000 feea 	bl	800e674 <__i2b>
 800d8a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	4606      	mov	r6, r0
 800d8a6:	f340 8088 	ble.w	800d9ba <_dtoa_r+0x8c2>
 800d8aa:	461a      	mov	r2, r3
 800d8ac:	4601      	mov	r1, r0
 800d8ae:	4620      	mov	r0, r4
 800d8b0:	f000 ffa0 	bl	800e7f4 <__pow5mult>
 800d8b4:	9b06      	ldr	r3, [sp, #24]
 800d8b6:	2b01      	cmp	r3, #1
 800d8b8:	4606      	mov	r6, r0
 800d8ba:	f340 8081 	ble.w	800d9c0 <_dtoa_r+0x8c8>
 800d8be:	f04f 0800 	mov.w	r8, #0
 800d8c2:	6933      	ldr	r3, [r6, #16]
 800d8c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d8c8:	6918      	ldr	r0, [r3, #16]
 800d8ca:	f000 fe83 	bl	800e5d4 <__hi0bits>
 800d8ce:	f1c0 0020 	rsb	r0, r0, #32
 800d8d2:	9b05      	ldr	r3, [sp, #20]
 800d8d4:	4418      	add	r0, r3
 800d8d6:	f010 001f 	ands.w	r0, r0, #31
 800d8da:	f000 8092 	beq.w	800da02 <_dtoa_r+0x90a>
 800d8de:	f1c0 0320 	rsb	r3, r0, #32
 800d8e2:	2b04      	cmp	r3, #4
 800d8e4:	f340 808a 	ble.w	800d9fc <_dtoa_r+0x904>
 800d8e8:	f1c0 001c 	rsb	r0, r0, #28
 800d8ec:	9b04      	ldr	r3, [sp, #16]
 800d8ee:	4403      	add	r3, r0
 800d8f0:	9304      	str	r3, [sp, #16]
 800d8f2:	9b05      	ldr	r3, [sp, #20]
 800d8f4:	4403      	add	r3, r0
 800d8f6:	4405      	add	r5, r0
 800d8f8:	9305      	str	r3, [sp, #20]
 800d8fa:	9b04      	ldr	r3, [sp, #16]
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	dd07      	ble.n	800d910 <_dtoa_r+0x818>
 800d900:	ee18 1a10 	vmov	r1, s16
 800d904:	461a      	mov	r2, r3
 800d906:	4620      	mov	r0, r4
 800d908:	f000 ffce 	bl	800e8a8 <__lshift>
 800d90c:	ee08 0a10 	vmov	s16, r0
 800d910:	9b05      	ldr	r3, [sp, #20]
 800d912:	2b00      	cmp	r3, #0
 800d914:	dd05      	ble.n	800d922 <_dtoa_r+0x82a>
 800d916:	4631      	mov	r1, r6
 800d918:	461a      	mov	r2, r3
 800d91a:	4620      	mov	r0, r4
 800d91c:	f000 ffc4 	bl	800e8a8 <__lshift>
 800d920:	4606      	mov	r6, r0
 800d922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d924:	2b00      	cmp	r3, #0
 800d926:	d06e      	beq.n	800da06 <_dtoa_r+0x90e>
 800d928:	ee18 0a10 	vmov	r0, s16
 800d92c:	4631      	mov	r1, r6
 800d92e:	f001 f82b 	bl	800e988 <__mcmp>
 800d932:	2800      	cmp	r0, #0
 800d934:	da67      	bge.n	800da06 <_dtoa_r+0x90e>
 800d936:	9b00      	ldr	r3, [sp, #0]
 800d938:	3b01      	subs	r3, #1
 800d93a:	ee18 1a10 	vmov	r1, s16
 800d93e:	9300      	str	r3, [sp, #0]
 800d940:	220a      	movs	r2, #10
 800d942:	2300      	movs	r3, #0
 800d944:	4620      	mov	r0, r4
 800d946:	f000 fdb5 	bl	800e4b4 <__multadd>
 800d94a:	9b08      	ldr	r3, [sp, #32]
 800d94c:	ee08 0a10 	vmov	s16, r0
 800d950:	2b00      	cmp	r3, #0
 800d952:	f000 81b1 	beq.w	800dcb8 <_dtoa_r+0xbc0>
 800d956:	2300      	movs	r3, #0
 800d958:	4639      	mov	r1, r7
 800d95a:	220a      	movs	r2, #10
 800d95c:	4620      	mov	r0, r4
 800d95e:	f000 fda9 	bl	800e4b4 <__multadd>
 800d962:	9b02      	ldr	r3, [sp, #8]
 800d964:	2b00      	cmp	r3, #0
 800d966:	4607      	mov	r7, r0
 800d968:	f300 808e 	bgt.w	800da88 <_dtoa_r+0x990>
 800d96c:	9b06      	ldr	r3, [sp, #24]
 800d96e:	2b02      	cmp	r3, #2
 800d970:	dc51      	bgt.n	800da16 <_dtoa_r+0x91e>
 800d972:	e089      	b.n	800da88 <_dtoa_r+0x990>
 800d974:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d976:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d97a:	e74b      	b.n	800d814 <_dtoa_r+0x71c>
 800d97c:	9b03      	ldr	r3, [sp, #12]
 800d97e:	1e5e      	subs	r6, r3, #1
 800d980:	9b07      	ldr	r3, [sp, #28]
 800d982:	42b3      	cmp	r3, r6
 800d984:	bfbf      	itttt	lt
 800d986:	9b07      	ldrlt	r3, [sp, #28]
 800d988:	9607      	strlt	r6, [sp, #28]
 800d98a:	1af2      	sublt	r2, r6, r3
 800d98c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d98e:	bfb6      	itet	lt
 800d990:	189b      	addlt	r3, r3, r2
 800d992:	1b9e      	subge	r6, r3, r6
 800d994:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d996:	9b03      	ldr	r3, [sp, #12]
 800d998:	bfb8      	it	lt
 800d99a:	2600      	movlt	r6, #0
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	bfb7      	itett	lt
 800d9a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d9a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d9a8:	1a9d      	sublt	r5, r3, r2
 800d9aa:	2300      	movlt	r3, #0
 800d9ac:	e734      	b.n	800d818 <_dtoa_r+0x720>
 800d9ae:	9e07      	ldr	r6, [sp, #28]
 800d9b0:	9d04      	ldr	r5, [sp, #16]
 800d9b2:	9f08      	ldr	r7, [sp, #32]
 800d9b4:	e73b      	b.n	800d82e <_dtoa_r+0x736>
 800d9b6:	9a07      	ldr	r2, [sp, #28]
 800d9b8:	e767      	b.n	800d88a <_dtoa_r+0x792>
 800d9ba:	9b06      	ldr	r3, [sp, #24]
 800d9bc:	2b01      	cmp	r3, #1
 800d9be:	dc18      	bgt.n	800d9f2 <_dtoa_r+0x8fa>
 800d9c0:	f1ba 0f00 	cmp.w	sl, #0
 800d9c4:	d115      	bne.n	800d9f2 <_dtoa_r+0x8fa>
 800d9c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d9ca:	b993      	cbnz	r3, 800d9f2 <_dtoa_r+0x8fa>
 800d9cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d9d0:	0d1b      	lsrs	r3, r3, #20
 800d9d2:	051b      	lsls	r3, r3, #20
 800d9d4:	b183      	cbz	r3, 800d9f8 <_dtoa_r+0x900>
 800d9d6:	9b04      	ldr	r3, [sp, #16]
 800d9d8:	3301      	adds	r3, #1
 800d9da:	9304      	str	r3, [sp, #16]
 800d9dc:	9b05      	ldr	r3, [sp, #20]
 800d9de:	3301      	adds	r3, #1
 800d9e0:	9305      	str	r3, [sp, #20]
 800d9e2:	f04f 0801 	mov.w	r8, #1
 800d9e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	f47f af6a 	bne.w	800d8c2 <_dtoa_r+0x7ca>
 800d9ee:	2001      	movs	r0, #1
 800d9f0:	e76f      	b.n	800d8d2 <_dtoa_r+0x7da>
 800d9f2:	f04f 0800 	mov.w	r8, #0
 800d9f6:	e7f6      	b.n	800d9e6 <_dtoa_r+0x8ee>
 800d9f8:	4698      	mov	r8, r3
 800d9fa:	e7f4      	b.n	800d9e6 <_dtoa_r+0x8ee>
 800d9fc:	f43f af7d 	beq.w	800d8fa <_dtoa_r+0x802>
 800da00:	4618      	mov	r0, r3
 800da02:	301c      	adds	r0, #28
 800da04:	e772      	b.n	800d8ec <_dtoa_r+0x7f4>
 800da06:	9b03      	ldr	r3, [sp, #12]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	dc37      	bgt.n	800da7c <_dtoa_r+0x984>
 800da0c:	9b06      	ldr	r3, [sp, #24]
 800da0e:	2b02      	cmp	r3, #2
 800da10:	dd34      	ble.n	800da7c <_dtoa_r+0x984>
 800da12:	9b03      	ldr	r3, [sp, #12]
 800da14:	9302      	str	r3, [sp, #8]
 800da16:	9b02      	ldr	r3, [sp, #8]
 800da18:	b96b      	cbnz	r3, 800da36 <_dtoa_r+0x93e>
 800da1a:	4631      	mov	r1, r6
 800da1c:	2205      	movs	r2, #5
 800da1e:	4620      	mov	r0, r4
 800da20:	f000 fd48 	bl	800e4b4 <__multadd>
 800da24:	4601      	mov	r1, r0
 800da26:	4606      	mov	r6, r0
 800da28:	ee18 0a10 	vmov	r0, s16
 800da2c:	f000 ffac 	bl	800e988 <__mcmp>
 800da30:	2800      	cmp	r0, #0
 800da32:	f73f adbb 	bgt.w	800d5ac <_dtoa_r+0x4b4>
 800da36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da38:	9d01      	ldr	r5, [sp, #4]
 800da3a:	43db      	mvns	r3, r3
 800da3c:	9300      	str	r3, [sp, #0]
 800da3e:	f04f 0800 	mov.w	r8, #0
 800da42:	4631      	mov	r1, r6
 800da44:	4620      	mov	r0, r4
 800da46:	f000 fd13 	bl	800e470 <_Bfree>
 800da4a:	2f00      	cmp	r7, #0
 800da4c:	f43f aea4 	beq.w	800d798 <_dtoa_r+0x6a0>
 800da50:	f1b8 0f00 	cmp.w	r8, #0
 800da54:	d005      	beq.n	800da62 <_dtoa_r+0x96a>
 800da56:	45b8      	cmp	r8, r7
 800da58:	d003      	beq.n	800da62 <_dtoa_r+0x96a>
 800da5a:	4641      	mov	r1, r8
 800da5c:	4620      	mov	r0, r4
 800da5e:	f000 fd07 	bl	800e470 <_Bfree>
 800da62:	4639      	mov	r1, r7
 800da64:	4620      	mov	r0, r4
 800da66:	f000 fd03 	bl	800e470 <_Bfree>
 800da6a:	e695      	b.n	800d798 <_dtoa_r+0x6a0>
 800da6c:	2600      	movs	r6, #0
 800da6e:	4637      	mov	r7, r6
 800da70:	e7e1      	b.n	800da36 <_dtoa_r+0x93e>
 800da72:	9700      	str	r7, [sp, #0]
 800da74:	4637      	mov	r7, r6
 800da76:	e599      	b.n	800d5ac <_dtoa_r+0x4b4>
 800da78:	40240000 	.word	0x40240000
 800da7c:	9b08      	ldr	r3, [sp, #32]
 800da7e:	2b00      	cmp	r3, #0
 800da80:	f000 80ca 	beq.w	800dc18 <_dtoa_r+0xb20>
 800da84:	9b03      	ldr	r3, [sp, #12]
 800da86:	9302      	str	r3, [sp, #8]
 800da88:	2d00      	cmp	r5, #0
 800da8a:	dd05      	ble.n	800da98 <_dtoa_r+0x9a0>
 800da8c:	4639      	mov	r1, r7
 800da8e:	462a      	mov	r2, r5
 800da90:	4620      	mov	r0, r4
 800da92:	f000 ff09 	bl	800e8a8 <__lshift>
 800da96:	4607      	mov	r7, r0
 800da98:	f1b8 0f00 	cmp.w	r8, #0
 800da9c:	d05b      	beq.n	800db56 <_dtoa_r+0xa5e>
 800da9e:	6879      	ldr	r1, [r7, #4]
 800daa0:	4620      	mov	r0, r4
 800daa2:	f000 fca5 	bl	800e3f0 <_Balloc>
 800daa6:	4605      	mov	r5, r0
 800daa8:	b928      	cbnz	r0, 800dab6 <_dtoa_r+0x9be>
 800daaa:	4b87      	ldr	r3, [pc, #540]	; (800dcc8 <_dtoa_r+0xbd0>)
 800daac:	4602      	mov	r2, r0
 800daae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800dab2:	f7ff bb3b 	b.w	800d12c <_dtoa_r+0x34>
 800dab6:	693a      	ldr	r2, [r7, #16]
 800dab8:	3202      	adds	r2, #2
 800daba:	0092      	lsls	r2, r2, #2
 800dabc:	f107 010c 	add.w	r1, r7, #12
 800dac0:	300c      	adds	r0, #12
 800dac2:	f7fd fce9 	bl	800b498 <memcpy>
 800dac6:	2201      	movs	r2, #1
 800dac8:	4629      	mov	r1, r5
 800daca:	4620      	mov	r0, r4
 800dacc:	f000 feec 	bl	800e8a8 <__lshift>
 800dad0:	9b01      	ldr	r3, [sp, #4]
 800dad2:	f103 0901 	add.w	r9, r3, #1
 800dad6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800dada:	4413      	add	r3, r2
 800dadc:	9305      	str	r3, [sp, #20]
 800dade:	f00a 0301 	and.w	r3, sl, #1
 800dae2:	46b8      	mov	r8, r7
 800dae4:	9304      	str	r3, [sp, #16]
 800dae6:	4607      	mov	r7, r0
 800dae8:	4631      	mov	r1, r6
 800daea:	ee18 0a10 	vmov	r0, s16
 800daee:	f7ff fa75 	bl	800cfdc <quorem>
 800daf2:	4641      	mov	r1, r8
 800daf4:	9002      	str	r0, [sp, #8]
 800daf6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dafa:	ee18 0a10 	vmov	r0, s16
 800dafe:	f000 ff43 	bl	800e988 <__mcmp>
 800db02:	463a      	mov	r2, r7
 800db04:	9003      	str	r0, [sp, #12]
 800db06:	4631      	mov	r1, r6
 800db08:	4620      	mov	r0, r4
 800db0a:	f000 ff59 	bl	800e9c0 <__mdiff>
 800db0e:	68c2      	ldr	r2, [r0, #12]
 800db10:	f109 3bff 	add.w	fp, r9, #4294967295
 800db14:	4605      	mov	r5, r0
 800db16:	bb02      	cbnz	r2, 800db5a <_dtoa_r+0xa62>
 800db18:	4601      	mov	r1, r0
 800db1a:	ee18 0a10 	vmov	r0, s16
 800db1e:	f000 ff33 	bl	800e988 <__mcmp>
 800db22:	4602      	mov	r2, r0
 800db24:	4629      	mov	r1, r5
 800db26:	4620      	mov	r0, r4
 800db28:	9207      	str	r2, [sp, #28]
 800db2a:	f000 fca1 	bl	800e470 <_Bfree>
 800db2e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800db32:	ea43 0102 	orr.w	r1, r3, r2
 800db36:	9b04      	ldr	r3, [sp, #16]
 800db38:	430b      	orrs	r3, r1
 800db3a:	464d      	mov	r5, r9
 800db3c:	d10f      	bne.n	800db5e <_dtoa_r+0xa66>
 800db3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800db42:	d02a      	beq.n	800db9a <_dtoa_r+0xaa2>
 800db44:	9b03      	ldr	r3, [sp, #12]
 800db46:	2b00      	cmp	r3, #0
 800db48:	dd02      	ble.n	800db50 <_dtoa_r+0xa58>
 800db4a:	9b02      	ldr	r3, [sp, #8]
 800db4c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800db50:	f88b a000 	strb.w	sl, [fp]
 800db54:	e775      	b.n	800da42 <_dtoa_r+0x94a>
 800db56:	4638      	mov	r0, r7
 800db58:	e7ba      	b.n	800dad0 <_dtoa_r+0x9d8>
 800db5a:	2201      	movs	r2, #1
 800db5c:	e7e2      	b.n	800db24 <_dtoa_r+0xa2c>
 800db5e:	9b03      	ldr	r3, [sp, #12]
 800db60:	2b00      	cmp	r3, #0
 800db62:	db04      	blt.n	800db6e <_dtoa_r+0xa76>
 800db64:	9906      	ldr	r1, [sp, #24]
 800db66:	430b      	orrs	r3, r1
 800db68:	9904      	ldr	r1, [sp, #16]
 800db6a:	430b      	orrs	r3, r1
 800db6c:	d122      	bne.n	800dbb4 <_dtoa_r+0xabc>
 800db6e:	2a00      	cmp	r2, #0
 800db70:	ddee      	ble.n	800db50 <_dtoa_r+0xa58>
 800db72:	ee18 1a10 	vmov	r1, s16
 800db76:	2201      	movs	r2, #1
 800db78:	4620      	mov	r0, r4
 800db7a:	f000 fe95 	bl	800e8a8 <__lshift>
 800db7e:	4631      	mov	r1, r6
 800db80:	ee08 0a10 	vmov	s16, r0
 800db84:	f000 ff00 	bl	800e988 <__mcmp>
 800db88:	2800      	cmp	r0, #0
 800db8a:	dc03      	bgt.n	800db94 <_dtoa_r+0xa9c>
 800db8c:	d1e0      	bne.n	800db50 <_dtoa_r+0xa58>
 800db8e:	f01a 0f01 	tst.w	sl, #1
 800db92:	d0dd      	beq.n	800db50 <_dtoa_r+0xa58>
 800db94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800db98:	d1d7      	bne.n	800db4a <_dtoa_r+0xa52>
 800db9a:	2339      	movs	r3, #57	; 0x39
 800db9c:	f88b 3000 	strb.w	r3, [fp]
 800dba0:	462b      	mov	r3, r5
 800dba2:	461d      	mov	r5, r3
 800dba4:	3b01      	subs	r3, #1
 800dba6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800dbaa:	2a39      	cmp	r2, #57	; 0x39
 800dbac:	d071      	beq.n	800dc92 <_dtoa_r+0xb9a>
 800dbae:	3201      	adds	r2, #1
 800dbb0:	701a      	strb	r2, [r3, #0]
 800dbb2:	e746      	b.n	800da42 <_dtoa_r+0x94a>
 800dbb4:	2a00      	cmp	r2, #0
 800dbb6:	dd07      	ble.n	800dbc8 <_dtoa_r+0xad0>
 800dbb8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800dbbc:	d0ed      	beq.n	800db9a <_dtoa_r+0xaa2>
 800dbbe:	f10a 0301 	add.w	r3, sl, #1
 800dbc2:	f88b 3000 	strb.w	r3, [fp]
 800dbc6:	e73c      	b.n	800da42 <_dtoa_r+0x94a>
 800dbc8:	9b05      	ldr	r3, [sp, #20]
 800dbca:	f809 ac01 	strb.w	sl, [r9, #-1]
 800dbce:	4599      	cmp	r9, r3
 800dbd0:	d047      	beq.n	800dc62 <_dtoa_r+0xb6a>
 800dbd2:	ee18 1a10 	vmov	r1, s16
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	220a      	movs	r2, #10
 800dbda:	4620      	mov	r0, r4
 800dbdc:	f000 fc6a 	bl	800e4b4 <__multadd>
 800dbe0:	45b8      	cmp	r8, r7
 800dbe2:	ee08 0a10 	vmov	s16, r0
 800dbe6:	f04f 0300 	mov.w	r3, #0
 800dbea:	f04f 020a 	mov.w	r2, #10
 800dbee:	4641      	mov	r1, r8
 800dbf0:	4620      	mov	r0, r4
 800dbf2:	d106      	bne.n	800dc02 <_dtoa_r+0xb0a>
 800dbf4:	f000 fc5e 	bl	800e4b4 <__multadd>
 800dbf8:	4680      	mov	r8, r0
 800dbfa:	4607      	mov	r7, r0
 800dbfc:	f109 0901 	add.w	r9, r9, #1
 800dc00:	e772      	b.n	800dae8 <_dtoa_r+0x9f0>
 800dc02:	f000 fc57 	bl	800e4b4 <__multadd>
 800dc06:	4639      	mov	r1, r7
 800dc08:	4680      	mov	r8, r0
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	220a      	movs	r2, #10
 800dc0e:	4620      	mov	r0, r4
 800dc10:	f000 fc50 	bl	800e4b4 <__multadd>
 800dc14:	4607      	mov	r7, r0
 800dc16:	e7f1      	b.n	800dbfc <_dtoa_r+0xb04>
 800dc18:	9b03      	ldr	r3, [sp, #12]
 800dc1a:	9302      	str	r3, [sp, #8]
 800dc1c:	9d01      	ldr	r5, [sp, #4]
 800dc1e:	ee18 0a10 	vmov	r0, s16
 800dc22:	4631      	mov	r1, r6
 800dc24:	f7ff f9da 	bl	800cfdc <quorem>
 800dc28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800dc2c:	9b01      	ldr	r3, [sp, #4]
 800dc2e:	f805 ab01 	strb.w	sl, [r5], #1
 800dc32:	1aea      	subs	r2, r5, r3
 800dc34:	9b02      	ldr	r3, [sp, #8]
 800dc36:	4293      	cmp	r3, r2
 800dc38:	dd09      	ble.n	800dc4e <_dtoa_r+0xb56>
 800dc3a:	ee18 1a10 	vmov	r1, s16
 800dc3e:	2300      	movs	r3, #0
 800dc40:	220a      	movs	r2, #10
 800dc42:	4620      	mov	r0, r4
 800dc44:	f000 fc36 	bl	800e4b4 <__multadd>
 800dc48:	ee08 0a10 	vmov	s16, r0
 800dc4c:	e7e7      	b.n	800dc1e <_dtoa_r+0xb26>
 800dc4e:	9b02      	ldr	r3, [sp, #8]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	bfc8      	it	gt
 800dc54:	461d      	movgt	r5, r3
 800dc56:	9b01      	ldr	r3, [sp, #4]
 800dc58:	bfd8      	it	le
 800dc5a:	2501      	movle	r5, #1
 800dc5c:	441d      	add	r5, r3
 800dc5e:	f04f 0800 	mov.w	r8, #0
 800dc62:	ee18 1a10 	vmov	r1, s16
 800dc66:	2201      	movs	r2, #1
 800dc68:	4620      	mov	r0, r4
 800dc6a:	f000 fe1d 	bl	800e8a8 <__lshift>
 800dc6e:	4631      	mov	r1, r6
 800dc70:	ee08 0a10 	vmov	s16, r0
 800dc74:	f000 fe88 	bl	800e988 <__mcmp>
 800dc78:	2800      	cmp	r0, #0
 800dc7a:	dc91      	bgt.n	800dba0 <_dtoa_r+0xaa8>
 800dc7c:	d102      	bne.n	800dc84 <_dtoa_r+0xb8c>
 800dc7e:	f01a 0f01 	tst.w	sl, #1
 800dc82:	d18d      	bne.n	800dba0 <_dtoa_r+0xaa8>
 800dc84:	462b      	mov	r3, r5
 800dc86:	461d      	mov	r5, r3
 800dc88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc8c:	2a30      	cmp	r2, #48	; 0x30
 800dc8e:	d0fa      	beq.n	800dc86 <_dtoa_r+0xb8e>
 800dc90:	e6d7      	b.n	800da42 <_dtoa_r+0x94a>
 800dc92:	9a01      	ldr	r2, [sp, #4]
 800dc94:	429a      	cmp	r2, r3
 800dc96:	d184      	bne.n	800dba2 <_dtoa_r+0xaaa>
 800dc98:	9b00      	ldr	r3, [sp, #0]
 800dc9a:	3301      	adds	r3, #1
 800dc9c:	9300      	str	r3, [sp, #0]
 800dc9e:	2331      	movs	r3, #49	; 0x31
 800dca0:	7013      	strb	r3, [r2, #0]
 800dca2:	e6ce      	b.n	800da42 <_dtoa_r+0x94a>
 800dca4:	4b09      	ldr	r3, [pc, #36]	; (800dccc <_dtoa_r+0xbd4>)
 800dca6:	f7ff ba95 	b.w	800d1d4 <_dtoa_r+0xdc>
 800dcaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	f47f aa6e 	bne.w	800d18e <_dtoa_r+0x96>
 800dcb2:	4b07      	ldr	r3, [pc, #28]	; (800dcd0 <_dtoa_r+0xbd8>)
 800dcb4:	f7ff ba8e 	b.w	800d1d4 <_dtoa_r+0xdc>
 800dcb8:	9b02      	ldr	r3, [sp, #8]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	dcae      	bgt.n	800dc1c <_dtoa_r+0xb24>
 800dcbe:	9b06      	ldr	r3, [sp, #24]
 800dcc0:	2b02      	cmp	r3, #2
 800dcc2:	f73f aea8 	bgt.w	800da16 <_dtoa_r+0x91e>
 800dcc6:	e7a9      	b.n	800dc1c <_dtoa_r+0xb24>
 800dcc8:	0801f428 	.word	0x0801f428
 800dccc:	0801f228 	.word	0x0801f228
 800dcd0:	0801f3a9 	.word	0x0801f3a9

0800dcd4 <rshift>:
 800dcd4:	6903      	ldr	r3, [r0, #16]
 800dcd6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800dcda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dcde:	ea4f 1261 	mov.w	r2, r1, asr #5
 800dce2:	f100 0414 	add.w	r4, r0, #20
 800dce6:	dd45      	ble.n	800dd74 <rshift+0xa0>
 800dce8:	f011 011f 	ands.w	r1, r1, #31
 800dcec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dcf0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dcf4:	d10c      	bne.n	800dd10 <rshift+0x3c>
 800dcf6:	f100 0710 	add.w	r7, r0, #16
 800dcfa:	4629      	mov	r1, r5
 800dcfc:	42b1      	cmp	r1, r6
 800dcfe:	d334      	bcc.n	800dd6a <rshift+0x96>
 800dd00:	1a9b      	subs	r3, r3, r2
 800dd02:	009b      	lsls	r3, r3, #2
 800dd04:	1eea      	subs	r2, r5, #3
 800dd06:	4296      	cmp	r6, r2
 800dd08:	bf38      	it	cc
 800dd0a:	2300      	movcc	r3, #0
 800dd0c:	4423      	add	r3, r4
 800dd0e:	e015      	b.n	800dd3c <rshift+0x68>
 800dd10:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dd14:	f1c1 0820 	rsb	r8, r1, #32
 800dd18:	40cf      	lsrs	r7, r1
 800dd1a:	f105 0e04 	add.w	lr, r5, #4
 800dd1e:	46a1      	mov	r9, r4
 800dd20:	4576      	cmp	r6, lr
 800dd22:	46f4      	mov	ip, lr
 800dd24:	d815      	bhi.n	800dd52 <rshift+0x7e>
 800dd26:	1a9a      	subs	r2, r3, r2
 800dd28:	0092      	lsls	r2, r2, #2
 800dd2a:	3a04      	subs	r2, #4
 800dd2c:	3501      	adds	r5, #1
 800dd2e:	42ae      	cmp	r6, r5
 800dd30:	bf38      	it	cc
 800dd32:	2200      	movcc	r2, #0
 800dd34:	18a3      	adds	r3, r4, r2
 800dd36:	50a7      	str	r7, [r4, r2]
 800dd38:	b107      	cbz	r7, 800dd3c <rshift+0x68>
 800dd3a:	3304      	adds	r3, #4
 800dd3c:	1b1a      	subs	r2, r3, r4
 800dd3e:	42a3      	cmp	r3, r4
 800dd40:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dd44:	bf08      	it	eq
 800dd46:	2300      	moveq	r3, #0
 800dd48:	6102      	str	r2, [r0, #16]
 800dd4a:	bf08      	it	eq
 800dd4c:	6143      	streq	r3, [r0, #20]
 800dd4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd52:	f8dc c000 	ldr.w	ip, [ip]
 800dd56:	fa0c fc08 	lsl.w	ip, ip, r8
 800dd5a:	ea4c 0707 	orr.w	r7, ip, r7
 800dd5e:	f849 7b04 	str.w	r7, [r9], #4
 800dd62:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dd66:	40cf      	lsrs	r7, r1
 800dd68:	e7da      	b.n	800dd20 <rshift+0x4c>
 800dd6a:	f851 cb04 	ldr.w	ip, [r1], #4
 800dd6e:	f847 cf04 	str.w	ip, [r7, #4]!
 800dd72:	e7c3      	b.n	800dcfc <rshift+0x28>
 800dd74:	4623      	mov	r3, r4
 800dd76:	e7e1      	b.n	800dd3c <rshift+0x68>

0800dd78 <__hexdig_fun>:
 800dd78:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dd7c:	2b09      	cmp	r3, #9
 800dd7e:	d802      	bhi.n	800dd86 <__hexdig_fun+0xe>
 800dd80:	3820      	subs	r0, #32
 800dd82:	b2c0      	uxtb	r0, r0
 800dd84:	4770      	bx	lr
 800dd86:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800dd8a:	2b05      	cmp	r3, #5
 800dd8c:	d801      	bhi.n	800dd92 <__hexdig_fun+0x1a>
 800dd8e:	3847      	subs	r0, #71	; 0x47
 800dd90:	e7f7      	b.n	800dd82 <__hexdig_fun+0xa>
 800dd92:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800dd96:	2b05      	cmp	r3, #5
 800dd98:	d801      	bhi.n	800dd9e <__hexdig_fun+0x26>
 800dd9a:	3827      	subs	r0, #39	; 0x27
 800dd9c:	e7f1      	b.n	800dd82 <__hexdig_fun+0xa>
 800dd9e:	2000      	movs	r0, #0
 800dda0:	4770      	bx	lr
	...

0800dda4 <__gethex>:
 800dda4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dda8:	ed2d 8b02 	vpush	{d8}
 800ddac:	b089      	sub	sp, #36	; 0x24
 800ddae:	ee08 0a10 	vmov	s16, r0
 800ddb2:	9304      	str	r3, [sp, #16]
 800ddb4:	4bb4      	ldr	r3, [pc, #720]	; (800e088 <__gethex+0x2e4>)
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	9301      	str	r3, [sp, #4]
 800ddba:	4618      	mov	r0, r3
 800ddbc:	468b      	mov	fp, r1
 800ddbe:	4690      	mov	r8, r2
 800ddc0:	f7f2 fa06 	bl	80001d0 <strlen>
 800ddc4:	9b01      	ldr	r3, [sp, #4]
 800ddc6:	f8db 2000 	ldr.w	r2, [fp]
 800ddca:	4403      	add	r3, r0
 800ddcc:	4682      	mov	sl, r0
 800ddce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ddd2:	9305      	str	r3, [sp, #20]
 800ddd4:	1c93      	adds	r3, r2, #2
 800ddd6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ddda:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ddde:	32fe      	adds	r2, #254	; 0xfe
 800dde0:	18d1      	adds	r1, r2, r3
 800dde2:	461f      	mov	r7, r3
 800dde4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800dde8:	9100      	str	r1, [sp, #0]
 800ddea:	2830      	cmp	r0, #48	; 0x30
 800ddec:	d0f8      	beq.n	800dde0 <__gethex+0x3c>
 800ddee:	f7ff ffc3 	bl	800dd78 <__hexdig_fun>
 800ddf2:	4604      	mov	r4, r0
 800ddf4:	2800      	cmp	r0, #0
 800ddf6:	d13a      	bne.n	800de6e <__gethex+0xca>
 800ddf8:	9901      	ldr	r1, [sp, #4]
 800ddfa:	4652      	mov	r2, sl
 800ddfc:	4638      	mov	r0, r7
 800ddfe:	f001 fa23 	bl	800f248 <strncmp>
 800de02:	4605      	mov	r5, r0
 800de04:	2800      	cmp	r0, #0
 800de06:	d168      	bne.n	800deda <__gethex+0x136>
 800de08:	f817 000a 	ldrb.w	r0, [r7, sl]
 800de0c:	eb07 060a 	add.w	r6, r7, sl
 800de10:	f7ff ffb2 	bl	800dd78 <__hexdig_fun>
 800de14:	2800      	cmp	r0, #0
 800de16:	d062      	beq.n	800dede <__gethex+0x13a>
 800de18:	4633      	mov	r3, r6
 800de1a:	7818      	ldrb	r0, [r3, #0]
 800de1c:	2830      	cmp	r0, #48	; 0x30
 800de1e:	461f      	mov	r7, r3
 800de20:	f103 0301 	add.w	r3, r3, #1
 800de24:	d0f9      	beq.n	800de1a <__gethex+0x76>
 800de26:	f7ff ffa7 	bl	800dd78 <__hexdig_fun>
 800de2a:	2301      	movs	r3, #1
 800de2c:	fab0 f480 	clz	r4, r0
 800de30:	0964      	lsrs	r4, r4, #5
 800de32:	4635      	mov	r5, r6
 800de34:	9300      	str	r3, [sp, #0]
 800de36:	463a      	mov	r2, r7
 800de38:	4616      	mov	r6, r2
 800de3a:	3201      	adds	r2, #1
 800de3c:	7830      	ldrb	r0, [r6, #0]
 800de3e:	f7ff ff9b 	bl	800dd78 <__hexdig_fun>
 800de42:	2800      	cmp	r0, #0
 800de44:	d1f8      	bne.n	800de38 <__gethex+0x94>
 800de46:	9901      	ldr	r1, [sp, #4]
 800de48:	4652      	mov	r2, sl
 800de4a:	4630      	mov	r0, r6
 800de4c:	f001 f9fc 	bl	800f248 <strncmp>
 800de50:	b980      	cbnz	r0, 800de74 <__gethex+0xd0>
 800de52:	b94d      	cbnz	r5, 800de68 <__gethex+0xc4>
 800de54:	eb06 050a 	add.w	r5, r6, sl
 800de58:	462a      	mov	r2, r5
 800de5a:	4616      	mov	r6, r2
 800de5c:	3201      	adds	r2, #1
 800de5e:	7830      	ldrb	r0, [r6, #0]
 800de60:	f7ff ff8a 	bl	800dd78 <__hexdig_fun>
 800de64:	2800      	cmp	r0, #0
 800de66:	d1f8      	bne.n	800de5a <__gethex+0xb6>
 800de68:	1bad      	subs	r5, r5, r6
 800de6a:	00ad      	lsls	r5, r5, #2
 800de6c:	e004      	b.n	800de78 <__gethex+0xd4>
 800de6e:	2400      	movs	r4, #0
 800de70:	4625      	mov	r5, r4
 800de72:	e7e0      	b.n	800de36 <__gethex+0x92>
 800de74:	2d00      	cmp	r5, #0
 800de76:	d1f7      	bne.n	800de68 <__gethex+0xc4>
 800de78:	7833      	ldrb	r3, [r6, #0]
 800de7a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800de7e:	2b50      	cmp	r3, #80	; 0x50
 800de80:	d13b      	bne.n	800defa <__gethex+0x156>
 800de82:	7873      	ldrb	r3, [r6, #1]
 800de84:	2b2b      	cmp	r3, #43	; 0x2b
 800de86:	d02c      	beq.n	800dee2 <__gethex+0x13e>
 800de88:	2b2d      	cmp	r3, #45	; 0x2d
 800de8a:	d02e      	beq.n	800deea <__gethex+0x146>
 800de8c:	1c71      	adds	r1, r6, #1
 800de8e:	f04f 0900 	mov.w	r9, #0
 800de92:	7808      	ldrb	r0, [r1, #0]
 800de94:	f7ff ff70 	bl	800dd78 <__hexdig_fun>
 800de98:	1e43      	subs	r3, r0, #1
 800de9a:	b2db      	uxtb	r3, r3
 800de9c:	2b18      	cmp	r3, #24
 800de9e:	d82c      	bhi.n	800defa <__gethex+0x156>
 800dea0:	f1a0 0210 	sub.w	r2, r0, #16
 800dea4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dea8:	f7ff ff66 	bl	800dd78 <__hexdig_fun>
 800deac:	1e43      	subs	r3, r0, #1
 800deae:	b2db      	uxtb	r3, r3
 800deb0:	2b18      	cmp	r3, #24
 800deb2:	d91d      	bls.n	800def0 <__gethex+0x14c>
 800deb4:	f1b9 0f00 	cmp.w	r9, #0
 800deb8:	d000      	beq.n	800debc <__gethex+0x118>
 800deba:	4252      	negs	r2, r2
 800debc:	4415      	add	r5, r2
 800debe:	f8cb 1000 	str.w	r1, [fp]
 800dec2:	b1e4      	cbz	r4, 800defe <__gethex+0x15a>
 800dec4:	9b00      	ldr	r3, [sp, #0]
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	bf14      	ite	ne
 800deca:	2700      	movne	r7, #0
 800decc:	2706      	moveq	r7, #6
 800dece:	4638      	mov	r0, r7
 800ded0:	b009      	add	sp, #36	; 0x24
 800ded2:	ecbd 8b02 	vpop	{d8}
 800ded6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800deda:	463e      	mov	r6, r7
 800dedc:	4625      	mov	r5, r4
 800dede:	2401      	movs	r4, #1
 800dee0:	e7ca      	b.n	800de78 <__gethex+0xd4>
 800dee2:	f04f 0900 	mov.w	r9, #0
 800dee6:	1cb1      	adds	r1, r6, #2
 800dee8:	e7d3      	b.n	800de92 <__gethex+0xee>
 800deea:	f04f 0901 	mov.w	r9, #1
 800deee:	e7fa      	b.n	800dee6 <__gethex+0x142>
 800def0:	230a      	movs	r3, #10
 800def2:	fb03 0202 	mla	r2, r3, r2, r0
 800def6:	3a10      	subs	r2, #16
 800def8:	e7d4      	b.n	800dea4 <__gethex+0x100>
 800defa:	4631      	mov	r1, r6
 800defc:	e7df      	b.n	800debe <__gethex+0x11a>
 800defe:	1bf3      	subs	r3, r6, r7
 800df00:	3b01      	subs	r3, #1
 800df02:	4621      	mov	r1, r4
 800df04:	2b07      	cmp	r3, #7
 800df06:	dc0b      	bgt.n	800df20 <__gethex+0x17c>
 800df08:	ee18 0a10 	vmov	r0, s16
 800df0c:	f000 fa70 	bl	800e3f0 <_Balloc>
 800df10:	4604      	mov	r4, r0
 800df12:	b940      	cbnz	r0, 800df26 <__gethex+0x182>
 800df14:	4b5d      	ldr	r3, [pc, #372]	; (800e08c <__gethex+0x2e8>)
 800df16:	4602      	mov	r2, r0
 800df18:	21de      	movs	r1, #222	; 0xde
 800df1a:	485d      	ldr	r0, [pc, #372]	; (800e090 <__gethex+0x2ec>)
 800df1c:	f001 f9b6 	bl	800f28c <__assert_func>
 800df20:	3101      	adds	r1, #1
 800df22:	105b      	asrs	r3, r3, #1
 800df24:	e7ee      	b.n	800df04 <__gethex+0x160>
 800df26:	f100 0914 	add.w	r9, r0, #20
 800df2a:	f04f 0b00 	mov.w	fp, #0
 800df2e:	f1ca 0301 	rsb	r3, sl, #1
 800df32:	f8cd 9008 	str.w	r9, [sp, #8]
 800df36:	f8cd b000 	str.w	fp, [sp]
 800df3a:	9306      	str	r3, [sp, #24]
 800df3c:	42b7      	cmp	r7, r6
 800df3e:	d340      	bcc.n	800dfc2 <__gethex+0x21e>
 800df40:	9802      	ldr	r0, [sp, #8]
 800df42:	9b00      	ldr	r3, [sp, #0]
 800df44:	f840 3b04 	str.w	r3, [r0], #4
 800df48:	eba0 0009 	sub.w	r0, r0, r9
 800df4c:	1080      	asrs	r0, r0, #2
 800df4e:	0146      	lsls	r6, r0, #5
 800df50:	6120      	str	r0, [r4, #16]
 800df52:	4618      	mov	r0, r3
 800df54:	f000 fb3e 	bl	800e5d4 <__hi0bits>
 800df58:	1a30      	subs	r0, r6, r0
 800df5a:	f8d8 6000 	ldr.w	r6, [r8]
 800df5e:	42b0      	cmp	r0, r6
 800df60:	dd63      	ble.n	800e02a <__gethex+0x286>
 800df62:	1b87      	subs	r7, r0, r6
 800df64:	4639      	mov	r1, r7
 800df66:	4620      	mov	r0, r4
 800df68:	f000 fee2 	bl	800ed30 <__any_on>
 800df6c:	4682      	mov	sl, r0
 800df6e:	b1a8      	cbz	r0, 800df9c <__gethex+0x1f8>
 800df70:	1e7b      	subs	r3, r7, #1
 800df72:	1159      	asrs	r1, r3, #5
 800df74:	f003 021f 	and.w	r2, r3, #31
 800df78:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800df7c:	f04f 0a01 	mov.w	sl, #1
 800df80:	fa0a f202 	lsl.w	r2, sl, r2
 800df84:	420a      	tst	r2, r1
 800df86:	d009      	beq.n	800df9c <__gethex+0x1f8>
 800df88:	4553      	cmp	r3, sl
 800df8a:	dd05      	ble.n	800df98 <__gethex+0x1f4>
 800df8c:	1eb9      	subs	r1, r7, #2
 800df8e:	4620      	mov	r0, r4
 800df90:	f000 fece 	bl	800ed30 <__any_on>
 800df94:	2800      	cmp	r0, #0
 800df96:	d145      	bne.n	800e024 <__gethex+0x280>
 800df98:	f04f 0a02 	mov.w	sl, #2
 800df9c:	4639      	mov	r1, r7
 800df9e:	4620      	mov	r0, r4
 800dfa0:	f7ff fe98 	bl	800dcd4 <rshift>
 800dfa4:	443d      	add	r5, r7
 800dfa6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dfaa:	42ab      	cmp	r3, r5
 800dfac:	da4c      	bge.n	800e048 <__gethex+0x2a4>
 800dfae:	ee18 0a10 	vmov	r0, s16
 800dfb2:	4621      	mov	r1, r4
 800dfb4:	f000 fa5c 	bl	800e470 <_Bfree>
 800dfb8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dfba:	2300      	movs	r3, #0
 800dfbc:	6013      	str	r3, [r2, #0]
 800dfbe:	27a3      	movs	r7, #163	; 0xa3
 800dfc0:	e785      	b.n	800dece <__gethex+0x12a>
 800dfc2:	1e73      	subs	r3, r6, #1
 800dfc4:	9a05      	ldr	r2, [sp, #20]
 800dfc6:	9303      	str	r3, [sp, #12]
 800dfc8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dfcc:	4293      	cmp	r3, r2
 800dfce:	d019      	beq.n	800e004 <__gethex+0x260>
 800dfd0:	f1bb 0f20 	cmp.w	fp, #32
 800dfd4:	d107      	bne.n	800dfe6 <__gethex+0x242>
 800dfd6:	9b02      	ldr	r3, [sp, #8]
 800dfd8:	9a00      	ldr	r2, [sp, #0]
 800dfda:	f843 2b04 	str.w	r2, [r3], #4
 800dfde:	9302      	str	r3, [sp, #8]
 800dfe0:	2300      	movs	r3, #0
 800dfe2:	9300      	str	r3, [sp, #0]
 800dfe4:	469b      	mov	fp, r3
 800dfe6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800dfea:	f7ff fec5 	bl	800dd78 <__hexdig_fun>
 800dfee:	9b00      	ldr	r3, [sp, #0]
 800dff0:	f000 000f 	and.w	r0, r0, #15
 800dff4:	fa00 f00b 	lsl.w	r0, r0, fp
 800dff8:	4303      	orrs	r3, r0
 800dffa:	9300      	str	r3, [sp, #0]
 800dffc:	f10b 0b04 	add.w	fp, fp, #4
 800e000:	9b03      	ldr	r3, [sp, #12]
 800e002:	e00d      	b.n	800e020 <__gethex+0x27c>
 800e004:	9b03      	ldr	r3, [sp, #12]
 800e006:	9a06      	ldr	r2, [sp, #24]
 800e008:	4413      	add	r3, r2
 800e00a:	42bb      	cmp	r3, r7
 800e00c:	d3e0      	bcc.n	800dfd0 <__gethex+0x22c>
 800e00e:	4618      	mov	r0, r3
 800e010:	9901      	ldr	r1, [sp, #4]
 800e012:	9307      	str	r3, [sp, #28]
 800e014:	4652      	mov	r2, sl
 800e016:	f001 f917 	bl	800f248 <strncmp>
 800e01a:	9b07      	ldr	r3, [sp, #28]
 800e01c:	2800      	cmp	r0, #0
 800e01e:	d1d7      	bne.n	800dfd0 <__gethex+0x22c>
 800e020:	461e      	mov	r6, r3
 800e022:	e78b      	b.n	800df3c <__gethex+0x198>
 800e024:	f04f 0a03 	mov.w	sl, #3
 800e028:	e7b8      	b.n	800df9c <__gethex+0x1f8>
 800e02a:	da0a      	bge.n	800e042 <__gethex+0x29e>
 800e02c:	1a37      	subs	r7, r6, r0
 800e02e:	4621      	mov	r1, r4
 800e030:	ee18 0a10 	vmov	r0, s16
 800e034:	463a      	mov	r2, r7
 800e036:	f000 fc37 	bl	800e8a8 <__lshift>
 800e03a:	1bed      	subs	r5, r5, r7
 800e03c:	4604      	mov	r4, r0
 800e03e:	f100 0914 	add.w	r9, r0, #20
 800e042:	f04f 0a00 	mov.w	sl, #0
 800e046:	e7ae      	b.n	800dfa6 <__gethex+0x202>
 800e048:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e04c:	42a8      	cmp	r0, r5
 800e04e:	dd72      	ble.n	800e136 <__gethex+0x392>
 800e050:	1b45      	subs	r5, r0, r5
 800e052:	42ae      	cmp	r6, r5
 800e054:	dc36      	bgt.n	800e0c4 <__gethex+0x320>
 800e056:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e05a:	2b02      	cmp	r3, #2
 800e05c:	d02a      	beq.n	800e0b4 <__gethex+0x310>
 800e05e:	2b03      	cmp	r3, #3
 800e060:	d02c      	beq.n	800e0bc <__gethex+0x318>
 800e062:	2b01      	cmp	r3, #1
 800e064:	d11c      	bne.n	800e0a0 <__gethex+0x2fc>
 800e066:	42ae      	cmp	r6, r5
 800e068:	d11a      	bne.n	800e0a0 <__gethex+0x2fc>
 800e06a:	2e01      	cmp	r6, #1
 800e06c:	d112      	bne.n	800e094 <__gethex+0x2f0>
 800e06e:	9a04      	ldr	r2, [sp, #16]
 800e070:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e074:	6013      	str	r3, [r2, #0]
 800e076:	2301      	movs	r3, #1
 800e078:	6123      	str	r3, [r4, #16]
 800e07a:	f8c9 3000 	str.w	r3, [r9]
 800e07e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e080:	2762      	movs	r7, #98	; 0x62
 800e082:	601c      	str	r4, [r3, #0]
 800e084:	e723      	b.n	800dece <__gethex+0x12a>
 800e086:	bf00      	nop
 800e088:	0801f4a0 	.word	0x0801f4a0
 800e08c:	0801f428 	.word	0x0801f428
 800e090:	0801f439 	.word	0x0801f439
 800e094:	1e71      	subs	r1, r6, #1
 800e096:	4620      	mov	r0, r4
 800e098:	f000 fe4a 	bl	800ed30 <__any_on>
 800e09c:	2800      	cmp	r0, #0
 800e09e:	d1e6      	bne.n	800e06e <__gethex+0x2ca>
 800e0a0:	ee18 0a10 	vmov	r0, s16
 800e0a4:	4621      	mov	r1, r4
 800e0a6:	f000 f9e3 	bl	800e470 <_Bfree>
 800e0aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	6013      	str	r3, [r2, #0]
 800e0b0:	2750      	movs	r7, #80	; 0x50
 800e0b2:	e70c      	b.n	800dece <__gethex+0x12a>
 800e0b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d1f2      	bne.n	800e0a0 <__gethex+0x2fc>
 800e0ba:	e7d8      	b.n	800e06e <__gethex+0x2ca>
 800e0bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d1d5      	bne.n	800e06e <__gethex+0x2ca>
 800e0c2:	e7ed      	b.n	800e0a0 <__gethex+0x2fc>
 800e0c4:	1e6f      	subs	r7, r5, #1
 800e0c6:	f1ba 0f00 	cmp.w	sl, #0
 800e0ca:	d131      	bne.n	800e130 <__gethex+0x38c>
 800e0cc:	b127      	cbz	r7, 800e0d8 <__gethex+0x334>
 800e0ce:	4639      	mov	r1, r7
 800e0d0:	4620      	mov	r0, r4
 800e0d2:	f000 fe2d 	bl	800ed30 <__any_on>
 800e0d6:	4682      	mov	sl, r0
 800e0d8:	117b      	asrs	r3, r7, #5
 800e0da:	2101      	movs	r1, #1
 800e0dc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e0e0:	f007 071f 	and.w	r7, r7, #31
 800e0e4:	fa01 f707 	lsl.w	r7, r1, r7
 800e0e8:	421f      	tst	r7, r3
 800e0ea:	4629      	mov	r1, r5
 800e0ec:	4620      	mov	r0, r4
 800e0ee:	bf18      	it	ne
 800e0f0:	f04a 0a02 	orrne.w	sl, sl, #2
 800e0f4:	1b76      	subs	r6, r6, r5
 800e0f6:	f7ff fded 	bl	800dcd4 <rshift>
 800e0fa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e0fe:	2702      	movs	r7, #2
 800e100:	f1ba 0f00 	cmp.w	sl, #0
 800e104:	d048      	beq.n	800e198 <__gethex+0x3f4>
 800e106:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e10a:	2b02      	cmp	r3, #2
 800e10c:	d015      	beq.n	800e13a <__gethex+0x396>
 800e10e:	2b03      	cmp	r3, #3
 800e110:	d017      	beq.n	800e142 <__gethex+0x39e>
 800e112:	2b01      	cmp	r3, #1
 800e114:	d109      	bne.n	800e12a <__gethex+0x386>
 800e116:	f01a 0f02 	tst.w	sl, #2
 800e11a:	d006      	beq.n	800e12a <__gethex+0x386>
 800e11c:	f8d9 0000 	ldr.w	r0, [r9]
 800e120:	ea4a 0a00 	orr.w	sl, sl, r0
 800e124:	f01a 0f01 	tst.w	sl, #1
 800e128:	d10e      	bne.n	800e148 <__gethex+0x3a4>
 800e12a:	f047 0710 	orr.w	r7, r7, #16
 800e12e:	e033      	b.n	800e198 <__gethex+0x3f4>
 800e130:	f04f 0a01 	mov.w	sl, #1
 800e134:	e7d0      	b.n	800e0d8 <__gethex+0x334>
 800e136:	2701      	movs	r7, #1
 800e138:	e7e2      	b.n	800e100 <__gethex+0x35c>
 800e13a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e13c:	f1c3 0301 	rsb	r3, r3, #1
 800e140:	9315      	str	r3, [sp, #84]	; 0x54
 800e142:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e144:	2b00      	cmp	r3, #0
 800e146:	d0f0      	beq.n	800e12a <__gethex+0x386>
 800e148:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e14c:	f104 0314 	add.w	r3, r4, #20
 800e150:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e154:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e158:	f04f 0c00 	mov.w	ip, #0
 800e15c:	4618      	mov	r0, r3
 800e15e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e162:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e166:	d01c      	beq.n	800e1a2 <__gethex+0x3fe>
 800e168:	3201      	adds	r2, #1
 800e16a:	6002      	str	r2, [r0, #0]
 800e16c:	2f02      	cmp	r7, #2
 800e16e:	f104 0314 	add.w	r3, r4, #20
 800e172:	d13f      	bne.n	800e1f4 <__gethex+0x450>
 800e174:	f8d8 2000 	ldr.w	r2, [r8]
 800e178:	3a01      	subs	r2, #1
 800e17a:	42b2      	cmp	r2, r6
 800e17c:	d10a      	bne.n	800e194 <__gethex+0x3f0>
 800e17e:	1171      	asrs	r1, r6, #5
 800e180:	2201      	movs	r2, #1
 800e182:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e186:	f006 061f 	and.w	r6, r6, #31
 800e18a:	fa02 f606 	lsl.w	r6, r2, r6
 800e18e:	421e      	tst	r6, r3
 800e190:	bf18      	it	ne
 800e192:	4617      	movne	r7, r2
 800e194:	f047 0720 	orr.w	r7, r7, #32
 800e198:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e19a:	601c      	str	r4, [r3, #0]
 800e19c:	9b04      	ldr	r3, [sp, #16]
 800e19e:	601d      	str	r5, [r3, #0]
 800e1a0:	e695      	b.n	800dece <__gethex+0x12a>
 800e1a2:	4299      	cmp	r1, r3
 800e1a4:	f843 cc04 	str.w	ip, [r3, #-4]
 800e1a8:	d8d8      	bhi.n	800e15c <__gethex+0x3b8>
 800e1aa:	68a3      	ldr	r3, [r4, #8]
 800e1ac:	459b      	cmp	fp, r3
 800e1ae:	db19      	blt.n	800e1e4 <__gethex+0x440>
 800e1b0:	6861      	ldr	r1, [r4, #4]
 800e1b2:	ee18 0a10 	vmov	r0, s16
 800e1b6:	3101      	adds	r1, #1
 800e1b8:	f000 f91a 	bl	800e3f0 <_Balloc>
 800e1bc:	4681      	mov	r9, r0
 800e1be:	b918      	cbnz	r0, 800e1c8 <__gethex+0x424>
 800e1c0:	4b1a      	ldr	r3, [pc, #104]	; (800e22c <__gethex+0x488>)
 800e1c2:	4602      	mov	r2, r0
 800e1c4:	2184      	movs	r1, #132	; 0x84
 800e1c6:	e6a8      	b.n	800df1a <__gethex+0x176>
 800e1c8:	6922      	ldr	r2, [r4, #16]
 800e1ca:	3202      	adds	r2, #2
 800e1cc:	f104 010c 	add.w	r1, r4, #12
 800e1d0:	0092      	lsls	r2, r2, #2
 800e1d2:	300c      	adds	r0, #12
 800e1d4:	f7fd f960 	bl	800b498 <memcpy>
 800e1d8:	4621      	mov	r1, r4
 800e1da:	ee18 0a10 	vmov	r0, s16
 800e1de:	f000 f947 	bl	800e470 <_Bfree>
 800e1e2:	464c      	mov	r4, r9
 800e1e4:	6923      	ldr	r3, [r4, #16]
 800e1e6:	1c5a      	adds	r2, r3, #1
 800e1e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e1ec:	6122      	str	r2, [r4, #16]
 800e1ee:	2201      	movs	r2, #1
 800e1f0:	615a      	str	r2, [r3, #20]
 800e1f2:	e7bb      	b.n	800e16c <__gethex+0x3c8>
 800e1f4:	6922      	ldr	r2, [r4, #16]
 800e1f6:	455a      	cmp	r2, fp
 800e1f8:	dd0b      	ble.n	800e212 <__gethex+0x46e>
 800e1fa:	2101      	movs	r1, #1
 800e1fc:	4620      	mov	r0, r4
 800e1fe:	f7ff fd69 	bl	800dcd4 <rshift>
 800e202:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e206:	3501      	adds	r5, #1
 800e208:	42ab      	cmp	r3, r5
 800e20a:	f6ff aed0 	blt.w	800dfae <__gethex+0x20a>
 800e20e:	2701      	movs	r7, #1
 800e210:	e7c0      	b.n	800e194 <__gethex+0x3f0>
 800e212:	f016 061f 	ands.w	r6, r6, #31
 800e216:	d0fa      	beq.n	800e20e <__gethex+0x46a>
 800e218:	4453      	add	r3, sl
 800e21a:	f1c6 0620 	rsb	r6, r6, #32
 800e21e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e222:	f000 f9d7 	bl	800e5d4 <__hi0bits>
 800e226:	42b0      	cmp	r0, r6
 800e228:	dbe7      	blt.n	800e1fa <__gethex+0x456>
 800e22a:	e7f0      	b.n	800e20e <__gethex+0x46a>
 800e22c:	0801f428 	.word	0x0801f428

0800e230 <L_shift>:
 800e230:	f1c2 0208 	rsb	r2, r2, #8
 800e234:	0092      	lsls	r2, r2, #2
 800e236:	b570      	push	{r4, r5, r6, lr}
 800e238:	f1c2 0620 	rsb	r6, r2, #32
 800e23c:	6843      	ldr	r3, [r0, #4]
 800e23e:	6804      	ldr	r4, [r0, #0]
 800e240:	fa03 f506 	lsl.w	r5, r3, r6
 800e244:	432c      	orrs	r4, r5
 800e246:	40d3      	lsrs	r3, r2
 800e248:	6004      	str	r4, [r0, #0]
 800e24a:	f840 3f04 	str.w	r3, [r0, #4]!
 800e24e:	4288      	cmp	r0, r1
 800e250:	d3f4      	bcc.n	800e23c <L_shift+0xc>
 800e252:	bd70      	pop	{r4, r5, r6, pc}

0800e254 <__match>:
 800e254:	b530      	push	{r4, r5, lr}
 800e256:	6803      	ldr	r3, [r0, #0]
 800e258:	3301      	adds	r3, #1
 800e25a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e25e:	b914      	cbnz	r4, 800e266 <__match+0x12>
 800e260:	6003      	str	r3, [r0, #0]
 800e262:	2001      	movs	r0, #1
 800e264:	bd30      	pop	{r4, r5, pc}
 800e266:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e26a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e26e:	2d19      	cmp	r5, #25
 800e270:	bf98      	it	ls
 800e272:	3220      	addls	r2, #32
 800e274:	42a2      	cmp	r2, r4
 800e276:	d0f0      	beq.n	800e25a <__match+0x6>
 800e278:	2000      	movs	r0, #0
 800e27a:	e7f3      	b.n	800e264 <__match+0x10>

0800e27c <__hexnan>:
 800e27c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e280:	680b      	ldr	r3, [r1, #0]
 800e282:	115e      	asrs	r6, r3, #5
 800e284:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e288:	f013 031f 	ands.w	r3, r3, #31
 800e28c:	b087      	sub	sp, #28
 800e28e:	bf18      	it	ne
 800e290:	3604      	addne	r6, #4
 800e292:	2500      	movs	r5, #0
 800e294:	1f37      	subs	r7, r6, #4
 800e296:	4690      	mov	r8, r2
 800e298:	6802      	ldr	r2, [r0, #0]
 800e29a:	9301      	str	r3, [sp, #4]
 800e29c:	4682      	mov	sl, r0
 800e29e:	f846 5c04 	str.w	r5, [r6, #-4]
 800e2a2:	46b9      	mov	r9, r7
 800e2a4:	463c      	mov	r4, r7
 800e2a6:	9502      	str	r5, [sp, #8]
 800e2a8:	46ab      	mov	fp, r5
 800e2aa:	7851      	ldrb	r1, [r2, #1]
 800e2ac:	1c53      	adds	r3, r2, #1
 800e2ae:	9303      	str	r3, [sp, #12]
 800e2b0:	b341      	cbz	r1, 800e304 <__hexnan+0x88>
 800e2b2:	4608      	mov	r0, r1
 800e2b4:	9205      	str	r2, [sp, #20]
 800e2b6:	9104      	str	r1, [sp, #16]
 800e2b8:	f7ff fd5e 	bl	800dd78 <__hexdig_fun>
 800e2bc:	2800      	cmp	r0, #0
 800e2be:	d14f      	bne.n	800e360 <__hexnan+0xe4>
 800e2c0:	9904      	ldr	r1, [sp, #16]
 800e2c2:	9a05      	ldr	r2, [sp, #20]
 800e2c4:	2920      	cmp	r1, #32
 800e2c6:	d818      	bhi.n	800e2fa <__hexnan+0x7e>
 800e2c8:	9b02      	ldr	r3, [sp, #8]
 800e2ca:	459b      	cmp	fp, r3
 800e2cc:	dd13      	ble.n	800e2f6 <__hexnan+0x7a>
 800e2ce:	454c      	cmp	r4, r9
 800e2d0:	d206      	bcs.n	800e2e0 <__hexnan+0x64>
 800e2d2:	2d07      	cmp	r5, #7
 800e2d4:	dc04      	bgt.n	800e2e0 <__hexnan+0x64>
 800e2d6:	462a      	mov	r2, r5
 800e2d8:	4649      	mov	r1, r9
 800e2da:	4620      	mov	r0, r4
 800e2dc:	f7ff ffa8 	bl	800e230 <L_shift>
 800e2e0:	4544      	cmp	r4, r8
 800e2e2:	d950      	bls.n	800e386 <__hexnan+0x10a>
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	f1a4 0904 	sub.w	r9, r4, #4
 800e2ea:	f844 3c04 	str.w	r3, [r4, #-4]
 800e2ee:	f8cd b008 	str.w	fp, [sp, #8]
 800e2f2:	464c      	mov	r4, r9
 800e2f4:	461d      	mov	r5, r3
 800e2f6:	9a03      	ldr	r2, [sp, #12]
 800e2f8:	e7d7      	b.n	800e2aa <__hexnan+0x2e>
 800e2fa:	2929      	cmp	r1, #41	; 0x29
 800e2fc:	d156      	bne.n	800e3ac <__hexnan+0x130>
 800e2fe:	3202      	adds	r2, #2
 800e300:	f8ca 2000 	str.w	r2, [sl]
 800e304:	f1bb 0f00 	cmp.w	fp, #0
 800e308:	d050      	beq.n	800e3ac <__hexnan+0x130>
 800e30a:	454c      	cmp	r4, r9
 800e30c:	d206      	bcs.n	800e31c <__hexnan+0xa0>
 800e30e:	2d07      	cmp	r5, #7
 800e310:	dc04      	bgt.n	800e31c <__hexnan+0xa0>
 800e312:	462a      	mov	r2, r5
 800e314:	4649      	mov	r1, r9
 800e316:	4620      	mov	r0, r4
 800e318:	f7ff ff8a 	bl	800e230 <L_shift>
 800e31c:	4544      	cmp	r4, r8
 800e31e:	d934      	bls.n	800e38a <__hexnan+0x10e>
 800e320:	f1a8 0204 	sub.w	r2, r8, #4
 800e324:	4623      	mov	r3, r4
 800e326:	f853 1b04 	ldr.w	r1, [r3], #4
 800e32a:	f842 1f04 	str.w	r1, [r2, #4]!
 800e32e:	429f      	cmp	r7, r3
 800e330:	d2f9      	bcs.n	800e326 <__hexnan+0xaa>
 800e332:	1b3b      	subs	r3, r7, r4
 800e334:	f023 0303 	bic.w	r3, r3, #3
 800e338:	3304      	adds	r3, #4
 800e33a:	3401      	adds	r4, #1
 800e33c:	3e03      	subs	r6, #3
 800e33e:	42b4      	cmp	r4, r6
 800e340:	bf88      	it	hi
 800e342:	2304      	movhi	r3, #4
 800e344:	4443      	add	r3, r8
 800e346:	2200      	movs	r2, #0
 800e348:	f843 2b04 	str.w	r2, [r3], #4
 800e34c:	429f      	cmp	r7, r3
 800e34e:	d2fb      	bcs.n	800e348 <__hexnan+0xcc>
 800e350:	683b      	ldr	r3, [r7, #0]
 800e352:	b91b      	cbnz	r3, 800e35c <__hexnan+0xe0>
 800e354:	4547      	cmp	r7, r8
 800e356:	d127      	bne.n	800e3a8 <__hexnan+0x12c>
 800e358:	2301      	movs	r3, #1
 800e35a:	603b      	str	r3, [r7, #0]
 800e35c:	2005      	movs	r0, #5
 800e35e:	e026      	b.n	800e3ae <__hexnan+0x132>
 800e360:	3501      	adds	r5, #1
 800e362:	2d08      	cmp	r5, #8
 800e364:	f10b 0b01 	add.w	fp, fp, #1
 800e368:	dd06      	ble.n	800e378 <__hexnan+0xfc>
 800e36a:	4544      	cmp	r4, r8
 800e36c:	d9c3      	bls.n	800e2f6 <__hexnan+0x7a>
 800e36e:	2300      	movs	r3, #0
 800e370:	f844 3c04 	str.w	r3, [r4, #-4]
 800e374:	2501      	movs	r5, #1
 800e376:	3c04      	subs	r4, #4
 800e378:	6822      	ldr	r2, [r4, #0]
 800e37a:	f000 000f 	and.w	r0, r0, #15
 800e37e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e382:	6022      	str	r2, [r4, #0]
 800e384:	e7b7      	b.n	800e2f6 <__hexnan+0x7a>
 800e386:	2508      	movs	r5, #8
 800e388:	e7b5      	b.n	800e2f6 <__hexnan+0x7a>
 800e38a:	9b01      	ldr	r3, [sp, #4]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d0df      	beq.n	800e350 <__hexnan+0xd4>
 800e390:	f04f 32ff 	mov.w	r2, #4294967295
 800e394:	f1c3 0320 	rsb	r3, r3, #32
 800e398:	fa22 f303 	lsr.w	r3, r2, r3
 800e39c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e3a0:	401a      	ands	r2, r3
 800e3a2:	f846 2c04 	str.w	r2, [r6, #-4]
 800e3a6:	e7d3      	b.n	800e350 <__hexnan+0xd4>
 800e3a8:	3f04      	subs	r7, #4
 800e3aa:	e7d1      	b.n	800e350 <__hexnan+0xd4>
 800e3ac:	2004      	movs	r0, #4
 800e3ae:	b007      	add	sp, #28
 800e3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e3b4 <_localeconv_r>:
 800e3b4:	4800      	ldr	r0, [pc, #0]	; (800e3b8 <_localeconv_r+0x4>)
 800e3b6:	4770      	bx	lr
 800e3b8:	200001b8 	.word	0x200001b8

0800e3bc <malloc>:
 800e3bc:	4b02      	ldr	r3, [pc, #8]	; (800e3c8 <malloc+0xc>)
 800e3be:	4601      	mov	r1, r0
 800e3c0:	6818      	ldr	r0, [r3, #0]
 800e3c2:	f000 bd59 	b.w	800ee78 <_malloc_r>
 800e3c6:	bf00      	nop
 800e3c8:	20000060 	.word	0x20000060

0800e3cc <__ascii_mbtowc>:
 800e3cc:	b082      	sub	sp, #8
 800e3ce:	b901      	cbnz	r1, 800e3d2 <__ascii_mbtowc+0x6>
 800e3d0:	a901      	add	r1, sp, #4
 800e3d2:	b142      	cbz	r2, 800e3e6 <__ascii_mbtowc+0x1a>
 800e3d4:	b14b      	cbz	r3, 800e3ea <__ascii_mbtowc+0x1e>
 800e3d6:	7813      	ldrb	r3, [r2, #0]
 800e3d8:	600b      	str	r3, [r1, #0]
 800e3da:	7812      	ldrb	r2, [r2, #0]
 800e3dc:	1e10      	subs	r0, r2, #0
 800e3de:	bf18      	it	ne
 800e3e0:	2001      	movne	r0, #1
 800e3e2:	b002      	add	sp, #8
 800e3e4:	4770      	bx	lr
 800e3e6:	4610      	mov	r0, r2
 800e3e8:	e7fb      	b.n	800e3e2 <__ascii_mbtowc+0x16>
 800e3ea:	f06f 0001 	mvn.w	r0, #1
 800e3ee:	e7f8      	b.n	800e3e2 <__ascii_mbtowc+0x16>

0800e3f0 <_Balloc>:
 800e3f0:	b570      	push	{r4, r5, r6, lr}
 800e3f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e3f4:	4604      	mov	r4, r0
 800e3f6:	460d      	mov	r5, r1
 800e3f8:	b976      	cbnz	r6, 800e418 <_Balloc+0x28>
 800e3fa:	2010      	movs	r0, #16
 800e3fc:	f7ff ffde 	bl	800e3bc <malloc>
 800e400:	4602      	mov	r2, r0
 800e402:	6260      	str	r0, [r4, #36]	; 0x24
 800e404:	b920      	cbnz	r0, 800e410 <_Balloc+0x20>
 800e406:	4b18      	ldr	r3, [pc, #96]	; (800e468 <_Balloc+0x78>)
 800e408:	4818      	ldr	r0, [pc, #96]	; (800e46c <_Balloc+0x7c>)
 800e40a:	2166      	movs	r1, #102	; 0x66
 800e40c:	f000 ff3e 	bl	800f28c <__assert_func>
 800e410:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e414:	6006      	str	r6, [r0, #0]
 800e416:	60c6      	str	r6, [r0, #12]
 800e418:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e41a:	68f3      	ldr	r3, [r6, #12]
 800e41c:	b183      	cbz	r3, 800e440 <_Balloc+0x50>
 800e41e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e420:	68db      	ldr	r3, [r3, #12]
 800e422:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e426:	b9b8      	cbnz	r0, 800e458 <_Balloc+0x68>
 800e428:	2101      	movs	r1, #1
 800e42a:	fa01 f605 	lsl.w	r6, r1, r5
 800e42e:	1d72      	adds	r2, r6, #5
 800e430:	0092      	lsls	r2, r2, #2
 800e432:	4620      	mov	r0, r4
 800e434:	f000 fc9d 	bl	800ed72 <_calloc_r>
 800e438:	b160      	cbz	r0, 800e454 <_Balloc+0x64>
 800e43a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e43e:	e00e      	b.n	800e45e <_Balloc+0x6e>
 800e440:	2221      	movs	r2, #33	; 0x21
 800e442:	2104      	movs	r1, #4
 800e444:	4620      	mov	r0, r4
 800e446:	f000 fc94 	bl	800ed72 <_calloc_r>
 800e44a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e44c:	60f0      	str	r0, [r6, #12]
 800e44e:	68db      	ldr	r3, [r3, #12]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d1e4      	bne.n	800e41e <_Balloc+0x2e>
 800e454:	2000      	movs	r0, #0
 800e456:	bd70      	pop	{r4, r5, r6, pc}
 800e458:	6802      	ldr	r2, [r0, #0]
 800e45a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e45e:	2300      	movs	r3, #0
 800e460:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e464:	e7f7      	b.n	800e456 <_Balloc+0x66>
 800e466:	bf00      	nop
 800e468:	0801f3b6 	.word	0x0801f3b6
 800e46c:	0801f4b4 	.word	0x0801f4b4

0800e470 <_Bfree>:
 800e470:	b570      	push	{r4, r5, r6, lr}
 800e472:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e474:	4605      	mov	r5, r0
 800e476:	460c      	mov	r4, r1
 800e478:	b976      	cbnz	r6, 800e498 <_Bfree+0x28>
 800e47a:	2010      	movs	r0, #16
 800e47c:	f7ff ff9e 	bl	800e3bc <malloc>
 800e480:	4602      	mov	r2, r0
 800e482:	6268      	str	r0, [r5, #36]	; 0x24
 800e484:	b920      	cbnz	r0, 800e490 <_Bfree+0x20>
 800e486:	4b09      	ldr	r3, [pc, #36]	; (800e4ac <_Bfree+0x3c>)
 800e488:	4809      	ldr	r0, [pc, #36]	; (800e4b0 <_Bfree+0x40>)
 800e48a:	218a      	movs	r1, #138	; 0x8a
 800e48c:	f000 fefe 	bl	800f28c <__assert_func>
 800e490:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e494:	6006      	str	r6, [r0, #0]
 800e496:	60c6      	str	r6, [r0, #12]
 800e498:	b13c      	cbz	r4, 800e4aa <_Bfree+0x3a>
 800e49a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e49c:	6862      	ldr	r2, [r4, #4]
 800e49e:	68db      	ldr	r3, [r3, #12]
 800e4a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e4a4:	6021      	str	r1, [r4, #0]
 800e4a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e4aa:	bd70      	pop	{r4, r5, r6, pc}
 800e4ac:	0801f3b6 	.word	0x0801f3b6
 800e4b0:	0801f4b4 	.word	0x0801f4b4

0800e4b4 <__multadd>:
 800e4b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4b8:	690d      	ldr	r5, [r1, #16]
 800e4ba:	4607      	mov	r7, r0
 800e4bc:	460c      	mov	r4, r1
 800e4be:	461e      	mov	r6, r3
 800e4c0:	f101 0c14 	add.w	ip, r1, #20
 800e4c4:	2000      	movs	r0, #0
 800e4c6:	f8dc 3000 	ldr.w	r3, [ip]
 800e4ca:	b299      	uxth	r1, r3
 800e4cc:	fb02 6101 	mla	r1, r2, r1, r6
 800e4d0:	0c1e      	lsrs	r6, r3, #16
 800e4d2:	0c0b      	lsrs	r3, r1, #16
 800e4d4:	fb02 3306 	mla	r3, r2, r6, r3
 800e4d8:	b289      	uxth	r1, r1
 800e4da:	3001      	adds	r0, #1
 800e4dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e4e0:	4285      	cmp	r5, r0
 800e4e2:	f84c 1b04 	str.w	r1, [ip], #4
 800e4e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e4ea:	dcec      	bgt.n	800e4c6 <__multadd+0x12>
 800e4ec:	b30e      	cbz	r6, 800e532 <__multadd+0x7e>
 800e4ee:	68a3      	ldr	r3, [r4, #8]
 800e4f0:	42ab      	cmp	r3, r5
 800e4f2:	dc19      	bgt.n	800e528 <__multadd+0x74>
 800e4f4:	6861      	ldr	r1, [r4, #4]
 800e4f6:	4638      	mov	r0, r7
 800e4f8:	3101      	adds	r1, #1
 800e4fa:	f7ff ff79 	bl	800e3f0 <_Balloc>
 800e4fe:	4680      	mov	r8, r0
 800e500:	b928      	cbnz	r0, 800e50e <__multadd+0x5a>
 800e502:	4602      	mov	r2, r0
 800e504:	4b0c      	ldr	r3, [pc, #48]	; (800e538 <__multadd+0x84>)
 800e506:	480d      	ldr	r0, [pc, #52]	; (800e53c <__multadd+0x88>)
 800e508:	21b5      	movs	r1, #181	; 0xb5
 800e50a:	f000 febf 	bl	800f28c <__assert_func>
 800e50e:	6922      	ldr	r2, [r4, #16]
 800e510:	3202      	adds	r2, #2
 800e512:	f104 010c 	add.w	r1, r4, #12
 800e516:	0092      	lsls	r2, r2, #2
 800e518:	300c      	adds	r0, #12
 800e51a:	f7fc ffbd 	bl	800b498 <memcpy>
 800e51e:	4621      	mov	r1, r4
 800e520:	4638      	mov	r0, r7
 800e522:	f7ff ffa5 	bl	800e470 <_Bfree>
 800e526:	4644      	mov	r4, r8
 800e528:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e52c:	3501      	adds	r5, #1
 800e52e:	615e      	str	r6, [r3, #20]
 800e530:	6125      	str	r5, [r4, #16]
 800e532:	4620      	mov	r0, r4
 800e534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e538:	0801f428 	.word	0x0801f428
 800e53c:	0801f4b4 	.word	0x0801f4b4

0800e540 <__s2b>:
 800e540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e544:	460c      	mov	r4, r1
 800e546:	4615      	mov	r5, r2
 800e548:	461f      	mov	r7, r3
 800e54a:	2209      	movs	r2, #9
 800e54c:	3308      	adds	r3, #8
 800e54e:	4606      	mov	r6, r0
 800e550:	fb93 f3f2 	sdiv	r3, r3, r2
 800e554:	2100      	movs	r1, #0
 800e556:	2201      	movs	r2, #1
 800e558:	429a      	cmp	r2, r3
 800e55a:	db09      	blt.n	800e570 <__s2b+0x30>
 800e55c:	4630      	mov	r0, r6
 800e55e:	f7ff ff47 	bl	800e3f0 <_Balloc>
 800e562:	b940      	cbnz	r0, 800e576 <__s2b+0x36>
 800e564:	4602      	mov	r2, r0
 800e566:	4b19      	ldr	r3, [pc, #100]	; (800e5cc <__s2b+0x8c>)
 800e568:	4819      	ldr	r0, [pc, #100]	; (800e5d0 <__s2b+0x90>)
 800e56a:	21ce      	movs	r1, #206	; 0xce
 800e56c:	f000 fe8e 	bl	800f28c <__assert_func>
 800e570:	0052      	lsls	r2, r2, #1
 800e572:	3101      	adds	r1, #1
 800e574:	e7f0      	b.n	800e558 <__s2b+0x18>
 800e576:	9b08      	ldr	r3, [sp, #32]
 800e578:	6143      	str	r3, [r0, #20]
 800e57a:	2d09      	cmp	r5, #9
 800e57c:	f04f 0301 	mov.w	r3, #1
 800e580:	6103      	str	r3, [r0, #16]
 800e582:	dd16      	ble.n	800e5b2 <__s2b+0x72>
 800e584:	f104 0909 	add.w	r9, r4, #9
 800e588:	46c8      	mov	r8, r9
 800e58a:	442c      	add	r4, r5
 800e58c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e590:	4601      	mov	r1, r0
 800e592:	3b30      	subs	r3, #48	; 0x30
 800e594:	220a      	movs	r2, #10
 800e596:	4630      	mov	r0, r6
 800e598:	f7ff ff8c 	bl	800e4b4 <__multadd>
 800e59c:	45a0      	cmp	r8, r4
 800e59e:	d1f5      	bne.n	800e58c <__s2b+0x4c>
 800e5a0:	f1a5 0408 	sub.w	r4, r5, #8
 800e5a4:	444c      	add	r4, r9
 800e5a6:	1b2d      	subs	r5, r5, r4
 800e5a8:	1963      	adds	r3, r4, r5
 800e5aa:	42bb      	cmp	r3, r7
 800e5ac:	db04      	blt.n	800e5b8 <__s2b+0x78>
 800e5ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5b2:	340a      	adds	r4, #10
 800e5b4:	2509      	movs	r5, #9
 800e5b6:	e7f6      	b.n	800e5a6 <__s2b+0x66>
 800e5b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e5bc:	4601      	mov	r1, r0
 800e5be:	3b30      	subs	r3, #48	; 0x30
 800e5c0:	220a      	movs	r2, #10
 800e5c2:	4630      	mov	r0, r6
 800e5c4:	f7ff ff76 	bl	800e4b4 <__multadd>
 800e5c8:	e7ee      	b.n	800e5a8 <__s2b+0x68>
 800e5ca:	bf00      	nop
 800e5cc:	0801f428 	.word	0x0801f428
 800e5d0:	0801f4b4 	.word	0x0801f4b4

0800e5d4 <__hi0bits>:
 800e5d4:	0c03      	lsrs	r3, r0, #16
 800e5d6:	041b      	lsls	r3, r3, #16
 800e5d8:	b9d3      	cbnz	r3, 800e610 <__hi0bits+0x3c>
 800e5da:	0400      	lsls	r0, r0, #16
 800e5dc:	2310      	movs	r3, #16
 800e5de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e5e2:	bf04      	itt	eq
 800e5e4:	0200      	lsleq	r0, r0, #8
 800e5e6:	3308      	addeq	r3, #8
 800e5e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e5ec:	bf04      	itt	eq
 800e5ee:	0100      	lsleq	r0, r0, #4
 800e5f0:	3304      	addeq	r3, #4
 800e5f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e5f6:	bf04      	itt	eq
 800e5f8:	0080      	lsleq	r0, r0, #2
 800e5fa:	3302      	addeq	r3, #2
 800e5fc:	2800      	cmp	r0, #0
 800e5fe:	db05      	blt.n	800e60c <__hi0bits+0x38>
 800e600:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e604:	f103 0301 	add.w	r3, r3, #1
 800e608:	bf08      	it	eq
 800e60a:	2320      	moveq	r3, #32
 800e60c:	4618      	mov	r0, r3
 800e60e:	4770      	bx	lr
 800e610:	2300      	movs	r3, #0
 800e612:	e7e4      	b.n	800e5de <__hi0bits+0xa>

0800e614 <__lo0bits>:
 800e614:	6803      	ldr	r3, [r0, #0]
 800e616:	f013 0207 	ands.w	r2, r3, #7
 800e61a:	4601      	mov	r1, r0
 800e61c:	d00b      	beq.n	800e636 <__lo0bits+0x22>
 800e61e:	07da      	lsls	r2, r3, #31
 800e620:	d423      	bmi.n	800e66a <__lo0bits+0x56>
 800e622:	0798      	lsls	r0, r3, #30
 800e624:	bf49      	itett	mi
 800e626:	085b      	lsrmi	r3, r3, #1
 800e628:	089b      	lsrpl	r3, r3, #2
 800e62a:	2001      	movmi	r0, #1
 800e62c:	600b      	strmi	r3, [r1, #0]
 800e62e:	bf5c      	itt	pl
 800e630:	600b      	strpl	r3, [r1, #0]
 800e632:	2002      	movpl	r0, #2
 800e634:	4770      	bx	lr
 800e636:	b298      	uxth	r0, r3
 800e638:	b9a8      	cbnz	r0, 800e666 <__lo0bits+0x52>
 800e63a:	0c1b      	lsrs	r3, r3, #16
 800e63c:	2010      	movs	r0, #16
 800e63e:	b2da      	uxtb	r2, r3
 800e640:	b90a      	cbnz	r2, 800e646 <__lo0bits+0x32>
 800e642:	3008      	adds	r0, #8
 800e644:	0a1b      	lsrs	r3, r3, #8
 800e646:	071a      	lsls	r2, r3, #28
 800e648:	bf04      	itt	eq
 800e64a:	091b      	lsreq	r3, r3, #4
 800e64c:	3004      	addeq	r0, #4
 800e64e:	079a      	lsls	r2, r3, #30
 800e650:	bf04      	itt	eq
 800e652:	089b      	lsreq	r3, r3, #2
 800e654:	3002      	addeq	r0, #2
 800e656:	07da      	lsls	r2, r3, #31
 800e658:	d403      	bmi.n	800e662 <__lo0bits+0x4e>
 800e65a:	085b      	lsrs	r3, r3, #1
 800e65c:	f100 0001 	add.w	r0, r0, #1
 800e660:	d005      	beq.n	800e66e <__lo0bits+0x5a>
 800e662:	600b      	str	r3, [r1, #0]
 800e664:	4770      	bx	lr
 800e666:	4610      	mov	r0, r2
 800e668:	e7e9      	b.n	800e63e <__lo0bits+0x2a>
 800e66a:	2000      	movs	r0, #0
 800e66c:	4770      	bx	lr
 800e66e:	2020      	movs	r0, #32
 800e670:	4770      	bx	lr
	...

0800e674 <__i2b>:
 800e674:	b510      	push	{r4, lr}
 800e676:	460c      	mov	r4, r1
 800e678:	2101      	movs	r1, #1
 800e67a:	f7ff feb9 	bl	800e3f0 <_Balloc>
 800e67e:	4602      	mov	r2, r0
 800e680:	b928      	cbnz	r0, 800e68e <__i2b+0x1a>
 800e682:	4b05      	ldr	r3, [pc, #20]	; (800e698 <__i2b+0x24>)
 800e684:	4805      	ldr	r0, [pc, #20]	; (800e69c <__i2b+0x28>)
 800e686:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e68a:	f000 fdff 	bl	800f28c <__assert_func>
 800e68e:	2301      	movs	r3, #1
 800e690:	6144      	str	r4, [r0, #20]
 800e692:	6103      	str	r3, [r0, #16]
 800e694:	bd10      	pop	{r4, pc}
 800e696:	bf00      	nop
 800e698:	0801f428 	.word	0x0801f428
 800e69c:	0801f4b4 	.word	0x0801f4b4

0800e6a0 <__multiply>:
 800e6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6a4:	4691      	mov	r9, r2
 800e6a6:	690a      	ldr	r2, [r1, #16]
 800e6a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	bfb8      	it	lt
 800e6b0:	460b      	movlt	r3, r1
 800e6b2:	460c      	mov	r4, r1
 800e6b4:	bfbc      	itt	lt
 800e6b6:	464c      	movlt	r4, r9
 800e6b8:	4699      	movlt	r9, r3
 800e6ba:	6927      	ldr	r7, [r4, #16]
 800e6bc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e6c0:	68a3      	ldr	r3, [r4, #8]
 800e6c2:	6861      	ldr	r1, [r4, #4]
 800e6c4:	eb07 060a 	add.w	r6, r7, sl
 800e6c8:	42b3      	cmp	r3, r6
 800e6ca:	b085      	sub	sp, #20
 800e6cc:	bfb8      	it	lt
 800e6ce:	3101      	addlt	r1, #1
 800e6d0:	f7ff fe8e 	bl	800e3f0 <_Balloc>
 800e6d4:	b930      	cbnz	r0, 800e6e4 <__multiply+0x44>
 800e6d6:	4602      	mov	r2, r0
 800e6d8:	4b44      	ldr	r3, [pc, #272]	; (800e7ec <__multiply+0x14c>)
 800e6da:	4845      	ldr	r0, [pc, #276]	; (800e7f0 <__multiply+0x150>)
 800e6dc:	f240 115d 	movw	r1, #349	; 0x15d
 800e6e0:	f000 fdd4 	bl	800f28c <__assert_func>
 800e6e4:	f100 0514 	add.w	r5, r0, #20
 800e6e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e6ec:	462b      	mov	r3, r5
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	4543      	cmp	r3, r8
 800e6f2:	d321      	bcc.n	800e738 <__multiply+0x98>
 800e6f4:	f104 0314 	add.w	r3, r4, #20
 800e6f8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e6fc:	f109 0314 	add.w	r3, r9, #20
 800e700:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e704:	9202      	str	r2, [sp, #8]
 800e706:	1b3a      	subs	r2, r7, r4
 800e708:	3a15      	subs	r2, #21
 800e70a:	f022 0203 	bic.w	r2, r2, #3
 800e70e:	3204      	adds	r2, #4
 800e710:	f104 0115 	add.w	r1, r4, #21
 800e714:	428f      	cmp	r7, r1
 800e716:	bf38      	it	cc
 800e718:	2204      	movcc	r2, #4
 800e71a:	9201      	str	r2, [sp, #4]
 800e71c:	9a02      	ldr	r2, [sp, #8]
 800e71e:	9303      	str	r3, [sp, #12]
 800e720:	429a      	cmp	r2, r3
 800e722:	d80c      	bhi.n	800e73e <__multiply+0x9e>
 800e724:	2e00      	cmp	r6, #0
 800e726:	dd03      	ble.n	800e730 <__multiply+0x90>
 800e728:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d05a      	beq.n	800e7e6 <__multiply+0x146>
 800e730:	6106      	str	r6, [r0, #16]
 800e732:	b005      	add	sp, #20
 800e734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e738:	f843 2b04 	str.w	r2, [r3], #4
 800e73c:	e7d8      	b.n	800e6f0 <__multiply+0x50>
 800e73e:	f8b3 a000 	ldrh.w	sl, [r3]
 800e742:	f1ba 0f00 	cmp.w	sl, #0
 800e746:	d024      	beq.n	800e792 <__multiply+0xf2>
 800e748:	f104 0e14 	add.w	lr, r4, #20
 800e74c:	46a9      	mov	r9, r5
 800e74e:	f04f 0c00 	mov.w	ip, #0
 800e752:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e756:	f8d9 1000 	ldr.w	r1, [r9]
 800e75a:	fa1f fb82 	uxth.w	fp, r2
 800e75e:	b289      	uxth	r1, r1
 800e760:	fb0a 110b 	mla	r1, sl, fp, r1
 800e764:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e768:	f8d9 2000 	ldr.w	r2, [r9]
 800e76c:	4461      	add	r1, ip
 800e76e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e772:	fb0a c20b 	mla	r2, sl, fp, ip
 800e776:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e77a:	b289      	uxth	r1, r1
 800e77c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e780:	4577      	cmp	r7, lr
 800e782:	f849 1b04 	str.w	r1, [r9], #4
 800e786:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e78a:	d8e2      	bhi.n	800e752 <__multiply+0xb2>
 800e78c:	9a01      	ldr	r2, [sp, #4]
 800e78e:	f845 c002 	str.w	ip, [r5, r2]
 800e792:	9a03      	ldr	r2, [sp, #12]
 800e794:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e798:	3304      	adds	r3, #4
 800e79a:	f1b9 0f00 	cmp.w	r9, #0
 800e79e:	d020      	beq.n	800e7e2 <__multiply+0x142>
 800e7a0:	6829      	ldr	r1, [r5, #0]
 800e7a2:	f104 0c14 	add.w	ip, r4, #20
 800e7a6:	46ae      	mov	lr, r5
 800e7a8:	f04f 0a00 	mov.w	sl, #0
 800e7ac:	f8bc b000 	ldrh.w	fp, [ip]
 800e7b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e7b4:	fb09 220b 	mla	r2, r9, fp, r2
 800e7b8:	4492      	add	sl, r2
 800e7ba:	b289      	uxth	r1, r1
 800e7bc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e7c0:	f84e 1b04 	str.w	r1, [lr], #4
 800e7c4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e7c8:	f8be 1000 	ldrh.w	r1, [lr]
 800e7cc:	0c12      	lsrs	r2, r2, #16
 800e7ce:	fb09 1102 	mla	r1, r9, r2, r1
 800e7d2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e7d6:	4567      	cmp	r7, ip
 800e7d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e7dc:	d8e6      	bhi.n	800e7ac <__multiply+0x10c>
 800e7de:	9a01      	ldr	r2, [sp, #4]
 800e7e0:	50a9      	str	r1, [r5, r2]
 800e7e2:	3504      	adds	r5, #4
 800e7e4:	e79a      	b.n	800e71c <__multiply+0x7c>
 800e7e6:	3e01      	subs	r6, #1
 800e7e8:	e79c      	b.n	800e724 <__multiply+0x84>
 800e7ea:	bf00      	nop
 800e7ec:	0801f428 	.word	0x0801f428
 800e7f0:	0801f4b4 	.word	0x0801f4b4

0800e7f4 <__pow5mult>:
 800e7f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7f8:	4615      	mov	r5, r2
 800e7fa:	f012 0203 	ands.w	r2, r2, #3
 800e7fe:	4606      	mov	r6, r0
 800e800:	460f      	mov	r7, r1
 800e802:	d007      	beq.n	800e814 <__pow5mult+0x20>
 800e804:	4c25      	ldr	r4, [pc, #148]	; (800e89c <__pow5mult+0xa8>)
 800e806:	3a01      	subs	r2, #1
 800e808:	2300      	movs	r3, #0
 800e80a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e80e:	f7ff fe51 	bl	800e4b4 <__multadd>
 800e812:	4607      	mov	r7, r0
 800e814:	10ad      	asrs	r5, r5, #2
 800e816:	d03d      	beq.n	800e894 <__pow5mult+0xa0>
 800e818:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e81a:	b97c      	cbnz	r4, 800e83c <__pow5mult+0x48>
 800e81c:	2010      	movs	r0, #16
 800e81e:	f7ff fdcd 	bl	800e3bc <malloc>
 800e822:	4602      	mov	r2, r0
 800e824:	6270      	str	r0, [r6, #36]	; 0x24
 800e826:	b928      	cbnz	r0, 800e834 <__pow5mult+0x40>
 800e828:	4b1d      	ldr	r3, [pc, #116]	; (800e8a0 <__pow5mult+0xac>)
 800e82a:	481e      	ldr	r0, [pc, #120]	; (800e8a4 <__pow5mult+0xb0>)
 800e82c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e830:	f000 fd2c 	bl	800f28c <__assert_func>
 800e834:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e838:	6004      	str	r4, [r0, #0]
 800e83a:	60c4      	str	r4, [r0, #12]
 800e83c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e840:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e844:	b94c      	cbnz	r4, 800e85a <__pow5mult+0x66>
 800e846:	f240 2171 	movw	r1, #625	; 0x271
 800e84a:	4630      	mov	r0, r6
 800e84c:	f7ff ff12 	bl	800e674 <__i2b>
 800e850:	2300      	movs	r3, #0
 800e852:	f8c8 0008 	str.w	r0, [r8, #8]
 800e856:	4604      	mov	r4, r0
 800e858:	6003      	str	r3, [r0, #0]
 800e85a:	f04f 0900 	mov.w	r9, #0
 800e85e:	07eb      	lsls	r3, r5, #31
 800e860:	d50a      	bpl.n	800e878 <__pow5mult+0x84>
 800e862:	4639      	mov	r1, r7
 800e864:	4622      	mov	r2, r4
 800e866:	4630      	mov	r0, r6
 800e868:	f7ff ff1a 	bl	800e6a0 <__multiply>
 800e86c:	4639      	mov	r1, r7
 800e86e:	4680      	mov	r8, r0
 800e870:	4630      	mov	r0, r6
 800e872:	f7ff fdfd 	bl	800e470 <_Bfree>
 800e876:	4647      	mov	r7, r8
 800e878:	106d      	asrs	r5, r5, #1
 800e87a:	d00b      	beq.n	800e894 <__pow5mult+0xa0>
 800e87c:	6820      	ldr	r0, [r4, #0]
 800e87e:	b938      	cbnz	r0, 800e890 <__pow5mult+0x9c>
 800e880:	4622      	mov	r2, r4
 800e882:	4621      	mov	r1, r4
 800e884:	4630      	mov	r0, r6
 800e886:	f7ff ff0b 	bl	800e6a0 <__multiply>
 800e88a:	6020      	str	r0, [r4, #0]
 800e88c:	f8c0 9000 	str.w	r9, [r0]
 800e890:	4604      	mov	r4, r0
 800e892:	e7e4      	b.n	800e85e <__pow5mult+0x6a>
 800e894:	4638      	mov	r0, r7
 800e896:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e89a:	bf00      	nop
 800e89c:	0801f600 	.word	0x0801f600
 800e8a0:	0801f3b6 	.word	0x0801f3b6
 800e8a4:	0801f4b4 	.word	0x0801f4b4

0800e8a8 <__lshift>:
 800e8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8ac:	460c      	mov	r4, r1
 800e8ae:	6849      	ldr	r1, [r1, #4]
 800e8b0:	6923      	ldr	r3, [r4, #16]
 800e8b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e8b6:	68a3      	ldr	r3, [r4, #8]
 800e8b8:	4607      	mov	r7, r0
 800e8ba:	4691      	mov	r9, r2
 800e8bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e8c0:	f108 0601 	add.w	r6, r8, #1
 800e8c4:	42b3      	cmp	r3, r6
 800e8c6:	db0b      	blt.n	800e8e0 <__lshift+0x38>
 800e8c8:	4638      	mov	r0, r7
 800e8ca:	f7ff fd91 	bl	800e3f0 <_Balloc>
 800e8ce:	4605      	mov	r5, r0
 800e8d0:	b948      	cbnz	r0, 800e8e6 <__lshift+0x3e>
 800e8d2:	4602      	mov	r2, r0
 800e8d4:	4b2a      	ldr	r3, [pc, #168]	; (800e980 <__lshift+0xd8>)
 800e8d6:	482b      	ldr	r0, [pc, #172]	; (800e984 <__lshift+0xdc>)
 800e8d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e8dc:	f000 fcd6 	bl	800f28c <__assert_func>
 800e8e0:	3101      	adds	r1, #1
 800e8e2:	005b      	lsls	r3, r3, #1
 800e8e4:	e7ee      	b.n	800e8c4 <__lshift+0x1c>
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	f100 0114 	add.w	r1, r0, #20
 800e8ec:	f100 0210 	add.w	r2, r0, #16
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	4553      	cmp	r3, sl
 800e8f4:	db37      	blt.n	800e966 <__lshift+0xbe>
 800e8f6:	6920      	ldr	r0, [r4, #16]
 800e8f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e8fc:	f104 0314 	add.w	r3, r4, #20
 800e900:	f019 091f 	ands.w	r9, r9, #31
 800e904:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e908:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e90c:	d02f      	beq.n	800e96e <__lshift+0xc6>
 800e90e:	f1c9 0e20 	rsb	lr, r9, #32
 800e912:	468a      	mov	sl, r1
 800e914:	f04f 0c00 	mov.w	ip, #0
 800e918:	681a      	ldr	r2, [r3, #0]
 800e91a:	fa02 f209 	lsl.w	r2, r2, r9
 800e91e:	ea42 020c 	orr.w	r2, r2, ip
 800e922:	f84a 2b04 	str.w	r2, [sl], #4
 800e926:	f853 2b04 	ldr.w	r2, [r3], #4
 800e92a:	4298      	cmp	r0, r3
 800e92c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e930:	d8f2      	bhi.n	800e918 <__lshift+0x70>
 800e932:	1b03      	subs	r3, r0, r4
 800e934:	3b15      	subs	r3, #21
 800e936:	f023 0303 	bic.w	r3, r3, #3
 800e93a:	3304      	adds	r3, #4
 800e93c:	f104 0215 	add.w	r2, r4, #21
 800e940:	4290      	cmp	r0, r2
 800e942:	bf38      	it	cc
 800e944:	2304      	movcc	r3, #4
 800e946:	f841 c003 	str.w	ip, [r1, r3]
 800e94a:	f1bc 0f00 	cmp.w	ip, #0
 800e94e:	d001      	beq.n	800e954 <__lshift+0xac>
 800e950:	f108 0602 	add.w	r6, r8, #2
 800e954:	3e01      	subs	r6, #1
 800e956:	4638      	mov	r0, r7
 800e958:	612e      	str	r6, [r5, #16]
 800e95a:	4621      	mov	r1, r4
 800e95c:	f7ff fd88 	bl	800e470 <_Bfree>
 800e960:	4628      	mov	r0, r5
 800e962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e966:	f842 0f04 	str.w	r0, [r2, #4]!
 800e96a:	3301      	adds	r3, #1
 800e96c:	e7c1      	b.n	800e8f2 <__lshift+0x4a>
 800e96e:	3904      	subs	r1, #4
 800e970:	f853 2b04 	ldr.w	r2, [r3], #4
 800e974:	f841 2f04 	str.w	r2, [r1, #4]!
 800e978:	4298      	cmp	r0, r3
 800e97a:	d8f9      	bhi.n	800e970 <__lshift+0xc8>
 800e97c:	e7ea      	b.n	800e954 <__lshift+0xac>
 800e97e:	bf00      	nop
 800e980:	0801f428 	.word	0x0801f428
 800e984:	0801f4b4 	.word	0x0801f4b4

0800e988 <__mcmp>:
 800e988:	b530      	push	{r4, r5, lr}
 800e98a:	6902      	ldr	r2, [r0, #16]
 800e98c:	690c      	ldr	r4, [r1, #16]
 800e98e:	1b12      	subs	r2, r2, r4
 800e990:	d10e      	bne.n	800e9b0 <__mcmp+0x28>
 800e992:	f100 0314 	add.w	r3, r0, #20
 800e996:	3114      	adds	r1, #20
 800e998:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e99c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e9a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e9a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e9a8:	42a5      	cmp	r5, r4
 800e9aa:	d003      	beq.n	800e9b4 <__mcmp+0x2c>
 800e9ac:	d305      	bcc.n	800e9ba <__mcmp+0x32>
 800e9ae:	2201      	movs	r2, #1
 800e9b0:	4610      	mov	r0, r2
 800e9b2:	bd30      	pop	{r4, r5, pc}
 800e9b4:	4283      	cmp	r3, r0
 800e9b6:	d3f3      	bcc.n	800e9a0 <__mcmp+0x18>
 800e9b8:	e7fa      	b.n	800e9b0 <__mcmp+0x28>
 800e9ba:	f04f 32ff 	mov.w	r2, #4294967295
 800e9be:	e7f7      	b.n	800e9b0 <__mcmp+0x28>

0800e9c0 <__mdiff>:
 800e9c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9c4:	460c      	mov	r4, r1
 800e9c6:	4606      	mov	r6, r0
 800e9c8:	4611      	mov	r1, r2
 800e9ca:	4620      	mov	r0, r4
 800e9cc:	4690      	mov	r8, r2
 800e9ce:	f7ff ffdb 	bl	800e988 <__mcmp>
 800e9d2:	1e05      	subs	r5, r0, #0
 800e9d4:	d110      	bne.n	800e9f8 <__mdiff+0x38>
 800e9d6:	4629      	mov	r1, r5
 800e9d8:	4630      	mov	r0, r6
 800e9da:	f7ff fd09 	bl	800e3f0 <_Balloc>
 800e9de:	b930      	cbnz	r0, 800e9ee <__mdiff+0x2e>
 800e9e0:	4b3a      	ldr	r3, [pc, #232]	; (800eacc <__mdiff+0x10c>)
 800e9e2:	4602      	mov	r2, r0
 800e9e4:	f240 2132 	movw	r1, #562	; 0x232
 800e9e8:	4839      	ldr	r0, [pc, #228]	; (800ead0 <__mdiff+0x110>)
 800e9ea:	f000 fc4f 	bl	800f28c <__assert_func>
 800e9ee:	2301      	movs	r3, #1
 800e9f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e9f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9f8:	bfa4      	itt	ge
 800e9fa:	4643      	movge	r3, r8
 800e9fc:	46a0      	movge	r8, r4
 800e9fe:	4630      	mov	r0, r6
 800ea00:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ea04:	bfa6      	itte	ge
 800ea06:	461c      	movge	r4, r3
 800ea08:	2500      	movge	r5, #0
 800ea0a:	2501      	movlt	r5, #1
 800ea0c:	f7ff fcf0 	bl	800e3f0 <_Balloc>
 800ea10:	b920      	cbnz	r0, 800ea1c <__mdiff+0x5c>
 800ea12:	4b2e      	ldr	r3, [pc, #184]	; (800eacc <__mdiff+0x10c>)
 800ea14:	4602      	mov	r2, r0
 800ea16:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ea1a:	e7e5      	b.n	800e9e8 <__mdiff+0x28>
 800ea1c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ea20:	6926      	ldr	r6, [r4, #16]
 800ea22:	60c5      	str	r5, [r0, #12]
 800ea24:	f104 0914 	add.w	r9, r4, #20
 800ea28:	f108 0514 	add.w	r5, r8, #20
 800ea2c:	f100 0e14 	add.w	lr, r0, #20
 800ea30:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ea34:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ea38:	f108 0210 	add.w	r2, r8, #16
 800ea3c:	46f2      	mov	sl, lr
 800ea3e:	2100      	movs	r1, #0
 800ea40:	f859 3b04 	ldr.w	r3, [r9], #4
 800ea44:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ea48:	fa1f f883 	uxth.w	r8, r3
 800ea4c:	fa11 f18b 	uxtah	r1, r1, fp
 800ea50:	0c1b      	lsrs	r3, r3, #16
 800ea52:	eba1 0808 	sub.w	r8, r1, r8
 800ea56:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ea5a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ea5e:	fa1f f888 	uxth.w	r8, r8
 800ea62:	1419      	asrs	r1, r3, #16
 800ea64:	454e      	cmp	r6, r9
 800ea66:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ea6a:	f84a 3b04 	str.w	r3, [sl], #4
 800ea6e:	d8e7      	bhi.n	800ea40 <__mdiff+0x80>
 800ea70:	1b33      	subs	r3, r6, r4
 800ea72:	3b15      	subs	r3, #21
 800ea74:	f023 0303 	bic.w	r3, r3, #3
 800ea78:	3304      	adds	r3, #4
 800ea7a:	3415      	adds	r4, #21
 800ea7c:	42a6      	cmp	r6, r4
 800ea7e:	bf38      	it	cc
 800ea80:	2304      	movcc	r3, #4
 800ea82:	441d      	add	r5, r3
 800ea84:	4473      	add	r3, lr
 800ea86:	469e      	mov	lr, r3
 800ea88:	462e      	mov	r6, r5
 800ea8a:	4566      	cmp	r6, ip
 800ea8c:	d30e      	bcc.n	800eaac <__mdiff+0xec>
 800ea8e:	f10c 0203 	add.w	r2, ip, #3
 800ea92:	1b52      	subs	r2, r2, r5
 800ea94:	f022 0203 	bic.w	r2, r2, #3
 800ea98:	3d03      	subs	r5, #3
 800ea9a:	45ac      	cmp	ip, r5
 800ea9c:	bf38      	it	cc
 800ea9e:	2200      	movcc	r2, #0
 800eaa0:	441a      	add	r2, r3
 800eaa2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800eaa6:	b17b      	cbz	r3, 800eac8 <__mdiff+0x108>
 800eaa8:	6107      	str	r7, [r0, #16]
 800eaaa:	e7a3      	b.n	800e9f4 <__mdiff+0x34>
 800eaac:	f856 8b04 	ldr.w	r8, [r6], #4
 800eab0:	fa11 f288 	uxtah	r2, r1, r8
 800eab4:	1414      	asrs	r4, r2, #16
 800eab6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800eaba:	b292      	uxth	r2, r2
 800eabc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800eac0:	f84e 2b04 	str.w	r2, [lr], #4
 800eac4:	1421      	asrs	r1, r4, #16
 800eac6:	e7e0      	b.n	800ea8a <__mdiff+0xca>
 800eac8:	3f01      	subs	r7, #1
 800eaca:	e7ea      	b.n	800eaa2 <__mdiff+0xe2>
 800eacc:	0801f428 	.word	0x0801f428
 800ead0:	0801f4b4 	.word	0x0801f4b4

0800ead4 <__ulp>:
 800ead4:	b082      	sub	sp, #8
 800ead6:	ed8d 0b00 	vstr	d0, [sp]
 800eada:	9b01      	ldr	r3, [sp, #4]
 800eadc:	4912      	ldr	r1, [pc, #72]	; (800eb28 <__ulp+0x54>)
 800eade:	4019      	ands	r1, r3
 800eae0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800eae4:	2900      	cmp	r1, #0
 800eae6:	dd05      	ble.n	800eaf4 <__ulp+0x20>
 800eae8:	2200      	movs	r2, #0
 800eaea:	460b      	mov	r3, r1
 800eaec:	ec43 2b10 	vmov	d0, r2, r3
 800eaf0:	b002      	add	sp, #8
 800eaf2:	4770      	bx	lr
 800eaf4:	4249      	negs	r1, r1
 800eaf6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800eafa:	ea4f 5021 	mov.w	r0, r1, asr #20
 800eafe:	f04f 0200 	mov.w	r2, #0
 800eb02:	f04f 0300 	mov.w	r3, #0
 800eb06:	da04      	bge.n	800eb12 <__ulp+0x3e>
 800eb08:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800eb0c:	fa41 f300 	asr.w	r3, r1, r0
 800eb10:	e7ec      	b.n	800eaec <__ulp+0x18>
 800eb12:	f1a0 0114 	sub.w	r1, r0, #20
 800eb16:	291e      	cmp	r1, #30
 800eb18:	bfda      	itte	le
 800eb1a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800eb1e:	fa20 f101 	lsrle.w	r1, r0, r1
 800eb22:	2101      	movgt	r1, #1
 800eb24:	460a      	mov	r2, r1
 800eb26:	e7e1      	b.n	800eaec <__ulp+0x18>
 800eb28:	7ff00000 	.word	0x7ff00000

0800eb2c <__b2d>:
 800eb2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb2e:	6905      	ldr	r5, [r0, #16]
 800eb30:	f100 0714 	add.w	r7, r0, #20
 800eb34:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800eb38:	1f2e      	subs	r6, r5, #4
 800eb3a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800eb3e:	4620      	mov	r0, r4
 800eb40:	f7ff fd48 	bl	800e5d4 <__hi0bits>
 800eb44:	f1c0 0320 	rsb	r3, r0, #32
 800eb48:	280a      	cmp	r0, #10
 800eb4a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ebc8 <__b2d+0x9c>
 800eb4e:	600b      	str	r3, [r1, #0]
 800eb50:	dc14      	bgt.n	800eb7c <__b2d+0x50>
 800eb52:	f1c0 0e0b 	rsb	lr, r0, #11
 800eb56:	fa24 f10e 	lsr.w	r1, r4, lr
 800eb5a:	42b7      	cmp	r7, r6
 800eb5c:	ea41 030c 	orr.w	r3, r1, ip
 800eb60:	bf34      	ite	cc
 800eb62:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800eb66:	2100      	movcs	r1, #0
 800eb68:	3015      	adds	r0, #21
 800eb6a:	fa04 f000 	lsl.w	r0, r4, r0
 800eb6e:	fa21 f10e 	lsr.w	r1, r1, lr
 800eb72:	ea40 0201 	orr.w	r2, r0, r1
 800eb76:	ec43 2b10 	vmov	d0, r2, r3
 800eb7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb7c:	42b7      	cmp	r7, r6
 800eb7e:	bf3a      	itte	cc
 800eb80:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800eb84:	f1a5 0608 	subcc.w	r6, r5, #8
 800eb88:	2100      	movcs	r1, #0
 800eb8a:	380b      	subs	r0, #11
 800eb8c:	d017      	beq.n	800ebbe <__b2d+0x92>
 800eb8e:	f1c0 0c20 	rsb	ip, r0, #32
 800eb92:	fa04 f500 	lsl.w	r5, r4, r0
 800eb96:	42be      	cmp	r6, r7
 800eb98:	fa21 f40c 	lsr.w	r4, r1, ip
 800eb9c:	ea45 0504 	orr.w	r5, r5, r4
 800eba0:	bf8c      	ite	hi
 800eba2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800eba6:	2400      	movls	r4, #0
 800eba8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ebac:	fa01 f000 	lsl.w	r0, r1, r0
 800ebb0:	fa24 f40c 	lsr.w	r4, r4, ip
 800ebb4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ebb8:	ea40 0204 	orr.w	r2, r0, r4
 800ebbc:	e7db      	b.n	800eb76 <__b2d+0x4a>
 800ebbe:	ea44 030c 	orr.w	r3, r4, ip
 800ebc2:	460a      	mov	r2, r1
 800ebc4:	e7d7      	b.n	800eb76 <__b2d+0x4a>
 800ebc6:	bf00      	nop
 800ebc8:	3ff00000 	.word	0x3ff00000

0800ebcc <__d2b>:
 800ebcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ebd0:	4689      	mov	r9, r1
 800ebd2:	2101      	movs	r1, #1
 800ebd4:	ec57 6b10 	vmov	r6, r7, d0
 800ebd8:	4690      	mov	r8, r2
 800ebda:	f7ff fc09 	bl	800e3f0 <_Balloc>
 800ebde:	4604      	mov	r4, r0
 800ebe0:	b930      	cbnz	r0, 800ebf0 <__d2b+0x24>
 800ebe2:	4602      	mov	r2, r0
 800ebe4:	4b25      	ldr	r3, [pc, #148]	; (800ec7c <__d2b+0xb0>)
 800ebe6:	4826      	ldr	r0, [pc, #152]	; (800ec80 <__d2b+0xb4>)
 800ebe8:	f240 310a 	movw	r1, #778	; 0x30a
 800ebec:	f000 fb4e 	bl	800f28c <__assert_func>
 800ebf0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ebf4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ebf8:	bb35      	cbnz	r5, 800ec48 <__d2b+0x7c>
 800ebfa:	2e00      	cmp	r6, #0
 800ebfc:	9301      	str	r3, [sp, #4]
 800ebfe:	d028      	beq.n	800ec52 <__d2b+0x86>
 800ec00:	4668      	mov	r0, sp
 800ec02:	9600      	str	r6, [sp, #0]
 800ec04:	f7ff fd06 	bl	800e614 <__lo0bits>
 800ec08:	9900      	ldr	r1, [sp, #0]
 800ec0a:	b300      	cbz	r0, 800ec4e <__d2b+0x82>
 800ec0c:	9a01      	ldr	r2, [sp, #4]
 800ec0e:	f1c0 0320 	rsb	r3, r0, #32
 800ec12:	fa02 f303 	lsl.w	r3, r2, r3
 800ec16:	430b      	orrs	r3, r1
 800ec18:	40c2      	lsrs	r2, r0
 800ec1a:	6163      	str	r3, [r4, #20]
 800ec1c:	9201      	str	r2, [sp, #4]
 800ec1e:	9b01      	ldr	r3, [sp, #4]
 800ec20:	61a3      	str	r3, [r4, #24]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	bf14      	ite	ne
 800ec26:	2202      	movne	r2, #2
 800ec28:	2201      	moveq	r2, #1
 800ec2a:	6122      	str	r2, [r4, #16]
 800ec2c:	b1d5      	cbz	r5, 800ec64 <__d2b+0x98>
 800ec2e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ec32:	4405      	add	r5, r0
 800ec34:	f8c9 5000 	str.w	r5, [r9]
 800ec38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ec3c:	f8c8 0000 	str.w	r0, [r8]
 800ec40:	4620      	mov	r0, r4
 800ec42:	b003      	add	sp, #12
 800ec44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ec4c:	e7d5      	b.n	800ebfa <__d2b+0x2e>
 800ec4e:	6161      	str	r1, [r4, #20]
 800ec50:	e7e5      	b.n	800ec1e <__d2b+0x52>
 800ec52:	a801      	add	r0, sp, #4
 800ec54:	f7ff fcde 	bl	800e614 <__lo0bits>
 800ec58:	9b01      	ldr	r3, [sp, #4]
 800ec5a:	6163      	str	r3, [r4, #20]
 800ec5c:	2201      	movs	r2, #1
 800ec5e:	6122      	str	r2, [r4, #16]
 800ec60:	3020      	adds	r0, #32
 800ec62:	e7e3      	b.n	800ec2c <__d2b+0x60>
 800ec64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ec68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ec6c:	f8c9 0000 	str.w	r0, [r9]
 800ec70:	6918      	ldr	r0, [r3, #16]
 800ec72:	f7ff fcaf 	bl	800e5d4 <__hi0bits>
 800ec76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ec7a:	e7df      	b.n	800ec3c <__d2b+0x70>
 800ec7c:	0801f428 	.word	0x0801f428
 800ec80:	0801f4b4 	.word	0x0801f4b4

0800ec84 <__ratio>:
 800ec84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec88:	4688      	mov	r8, r1
 800ec8a:	4669      	mov	r1, sp
 800ec8c:	4681      	mov	r9, r0
 800ec8e:	f7ff ff4d 	bl	800eb2c <__b2d>
 800ec92:	a901      	add	r1, sp, #4
 800ec94:	4640      	mov	r0, r8
 800ec96:	ec55 4b10 	vmov	r4, r5, d0
 800ec9a:	f7ff ff47 	bl	800eb2c <__b2d>
 800ec9e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eca2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800eca6:	eba3 0c02 	sub.w	ip, r3, r2
 800ecaa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ecae:	1a9b      	subs	r3, r3, r2
 800ecb0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ecb4:	ec51 0b10 	vmov	r0, r1, d0
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	bfd6      	itet	le
 800ecbc:	460a      	movle	r2, r1
 800ecbe:	462a      	movgt	r2, r5
 800ecc0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ecc4:	468b      	mov	fp, r1
 800ecc6:	462f      	mov	r7, r5
 800ecc8:	bfd4      	ite	le
 800ecca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ecce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ecd2:	4620      	mov	r0, r4
 800ecd4:	ee10 2a10 	vmov	r2, s0
 800ecd8:	465b      	mov	r3, fp
 800ecda:	4639      	mov	r1, r7
 800ecdc:	f7f1 fdb6 	bl	800084c <__aeabi_ddiv>
 800ece0:	ec41 0b10 	vmov	d0, r0, r1
 800ece4:	b003      	add	sp, #12
 800ece6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ecea <__copybits>:
 800ecea:	3901      	subs	r1, #1
 800ecec:	b570      	push	{r4, r5, r6, lr}
 800ecee:	1149      	asrs	r1, r1, #5
 800ecf0:	6914      	ldr	r4, [r2, #16]
 800ecf2:	3101      	adds	r1, #1
 800ecf4:	f102 0314 	add.w	r3, r2, #20
 800ecf8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ecfc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ed00:	1f05      	subs	r5, r0, #4
 800ed02:	42a3      	cmp	r3, r4
 800ed04:	d30c      	bcc.n	800ed20 <__copybits+0x36>
 800ed06:	1aa3      	subs	r3, r4, r2
 800ed08:	3b11      	subs	r3, #17
 800ed0a:	f023 0303 	bic.w	r3, r3, #3
 800ed0e:	3211      	adds	r2, #17
 800ed10:	42a2      	cmp	r2, r4
 800ed12:	bf88      	it	hi
 800ed14:	2300      	movhi	r3, #0
 800ed16:	4418      	add	r0, r3
 800ed18:	2300      	movs	r3, #0
 800ed1a:	4288      	cmp	r0, r1
 800ed1c:	d305      	bcc.n	800ed2a <__copybits+0x40>
 800ed1e:	bd70      	pop	{r4, r5, r6, pc}
 800ed20:	f853 6b04 	ldr.w	r6, [r3], #4
 800ed24:	f845 6f04 	str.w	r6, [r5, #4]!
 800ed28:	e7eb      	b.n	800ed02 <__copybits+0x18>
 800ed2a:	f840 3b04 	str.w	r3, [r0], #4
 800ed2e:	e7f4      	b.n	800ed1a <__copybits+0x30>

0800ed30 <__any_on>:
 800ed30:	f100 0214 	add.w	r2, r0, #20
 800ed34:	6900      	ldr	r0, [r0, #16]
 800ed36:	114b      	asrs	r3, r1, #5
 800ed38:	4298      	cmp	r0, r3
 800ed3a:	b510      	push	{r4, lr}
 800ed3c:	db11      	blt.n	800ed62 <__any_on+0x32>
 800ed3e:	dd0a      	ble.n	800ed56 <__any_on+0x26>
 800ed40:	f011 011f 	ands.w	r1, r1, #31
 800ed44:	d007      	beq.n	800ed56 <__any_on+0x26>
 800ed46:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ed4a:	fa24 f001 	lsr.w	r0, r4, r1
 800ed4e:	fa00 f101 	lsl.w	r1, r0, r1
 800ed52:	428c      	cmp	r4, r1
 800ed54:	d10b      	bne.n	800ed6e <__any_on+0x3e>
 800ed56:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ed5a:	4293      	cmp	r3, r2
 800ed5c:	d803      	bhi.n	800ed66 <__any_on+0x36>
 800ed5e:	2000      	movs	r0, #0
 800ed60:	bd10      	pop	{r4, pc}
 800ed62:	4603      	mov	r3, r0
 800ed64:	e7f7      	b.n	800ed56 <__any_on+0x26>
 800ed66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ed6a:	2900      	cmp	r1, #0
 800ed6c:	d0f5      	beq.n	800ed5a <__any_on+0x2a>
 800ed6e:	2001      	movs	r0, #1
 800ed70:	e7f6      	b.n	800ed60 <__any_on+0x30>

0800ed72 <_calloc_r>:
 800ed72:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ed74:	fba1 2402 	umull	r2, r4, r1, r2
 800ed78:	b94c      	cbnz	r4, 800ed8e <_calloc_r+0x1c>
 800ed7a:	4611      	mov	r1, r2
 800ed7c:	9201      	str	r2, [sp, #4]
 800ed7e:	f000 f87b 	bl	800ee78 <_malloc_r>
 800ed82:	9a01      	ldr	r2, [sp, #4]
 800ed84:	4605      	mov	r5, r0
 800ed86:	b930      	cbnz	r0, 800ed96 <_calloc_r+0x24>
 800ed88:	4628      	mov	r0, r5
 800ed8a:	b003      	add	sp, #12
 800ed8c:	bd30      	pop	{r4, r5, pc}
 800ed8e:	220c      	movs	r2, #12
 800ed90:	6002      	str	r2, [r0, #0]
 800ed92:	2500      	movs	r5, #0
 800ed94:	e7f8      	b.n	800ed88 <_calloc_r+0x16>
 800ed96:	4621      	mov	r1, r4
 800ed98:	f7fc fb8c 	bl	800b4b4 <memset>
 800ed9c:	e7f4      	b.n	800ed88 <_calloc_r+0x16>
	...

0800eda0 <_free_r>:
 800eda0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eda2:	2900      	cmp	r1, #0
 800eda4:	d044      	beq.n	800ee30 <_free_r+0x90>
 800eda6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800edaa:	9001      	str	r0, [sp, #4]
 800edac:	2b00      	cmp	r3, #0
 800edae:	f1a1 0404 	sub.w	r4, r1, #4
 800edb2:	bfb8      	it	lt
 800edb4:	18e4      	addlt	r4, r4, r3
 800edb6:	f000 fab3 	bl	800f320 <__malloc_lock>
 800edba:	4a1e      	ldr	r2, [pc, #120]	; (800ee34 <_free_r+0x94>)
 800edbc:	9801      	ldr	r0, [sp, #4]
 800edbe:	6813      	ldr	r3, [r2, #0]
 800edc0:	b933      	cbnz	r3, 800edd0 <_free_r+0x30>
 800edc2:	6063      	str	r3, [r4, #4]
 800edc4:	6014      	str	r4, [r2, #0]
 800edc6:	b003      	add	sp, #12
 800edc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800edcc:	f000 baae 	b.w	800f32c <__malloc_unlock>
 800edd0:	42a3      	cmp	r3, r4
 800edd2:	d908      	bls.n	800ede6 <_free_r+0x46>
 800edd4:	6825      	ldr	r5, [r4, #0]
 800edd6:	1961      	adds	r1, r4, r5
 800edd8:	428b      	cmp	r3, r1
 800edda:	bf01      	itttt	eq
 800eddc:	6819      	ldreq	r1, [r3, #0]
 800edde:	685b      	ldreq	r3, [r3, #4]
 800ede0:	1949      	addeq	r1, r1, r5
 800ede2:	6021      	streq	r1, [r4, #0]
 800ede4:	e7ed      	b.n	800edc2 <_free_r+0x22>
 800ede6:	461a      	mov	r2, r3
 800ede8:	685b      	ldr	r3, [r3, #4]
 800edea:	b10b      	cbz	r3, 800edf0 <_free_r+0x50>
 800edec:	42a3      	cmp	r3, r4
 800edee:	d9fa      	bls.n	800ede6 <_free_r+0x46>
 800edf0:	6811      	ldr	r1, [r2, #0]
 800edf2:	1855      	adds	r5, r2, r1
 800edf4:	42a5      	cmp	r5, r4
 800edf6:	d10b      	bne.n	800ee10 <_free_r+0x70>
 800edf8:	6824      	ldr	r4, [r4, #0]
 800edfa:	4421      	add	r1, r4
 800edfc:	1854      	adds	r4, r2, r1
 800edfe:	42a3      	cmp	r3, r4
 800ee00:	6011      	str	r1, [r2, #0]
 800ee02:	d1e0      	bne.n	800edc6 <_free_r+0x26>
 800ee04:	681c      	ldr	r4, [r3, #0]
 800ee06:	685b      	ldr	r3, [r3, #4]
 800ee08:	6053      	str	r3, [r2, #4]
 800ee0a:	4421      	add	r1, r4
 800ee0c:	6011      	str	r1, [r2, #0]
 800ee0e:	e7da      	b.n	800edc6 <_free_r+0x26>
 800ee10:	d902      	bls.n	800ee18 <_free_r+0x78>
 800ee12:	230c      	movs	r3, #12
 800ee14:	6003      	str	r3, [r0, #0]
 800ee16:	e7d6      	b.n	800edc6 <_free_r+0x26>
 800ee18:	6825      	ldr	r5, [r4, #0]
 800ee1a:	1961      	adds	r1, r4, r5
 800ee1c:	428b      	cmp	r3, r1
 800ee1e:	bf04      	itt	eq
 800ee20:	6819      	ldreq	r1, [r3, #0]
 800ee22:	685b      	ldreq	r3, [r3, #4]
 800ee24:	6063      	str	r3, [r4, #4]
 800ee26:	bf04      	itt	eq
 800ee28:	1949      	addeq	r1, r1, r5
 800ee2a:	6021      	streq	r1, [r4, #0]
 800ee2c:	6054      	str	r4, [r2, #4]
 800ee2e:	e7ca      	b.n	800edc6 <_free_r+0x26>
 800ee30:	b003      	add	sp, #12
 800ee32:	bd30      	pop	{r4, r5, pc}
 800ee34:	20001160 	.word	0x20001160

0800ee38 <sbrk_aligned>:
 800ee38:	b570      	push	{r4, r5, r6, lr}
 800ee3a:	4e0e      	ldr	r6, [pc, #56]	; (800ee74 <sbrk_aligned+0x3c>)
 800ee3c:	460c      	mov	r4, r1
 800ee3e:	6831      	ldr	r1, [r6, #0]
 800ee40:	4605      	mov	r5, r0
 800ee42:	b911      	cbnz	r1, 800ee4a <sbrk_aligned+0x12>
 800ee44:	f000 f9f0 	bl	800f228 <_sbrk_r>
 800ee48:	6030      	str	r0, [r6, #0]
 800ee4a:	4621      	mov	r1, r4
 800ee4c:	4628      	mov	r0, r5
 800ee4e:	f000 f9eb 	bl	800f228 <_sbrk_r>
 800ee52:	1c43      	adds	r3, r0, #1
 800ee54:	d00a      	beq.n	800ee6c <sbrk_aligned+0x34>
 800ee56:	1cc4      	adds	r4, r0, #3
 800ee58:	f024 0403 	bic.w	r4, r4, #3
 800ee5c:	42a0      	cmp	r0, r4
 800ee5e:	d007      	beq.n	800ee70 <sbrk_aligned+0x38>
 800ee60:	1a21      	subs	r1, r4, r0
 800ee62:	4628      	mov	r0, r5
 800ee64:	f000 f9e0 	bl	800f228 <_sbrk_r>
 800ee68:	3001      	adds	r0, #1
 800ee6a:	d101      	bne.n	800ee70 <sbrk_aligned+0x38>
 800ee6c:	f04f 34ff 	mov.w	r4, #4294967295
 800ee70:	4620      	mov	r0, r4
 800ee72:	bd70      	pop	{r4, r5, r6, pc}
 800ee74:	20001164 	.word	0x20001164

0800ee78 <_malloc_r>:
 800ee78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee7c:	1ccd      	adds	r5, r1, #3
 800ee7e:	f025 0503 	bic.w	r5, r5, #3
 800ee82:	3508      	adds	r5, #8
 800ee84:	2d0c      	cmp	r5, #12
 800ee86:	bf38      	it	cc
 800ee88:	250c      	movcc	r5, #12
 800ee8a:	2d00      	cmp	r5, #0
 800ee8c:	4607      	mov	r7, r0
 800ee8e:	db01      	blt.n	800ee94 <_malloc_r+0x1c>
 800ee90:	42a9      	cmp	r1, r5
 800ee92:	d905      	bls.n	800eea0 <_malloc_r+0x28>
 800ee94:	230c      	movs	r3, #12
 800ee96:	603b      	str	r3, [r7, #0]
 800ee98:	2600      	movs	r6, #0
 800ee9a:	4630      	mov	r0, r6
 800ee9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eea0:	4e2e      	ldr	r6, [pc, #184]	; (800ef5c <_malloc_r+0xe4>)
 800eea2:	f000 fa3d 	bl	800f320 <__malloc_lock>
 800eea6:	6833      	ldr	r3, [r6, #0]
 800eea8:	461c      	mov	r4, r3
 800eeaa:	bb34      	cbnz	r4, 800eefa <_malloc_r+0x82>
 800eeac:	4629      	mov	r1, r5
 800eeae:	4638      	mov	r0, r7
 800eeb0:	f7ff ffc2 	bl	800ee38 <sbrk_aligned>
 800eeb4:	1c43      	adds	r3, r0, #1
 800eeb6:	4604      	mov	r4, r0
 800eeb8:	d14d      	bne.n	800ef56 <_malloc_r+0xde>
 800eeba:	6834      	ldr	r4, [r6, #0]
 800eebc:	4626      	mov	r6, r4
 800eebe:	2e00      	cmp	r6, #0
 800eec0:	d140      	bne.n	800ef44 <_malloc_r+0xcc>
 800eec2:	6823      	ldr	r3, [r4, #0]
 800eec4:	4631      	mov	r1, r6
 800eec6:	4638      	mov	r0, r7
 800eec8:	eb04 0803 	add.w	r8, r4, r3
 800eecc:	f000 f9ac 	bl	800f228 <_sbrk_r>
 800eed0:	4580      	cmp	r8, r0
 800eed2:	d13a      	bne.n	800ef4a <_malloc_r+0xd2>
 800eed4:	6821      	ldr	r1, [r4, #0]
 800eed6:	3503      	adds	r5, #3
 800eed8:	1a6d      	subs	r5, r5, r1
 800eeda:	f025 0503 	bic.w	r5, r5, #3
 800eede:	3508      	adds	r5, #8
 800eee0:	2d0c      	cmp	r5, #12
 800eee2:	bf38      	it	cc
 800eee4:	250c      	movcc	r5, #12
 800eee6:	4629      	mov	r1, r5
 800eee8:	4638      	mov	r0, r7
 800eeea:	f7ff ffa5 	bl	800ee38 <sbrk_aligned>
 800eeee:	3001      	adds	r0, #1
 800eef0:	d02b      	beq.n	800ef4a <_malloc_r+0xd2>
 800eef2:	6823      	ldr	r3, [r4, #0]
 800eef4:	442b      	add	r3, r5
 800eef6:	6023      	str	r3, [r4, #0]
 800eef8:	e00e      	b.n	800ef18 <_malloc_r+0xa0>
 800eefa:	6822      	ldr	r2, [r4, #0]
 800eefc:	1b52      	subs	r2, r2, r5
 800eefe:	d41e      	bmi.n	800ef3e <_malloc_r+0xc6>
 800ef00:	2a0b      	cmp	r2, #11
 800ef02:	d916      	bls.n	800ef32 <_malloc_r+0xba>
 800ef04:	1961      	adds	r1, r4, r5
 800ef06:	42a3      	cmp	r3, r4
 800ef08:	6025      	str	r5, [r4, #0]
 800ef0a:	bf18      	it	ne
 800ef0c:	6059      	strne	r1, [r3, #4]
 800ef0e:	6863      	ldr	r3, [r4, #4]
 800ef10:	bf08      	it	eq
 800ef12:	6031      	streq	r1, [r6, #0]
 800ef14:	5162      	str	r2, [r4, r5]
 800ef16:	604b      	str	r3, [r1, #4]
 800ef18:	4638      	mov	r0, r7
 800ef1a:	f104 060b 	add.w	r6, r4, #11
 800ef1e:	f000 fa05 	bl	800f32c <__malloc_unlock>
 800ef22:	f026 0607 	bic.w	r6, r6, #7
 800ef26:	1d23      	adds	r3, r4, #4
 800ef28:	1af2      	subs	r2, r6, r3
 800ef2a:	d0b6      	beq.n	800ee9a <_malloc_r+0x22>
 800ef2c:	1b9b      	subs	r3, r3, r6
 800ef2e:	50a3      	str	r3, [r4, r2]
 800ef30:	e7b3      	b.n	800ee9a <_malloc_r+0x22>
 800ef32:	6862      	ldr	r2, [r4, #4]
 800ef34:	42a3      	cmp	r3, r4
 800ef36:	bf0c      	ite	eq
 800ef38:	6032      	streq	r2, [r6, #0]
 800ef3a:	605a      	strne	r2, [r3, #4]
 800ef3c:	e7ec      	b.n	800ef18 <_malloc_r+0xa0>
 800ef3e:	4623      	mov	r3, r4
 800ef40:	6864      	ldr	r4, [r4, #4]
 800ef42:	e7b2      	b.n	800eeaa <_malloc_r+0x32>
 800ef44:	4634      	mov	r4, r6
 800ef46:	6876      	ldr	r6, [r6, #4]
 800ef48:	e7b9      	b.n	800eebe <_malloc_r+0x46>
 800ef4a:	230c      	movs	r3, #12
 800ef4c:	603b      	str	r3, [r7, #0]
 800ef4e:	4638      	mov	r0, r7
 800ef50:	f000 f9ec 	bl	800f32c <__malloc_unlock>
 800ef54:	e7a1      	b.n	800ee9a <_malloc_r+0x22>
 800ef56:	6025      	str	r5, [r4, #0]
 800ef58:	e7de      	b.n	800ef18 <_malloc_r+0xa0>
 800ef5a:	bf00      	nop
 800ef5c:	20001160 	.word	0x20001160

0800ef60 <__ssputs_r>:
 800ef60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef64:	688e      	ldr	r6, [r1, #8]
 800ef66:	429e      	cmp	r6, r3
 800ef68:	4682      	mov	sl, r0
 800ef6a:	460c      	mov	r4, r1
 800ef6c:	4690      	mov	r8, r2
 800ef6e:	461f      	mov	r7, r3
 800ef70:	d838      	bhi.n	800efe4 <__ssputs_r+0x84>
 800ef72:	898a      	ldrh	r2, [r1, #12]
 800ef74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ef78:	d032      	beq.n	800efe0 <__ssputs_r+0x80>
 800ef7a:	6825      	ldr	r5, [r4, #0]
 800ef7c:	6909      	ldr	r1, [r1, #16]
 800ef7e:	eba5 0901 	sub.w	r9, r5, r1
 800ef82:	6965      	ldr	r5, [r4, #20]
 800ef84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ef88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ef8c:	3301      	adds	r3, #1
 800ef8e:	444b      	add	r3, r9
 800ef90:	106d      	asrs	r5, r5, #1
 800ef92:	429d      	cmp	r5, r3
 800ef94:	bf38      	it	cc
 800ef96:	461d      	movcc	r5, r3
 800ef98:	0553      	lsls	r3, r2, #21
 800ef9a:	d531      	bpl.n	800f000 <__ssputs_r+0xa0>
 800ef9c:	4629      	mov	r1, r5
 800ef9e:	f7ff ff6b 	bl	800ee78 <_malloc_r>
 800efa2:	4606      	mov	r6, r0
 800efa4:	b950      	cbnz	r0, 800efbc <__ssputs_r+0x5c>
 800efa6:	230c      	movs	r3, #12
 800efa8:	f8ca 3000 	str.w	r3, [sl]
 800efac:	89a3      	ldrh	r3, [r4, #12]
 800efae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800efb2:	81a3      	strh	r3, [r4, #12]
 800efb4:	f04f 30ff 	mov.w	r0, #4294967295
 800efb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efbc:	6921      	ldr	r1, [r4, #16]
 800efbe:	464a      	mov	r2, r9
 800efc0:	f7fc fa6a 	bl	800b498 <memcpy>
 800efc4:	89a3      	ldrh	r3, [r4, #12]
 800efc6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800efca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800efce:	81a3      	strh	r3, [r4, #12]
 800efd0:	6126      	str	r6, [r4, #16]
 800efd2:	6165      	str	r5, [r4, #20]
 800efd4:	444e      	add	r6, r9
 800efd6:	eba5 0509 	sub.w	r5, r5, r9
 800efda:	6026      	str	r6, [r4, #0]
 800efdc:	60a5      	str	r5, [r4, #8]
 800efde:	463e      	mov	r6, r7
 800efe0:	42be      	cmp	r6, r7
 800efe2:	d900      	bls.n	800efe6 <__ssputs_r+0x86>
 800efe4:	463e      	mov	r6, r7
 800efe6:	6820      	ldr	r0, [r4, #0]
 800efe8:	4632      	mov	r2, r6
 800efea:	4641      	mov	r1, r8
 800efec:	f000 f97e 	bl	800f2ec <memmove>
 800eff0:	68a3      	ldr	r3, [r4, #8]
 800eff2:	1b9b      	subs	r3, r3, r6
 800eff4:	60a3      	str	r3, [r4, #8]
 800eff6:	6823      	ldr	r3, [r4, #0]
 800eff8:	4433      	add	r3, r6
 800effa:	6023      	str	r3, [r4, #0]
 800effc:	2000      	movs	r0, #0
 800effe:	e7db      	b.n	800efb8 <__ssputs_r+0x58>
 800f000:	462a      	mov	r2, r5
 800f002:	f000 f999 	bl	800f338 <_realloc_r>
 800f006:	4606      	mov	r6, r0
 800f008:	2800      	cmp	r0, #0
 800f00a:	d1e1      	bne.n	800efd0 <__ssputs_r+0x70>
 800f00c:	6921      	ldr	r1, [r4, #16]
 800f00e:	4650      	mov	r0, sl
 800f010:	f7ff fec6 	bl	800eda0 <_free_r>
 800f014:	e7c7      	b.n	800efa6 <__ssputs_r+0x46>
	...

0800f018 <_svfiprintf_r>:
 800f018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f01c:	4698      	mov	r8, r3
 800f01e:	898b      	ldrh	r3, [r1, #12]
 800f020:	061b      	lsls	r3, r3, #24
 800f022:	b09d      	sub	sp, #116	; 0x74
 800f024:	4607      	mov	r7, r0
 800f026:	460d      	mov	r5, r1
 800f028:	4614      	mov	r4, r2
 800f02a:	d50e      	bpl.n	800f04a <_svfiprintf_r+0x32>
 800f02c:	690b      	ldr	r3, [r1, #16]
 800f02e:	b963      	cbnz	r3, 800f04a <_svfiprintf_r+0x32>
 800f030:	2140      	movs	r1, #64	; 0x40
 800f032:	f7ff ff21 	bl	800ee78 <_malloc_r>
 800f036:	6028      	str	r0, [r5, #0]
 800f038:	6128      	str	r0, [r5, #16]
 800f03a:	b920      	cbnz	r0, 800f046 <_svfiprintf_r+0x2e>
 800f03c:	230c      	movs	r3, #12
 800f03e:	603b      	str	r3, [r7, #0]
 800f040:	f04f 30ff 	mov.w	r0, #4294967295
 800f044:	e0d1      	b.n	800f1ea <_svfiprintf_r+0x1d2>
 800f046:	2340      	movs	r3, #64	; 0x40
 800f048:	616b      	str	r3, [r5, #20]
 800f04a:	2300      	movs	r3, #0
 800f04c:	9309      	str	r3, [sp, #36]	; 0x24
 800f04e:	2320      	movs	r3, #32
 800f050:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f054:	f8cd 800c 	str.w	r8, [sp, #12]
 800f058:	2330      	movs	r3, #48	; 0x30
 800f05a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f204 <_svfiprintf_r+0x1ec>
 800f05e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f062:	f04f 0901 	mov.w	r9, #1
 800f066:	4623      	mov	r3, r4
 800f068:	469a      	mov	sl, r3
 800f06a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f06e:	b10a      	cbz	r2, 800f074 <_svfiprintf_r+0x5c>
 800f070:	2a25      	cmp	r2, #37	; 0x25
 800f072:	d1f9      	bne.n	800f068 <_svfiprintf_r+0x50>
 800f074:	ebba 0b04 	subs.w	fp, sl, r4
 800f078:	d00b      	beq.n	800f092 <_svfiprintf_r+0x7a>
 800f07a:	465b      	mov	r3, fp
 800f07c:	4622      	mov	r2, r4
 800f07e:	4629      	mov	r1, r5
 800f080:	4638      	mov	r0, r7
 800f082:	f7ff ff6d 	bl	800ef60 <__ssputs_r>
 800f086:	3001      	adds	r0, #1
 800f088:	f000 80aa 	beq.w	800f1e0 <_svfiprintf_r+0x1c8>
 800f08c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f08e:	445a      	add	r2, fp
 800f090:	9209      	str	r2, [sp, #36]	; 0x24
 800f092:	f89a 3000 	ldrb.w	r3, [sl]
 800f096:	2b00      	cmp	r3, #0
 800f098:	f000 80a2 	beq.w	800f1e0 <_svfiprintf_r+0x1c8>
 800f09c:	2300      	movs	r3, #0
 800f09e:	f04f 32ff 	mov.w	r2, #4294967295
 800f0a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f0a6:	f10a 0a01 	add.w	sl, sl, #1
 800f0aa:	9304      	str	r3, [sp, #16]
 800f0ac:	9307      	str	r3, [sp, #28]
 800f0ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f0b2:	931a      	str	r3, [sp, #104]	; 0x68
 800f0b4:	4654      	mov	r4, sl
 800f0b6:	2205      	movs	r2, #5
 800f0b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0bc:	4851      	ldr	r0, [pc, #324]	; (800f204 <_svfiprintf_r+0x1ec>)
 800f0be:	f7f1 f88f 	bl	80001e0 <memchr>
 800f0c2:	9a04      	ldr	r2, [sp, #16]
 800f0c4:	b9d8      	cbnz	r0, 800f0fe <_svfiprintf_r+0xe6>
 800f0c6:	06d0      	lsls	r0, r2, #27
 800f0c8:	bf44      	itt	mi
 800f0ca:	2320      	movmi	r3, #32
 800f0cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f0d0:	0711      	lsls	r1, r2, #28
 800f0d2:	bf44      	itt	mi
 800f0d4:	232b      	movmi	r3, #43	; 0x2b
 800f0d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f0da:	f89a 3000 	ldrb.w	r3, [sl]
 800f0de:	2b2a      	cmp	r3, #42	; 0x2a
 800f0e0:	d015      	beq.n	800f10e <_svfiprintf_r+0xf6>
 800f0e2:	9a07      	ldr	r2, [sp, #28]
 800f0e4:	4654      	mov	r4, sl
 800f0e6:	2000      	movs	r0, #0
 800f0e8:	f04f 0c0a 	mov.w	ip, #10
 800f0ec:	4621      	mov	r1, r4
 800f0ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f0f2:	3b30      	subs	r3, #48	; 0x30
 800f0f4:	2b09      	cmp	r3, #9
 800f0f6:	d94e      	bls.n	800f196 <_svfiprintf_r+0x17e>
 800f0f8:	b1b0      	cbz	r0, 800f128 <_svfiprintf_r+0x110>
 800f0fa:	9207      	str	r2, [sp, #28]
 800f0fc:	e014      	b.n	800f128 <_svfiprintf_r+0x110>
 800f0fe:	eba0 0308 	sub.w	r3, r0, r8
 800f102:	fa09 f303 	lsl.w	r3, r9, r3
 800f106:	4313      	orrs	r3, r2
 800f108:	9304      	str	r3, [sp, #16]
 800f10a:	46a2      	mov	sl, r4
 800f10c:	e7d2      	b.n	800f0b4 <_svfiprintf_r+0x9c>
 800f10e:	9b03      	ldr	r3, [sp, #12]
 800f110:	1d19      	adds	r1, r3, #4
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	9103      	str	r1, [sp, #12]
 800f116:	2b00      	cmp	r3, #0
 800f118:	bfbb      	ittet	lt
 800f11a:	425b      	neglt	r3, r3
 800f11c:	f042 0202 	orrlt.w	r2, r2, #2
 800f120:	9307      	strge	r3, [sp, #28]
 800f122:	9307      	strlt	r3, [sp, #28]
 800f124:	bfb8      	it	lt
 800f126:	9204      	strlt	r2, [sp, #16]
 800f128:	7823      	ldrb	r3, [r4, #0]
 800f12a:	2b2e      	cmp	r3, #46	; 0x2e
 800f12c:	d10c      	bne.n	800f148 <_svfiprintf_r+0x130>
 800f12e:	7863      	ldrb	r3, [r4, #1]
 800f130:	2b2a      	cmp	r3, #42	; 0x2a
 800f132:	d135      	bne.n	800f1a0 <_svfiprintf_r+0x188>
 800f134:	9b03      	ldr	r3, [sp, #12]
 800f136:	1d1a      	adds	r2, r3, #4
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	9203      	str	r2, [sp, #12]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	bfb8      	it	lt
 800f140:	f04f 33ff 	movlt.w	r3, #4294967295
 800f144:	3402      	adds	r4, #2
 800f146:	9305      	str	r3, [sp, #20]
 800f148:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f214 <_svfiprintf_r+0x1fc>
 800f14c:	7821      	ldrb	r1, [r4, #0]
 800f14e:	2203      	movs	r2, #3
 800f150:	4650      	mov	r0, sl
 800f152:	f7f1 f845 	bl	80001e0 <memchr>
 800f156:	b140      	cbz	r0, 800f16a <_svfiprintf_r+0x152>
 800f158:	2340      	movs	r3, #64	; 0x40
 800f15a:	eba0 000a 	sub.w	r0, r0, sl
 800f15e:	fa03 f000 	lsl.w	r0, r3, r0
 800f162:	9b04      	ldr	r3, [sp, #16]
 800f164:	4303      	orrs	r3, r0
 800f166:	3401      	adds	r4, #1
 800f168:	9304      	str	r3, [sp, #16]
 800f16a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f16e:	4826      	ldr	r0, [pc, #152]	; (800f208 <_svfiprintf_r+0x1f0>)
 800f170:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f174:	2206      	movs	r2, #6
 800f176:	f7f1 f833 	bl	80001e0 <memchr>
 800f17a:	2800      	cmp	r0, #0
 800f17c:	d038      	beq.n	800f1f0 <_svfiprintf_r+0x1d8>
 800f17e:	4b23      	ldr	r3, [pc, #140]	; (800f20c <_svfiprintf_r+0x1f4>)
 800f180:	bb1b      	cbnz	r3, 800f1ca <_svfiprintf_r+0x1b2>
 800f182:	9b03      	ldr	r3, [sp, #12]
 800f184:	3307      	adds	r3, #7
 800f186:	f023 0307 	bic.w	r3, r3, #7
 800f18a:	3308      	adds	r3, #8
 800f18c:	9303      	str	r3, [sp, #12]
 800f18e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f190:	4433      	add	r3, r6
 800f192:	9309      	str	r3, [sp, #36]	; 0x24
 800f194:	e767      	b.n	800f066 <_svfiprintf_r+0x4e>
 800f196:	fb0c 3202 	mla	r2, ip, r2, r3
 800f19a:	460c      	mov	r4, r1
 800f19c:	2001      	movs	r0, #1
 800f19e:	e7a5      	b.n	800f0ec <_svfiprintf_r+0xd4>
 800f1a0:	2300      	movs	r3, #0
 800f1a2:	3401      	adds	r4, #1
 800f1a4:	9305      	str	r3, [sp, #20]
 800f1a6:	4619      	mov	r1, r3
 800f1a8:	f04f 0c0a 	mov.w	ip, #10
 800f1ac:	4620      	mov	r0, r4
 800f1ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f1b2:	3a30      	subs	r2, #48	; 0x30
 800f1b4:	2a09      	cmp	r2, #9
 800f1b6:	d903      	bls.n	800f1c0 <_svfiprintf_r+0x1a8>
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d0c5      	beq.n	800f148 <_svfiprintf_r+0x130>
 800f1bc:	9105      	str	r1, [sp, #20]
 800f1be:	e7c3      	b.n	800f148 <_svfiprintf_r+0x130>
 800f1c0:	fb0c 2101 	mla	r1, ip, r1, r2
 800f1c4:	4604      	mov	r4, r0
 800f1c6:	2301      	movs	r3, #1
 800f1c8:	e7f0      	b.n	800f1ac <_svfiprintf_r+0x194>
 800f1ca:	ab03      	add	r3, sp, #12
 800f1cc:	9300      	str	r3, [sp, #0]
 800f1ce:	462a      	mov	r2, r5
 800f1d0:	4b0f      	ldr	r3, [pc, #60]	; (800f210 <_svfiprintf_r+0x1f8>)
 800f1d2:	a904      	add	r1, sp, #16
 800f1d4:	4638      	mov	r0, r7
 800f1d6:	f7fc fa15 	bl	800b604 <_printf_float>
 800f1da:	1c42      	adds	r2, r0, #1
 800f1dc:	4606      	mov	r6, r0
 800f1de:	d1d6      	bne.n	800f18e <_svfiprintf_r+0x176>
 800f1e0:	89ab      	ldrh	r3, [r5, #12]
 800f1e2:	065b      	lsls	r3, r3, #25
 800f1e4:	f53f af2c 	bmi.w	800f040 <_svfiprintf_r+0x28>
 800f1e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f1ea:	b01d      	add	sp, #116	; 0x74
 800f1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1f0:	ab03      	add	r3, sp, #12
 800f1f2:	9300      	str	r3, [sp, #0]
 800f1f4:	462a      	mov	r2, r5
 800f1f6:	4b06      	ldr	r3, [pc, #24]	; (800f210 <_svfiprintf_r+0x1f8>)
 800f1f8:	a904      	add	r1, sp, #16
 800f1fa:	4638      	mov	r0, r7
 800f1fc:	f7fc fca6 	bl	800bb4c <_printf_i>
 800f200:	e7eb      	b.n	800f1da <_svfiprintf_r+0x1c2>
 800f202:	bf00      	nop
 800f204:	0801f60c 	.word	0x0801f60c
 800f208:	0801f616 	.word	0x0801f616
 800f20c:	0800b605 	.word	0x0800b605
 800f210:	0800ef61 	.word	0x0800ef61
 800f214:	0801f612 	.word	0x0801f612

0800f218 <nan>:
 800f218:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f220 <nan+0x8>
 800f21c:	4770      	bx	lr
 800f21e:	bf00      	nop
 800f220:	00000000 	.word	0x00000000
 800f224:	7ff80000 	.word	0x7ff80000

0800f228 <_sbrk_r>:
 800f228:	b538      	push	{r3, r4, r5, lr}
 800f22a:	4d06      	ldr	r5, [pc, #24]	; (800f244 <_sbrk_r+0x1c>)
 800f22c:	2300      	movs	r3, #0
 800f22e:	4604      	mov	r4, r0
 800f230:	4608      	mov	r0, r1
 800f232:	602b      	str	r3, [r5, #0]
 800f234:	f7f6 fa86 	bl	8005744 <_sbrk>
 800f238:	1c43      	adds	r3, r0, #1
 800f23a:	d102      	bne.n	800f242 <_sbrk_r+0x1a>
 800f23c:	682b      	ldr	r3, [r5, #0]
 800f23e:	b103      	cbz	r3, 800f242 <_sbrk_r+0x1a>
 800f240:	6023      	str	r3, [r4, #0]
 800f242:	bd38      	pop	{r3, r4, r5, pc}
 800f244:	20001168 	.word	0x20001168

0800f248 <strncmp>:
 800f248:	b510      	push	{r4, lr}
 800f24a:	b17a      	cbz	r2, 800f26c <strncmp+0x24>
 800f24c:	4603      	mov	r3, r0
 800f24e:	3901      	subs	r1, #1
 800f250:	1884      	adds	r4, r0, r2
 800f252:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f256:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f25a:	4290      	cmp	r0, r2
 800f25c:	d101      	bne.n	800f262 <strncmp+0x1a>
 800f25e:	42a3      	cmp	r3, r4
 800f260:	d101      	bne.n	800f266 <strncmp+0x1e>
 800f262:	1a80      	subs	r0, r0, r2
 800f264:	bd10      	pop	{r4, pc}
 800f266:	2800      	cmp	r0, #0
 800f268:	d1f3      	bne.n	800f252 <strncmp+0xa>
 800f26a:	e7fa      	b.n	800f262 <strncmp+0x1a>
 800f26c:	4610      	mov	r0, r2
 800f26e:	e7f9      	b.n	800f264 <strncmp+0x1c>

0800f270 <__ascii_wctomb>:
 800f270:	b149      	cbz	r1, 800f286 <__ascii_wctomb+0x16>
 800f272:	2aff      	cmp	r2, #255	; 0xff
 800f274:	bf85      	ittet	hi
 800f276:	238a      	movhi	r3, #138	; 0x8a
 800f278:	6003      	strhi	r3, [r0, #0]
 800f27a:	700a      	strbls	r2, [r1, #0]
 800f27c:	f04f 30ff 	movhi.w	r0, #4294967295
 800f280:	bf98      	it	ls
 800f282:	2001      	movls	r0, #1
 800f284:	4770      	bx	lr
 800f286:	4608      	mov	r0, r1
 800f288:	4770      	bx	lr
	...

0800f28c <__assert_func>:
 800f28c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f28e:	4614      	mov	r4, r2
 800f290:	461a      	mov	r2, r3
 800f292:	4b09      	ldr	r3, [pc, #36]	; (800f2b8 <__assert_func+0x2c>)
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	4605      	mov	r5, r0
 800f298:	68d8      	ldr	r0, [r3, #12]
 800f29a:	b14c      	cbz	r4, 800f2b0 <__assert_func+0x24>
 800f29c:	4b07      	ldr	r3, [pc, #28]	; (800f2bc <__assert_func+0x30>)
 800f29e:	9100      	str	r1, [sp, #0]
 800f2a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f2a4:	4906      	ldr	r1, [pc, #24]	; (800f2c0 <__assert_func+0x34>)
 800f2a6:	462b      	mov	r3, r5
 800f2a8:	f000 f80e 	bl	800f2c8 <fiprintf>
 800f2ac:	f000 fa8c 	bl	800f7c8 <abort>
 800f2b0:	4b04      	ldr	r3, [pc, #16]	; (800f2c4 <__assert_func+0x38>)
 800f2b2:	461c      	mov	r4, r3
 800f2b4:	e7f3      	b.n	800f29e <__assert_func+0x12>
 800f2b6:	bf00      	nop
 800f2b8:	20000060 	.word	0x20000060
 800f2bc:	0801f61d 	.word	0x0801f61d
 800f2c0:	0801f62a 	.word	0x0801f62a
 800f2c4:	0801f658 	.word	0x0801f658

0800f2c8 <fiprintf>:
 800f2c8:	b40e      	push	{r1, r2, r3}
 800f2ca:	b503      	push	{r0, r1, lr}
 800f2cc:	4601      	mov	r1, r0
 800f2ce:	ab03      	add	r3, sp, #12
 800f2d0:	4805      	ldr	r0, [pc, #20]	; (800f2e8 <fiprintf+0x20>)
 800f2d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2d6:	6800      	ldr	r0, [r0, #0]
 800f2d8:	9301      	str	r3, [sp, #4]
 800f2da:	f000 f885 	bl	800f3e8 <_vfiprintf_r>
 800f2de:	b002      	add	sp, #8
 800f2e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f2e4:	b003      	add	sp, #12
 800f2e6:	4770      	bx	lr
 800f2e8:	20000060 	.word	0x20000060

0800f2ec <memmove>:
 800f2ec:	4288      	cmp	r0, r1
 800f2ee:	b510      	push	{r4, lr}
 800f2f0:	eb01 0402 	add.w	r4, r1, r2
 800f2f4:	d902      	bls.n	800f2fc <memmove+0x10>
 800f2f6:	4284      	cmp	r4, r0
 800f2f8:	4623      	mov	r3, r4
 800f2fa:	d807      	bhi.n	800f30c <memmove+0x20>
 800f2fc:	1e43      	subs	r3, r0, #1
 800f2fe:	42a1      	cmp	r1, r4
 800f300:	d008      	beq.n	800f314 <memmove+0x28>
 800f302:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f306:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f30a:	e7f8      	b.n	800f2fe <memmove+0x12>
 800f30c:	4402      	add	r2, r0
 800f30e:	4601      	mov	r1, r0
 800f310:	428a      	cmp	r2, r1
 800f312:	d100      	bne.n	800f316 <memmove+0x2a>
 800f314:	bd10      	pop	{r4, pc}
 800f316:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f31a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f31e:	e7f7      	b.n	800f310 <memmove+0x24>

0800f320 <__malloc_lock>:
 800f320:	4801      	ldr	r0, [pc, #4]	; (800f328 <__malloc_lock+0x8>)
 800f322:	f000 bc11 	b.w	800fb48 <__retarget_lock_acquire_recursive>
 800f326:	bf00      	nop
 800f328:	2000116c 	.word	0x2000116c

0800f32c <__malloc_unlock>:
 800f32c:	4801      	ldr	r0, [pc, #4]	; (800f334 <__malloc_unlock+0x8>)
 800f32e:	f000 bc0c 	b.w	800fb4a <__retarget_lock_release_recursive>
 800f332:	bf00      	nop
 800f334:	2000116c 	.word	0x2000116c

0800f338 <_realloc_r>:
 800f338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f33c:	4680      	mov	r8, r0
 800f33e:	4614      	mov	r4, r2
 800f340:	460e      	mov	r6, r1
 800f342:	b921      	cbnz	r1, 800f34e <_realloc_r+0x16>
 800f344:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f348:	4611      	mov	r1, r2
 800f34a:	f7ff bd95 	b.w	800ee78 <_malloc_r>
 800f34e:	b92a      	cbnz	r2, 800f35c <_realloc_r+0x24>
 800f350:	f7ff fd26 	bl	800eda0 <_free_r>
 800f354:	4625      	mov	r5, r4
 800f356:	4628      	mov	r0, r5
 800f358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f35c:	f000 fc5c 	bl	800fc18 <_malloc_usable_size_r>
 800f360:	4284      	cmp	r4, r0
 800f362:	4607      	mov	r7, r0
 800f364:	d802      	bhi.n	800f36c <_realloc_r+0x34>
 800f366:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f36a:	d812      	bhi.n	800f392 <_realloc_r+0x5a>
 800f36c:	4621      	mov	r1, r4
 800f36e:	4640      	mov	r0, r8
 800f370:	f7ff fd82 	bl	800ee78 <_malloc_r>
 800f374:	4605      	mov	r5, r0
 800f376:	2800      	cmp	r0, #0
 800f378:	d0ed      	beq.n	800f356 <_realloc_r+0x1e>
 800f37a:	42bc      	cmp	r4, r7
 800f37c:	4622      	mov	r2, r4
 800f37e:	4631      	mov	r1, r6
 800f380:	bf28      	it	cs
 800f382:	463a      	movcs	r2, r7
 800f384:	f7fc f888 	bl	800b498 <memcpy>
 800f388:	4631      	mov	r1, r6
 800f38a:	4640      	mov	r0, r8
 800f38c:	f7ff fd08 	bl	800eda0 <_free_r>
 800f390:	e7e1      	b.n	800f356 <_realloc_r+0x1e>
 800f392:	4635      	mov	r5, r6
 800f394:	e7df      	b.n	800f356 <_realloc_r+0x1e>

0800f396 <__sfputc_r>:
 800f396:	6893      	ldr	r3, [r2, #8]
 800f398:	3b01      	subs	r3, #1
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	b410      	push	{r4}
 800f39e:	6093      	str	r3, [r2, #8]
 800f3a0:	da08      	bge.n	800f3b4 <__sfputc_r+0x1e>
 800f3a2:	6994      	ldr	r4, [r2, #24]
 800f3a4:	42a3      	cmp	r3, r4
 800f3a6:	db01      	blt.n	800f3ac <__sfputc_r+0x16>
 800f3a8:	290a      	cmp	r1, #10
 800f3aa:	d103      	bne.n	800f3b4 <__sfputc_r+0x1e>
 800f3ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f3b0:	f000 b94a 	b.w	800f648 <__swbuf_r>
 800f3b4:	6813      	ldr	r3, [r2, #0]
 800f3b6:	1c58      	adds	r0, r3, #1
 800f3b8:	6010      	str	r0, [r2, #0]
 800f3ba:	7019      	strb	r1, [r3, #0]
 800f3bc:	4608      	mov	r0, r1
 800f3be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f3c2:	4770      	bx	lr

0800f3c4 <__sfputs_r>:
 800f3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3c6:	4606      	mov	r6, r0
 800f3c8:	460f      	mov	r7, r1
 800f3ca:	4614      	mov	r4, r2
 800f3cc:	18d5      	adds	r5, r2, r3
 800f3ce:	42ac      	cmp	r4, r5
 800f3d0:	d101      	bne.n	800f3d6 <__sfputs_r+0x12>
 800f3d2:	2000      	movs	r0, #0
 800f3d4:	e007      	b.n	800f3e6 <__sfputs_r+0x22>
 800f3d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3da:	463a      	mov	r2, r7
 800f3dc:	4630      	mov	r0, r6
 800f3de:	f7ff ffda 	bl	800f396 <__sfputc_r>
 800f3e2:	1c43      	adds	r3, r0, #1
 800f3e4:	d1f3      	bne.n	800f3ce <__sfputs_r+0xa>
 800f3e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f3e8 <_vfiprintf_r>:
 800f3e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3ec:	460d      	mov	r5, r1
 800f3ee:	b09d      	sub	sp, #116	; 0x74
 800f3f0:	4614      	mov	r4, r2
 800f3f2:	4698      	mov	r8, r3
 800f3f4:	4606      	mov	r6, r0
 800f3f6:	b118      	cbz	r0, 800f400 <_vfiprintf_r+0x18>
 800f3f8:	6983      	ldr	r3, [r0, #24]
 800f3fa:	b90b      	cbnz	r3, 800f400 <_vfiprintf_r+0x18>
 800f3fc:	f000 fb06 	bl	800fa0c <__sinit>
 800f400:	4b89      	ldr	r3, [pc, #548]	; (800f628 <_vfiprintf_r+0x240>)
 800f402:	429d      	cmp	r5, r3
 800f404:	d11b      	bne.n	800f43e <_vfiprintf_r+0x56>
 800f406:	6875      	ldr	r5, [r6, #4]
 800f408:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f40a:	07d9      	lsls	r1, r3, #31
 800f40c:	d405      	bmi.n	800f41a <_vfiprintf_r+0x32>
 800f40e:	89ab      	ldrh	r3, [r5, #12]
 800f410:	059a      	lsls	r2, r3, #22
 800f412:	d402      	bmi.n	800f41a <_vfiprintf_r+0x32>
 800f414:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f416:	f000 fb97 	bl	800fb48 <__retarget_lock_acquire_recursive>
 800f41a:	89ab      	ldrh	r3, [r5, #12]
 800f41c:	071b      	lsls	r3, r3, #28
 800f41e:	d501      	bpl.n	800f424 <_vfiprintf_r+0x3c>
 800f420:	692b      	ldr	r3, [r5, #16]
 800f422:	b9eb      	cbnz	r3, 800f460 <_vfiprintf_r+0x78>
 800f424:	4629      	mov	r1, r5
 800f426:	4630      	mov	r0, r6
 800f428:	f000 f960 	bl	800f6ec <__swsetup_r>
 800f42c:	b1c0      	cbz	r0, 800f460 <_vfiprintf_r+0x78>
 800f42e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f430:	07dc      	lsls	r4, r3, #31
 800f432:	d50e      	bpl.n	800f452 <_vfiprintf_r+0x6a>
 800f434:	f04f 30ff 	mov.w	r0, #4294967295
 800f438:	b01d      	add	sp, #116	; 0x74
 800f43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f43e:	4b7b      	ldr	r3, [pc, #492]	; (800f62c <_vfiprintf_r+0x244>)
 800f440:	429d      	cmp	r5, r3
 800f442:	d101      	bne.n	800f448 <_vfiprintf_r+0x60>
 800f444:	68b5      	ldr	r5, [r6, #8]
 800f446:	e7df      	b.n	800f408 <_vfiprintf_r+0x20>
 800f448:	4b79      	ldr	r3, [pc, #484]	; (800f630 <_vfiprintf_r+0x248>)
 800f44a:	429d      	cmp	r5, r3
 800f44c:	bf08      	it	eq
 800f44e:	68f5      	ldreq	r5, [r6, #12]
 800f450:	e7da      	b.n	800f408 <_vfiprintf_r+0x20>
 800f452:	89ab      	ldrh	r3, [r5, #12]
 800f454:	0598      	lsls	r0, r3, #22
 800f456:	d4ed      	bmi.n	800f434 <_vfiprintf_r+0x4c>
 800f458:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f45a:	f000 fb76 	bl	800fb4a <__retarget_lock_release_recursive>
 800f45e:	e7e9      	b.n	800f434 <_vfiprintf_r+0x4c>
 800f460:	2300      	movs	r3, #0
 800f462:	9309      	str	r3, [sp, #36]	; 0x24
 800f464:	2320      	movs	r3, #32
 800f466:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f46a:	f8cd 800c 	str.w	r8, [sp, #12]
 800f46e:	2330      	movs	r3, #48	; 0x30
 800f470:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f634 <_vfiprintf_r+0x24c>
 800f474:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f478:	f04f 0901 	mov.w	r9, #1
 800f47c:	4623      	mov	r3, r4
 800f47e:	469a      	mov	sl, r3
 800f480:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f484:	b10a      	cbz	r2, 800f48a <_vfiprintf_r+0xa2>
 800f486:	2a25      	cmp	r2, #37	; 0x25
 800f488:	d1f9      	bne.n	800f47e <_vfiprintf_r+0x96>
 800f48a:	ebba 0b04 	subs.w	fp, sl, r4
 800f48e:	d00b      	beq.n	800f4a8 <_vfiprintf_r+0xc0>
 800f490:	465b      	mov	r3, fp
 800f492:	4622      	mov	r2, r4
 800f494:	4629      	mov	r1, r5
 800f496:	4630      	mov	r0, r6
 800f498:	f7ff ff94 	bl	800f3c4 <__sfputs_r>
 800f49c:	3001      	adds	r0, #1
 800f49e:	f000 80aa 	beq.w	800f5f6 <_vfiprintf_r+0x20e>
 800f4a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f4a4:	445a      	add	r2, fp
 800f4a6:	9209      	str	r2, [sp, #36]	; 0x24
 800f4a8:	f89a 3000 	ldrb.w	r3, [sl]
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	f000 80a2 	beq.w	800f5f6 <_vfiprintf_r+0x20e>
 800f4b2:	2300      	movs	r3, #0
 800f4b4:	f04f 32ff 	mov.w	r2, #4294967295
 800f4b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f4bc:	f10a 0a01 	add.w	sl, sl, #1
 800f4c0:	9304      	str	r3, [sp, #16]
 800f4c2:	9307      	str	r3, [sp, #28]
 800f4c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f4c8:	931a      	str	r3, [sp, #104]	; 0x68
 800f4ca:	4654      	mov	r4, sl
 800f4cc:	2205      	movs	r2, #5
 800f4ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f4d2:	4858      	ldr	r0, [pc, #352]	; (800f634 <_vfiprintf_r+0x24c>)
 800f4d4:	f7f0 fe84 	bl	80001e0 <memchr>
 800f4d8:	9a04      	ldr	r2, [sp, #16]
 800f4da:	b9d8      	cbnz	r0, 800f514 <_vfiprintf_r+0x12c>
 800f4dc:	06d1      	lsls	r1, r2, #27
 800f4de:	bf44      	itt	mi
 800f4e0:	2320      	movmi	r3, #32
 800f4e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f4e6:	0713      	lsls	r3, r2, #28
 800f4e8:	bf44      	itt	mi
 800f4ea:	232b      	movmi	r3, #43	; 0x2b
 800f4ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f4f0:	f89a 3000 	ldrb.w	r3, [sl]
 800f4f4:	2b2a      	cmp	r3, #42	; 0x2a
 800f4f6:	d015      	beq.n	800f524 <_vfiprintf_r+0x13c>
 800f4f8:	9a07      	ldr	r2, [sp, #28]
 800f4fa:	4654      	mov	r4, sl
 800f4fc:	2000      	movs	r0, #0
 800f4fe:	f04f 0c0a 	mov.w	ip, #10
 800f502:	4621      	mov	r1, r4
 800f504:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f508:	3b30      	subs	r3, #48	; 0x30
 800f50a:	2b09      	cmp	r3, #9
 800f50c:	d94e      	bls.n	800f5ac <_vfiprintf_r+0x1c4>
 800f50e:	b1b0      	cbz	r0, 800f53e <_vfiprintf_r+0x156>
 800f510:	9207      	str	r2, [sp, #28]
 800f512:	e014      	b.n	800f53e <_vfiprintf_r+0x156>
 800f514:	eba0 0308 	sub.w	r3, r0, r8
 800f518:	fa09 f303 	lsl.w	r3, r9, r3
 800f51c:	4313      	orrs	r3, r2
 800f51e:	9304      	str	r3, [sp, #16]
 800f520:	46a2      	mov	sl, r4
 800f522:	e7d2      	b.n	800f4ca <_vfiprintf_r+0xe2>
 800f524:	9b03      	ldr	r3, [sp, #12]
 800f526:	1d19      	adds	r1, r3, #4
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	9103      	str	r1, [sp, #12]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	bfbb      	ittet	lt
 800f530:	425b      	neglt	r3, r3
 800f532:	f042 0202 	orrlt.w	r2, r2, #2
 800f536:	9307      	strge	r3, [sp, #28]
 800f538:	9307      	strlt	r3, [sp, #28]
 800f53a:	bfb8      	it	lt
 800f53c:	9204      	strlt	r2, [sp, #16]
 800f53e:	7823      	ldrb	r3, [r4, #0]
 800f540:	2b2e      	cmp	r3, #46	; 0x2e
 800f542:	d10c      	bne.n	800f55e <_vfiprintf_r+0x176>
 800f544:	7863      	ldrb	r3, [r4, #1]
 800f546:	2b2a      	cmp	r3, #42	; 0x2a
 800f548:	d135      	bne.n	800f5b6 <_vfiprintf_r+0x1ce>
 800f54a:	9b03      	ldr	r3, [sp, #12]
 800f54c:	1d1a      	adds	r2, r3, #4
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	9203      	str	r2, [sp, #12]
 800f552:	2b00      	cmp	r3, #0
 800f554:	bfb8      	it	lt
 800f556:	f04f 33ff 	movlt.w	r3, #4294967295
 800f55a:	3402      	adds	r4, #2
 800f55c:	9305      	str	r3, [sp, #20]
 800f55e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f644 <_vfiprintf_r+0x25c>
 800f562:	7821      	ldrb	r1, [r4, #0]
 800f564:	2203      	movs	r2, #3
 800f566:	4650      	mov	r0, sl
 800f568:	f7f0 fe3a 	bl	80001e0 <memchr>
 800f56c:	b140      	cbz	r0, 800f580 <_vfiprintf_r+0x198>
 800f56e:	2340      	movs	r3, #64	; 0x40
 800f570:	eba0 000a 	sub.w	r0, r0, sl
 800f574:	fa03 f000 	lsl.w	r0, r3, r0
 800f578:	9b04      	ldr	r3, [sp, #16]
 800f57a:	4303      	orrs	r3, r0
 800f57c:	3401      	adds	r4, #1
 800f57e:	9304      	str	r3, [sp, #16]
 800f580:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f584:	482c      	ldr	r0, [pc, #176]	; (800f638 <_vfiprintf_r+0x250>)
 800f586:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f58a:	2206      	movs	r2, #6
 800f58c:	f7f0 fe28 	bl	80001e0 <memchr>
 800f590:	2800      	cmp	r0, #0
 800f592:	d03f      	beq.n	800f614 <_vfiprintf_r+0x22c>
 800f594:	4b29      	ldr	r3, [pc, #164]	; (800f63c <_vfiprintf_r+0x254>)
 800f596:	bb1b      	cbnz	r3, 800f5e0 <_vfiprintf_r+0x1f8>
 800f598:	9b03      	ldr	r3, [sp, #12]
 800f59a:	3307      	adds	r3, #7
 800f59c:	f023 0307 	bic.w	r3, r3, #7
 800f5a0:	3308      	adds	r3, #8
 800f5a2:	9303      	str	r3, [sp, #12]
 800f5a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5a6:	443b      	add	r3, r7
 800f5a8:	9309      	str	r3, [sp, #36]	; 0x24
 800f5aa:	e767      	b.n	800f47c <_vfiprintf_r+0x94>
 800f5ac:	fb0c 3202 	mla	r2, ip, r2, r3
 800f5b0:	460c      	mov	r4, r1
 800f5b2:	2001      	movs	r0, #1
 800f5b4:	e7a5      	b.n	800f502 <_vfiprintf_r+0x11a>
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	3401      	adds	r4, #1
 800f5ba:	9305      	str	r3, [sp, #20]
 800f5bc:	4619      	mov	r1, r3
 800f5be:	f04f 0c0a 	mov.w	ip, #10
 800f5c2:	4620      	mov	r0, r4
 800f5c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f5c8:	3a30      	subs	r2, #48	; 0x30
 800f5ca:	2a09      	cmp	r2, #9
 800f5cc:	d903      	bls.n	800f5d6 <_vfiprintf_r+0x1ee>
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d0c5      	beq.n	800f55e <_vfiprintf_r+0x176>
 800f5d2:	9105      	str	r1, [sp, #20]
 800f5d4:	e7c3      	b.n	800f55e <_vfiprintf_r+0x176>
 800f5d6:	fb0c 2101 	mla	r1, ip, r1, r2
 800f5da:	4604      	mov	r4, r0
 800f5dc:	2301      	movs	r3, #1
 800f5de:	e7f0      	b.n	800f5c2 <_vfiprintf_r+0x1da>
 800f5e0:	ab03      	add	r3, sp, #12
 800f5e2:	9300      	str	r3, [sp, #0]
 800f5e4:	462a      	mov	r2, r5
 800f5e6:	4b16      	ldr	r3, [pc, #88]	; (800f640 <_vfiprintf_r+0x258>)
 800f5e8:	a904      	add	r1, sp, #16
 800f5ea:	4630      	mov	r0, r6
 800f5ec:	f7fc f80a 	bl	800b604 <_printf_float>
 800f5f0:	4607      	mov	r7, r0
 800f5f2:	1c78      	adds	r0, r7, #1
 800f5f4:	d1d6      	bne.n	800f5a4 <_vfiprintf_r+0x1bc>
 800f5f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f5f8:	07d9      	lsls	r1, r3, #31
 800f5fa:	d405      	bmi.n	800f608 <_vfiprintf_r+0x220>
 800f5fc:	89ab      	ldrh	r3, [r5, #12]
 800f5fe:	059a      	lsls	r2, r3, #22
 800f600:	d402      	bmi.n	800f608 <_vfiprintf_r+0x220>
 800f602:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f604:	f000 faa1 	bl	800fb4a <__retarget_lock_release_recursive>
 800f608:	89ab      	ldrh	r3, [r5, #12]
 800f60a:	065b      	lsls	r3, r3, #25
 800f60c:	f53f af12 	bmi.w	800f434 <_vfiprintf_r+0x4c>
 800f610:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f612:	e711      	b.n	800f438 <_vfiprintf_r+0x50>
 800f614:	ab03      	add	r3, sp, #12
 800f616:	9300      	str	r3, [sp, #0]
 800f618:	462a      	mov	r2, r5
 800f61a:	4b09      	ldr	r3, [pc, #36]	; (800f640 <_vfiprintf_r+0x258>)
 800f61c:	a904      	add	r1, sp, #16
 800f61e:	4630      	mov	r0, r6
 800f620:	f7fc fa94 	bl	800bb4c <_printf_i>
 800f624:	e7e4      	b.n	800f5f0 <_vfiprintf_r+0x208>
 800f626:	bf00      	nop
 800f628:	0801f67c 	.word	0x0801f67c
 800f62c:	0801f69c 	.word	0x0801f69c
 800f630:	0801f65c 	.word	0x0801f65c
 800f634:	0801f60c 	.word	0x0801f60c
 800f638:	0801f616 	.word	0x0801f616
 800f63c:	0800b605 	.word	0x0800b605
 800f640:	0800f3c5 	.word	0x0800f3c5
 800f644:	0801f612 	.word	0x0801f612

0800f648 <__swbuf_r>:
 800f648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f64a:	460e      	mov	r6, r1
 800f64c:	4614      	mov	r4, r2
 800f64e:	4605      	mov	r5, r0
 800f650:	b118      	cbz	r0, 800f65a <__swbuf_r+0x12>
 800f652:	6983      	ldr	r3, [r0, #24]
 800f654:	b90b      	cbnz	r3, 800f65a <__swbuf_r+0x12>
 800f656:	f000 f9d9 	bl	800fa0c <__sinit>
 800f65a:	4b21      	ldr	r3, [pc, #132]	; (800f6e0 <__swbuf_r+0x98>)
 800f65c:	429c      	cmp	r4, r3
 800f65e:	d12b      	bne.n	800f6b8 <__swbuf_r+0x70>
 800f660:	686c      	ldr	r4, [r5, #4]
 800f662:	69a3      	ldr	r3, [r4, #24]
 800f664:	60a3      	str	r3, [r4, #8]
 800f666:	89a3      	ldrh	r3, [r4, #12]
 800f668:	071a      	lsls	r2, r3, #28
 800f66a:	d52f      	bpl.n	800f6cc <__swbuf_r+0x84>
 800f66c:	6923      	ldr	r3, [r4, #16]
 800f66e:	b36b      	cbz	r3, 800f6cc <__swbuf_r+0x84>
 800f670:	6923      	ldr	r3, [r4, #16]
 800f672:	6820      	ldr	r0, [r4, #0]
 800f674:	1ac0      	subs	r0, r0, r3
 800f676:	6963      	ldr	r3, [r4, #20]
 800f678:	b2f6      	uxtb	r6, r6
 800f67a:	4283      	cmp	r3, r0
 800f67c:	4637      	mov	r7, r6
 800f67e:	dc04      	bgt.n	800f68a <__swbuf_r+0x42>
 800f680:	4621      	mov	r1, r4
 800f682:	4628      	mov	r0, r5
 800f684:	f000 f92e 	bl	800f8e4 <_fflush_r>
 800f688:	bb30      	cbnz	r0, 800f6d8 <__swbuf_r+0x90>
 800f68a:	68a3      	ldr	r3, [r4, #8]
 800f68c:	3b01      	subs	r3, #1
 800f68e:	60a3      	str	r3, [r4, #8]
 800f690:	6823      	ldr	r3, [r4, #0]
 800f692:	1c5a      	adds	r2, r3, #1
 800f694:	6022      	str	r2, [r4, #0]
 800f696:	701e      	strb	r6, [r3, #0]
 800f698:	6963      	ldr	r3, [r4, #20]
 800f69a:	3001      	adds	r0, #1
 800f69c:	4283      	cmp	r3, r0
 800f69e:	d004      	beq.n	800f6aa <__swbuf_r+0x62>
 800f6a0:	89a3      	ldrh	r3, [r4, #12]
 800f6a2:	07db      	lsls	r3, r3, #31
 800f6a4:	d506      	bpl.n	800f6b4 <__swbuf_r+0x6c>
 800f6a6:	2e0a      	cmp	r6, #10
 800f6a8:	d104      	bne.n	800f6b4 <__swbuf_r+0x6c>
 800f6aa:	4621      	mov	r1, r4
 800f6ac:	4628      	mov	r0, r5
 800f6ae:	f000 f919 	bl	800f8e4 <_fflush_r>
 800f6b2:	b988      	cbnz	r0, 800f6d8 <__swbuf_r+0x90>
 800f6b4:	4638      	mov	r0, r7
 800f6b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f6b8:	4b0a      	ldr	r3, [pc, #40]	; (800f6e4 <__swbuf_r+0x9c>)
 800f6ba:	429c      	cmp	r4, r3
 800f6bc:	d101      	bne.n	800f6c2 <__swbuf_r+0x7a>
 800f6be:	68ac      	ldr	r4, [r5, #8]
 800f6c0:	e7cf      	b.n	800f662 <__swbuf_r+0x1a>
 800f6c2:	4b09      	ldr	r3, [pc, #36]	; (800f6e8 <__swbuf_r+0xa0>)
 800f6c4:	429c      	cmp	r4, r3
 800f6c6:	bf08      	it	eq
 800f6c8:	68ec      	ldreq	r4, [r5, #12]
 800f6ca:	e7ca      	b.n	800f662 <__swbuf_r+0x1a>
 800f6cc:	4621      	mov	r1, r4
 800f6ce:	4628      	mov	r0, r5
 800f6d0:	f000 f80c 	bl	800f6ec <__swsetup_r>
 800f6d4:	2800      	cmp	r0, #0
 800f6d6:	d0cb      	beq.n	800f670 <__swbuf_r+0x28>
 800f6d8:	f04f 37ff 	mov.w	r7, #4294967295
 800f6dc:	e7ea      	b.n	800f6b4 <__swbuf_r+0x6c>
 800f6de:	bf00      	nop
 800f6e0:	0801f67c 	.word	0x0801f67c
 800f6e4:	0801f69c 	.word	0x0801f69c
 800f6e8:	0801f65c 	.word	0x0801f65c

0800f6ec <__swsetup_r>:
 800f6ec:	4b32      	ldr	r3, [pc, #200]	; (800f7b8 <__swsetup_r+0xcc>)
 800f6ee:	b570      	push	{r4, r5, r6, lr}
 800f6f0:	681d      	ldr	r5, [r3, #0]
 800f6f2:	4606      	mov	r6, r0
 800f6f4:	460c      	mov	r4, r1
 800f6f6:	b125      	cbz	r5, 800f702 <__swsetup_r+0x16>
 800f6f8:	69ab      	ldr	r3, [r5, #24]
 800f6fa:	b913      	cbnz	r3, 800f702 <__swsetup_r+0x16>
 800f6fc:	4628      	mov	r0, r5
 800f6fe:	f000 f985 	bl	800fa0c <__sinit>
 800f702:	4b2e      	ldr	r3, [pc, #184]	; (800f7bc <__swsetup_r+0xd0>)
 800f704:	429c      	cmp	r4, r3
 800f706:	d10f      	bne.n	800f728 <__swsetup_r+0x3c>
 800f708:	686c      	ldr	r4, [r5, #4]
 800f70a:	89a3      	ldrh	r3, [r4, #12]
 800f70c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f710:	0719      	lsls	r1, r3, #28
 800f712:	d42c      	bmi.n	800f76e <__swsetup_r+0x82>
 800f714:	06dd      	lsls	r5, r3, #27
 800f716:	d411      	bmi.n	800f73c <__swsetup_r+0x50>
 800f718:	2309      	movs	r3, #9
 800f71a:	6033      	str	r3, [r6, #0]
 800f71c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f720:	81a3      	strh	r3, [r4, #12]
 800f722:	f04f 30ff 	mov.w	r0, #4294967295
 800f726:	e03e      	b.n	800f7a6 <__swsetup_r+0xba>
 800f728:	4b25      	ldr	r3, [pc, #148]	; (800f7c0 <__swsetup_r+0xd4>)
 800f72a:	429c      	cmp	r4, r3
 800f72c:	d101      	bne.n	800f732 <__swsetup_r+0x46>
 800f72e:	68ac      	ldr	r4, [r5, #8]
 800f730:	e7eb      	b.n	800f70a <__swsetup_r+0x1e>
 800f732:	4b24      	ldr	r3, [pc, #144]	; (800f7c4 <__swsetup_r+0xd8>)
 800f734:	429c      	cmp	r4, r3
 800f736:	bf08      	it	eq
 800f738:	68ec      	ldreq	r4, [r5, #12]
 800f73a:	e7e6      	b.n	800f70a <__swsetup_r+0x1e>
 800f73c:	0758      	lsls	r0, r3, #29
 800f73e:	d512      	bpl.n	800f766 <__swsetup_r+0x7a>
 800f740:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f742:	b141      	cbz	r1, 800f756 <__swsetup_r+0x6a>
 800f744:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f748:	4299      	cmp	r1, r3
 800f74a:	d002      	beq.n	800f752 <__swsetup_r+0x66>
 800f74c:	4630      	mov	r0, r6
 800f74e:	f7ff fb27 	bl	800eda0 <_free_r>
 800f752:	2300      	movs	r3, #0
 800f754:	6363      	str	r3, [r4, #52]	; 0x34
 800f756:	89a3      	ldrh	r3, [r4, #12]
 800f758:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f75c:	81a3      	strh	r3, [r4, #12]
 800f75e:	2300      	movs	r3, #0
 800f760:	6063      	str	r3, [r4, #4]
 800f762:	6923      	ldr	r3, [r4, #16]
 800f764:	6023      	str	r3, [r4, #0]
 800f766:	89a3      	ldrh	r3, [r4, #12]
 800f768:	f043 0308 	orr.w	r3, r3, #8
 800f76c:	81a3      	strh	r3, [r4, #12]
 800f76e:	6923      	ldr	r3, [r4, #16]
 800f770:	b94b      	cbnz	r3, 800f786 <__swsetup_r+0x9a>
 800f772:	89a3      	ldrh	r3, [r4, #12]
 800f774:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f778:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f77c:	d003      	beq.n	800f786 <__swsetup_r+0x9a>
 800f77e:	4621      	mov	r1, r4
 800f780:	4630      	mov	r0, r6
 800f782:	f000 fa09 	bl	800fb98 <__smakebuf_r>
 800f786:	89a0      	ldrh	r0, [r4, #12]
 800f788:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f78c:	f010 0301 	ands.w	r3, r0, #1
 800f790:	d00a      	beq.n	800f7a8 <__swsetup_r+0xbc>
 800f792:	2300      	movs	r3, #0
 800f794:	60a3      	str	r3, [r4, #8]
 800f796:	6963      	ldr	r3, [r4, #20]
 800f798:	425b      	negs	r3, r3
 800f79a:	61a3      	str	r3, [r4, #24]
 800f79c:	6923      	ldr	r3, [r4, #16]
 800f79e:	b943      	cbnz	r3, 800f7b2 <__swsetup_r+0xc6>
 800f7a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f7a4:	d1ba      	bne.n	800f71c <__swsetup_r+0x30>
 800f7a6:	bd70      	pop	{r4, r5, r6, pc}
 800f7a8:	0781      	lsls	r1, r0, #30
 800f7aa:	bf58      	it	pl
 800f7ac:	6963      	ldrpl	r3, [r4, #20]
 800f7ae:	60a3      	str	r3, [r4, #8]
 800f7b0:	e7f4      	b.n	800f79c <__swsetup_r+0xb0>
 800f7b2:	2000      	movs	r0, #0
 800f7b4:	e7f7      	b.n	800f7a6 <__swsetup_r+0xba>
 800f7b6:	bf00      	nop
 800f7b8:	20000060 	.word	0x20000060
 800f7bc:	0801f67c 	.word	0x0801f67c
 800f7c0:	0801f69c 	.word	0x0801f69c
 800f7c4:	0801f65c 	.word	0x0801f65c

0800f7c8 <abort>:
 800f7c8:	b508      	push	{r3, lr}
 800f7ca:	2006      	movs	r0, #6
 800f7cc:	f000 fa54 	bl	800fc78 <raise>
 800f7d0:	2001      	movs	r0, #1
 800f7d2:	f7f5 ff3f 	bl	8005654 <_exit>
	...

0800f7d8 <__sflush_r>:
 800f7d8:	898a      	ldrh	r2, [r1, #12]
 800f7da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7de:	4605      	mov	r5, r0
 800f7e0:	0710      	lsls	r0, r2, #28
 800f7e2:	460c      	mov	r4, r1
 800f7e4:	d458      	bmi.n	800f898 <__sflush_r+0xc0>
 800f7e6:	684b      	ldr	r3, [r1, #4]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	dc05      	bgt.n	800f7f8 <__sflush_r+0x20>
 800f7ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	dc02      	bgt.n	800f7f8 <__sflush_r+0x20>
 800f7f2:	2000      	movs	r0, #0
 800f7f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f7fa:	2e00      	cmp	r6, #0
 800f7fc:	d0f9      	beq.n	800f7f2 <__sflush_r+0x1a>
 800f7fe:	2300      	movs	r3, #0
 800f800:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f804:	682f      	ldr	r7, [r5, #0]
 800f806:	602b      	str	r3, [r5, #0]
 800f808:	d032      	beq.n	800f870 <__sflush_r+0x98>
 800f80a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f80c:	89a3      	ldrh	r3, [r4, #12]
 800f80e:	075a      	lsls	r2, r3, #29
 800f810:	d505      	bpl.n	800f81e <__sflush_r+0x46>
 800f812:	6863      	ldr	r3, [r4, #4]
 800f814:	1ac0      	subs	r0, r0, r3
 800f816:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f818:	b10b      	cbz	r3, 800f81e <__sflush_r+0x46>
 800f81a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f81c:	1ac0      	subs	r0, r0, r3
 800f81e:	2300      	movs	r3, #0
 800f820:	4602      	mov	r2, r0
 800f822:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f824:	6a21      	ldr	r1, [r4, #32]
 800f826:	4628      	mov	r0, r5
 800f828:	47b0      	blx	r6
 800f82a:	1c43      	adds	r3, r0, #1
 800f82c:	89a3      	ldrh	r3, [r4, #12]
 800f82e:	d106      	bne.n	800f83e <__sflush_r+0x66>
 800f830:	6829      	ldr	r1, [r5, #0]
 800f832:	291d      	cmp	r1, #29
 800f834:	d82c      	bhi.n	800f890 <__sflush_r+0xb8>
 800f836:	4a2a      	ldr	r2, [pc, #168]	; (800f8e0 <__sflush_r+0x108>)
 800f838:	40ca      	lsrs	r2, r1
 800f83a:	07d6      	lsls	r6, r2, #31
 800f83c:	d528      	bpl.n	800f890 <__sflush_r+0xb8>
 800f83e:	2200      	movs	r2, #0
 800f840:	6062      	str	r2, [r4, #4]
 800f842:	04d9      	lsls	r1, r3, #19
 800f844:	6922      	ldr	r2, [r4, #16]
 800f846:	6022      	str	r2, [r4, #0]
 800f848:	d504      	bpl.n	800f854 <__sflush_r+0x7c>
 800f84a:	1c42      	adds	r2, r0, #1
 800f84c:	d101      	bne.n	800f852 <__sflush_r+0x7a>
 800f84e:	682b      	ldr	r3, [r5, #0]
 800f850:	b903      	cbnz	r3, 800f854 <__sflush_r+0x7c>
 800f852:	6560      	str	r0, [r4, #84]	; 0x54
 800f854:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f856:	602f      	str	r7, [r5, #0]
 800f858:	2900      	cmp	r1, #0
 800f85a:	d0ca      	beq.n	800f7f2 <__sflush_r+0x1a>
 800f85c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f860:	4299      	cmp	r1, r3
 800f862:	d002      	beq.n	800f86a <__sflush_r+0x92>
 800f864:	4628      	mov	r0, r5
 800f866:	f7ff fa9b 	bl	800eda0 <_free_r>
 800f86a:	2000      	movs	r0, #0
 800f86c:	6360      	str	r0, [r4, #52]	; 0x34
 800f86e:	e7c1      	b.n	800f7f4 <__sflush_r+0x1c>
 800f870:	6a21      	ldr	r1, [r4, #32]
 800f872:	2301      	movs	r3, #1
 800f874:	4628      	mov	r0, r5
 800f876:	47b0      	blx	r6
 800f878:	1c41      	adds	r1, r0, #1
 800f87a:	d1c7      	bne.n	800f80c <__sflush_r+0x34>
 800f87c:	682b      	ldr	r3, [r5, #0]
 800f87e:	2b00      	cmp	r3, #0
 800f880:	d0c4      	beq.n	800f80c <__sflush_r+0x34>
 800f882:	2b1d      	cmp	r3, #29
 800f884:	d001      	beq.n	800f88a <__sflush_r+0xb2>
 800f886:	2b16      	cmp	r3, #22
 800f888:	d101      	bne.n	800f88e <__sflush_r+0xb6>
 800f88a:	602f      	str	r7, [r5, #0]
 800f88c:	e7b1      	b.n	800f7f2 <__sflush_r+0x1a>
 800f88e:	89a3      	ldrh	r3, [r4, #12]
 800f890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f894:	81a3      	strh	r3, [r4, #12]
 800f896:	e7ad      	b.n	800f7f4 <__sflush_r+0x1c>
 800f898:	690f      	ldr	r7, [r1, #16]
 800f89a:	2f00      	cmp	r7, #0
 800f89c:	d0a9      	beq.n	800f7f2 <__sflush_r+0x1a>
 800f89e:	0793      	lsls	r3, r2, #30
 800f8a0:	680e      	ldr	r6, [r1, #0]
 800f8a2:	bf08      	it	eq
 800f8a4:	694b      	ldreq	r3, [r1, #20]
 800f8a6:	600f      	str	r7, [r1, #0]
 800f8a8:	bf18      	it	ne
 800f8aa:	2300      	movne	r3, #0
 800f8ac:	eba6 0807 	sub.w	r8, r6, r7
 800f8b0:	608b      	str	r3, [r1, #8]
 800f8b2:	f1b8 0f00 	cmp.w	r8, #0
 800f8b6:	dd9c      	ble.n	800f7f2 <__sflush_r+0x1a>
 800f8b8:	6a21      	ldr	r1, [r4, #32]
 800f8ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f8bc:	4643      	mov	r3, r8
 800f8be:	463a      	mov	r2, r7
 800f8c0:	4628      	mov	r0, r5
 800f8c2:	47b0      	blx	r6
 800f8c4:	2800      	cmp	r0, #0
 800f8c6:	dc06      	bgt.n	800f8d6 <__sflush_r+0xfe>
 800f8c8:	89a3      	ldrh	r3, [r4, #12]
 800f8ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f8ce:	81a3      	strh	r3, [r4, #12]
 800f8d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f8d4:	e78e      	b.n	800f7f4 <__sflush_r+0x1c>
 800f8d6:	4407      	add	r7, r0
 800f8d8:	eba8 0800 	sub.w	r8, r8, r0
 800f8dc:	e7e9      	b.n	800f8b2 <__sflush_r+0xda>
 800f8de:	bf00      	nop
 800f8e0:	20400001 	.word	0x20400001

0800f8e4 <_fflush_r>:
 800f8e4:	b538      	push	{r3, r4, r5, lr}
 800f8e6:	690b      	ldr	r3, [r1, #16]
 800f8e8:	4605      	mov	r5, r0
 800f8ea:	460c      	mov	r4, r1
 800f8ec:	b913      	cbnz	r3, 800f8f4 <_fflush_r+0x10>
 800f8ee:	2500      	movs	r5, #0
 800f8f0:	4628      	mov	r0, r5
 800f8f2:	bd38      	pop	{r3, r4, r5, pc}
 800f8f4:	b118      	cbz	r0, 800f8fe <_fflush_r+0x1a>
 800f8f6:	6983      	ldr	r3, [r0, #24]
 800f8f8:	b90b      	cbnz	r3, 800f8fe <_fflush_r+0x1a>
 800f8fa:	f000 f887 	bl	800fa0c <__sinit>
 800f8fe:	4b14      	ldr	r3, [pc, #80]	; (800f950 <_fflush_r+0x6c>)
 800f900:	429c      	cmp	r4, r3
 800f902:	d11b      	bne.n	800f93c <_fflush_r+0x58>
 800f904:	686c      	ldr	r4, [r5, #4]
 800f906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d0ef      	beq.n	800f8ee <_fflush_r+0xa>
 800f90e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f910:	07d0      	lsls	r0, r2, #31
 800f912:	d404      	bmi.n	800f91e <_fflush_r+0x3a>
 800f914:	0599      	lsls	r1, r3, #22
 800f916:	d402      	bmi.n	800f91e <_fflush_r+0x3a>
 800f918:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f91a:	f000 f915 	bl	800fb48 <__retarget_lock_acquire_recursive>
 800f91e:	4628      	mov	r0, r5
 800f920:	4621      	mov	r1, r4
 800f922:	f7ff ff59 	bl	800f7d8 <__sflush_r>
 800f926:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f928:	07da      	lsls	r2, r3, #31
 800f92a:	4605      	mov	r5, r0
 800f92c:	d4e0      	bmi.n	800f8f0 <_fflush_r+0xc>
 800f92e:	89a3      	ldrh	r3, [r4, #12]
 800f930:	059b      	lsls	r3, r3, #22
 800f932:	d4dd      	bmi.n	800f8f0 <_fflush_r+0xc>
 800f934:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f936:	f000 f908 	bl	800fb4a <__retarget_lock_release_recursive>
 800f93a:	e7d9      	b.n	800f8f0 <_fflush_r+0xc>
 800f93c:	4b05      	ldr	r3, [pc, #20]	; (800f954 <_fflush_r+0x70>)
 800f93e:	429c      	cmp	r4, r3
 800f940:	d101      	bne.n	800f946 <_fflush_r+0x62>
 800f942:	68ac      	ldr	r4, [r5, #8]
 800f944:	e7df      	b.n	800f906 <_fflush_r+0x22>
 800f946:	4b04      	ldr	r3, [pc, #16]	; (800f958 <_fflush_r+0x74>)
 800f948:	429c      	cmp	r4, r3
 800f94a:	bf08      	it	eq
 800f94c:	68ec      	ldreq	r4, [r5, #12]
 800f94e:	e7da      	b.n	800f906 <_fflush_r+0x22>
 800f950:	0801f67c 	.word	0x0801f67c
 800f954:	0801f69c 	.word	0x0801f69c
 800f958:	0801f65c 	.word	0x0801f65c

0800f95c <std>:
 800f95c:	2300      	movs	r3, #0
 800f95e:	b510      	push	{r4, lr}
 800f960:	4604      	mov	r4, r0
 800f962:	e9c0 3300 	strd	r3, r3, [r0]
 800f966:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f96a:	6083      	str	r3, [r0, #8]
 800f96c:	8181      	strh	r1, [r0, #12]
 800f96e:	6643      	str	r3, [r0, #100]	; 0x64
 800f970:	81c2      	strh	r2, [r0, #14]
 800f972:	6183      	str	r3, [r0, #24]
 800f974:	4619      	mov	r1, r3
 800f976:	2208      	movs	r2, #8
 800f978:	305c      	adds	r0, #92	; 0x5c
 800f97a:	f7fb fd9b 	bl	800b4b4 <memset>
 800f97e:	4b05      	ldr	r3, [pc, #20]	; (800f994 <std+0x38>)
 800f980:	6263      	str	r3, [r4, #36]	; 0x24
 800f982:	4b05      	ldr	r3, [pc, #20]	; (800f998 <std+0x3c>)
 800f984:	62a3      	str	r3, [r4, #40]	; 0x28
 800f986:	4b05      	ldr	r3, [pc, #20]	; (800f99c <std+0x40>)
 800f988:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f98a:	4b05      	ldr	r3, [pc, #20]	; (800f9a0 <std+0x44>)
 800f98c:	6224      	str	r4, [r4, #32]
 800f98e:	6323      	str	r3, [r4, #48]	; 0x30
 800f990:	bd10      	pop	{r4, pc}
 800f992:	bf00      	nop
 800f994:	0800fcb1 	.word	0x0800fcb1
 800f998:	0800fcd3 	.word	0x0800fcd3
 800f99c:	0800fd0b 	.word	0x0800fd0b
 800f9a0:	0800fd2f 	.word	0x0800fd2f

0800f9a4 <_cleanup_r>:
 800f9a4:	4901      	ldr	r1, [pc, #4]	; (800f9ac <_cleanup_r+0x8>)
 800f9a6:	f000 b8af 	b.w	800fb08 <_fwalk_reent>
 800f9aa:	bf00      	nop
 800f9ac:	0800f8e5 	.word	0x0800f8e5

0800f9b0 <__sfmoreglue>:
 800f9b0:	b570      	push	{r4, r5, r6, lr}
 800f9b2:	2268      	movs	r2, #104	; 0x68
 800f9b4:	1e4d      	subs	r5, r1, #1
 800f9b6:	4355      	muls	r5, r2
 800f9b8:	460e      	mov	r6, r1
 800f9ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f9be:	f7ff fa5b 	bl	800ee78 <_malloc_r>
 800f9c2:	4604      	mov	r4, r0
 800f9c4:	b140      	cbz	r0, 800f9d8 <__sfmoreglue+0x28>
 800f9c6:	2100      	movs	r1, #0
 800f9c8:	e9c0 1600 	strd	r1, r6, [r0]
 800f9cc:	300c      	adds	r0, #12
 800f9ce:	60a0      	str	r0, [r4, #8]
 800f9d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f9d4:	f7fb fd6e 	bl	800b4b4 <memset>
 800f9d8:	4620      	mov	r0, r4
 800f9da:	bd70      	pop	{r4, r5, r6, pc}

0800f9dc <__sfp_lock_acquire>:
 800f9dc:	4801      	ldr	r0, [pc, #4]	; (800f9e4 <__sfp_lock_acquire+0x8>)
 800f9de:	f000 b8b3 	b.w	800fb48 <__retarget_lock_acquire_recursive>
 800f9e2:	bf00      	nop
 800f9e4:	2000116d 	.word	0x2000116d

0800f9e8 <__sfp_lock_release>:
 800f9e8:	4801      	ldr	r0, [pc, #4]	; (800f9f0 <__sfp_lock_release+0x8>)
 800f9ea:	f000 b8ae 	b.w	800fb4a <__retarget_lock_release_recursive>
 800f9ee:	bf00      	nop
 800f9f0:	2000116d 	.word	0x2000116d

0800f9f4 <__sinit_lock_acquire>:
 800f9f4:	4801      	ldr	r0, [pc, #4]	; (800f9fc <__sinit_lock_acquire+0x8>)
 800f9f6:	f000 b8a7 	b.w	800fb48 <__retarget_lock_acquire_recursive>
 800f9fa:	bf00      	nop
 800f9fc:	2000116e 	.word	0x2000116e

0800fa00 <__sinit_lock_release>:
 800fa00:	4801      	ldr	r0, [pc, #4]	; (800fa08 <__sinit_lock_release+0x8>)
 800fa02:	f000 b8a2 	b.w	800fb4a <__retarget_lock_release_recursive>
 800fa06:	bf00      	nop
 800fa08:	2000116e 	.word	0x2000116e

0800fa0c <__sinit>:
 800fa0c:	b510      	push	{r4, lr}
 800fa0e:	4604      	mov	r4, r0
 800fa10:	f7ff fff0 	bl	800f9f4 <__sinit_lock_acquire>
 800fa14:	69a3      	ldr	r3, [r4, #24]
 800fa16:	b11b      	cbz	r3, 800fa20 <__sinit+0x14>
 800fa18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fa1c:	f7ff bff0 	b.w	800fa00 <__sinit_lock_release>
 800fa20:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fa24:	6523      	str	r3, [r4, #80]	; 0x50
 800fa26:	4b13      	ldr	r3, [pc, #76]	; (800fa74 <__sinit+0x68>)
 800fa28:	4a13      	ldr	r2, [pc, #76]	; (800fa78 <__sinit+0x6c>)
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	62a2      	str	r2, [r4, #40]	; 0x28
 800fa2e:	42a3      	cmp	r3, r4
 800fa30:	bf04      	itt	eq
 800fa32:	2301      	moveq	r3, #1
 800fa34:	61a3      	streq	r3, [r4, #24]
 800fa36:	4620      	mov	r0, r4
 800fa38:	f000 f820 	bl	800fa7c <__sfp>
 800fa3c:	6060      	str	r0, [r4, #4]
 800fa3e:	4620      	mov	r0, r4
 800fa40:	f000 f81c 	bl	800fa7c <__sfp>
 800fa44:	60a0      	str	r0, [r4, #8]
 800fa46:	4620      	mov	r0, r4
 800fa48:	f000 f818 	bl	800fa7c <__sfp>
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	60e0      	str	r0, [r4, #12]
 800fa50:	2104      	movs	r1, #4
 800fa52:	6860      	ldr	r0, [r4, #4]
 800fa54:	f7ff ff82 	bl	800f95c <std>
 800fa58:	68a0      	ldr	r0, [r4, #8]
 800fa5a:	2201      	movs	r2, #1
 800fa5c:	2109      	movs	r1, #9
 800fa5e:	f7ff ff7d 	bl	800f95c <std>
 800fa62:	68e0      	ldr	r0, [r4, #12]
 800fa64:	2202      	movs	r2, #2
 800fa66:	2112      	movs	r1, #18
 800fa68:	f7ff ff78 	bl	800f95c <std>
 800fa6c:	2301      	movs	r3, #1
 800fa6e:	61a3      	str	r3, [r4, #24]
 800fa70:	e7d2      	b.n	800fa18 <__sinit+0xc>
 800fa72:	bf00      	nop
 800fa74:	0801f214 	.word	0x0801f214
 800fa78:	0800f9a5 	.word	0x0800f9a5

0800fa7c <__sfp>:
 800fa7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa7e:	4607      	mov	r7, r0
 800fa80:	f7ff ffac 	bl	800f9dc <__sfp_lock_acquire>
 800fa84:	4b1e      	ldr	r3, [pc, #120]	; (800fb00 <__sfp+0x84>)
 800fa86:	681e      	ldr	r6, [r3, #0]
 800fa88:	69b3      	ldr	r3, [r6, #24]
 800fa8a:	b913      	cbnz	r3, 800fa92 <__sfp+0x16>
 800fa8c:	4630      	mov	r0, r6
 800fa8e:	f7ff ffbd 	bl	800fa0c <__sinit>
 800fa92:	3648      	adds	r6, #72	; 0x48
 800fa94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fa98:	3b01      	subs	r3, #1
 800fa9a:	d503      	bpl.n	800faa4 <__sfp+0x28>
 800fa9c:	6833      	ldr	r3, [r6, #0]
 800fa9e:	b30b      	cbz	r3, 800fae4 <__sfp+0x68>
 800faa0:	6836      	ldr	r6, [r6, #0]
 800faa2:	e7f7      	b.n	800fa94 <__sfp+0x18>
 800faa4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800faa8:	b9d5      	cbnz	r5, 800fae0 <__sfp+0x64>
 800faaa:	4b16      	ldr	r3, [pc, #88]	; (800fb04 <__sfp+0x88>)
 800faac:	60e3      	str	r3, [r4, #12]
 800faae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fab2:	6665      	str	r5, [r4, #100]	; 0x64
 800fab4:	f000 f847 	bl	800fb46 <__retarget_lock_init_recursive>
 800fab8:	f7ff ff96 	bl	800f9e8 <__sfp_lock_release>
 800fabc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fac0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fac4:	6025      	str	r5, [r4, #0]
 800fac6:	61a5      	str	r5, [r4, #24]
 800fac8:	2208      	movs	r2, #8
 800faca:	4629      	mov	r1, r5
 800facc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fad0:	f7fb fcf0 	bl	800b4b4 <memset>
 800fad4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800fad8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800fadc:	4620      	mov	r0, r4
 800fade:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fae0:	3468      	adds	r4, #104	; 0x68
 800fae2:	e7d9      	b.n	800fa98 <__sfp+0x1c>
 800fae4:	2104      	movs	r1, #4
 800fae6:	4638      	mov	r0, r7
 800fae8:	f7ff ff62 	bl	800f9b0 <__sfmoreglue>
 800faec:	4604      	mov	r4, r0
 800faee:	6030      	str	r0, [r6, #0]
 800faf0:	2800      	cmp	r0, #0
 800faf2:	d1d5      	bne.n	800faa0 <__sfp+0x24>
 800faf4:	f7ff ff78 	bl	800f9e8 <__sfp_lock_release>
 800faf8:	230c      	movs	r3, #12
 800fafa:	603b      	str	r3, [r7, #0]
 800fafc:	e7ee      	b.n	800fadc <__sfp+0x60>
 800fafe:	bf00      	nop
 800fb00:	0801f214 	.word	0x0801f214
 800fb04:	ffff0001 	.word	0xffff0001

0800fb08 <_fwalk_reent>:
 800fb08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb0c:	4606      	mov	r6, r0
 800fb0e:	4688      	mov	r8, r1
 800fb10:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800fb14:	2700      	movs	r7, #0
 800fb16:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fb1a:	f1b9 0901 	subs.w	r9, r9, #1
 800fb1e:	d505      	bpl.n	800fb2c <_fwalk_reent+0x24>
 800fb20:	6824      	ldr	r4, [r4, #0]
 800fb22:	2c00      	cmp	r4, #0
 800fb24:	d1f7      	bne.n	800fb16 <_fwalk_reent+0xe>
 800fb26:	4638      	mov	r0, r7
 800fb28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb2c:	89ab      	ldrh	r3, [r5, #12]
 800fb2e:	2b01      	cmp	r3, #1
 800fb30:	d907      	bls.n	800fb42 <_fwalk_reent+0x3a>
 800fb32:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fb36:	3301      	adds	r3, #1
 800fb38:	d003      	beq.n	800fb42 <_fwalk_reent+0x3a>
 800fb3a:	4629      	mov	r1, r5
 800fb3c:	4630      	mov	r0, r6
 800fb3e:	47c0      	blx	r8
 800fb40:	4307      	orrs	r7, r0
 800fb42:	3568      	adds	r5, #104	; 0x68
 800fb44:	e7e9      	b.n	800fb1a <_fwalk_reent+0x12>

0800fb46 <__retarget_lock_init_recursive>:
 800fb46:	4770      	bx	lr

0800fb48 <__retarget_lock_acquire_recursive>:
 800fb48:	4770      	bx	lr

0800fb4a <__retarget_lock_release_recursive>:
 800fb4a:	4770      	bx	lr

0800fb4c <__swhatbuf_r>:
 800fb4c:	b570      	push	{r4, r5, r6, lr}
 800fb4e:	460e      	mov	r6, r1
 800fb50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb54:	2900      	cmp	r1, #0
 800fb56:	b096      	sub	sp, #88	; 0x58
 800fb58:	4614      	mov	r4, r2
 800fb5a:	461d      	mov	r5, r3
 800fb5c:	da08      	bge.n	800fb70 <__swhatbuf_r+0x24>
 800fb5e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800fb62:	2200      	movs	r2, #0
 800fb64:	602a      	str	r2, [r5, #0]
 800fb66:	061a      	lsls	r2, r3, #24
 800fb68:	d410      	bmi.n	800fb8c <__swhatbuf_r+0x40>
 800fb6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fb6e:	e00e      	b.n	800fb8e <__swhatbuf_r+0x42>
 800fb70:	466a      	mov	r2, sp
 800fb72:	f000 f903 	bl	800fd7c <_fstat_r>
 800fb76:	2800      	cmp	r0, #0
 800fb78:	dbf1      	blt.n	800fb5e <__swhatbuf_r+0x12>
 800fb7a:	9a01      	ldr	r2, [sp, #4]
 800fb7c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800fb80:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800fb84:	425a      	negs	r2, r3
 800fb86:	415a      	adcs	r2, r3
 800fb88:	602a      	str	r2, [r5, #0]
 800fb8a:	e7ee      	b.n	800fb6a <__swhatbuf_r+0x1e>
 800fb8c:	2340      	movs	r3, #64	; 0x40
 800fb8e:	2000      	movs	r0, #0
 800fb90:	6023      	str	r3, [r4, #0]
 800fb92:	b016      	add	sp, #88	; 0x58
 800fb94:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fb98 <__smakebuf_r>:
 800fb98:	898b      	ldrh	r3, [r1, #12]
 800fb9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800fb9c:	079d      	lsls	r5, r3, #30
 800fb9e:	4606      	mov	r6, r0
 800fba0:	460c      	mov	r4, r1
 800fba2:	d507      	bpl.n	800fbb4 <__smakebuf_r+0x1c>
 800fba4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800fba8:	6023      	str	r3, [r4, #0]
 800fbaa:	6123      	str	r3, [r4, #16]
 800fbac:	2301      	movs	r3, #1
 800fbae:	6163      	str	r3, [r4, #20]
 800fbb0:	b002      	add	sp, #8
 800fbb2:	bd70      	pop	{r4, r5, r6, pc}
 800fbb4:	ab01      	add	r3, sp, #4
 800fbb6:	466a      	mov	r2, sp
 800fbb8:	f7ff ffc8 	bl	800fb4c <__swhatbuf_r>
 800fbbc:	9900      	ldr	r1, [sp, #0]
 800fbbe:	4605      	mov	r5, r0
 800fbc0:	4630      	mov	r0, r6
 800fbc2:	f7ff f959 	bl	800ee78 <_malloc_r>
 800fbc6:	b948      	cbnz	r0, 800fbdc <__smakebuf_r+0x44>
 800fbc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbcc:	059a      	lsls	r2, r3, #22
 800fbce:	d4ef      	bmi.n	800fbb0 <__smakebuf_r+0x18>
 800fbd0:	f023 0303 	bic.w	r3, r3, #3
 800fbd4:	f043 0302 	orr.w	r3, r3, #2
 800fbd8:	81a3      	strh	r3, [r4, #12]
 800fbda:	e7e3      	b.n	800fba4 <__smakebuf_r+0xc>
 800fbdc:	4b0d      	ldr	r3, [pc, #52]	; (800fc14 <__smakebuf_r+0x7c>)
 800fbde:	62b3      	str	r3, [r6, #40]	; 0x28
 800fbe0:	89a3      	ldrh	r3, [r4, #12]
 800fbe2:	6020      	str	r0, [r4, #0]
 800fbe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fbe8:	81a3      	strh	r3, [r4, #12]
 800fbea:	9b00      	ldr	r3, [sp, #0]
 800fbec:	6163      	str	r3, [r4, #20]
 800fbee:	9b01      	ldr	r3, [sp, #4]
 800fbf0:	6120      	str	r0, [r4, #16]
 800fbf2:	b15b      	cbz	r3, 800fc0c <__smakebuf_r+0x74>
 800fbf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fbf8:	4630      	mov	r0, r6
 800fbfa:	f000 f8d1 	bl	800fda0 <_isatty_r>
 800fbfe:	b128      	cbz	r0, 800fc0c <__smakebuf_r+0x74>
 800fc00:	89a3      	ldrh	r3, [r4, #12]
 800fc02:	f023 0303 	bic.w	r3, r3, #3
 800fc06:	f043 0301 	orr.w	r3, r3, #1
 800fc0a:	81a3      	strh	r3, [r4, #12]
 800fc0c:	89a0      	ldrh	r0, [r4, #12]
 800fc0e:	4305      	orrs	r5, r0
 800fc10:	81a5      	strh	r5, [r4, #12]
 800fc12:	e7cd      	b.n	800fbb0 <__smakebuf_r+0x18>
 800fc14:	0800f9a5 	.word	0x0800f9a5

0800fc18 <_malloc_usable_size_r>:
 800fc18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc1c:	1f18      	subs	r0, r3, #4
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	bfbc      	itt	lt
 800fc22:	580b      	ldrlt	r3, [r1, r0]
 800fc24:	18c0      	addlt	r0, r0, r3
 800fc26:	4770      	bx	lr

0800fc28 <_raise_r>:
 800fc28:	291f      	cmp	r1, #31
 800fc2a:	b538      	push	{r3, r4, r5, lr}
 800fc2c:	4604      	mov	r4, r0
 800fc2e:	460d      	mov	r5, r1
 800fc30:	d904      	bls.n	800fc3c <_raise_r+0x14>
 800fc32:	2316      	movs	r3, #22
 800fc34:	6003      	str	r3, [r0, #0]
 800fc36:	f04f 30ff 	mov.w	r0, #4294967295
 800fc3a:	bd38      	pop	{r3, r4, r5, pc}
 800fc3c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800fc3e:	b112      	cbz	r2, 800fc46 <_raise_r+0x1e>
 800fc40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fc44:	b94b      	cbnz	r3, 800fc5a <_raise_r+0x32>
 800fc46:	4620      	mov	r0, r4
 800fc48:	f000 f830 	bl	800fcac <_getpid_r>
 800fc4c:	462a      	mov	r2, r5
 800fc4e:	4601      	mov	r1, r0
 800fc50:	4620      	mov	r0, r4
 800fc52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fc56:	f000 b817 	b.w	800fc88 <_kill_r>
 800fc5a:	2b01      	cmp	r3, #1
 800fc5c:	d00a      	beq.n	800fc74 <_raise_r+0x4c>
 800fc5e:	1c59      	adds	r1, r3, #1
 800fc60:	d103      	bne.n	800fc6a <_raise_r+0x42>
 800fc62:	2316      	movs	r3, #22
 800fc64:	6003      	str	r3, [r0, #0]
 800fc66:	2001      	movs	r0, #1
 800fc68:	e7e7      	b.n	800fc3a <_raise_r+0x12>
 800fc6a:	2400      	movs	r4, #0
 800fc6c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800fc70:	4628      	mov	r0, r5
 800fc72:	4798      	blx	r3
 800fc74:	2000      	movs	r0, #0
 800fc76:	e7e0      	b.n	800fc3a <_raise_r+0x12>

0800fc78 <raise>:
 800fc78:	4b02      	ldr	r3, [pc, #8]	; (800fc84 <raise+0xc>)
 800fc7a:	4601      	mov	r1, r0
 800fc7c:	6818      	ldr	r0, [r3, #0]
 800fc7e:	f7ff bfd3 	b.w	800fc28 <_raise_r>
 800fc82:	bf00      	nop
 800fc84:	20000060 	.word	0x20000060

0800fc88 <_kill_r>:
 800fc88:	b538      	push	{r3, r4, r5, lr}
 800fc8a:	4d07      	ldr	r5, [pc, #28]	; (800fca8 <_kill_r+0x20>)
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	4604      	mov	r4, r0
 800fc90:	4608      	mov	r0, r1
 800fc92:	4611      	mov	r1, r2
 800fc94:	602b      	str	r3, [r5, #0]
 800fc96:	f7f5 fccd 	bl	8005634 <_kill>
 800fc9a:	1c43      	adds	r3, r0, #1
 800fc9c:	d102      	bne.n	800fca4 <_kill_r+0x1c>
 800fc9e:	682b      	ldr	r3, [r5, #0]
 800fca0:	b103      	cbz	r3, 800fca4 <_kill_r+0x1c>
 800fca2:	6023      	str	r3, [r4, #0]
 800fca4:	bd38      	pop	{r3, r4, r5, pc}
 800fca6:	bf00      	nop
 800fca8:	20001168 	.word	0x20001168

0800fcac <_getpid_r>:
 800fcac:	f7f5 bcba 	b.w	8005624 <_getpid>

0800fcb0 <__sread>:
 800fcb0:	b510      	push	{r4, lr}
 800fcb2:	460c      	mov	r4, r1
 800fcb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcb8:	f000 f894 	bl	800fde4 <_read_r>
 800fcbc:	2800      	cmp	r0, #0
 800fcbe:	bfab      	itete	ge
 800fcc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fcc2:	89a3      	ldrhlt	r3, [r4, #12]
 800fcc4:	181b      	addge	r3, r3, r0
 800fcc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fcca:	bfac      	ite	ge
 800fccc:	6563      	strge	r3, [r4, #84]	; 0x54
 800fcce:	81a3      	strhlt	r3, [r4, #12]
 800fcd0:	bd10      	pop	{r4, pc}

0800fcd2 <__swrite>:
 800fcd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcd6:	461f      	mov	r7, r3
 800fcd8:	898b      	ldrh	r3, [r1, #12]
 800fcda:	05db      	lsls	r3, r3, #23
 800fcdc:	4605      	mov	r5, r0
 800fcde:	460c      	mov	r4, r1
 800fce0:	4616      	mov	r6, r2
 800fce2:	d505      	bpl.n	800fcf0 <__swrite+0x1e>
 800fce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fce8:	2302      	movs	r3, #2
 800fcea:	2200      	movs	r2, #0
 800fcec:	f000 f868 	bl	800fdc0 <_lseek_r>
 800fcf0:	89a3      	ldrh	r3, [r4, #12]
 800fcf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fcfa:	81a3      	strh	r3, [r4, #12]
 800fcfc:	4632      	mov	r2, r6
 800fcfe:	463b      	mov	r3, r7
 800fd00:	4628      	mov	r0, r5
 800fd02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd06:	f000 b817 	b.w	800fd38 <_write_r>

0800fd0a <__sseek>:
 800fd0a:	b510      	push	{r4, lr}
 800fd0c:	460c      	mov	r4, r1
 800fd0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd12:	f000 f855 	bl	800fdc0 <_lseek_r>
 800fd16:	1c43      	adds	r3, r0, #1
 800fd18:	89a3      	ldrh	r3, [r4, #12]
 800fd1a:	bf15      	itete	ne
 800fd1c:	6560      	strne	r0, [r4, #84]	; 0x54
 800fd1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fd22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fd26:	81a3      	strheq	r3, [r4, #12]
 800fd28:	bf18      	it	ne
 800fd2a:	81a3      	strhne	r3, [r4, #12]
 800fd2c:	bd10      	pop	{r4, pc}

0800fd2e <__sclose>:
 800fd2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd32:	f000 b813 	b.w	800fd5c <_close_r>
	...

0800fd38 <_write_r>:
 800fd38:	b538      	push	{r3, r4, r5, lr}
 800fd3a:	4d07      	ldr	r5, [pc, #28]	; (800fd58 <_write_r+0x20>)
 800fd3c:	4604      	mov	r4, r0
 800fd3e:	4608      	mov	r0, r1
 800fd40:	4611      	mov	r1, r2
 800fd42:	2200      	movs	r2, #0
 800fd44:	602a      	str	r2, [r5, #0]
 800fd46:	461a      	mov	r2, r3
 800fd48:	f7f5 fcab 	bl	80056a2 <_write>
 800fd4c:	1c43      	adds	r3, r0, #1
 800fd4e:	d102      	bne.n	800fd56 <_write_r+0x1e>
 800fd50:	682b      	ldr	r3, [r5, #0]
 800fd52:	b103      	cbz	r3, 800fd56 <_write_r+0x1e>
 800fd54:	6023      	str	r3, [r4, #0]
 800fd56:	bd38      	pop	{r3, r4, r5, pc}
 800fd58:	20001168 	.word	0x20001168

0800fd5c <_close_r>:
 800fd5c:	b538      	push	{r3, r4, r5, lr}
 800fd5e:	4d06      	ldr	r5, [pc, #24]	; (800fd78 <_close_r+0x1c>)
 800fd60:	2300      	movs	r3, #0
 800fd62:	4604      	mov	r4, r0
 800fd64:	4608      	mov	r0, r1
 800fd66:	602b      	str	r3, [r5, #0]
 800fd68:	f7f5 fcb7 	bl	80056da <_close>
 800fd6c:	1c43      	adds	r3, r0, #1
 800fd6e:	d102      	bne.n	800fd76 <_close_r+0x1a>
 800fd70:	682b      	ldr	r3, [r5, #0]
 800fd72:	b103      	cbz	r3, 800fd76 <_close_r+0x1a>
 800fd74:	6023      	str	r3, [r4, #0]
 800fd76:	bd38      	pop	{r3, r4, r5, pc}
 800fd78:	20001168 	.word	0x20001168

0800fd7c <_fstat_r>:
 800fd7c:	b538      	push	{r3, r4, r5, lr}
 800fd7e:	4d07      	ldr	r5, [pc, #28]	; (800fd9c <_fstat_r+0x20>)
 800fd80:	2300      	movs	r3, #0
 800fd82:	4604      	mov	r4, r0
 800fd84:	4608      	mov	r0, r1
 800fd86:	4611      	mov	r1, r2
 800fd88:	602b      	str	r3, [r5, #0]
 800fd8a:	f7f5 fcb2 	bl	80056f2 <_fstat>
 800fd8e:	1c43      	adds	r3, r0, #1
 800fd90:	d102      	bne.n	800fd98 <_fstat_r+0x1c>
 800fd92:	682b      	ldr	r3, [r5, #0]
 800fd94:	b103      	cbz	r3, 800fd98 <_fstat_r+0x1c>
 800fd96:	6023      	str	r3, [r4, #0]
 800fd98:	bd38      	pop	{r3, r4, r5, pc}
 800fd9a:	bf00      	nop
 800fd9c:	20001168 	.word	0x20001168

0800fda0 <_isatty_r>:
 800fda0:	b538      	push	{r3, r4, r5, lr}
 800fda2:	4d06      	ldr	r5, [pc, #24]	; (800fdbc <_isatty_r+0x1c>)
 800fda4:	2300      	movs	r3, #0
 800fda6:	4604      	mov	r4, r0
 800fda8:	4608      	mov	r0, r1
 800fdaa:	602b      	str	r3, [r5, #0]
 800fdac:	f7f5 fcb1 	bl	8005712 <_isatty>
 800fdb0:	1c43      	adds	r3, r0, #1
 800fdb2:	d102      	bne.n	800fdba <_isatty_r+0x1a>
 800fdb4:	682b      	ldr	r3, [r5, #0]
 800fdb6:	b103      	cbz	r3, 800fdba <_isatty_r+0x1a>
 800fdb8:	6023      	str	r3, [r4, #0]
 800fdba:	bd38      	pop	{r3, r4, r5, pc}
 800fdbc:	20001168 	.word	0x20001168

0800fdc0 <_lseek_r>:
 800fdc0:	b538      	push	{r3, r4, r5, lr}
 800fdc2:	4d07      	ldr	r5, [pc, #28]	; (800fde0 <_lseek_r+0x20>)
 800fdc4:	4604      	mov	r4, r0
 800fdc6:	4608      	mov	r0, r1
 800fdc8:	4611      	mov	r1, r2
 800fdca:	2200      	movs	r2, #0
 800fdcc:	602a      	str	r2, [r5, #0]
 800fdce:	461a      	mov	r2, r3
 800fdd0:	f7f5 fcaa 	bl	8005728 <_lseek>
 800fdd4:	1c43      	adds	r3, r0, #1
 800fdd6:	d102      	bne.n	800fdde <_lseek_r+0x1e>
 800fdd8:	682b      	ldr	r3, [r5, #0]
 800fdda:	b103      	cbz	r3, 800fdde <_lseek_r+0x1e>
 800fddc:	6023      	str	r3, [r4, #0]
 800fdde:	bd38      	pop	{r3, r4, r5, pc}
 800fde0:	20001168 	.word	0x20001168

0800fde4 <_read_r>:
 800fde4:	b538      	push	{r3, r4, r5, lr}
 800fde6:	4d07      	ldr	r5, [pc, #28]	; (800fe04 <_read_r+0x20>)
 800fde8:	4604      	mov	r4, r0
 800fdea:	4608      	mov	r0, r1
 800fdec:	4611      	mov	r1, r2
 800fdee:	2200      	movs	r2, #0
 800fdf0:	602a      	str	r2, [r5, #0]
 800fdf2:	461a      	mov	r2, r3
 800fdf4:	f7f5 fc38 	bl	8005668 <_read>
 800fdf8:	1c43      	adds	r3, r0, #1
 800fdfa:	d102      	bne.n	800fe02 <_read_r+0x1e>
 800fdfc:	682b      	ldr	r3, [r5, #0]
 800fdfe:	b103      	cbz	r3, 800fe02 <_read_r+0x1e>
 800fe00:	6023      	str	r3, [r4, #0]
 800fe02:	bd38      	pop	{r3, r4, r5, pc}
 800fe04:	20001168 	.word	0x20001168

0800fe08 <floor>:
 800fe08:	ec51 0b10 	vmov	r0, r1, d0
 800fe0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe10:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800fe14:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800fe18:	2e13      	cmp	r6, #19
 800fe1a:	ee10 5a10 	vmov	r5, s0
 800fe1e:	ee10 8a10 	vmov	r8, s0
 800fe22:	460c      	mov	r4, r1
 800fe24:	dc32      	bgt.n	800fe8c <floor+0x84>
 800fe26:	2e00      	cmp	r6, #0
 800fe28:	da14      	bge.n	800fe54 <floor+0x4c>
 800fe2a:	a333      	add	r3, pc, #204	; (adr r3, 800fef8 <floor+0xf0>)
 800fe2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe30:	f7f0 fa2c 	bl	800028c <__adddf3>
 800fe34:	2200      	movs	r2, #0
 800fe36:	2300      	movs	r3, #0
 800fe38:	f7f0 fe6e 	bl	8000b18 <__aeabi_dcmpgt>
 800fe3c:	b138      	cbz	r0, 800fe4e <floor+0x46>
 800fe3e:	2c00      	cmp	r4, #0
 800fe40:	da57      	bge.n	800fef2 <floor+0xea>
 800fe42:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800fe46:	431d      	orrs	r5, r3
 800fe48:	d001      	beq.n	800fe4e <floor+0x46>
 800fe4a:	4c2d      	ldr	r4, [pc, #180]	; (800ff00 <floor+0xf8>)
 800fe4c:	2500      	movs	r5, #0
 800fe4e:	4621      	mov	r1, r4
 800fe50:	4628      	mov	r0, r5
 800fe52:	e025      	b.n	800fea0 <floor+0x98>
 800fe54:	4f2b      	ldr	r7, [pc, #172]	; (800ff04 <floor+0xfc>)
 800fe56:	4137      	asrs	r7, r6
 800fe58:	ea01 0307 	and.w	r3, r1, r7
 800fe5c:	4303      	orrs	r3, r0
 800fe5e:	d01f      	beq.n	800fea0 <floor+0x98>
 800fe60:	a325      	add	r3, pc, #148	; (adr r3, 800fef8 <floor+0xf0>)
 800fe62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe66:	f7f0 fa11 	bl	800028c <__adddf3>
 800fe6a:	2200      	movs	r2, #0
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	f7f0 fe53 	bl	8000b18 <__aeabi_dcmpgt>
 800fe72:	2800      	cmp	r0, #0
 800fe74:	d0eb      	beq.n	800fe4e <floor+0x46>
 800fe76:	2c00      	cmp	r4, #0
 800fe78:	bfbe      	ittt	lt
 800fe7a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fe7e:	fa43 f606 	asrlt.w	r6, r3, r6
 800fe82:	19a4      	addlt	r4, r4, r6
 800fe84:	ea24 0407 	bic.w	r4, r4, r7
 800fe88:	2500      	movs	r5, #0
 800fe8a:	e7e0      	b.n	800fe4e <floor+0x46>
 800fe8c:	2e33      	cmp	r6, #51	; 0x33
 800fe8e:	dd0b      	ble.n	800fea8 <floor+0xa0>
 800fe90:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fe94:	d104      	bne.n	800fea0 <floor+0x98>
 800fe96:	ee10 2a10 	vmov	r2, s0
 800fe9a:	460b      	mov	r3, r1
 800fe9c:	f7f0 f9f6 	bl	800028c <__adddf3>
 800fea0:	ec41 0b10 	vmov	d0, r0, r1
 800fea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fea8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800feac:	f04f 33ff 	mov.w	r3, #4294967295
 800feb0:	fa23 f707 	lsr.w	r7, r3, r7
 800feb4:	4207      	tst	r7, r0
 800feb6:	d0f3      	beq.n	800fea0 <floor+0x98>
 800feb8:	a30f      	add	r3, pc, #60	; (adr r3, 800fef8 <floor+0xf0>)
 800feba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800febe:	f7f0 f9e5 	bl	800028c <__adddf3>
 800fec2:	2200      	movs	r2, #0
 800fec4:	2300      	movs	r3, #0
 800fec6:	f7f0 fe27 	bl	8000b18 <__aeabi_dcmpgt>
 800feca:	2800      	cmp	r0, #0
 800fecc:	d0bf      	beq.n	800fe4e <floor+0x46>
 800fece:	2c00      	cmp	r4, #0
 800fed0:	da02      	bge.n	800fed8 <floor+0xd0>
 800fed2:	2e14      	cmp	r6, #20
 800fed4:	d103      	bne.n	800fede <floor+0xd6>
 800fed6:	3401      	adds	r4, #1
 800fed8:	ea25 0507 	bic.w	r5, r5, r7
 800fedc:	e7b7      	b.n	800fe4e <floor+0x46>
 800fede:	2301      	movs	r3, #1
 800fee0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800fee4:	fa03 f606 	lsl.w	r6, r3, r6
 800fee8:	4435      	add	r5, r6
 800feea:	4545      	cmp	r5, r8
 800feec:	bf38      	it	cc
 800feee:	18e4      	addcc	r4, r4, r3
 800fef0:	e7f2      	b.n	800fed8 <floor+0xd0>
 800fef2:	2500      	movs	r5, #0
 800fef4:	462c      	mov	r4, r5
 800fef6:	e7aa      	b.n	800fe4e <floor+0x46>
 800fef8:	8800759c 	.word	0x8800759c
 800fefc:	7e37e43c 	.word	0x7e37e43c
 800ff00:	bff00000 	.word	0xbff00000
 800ff04:	000fffff 	.word	0x000fffff

0800ff08 <pow>:
 800ff08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff0a:	ed2d 8b02 	vpush	{d8}
 800ff0e:	eeb0 8a40 	vmov.f32	s16, s0
 800ff12:	eef0 8a60 	vmov.f32	s17, s1
 800ff16:	ec55 4b11 	vmov	r4, r5, d1
 800ff1a:	f000 f865 	bl	800ffe8 <__ieee754_pow>
 800ff1e:	4622      	mov	r2, r4
 800ff20:	462b      	mov	r3, r5
 800ff22:	4620      	mov	r0, r4
 800ff24:	4629      	mov	r1, r5
 800ff26:	ec57 6b10 	vmov	r6, r7, d0
 800ff2a:	f7f0 fdff 	bl	8000b2c <__aeabi_dcmpun>
 800ff2e:	2800      	cmp	r0, #0
 800ff30:	d13b      	bne.n	800ffaa <pow+0xa2>
 800ff32:	ec51 0b18 	vmov	r0, r1, d8
 800ff36:	2200      	movs	r2, #0
 800ff38:	2300      	movs	r3, #0
 800ff3a:	f7f0 fdc5 	bl	8000ac8 <__aeabi_dcmpeq>
 800ff3e:	b1b8      	cbz	r0, 800ff70 <pow+0x68>
 800ff40:	2200      	movs	r2, #0
 800ff42:	2300      	movs	r3, #0
 800ff44:	4620      	mov	r0, r4
 800ff46:	4629      	mov	r1, r5
 800ff48:	f7f0 fdbe 	bl	8000ac8 <__aeabi_dcmpeq>
 800ff4c:	2800      	cmp	r0, #0
 800ff4e:	d146      	bne.n	800ffde <pow+0xd6>
 800ff50:	ec45 4b10 	vmov	d0, r4, r5
 800ff54:	f000 fe61 	bl	8010c1a <finite>
 800ff58:	b338      	cbz	r0, 800ffaa <pow+0xa2>
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	4620      	mov	r0, r4
 800ff60:	4629      	mov	r1, r5
 800ff62:	f7f0 fdbb 	bl	8000adc <__aeabi_dcmplt>
 800ff66:	b300      	cbz	r0, 800ffaa <pow+0xa2>
 800ff68:	f7fb fa5c 	bl	800b424 <__errno>
 800ff6c:	2322      	movs	r3, #34	; 0x22
 800ff6e:	e01b      	b.n	800ffa8 <pow+0xa0>
 800ff70:	ec47 6b10 	vmov	d0, r6, r7
 800ff74:	f000 fe51 	bl	8010c1a <finite>
 800ff78:	b9e0      	cbnz	r0, 800ffb4 <pow+0xac>
 800ff7a:	eeb0 0a48 	vmov.f32	s0, s16
 800ff7e:	eef0 0a68 	vmov.f32	s1, s17
 800ff82:	f000 fe4a 	bl	8010c1a <finite>
 800ff86:	b1a8      	cbz	r0, 800ffb4 <pow+0xac>
 800ff88:	ec45 4b10 	vmov	d0, r4, r5
 800ff8c:	f000 fe45 	bl	8010c1a <finite>
 800ff90:	b180      	cbz	r0, 800ffb4 <pow+0xac>
 800ff92:	4632      	mov	r2, r6
 800ff94:	463b      	mov	r3, r7
 800ff96:	4630      	mov	r0, r6
 800ff98:	4639      	mov	r1, r7
 800ff9a:	f7f0 fdc7 	bl	8000b2c <__aeabi_dcmpun>
 800ff9e:	2800      	cmp	r0, #0
 800ffa0:	d0e2      	beq.n	800ff68 <pow+0x60>
 800ffa2:	f7fb fa3f 	bl	800b424 <__errno>
 800ffa6:	2321      	movs	r3, #33	; 0x21
 800ffa8:	6003      	str	r3, [r0, #0]
 800ffaa:	ecbd 8b02 	vpop	{d8}
 800ffae:	ec47 6b10 	vmov	d0, r6, r7
 800ffb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	2300      	movs	r3, #0
 800ffb8:	4630      	mov	r0, r6
 800ffba:	4639      	mov	r1, r7
 800ffbc:	f7f0 fd84 	bl	8000ac8 <__aeabi_dcmpeq>
 800ffc0:	2800      	cmp	r0, #0
 800ffc2:	d0f2      	beq.n	800ffaa <pow+0xa2>
 800ffc4:	eeb0 0a48 	vmov.f32	s0, s16
 800ffc8:	eef0 0a68 	vmov.f32	s1, s17
 800ffcc:	f000 fe25 	bl	8010c1a <finite>
 800ffd0:	2800      	cmp	r0, #0
 800ffd2:	d0ea      	beq.n	800ffaa <pow+0xa2>
 800ffd4:	ec45 4b10 	vmov	d0, r4, r5
 800ffd8:	f000 fe1f 	bl	8010c1a <finite>
 800ffdc:	e7c3      	b.n	800ff66 <pow+0x5e>
 800ffde:	4f01      	ldr	r7, [pc, #4]	; (800ffe4 <pow+0xdc>)
 800ffe0:	2600      	movs	r6, #0
 800ffe2:	e7e2      	b.n	800ffaa <pow+0xa2>
 800ffe4:	3ff00000 	.word	0x3ff00000

0800ffe8 <__ieee754_pow>:
 800ffe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffec:	ed2d 8b06 	vpush	{d8-d10}
 800fff0:	b089      	sub	sp, #36	; 0x24
 800fff2:	ed8d 1b00 	vstr	d1, [sp]
 800fff6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800fffa:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800fffe:	ea58 0102 	orrs.w	r1, r8, r2
 8010002:	ec57 6b10 	vmov	r6, r7, d0
 8010006:	d115      	bne.n	8010034 <__ieee754_pow+0x4c>
 8010008:	19b3      	adds	r3, r6, r6
 801000a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801000e:	4152      	adcs	r2, r2
 8010010:	4299      	cmp	r1, r3
 8010012:	4b89      	ldr	r3, [pc, #548]	; (8010238 <__ieee754_pow+0x250>)
 8010014:	4193      	sbcs	r3, r2
 8010016:	f080 84d2 	bcs.w	80109be <__ieee754_pow+0x9d6>
 801001a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801001e:	4630      	mov	r0, r6
 8010020:	4639      	mov	r1, r7
 8010022:	f7f0 f933 	bl	800028c <__adddf3>
 8010026:	ec41 0b10 	vmov	d0, r0, r1
 801002a:	b009      	add	sp, #36	; 0x24
 801002c:	ecbd 8b06 	vpop	{d8-d10}
 8010030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010034:	4b81      	ldr	r3, [pc, #516]	; (801023c <__ieee754_pow+0x254>)
 8010036:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801003a:	429c      	cmp	r4, r3
 801003c:	ee10 aa10 	vmov	sl, s0
 8010040:	463d      	mov	r5, r7
 8010042:	dc06      	bgt.n	8010052 <__ieee754_pow+0x6a>
 8010044:	d101      	bne.n	801004a <__ieee754_pow+0x62>
 8010046:	2e00      	cmp	r6, #0
 8010048:	d1e7      	bne.n	801001a <__ieee754_pow+0x32>
 801004a:	4598      	cmp	r8, r3
 801004c:	dc01      	bgt.n	8010052 <__ieee754_pow+0x6a>
 801004e:	d10f      	bne.n	8010070 <__ieee754_pow+0x88>
 8010050:	b172      	cbz	r2, 8010070 <__ieee754_pow+0x88>
 8010052:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8010056:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 801005a:	ea55 050a 	orrs.w	r5, r5, sl
 801005e:	d1dc      	bne.n	801001a <__ieee754_pow+0x32>
 8010060:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010064:	18db      	adds	r3, r3, r3
 8010066:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 801006a:	4152      	adcs	r2, r2
 801006c:	429d      	cmp	r5, r3
 801006e:	e7d0      	b.n	8010012 <__ieee754_pow+0x2a>
 8010070:	2d00      	cmp	r5, #0
 8010072:	da3b      	bge.n	80100ec <__ieee754_pow+0x104>
 8010074:	4b72      	ldr	r3, [pc, #456]	; (8010240 <__ieee754_pow+0x258>)
 8010076:	4598      	cmp	r8, r3
 8010078:	dc51      	bgt.n	801011e <__ieee754_pow+0x136>
 801007a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801007e:	4598      	cmp	r8, r3
 8010080:	f340 84ac 	ble.w	80109dc <__ieee754_pow+0x9f4>
 8010084:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010088:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801008c:	2b14      	cmp	r3, #20
 801008e:	dd0f      	ble.n	80100b0 <__ieee754_pow+0xc8>
 8010090:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8010094:	fa22 f103 	lsr.w	r1, r2, r3
 8010098:	fa01 f303 	lsl.w	r3, r1, r3
 801009c:	4293      	cmp	r3, r2
 801009e:	f040 849d 	bne.w	80109dc <__ieee754_pow+0x9f4>
 80100a2:	f001 0101 	and.w	r1, r1, #1
 80100a6:	f1c1 0302 	rsb	r3, r1, #2
 80100aa:	9304      	str	r3, [sp, #16]
 80100ac:	b182      	cbz	r2, 80100d0 <__ieee754_pow+0xe8>
 80100ae:	e05f      	b.n	8010170 <__ieee754_pow+0x188>
 80100b0:	2a00      	cmp	r2, #0
 80100b2:	d15b      	bne.n	801016c <__ieee754_pow+0x184>
 80100b4:	f1c3 0314 	rsb	r3, r3, #20
 80100b8:	fa48 f103 	asr.w	r1, r8, r3
 80100bc:	fa01 f303 	lsl.w	r3, r1, r3
 80100c0:	4543      	cmp	r3, r8
 80100c2:	f040 8488 	bne.w	80109d6 <__ieee754_pow+0x9ee>
 80100c6:	f001 0101 	and.w	r1, r1, #1
 80100ca:	f1c1 0302 	rsb	r3, r1, #2
 80100ce:	9304      	str	r3, [sp, #16]
 80100d0:	4b5c      	ldr	r3, [pc, #368]	; (8010244 <__ieee754_pow+0x25c>)
 80100d2:	4598      	cmp	r8, r3
 80100d4:	d132      	bne.n	801013c <__ieee754_pow+0x154>
 80100d6:	f1b9 0f00 	cmp.w	r9, #0
 80100da:	f280 8478 	bge.w	80109ce <__ieee754_pow+0x9e6>
 80100de:	4959      	ldr	r1, [pc, #356]	; (8010244 <__ieee754_pow+0x25c>)
 80100e0:	4632      	mov	r2, r6
 80100e2:	463b      	mov	r3, r7
 80100e4:	2000      	movs	r0, #0
 80100e6:	f7f0 fbb1 	bl	800084c <__aeabi_ddiv>
 80100ea:	e79c      	b.n	8010026 <__ieee754_pow+0x3e>
 80100ec:	2300      	movs	r3, #0
 80100ee:	9304      	str	r3, [sp, #16]
 80100f0:	2a00      	cmp	r2, #0
 80100f2:	d13d      	bne.n	8010170 <__ieee754_pow+0x188>
 80100f4:	4b51      	ldr	r3, [pc, #324]	; (801023c <__ieee754_pow+0x254>)
 80100f6:	4598      	cmp	r8, r3
 80100f8:	d1ea      	bne.n	80100d0 <__ieee754_pow+0xe8>
 80100fa:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80100fe:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010102:	ea53 030a 	orrs.w	r3, r3, sl
 8010106:	f000 845a 	beq.w	80109be <__ieee754_pow+0x9d6>
 801010a:	4b4f      	ldr	r3, [pc, #316]	; (8010248 <__ieee754_pow+0x260>)
 801010c:	429c      	cmp	r4, r3
 801010e:	dd08      	ble.n	8010122 <__ieee754_pow+0x13a>
 8010110:	f1b9 0f00 	cmp.w	r9, #0
 8010114:	f2c0 8457 	blt.w	80109c6 <__ieee754_pow+0x9de>
 8010118:	e9dd 0100 	ldrd	r0, r1, [sp]
 801011c:	e783      	b.n	8010026 <__ieee754_pow+0x3e>
 801011e:	2302      	movs	r3, #2
 8010120:	e7e5      	b.n	80100ee <__ieee754_pow+0x106>
 8010122:	f1b9 0f00 	cmp.w	r9, #0
 8010126:	f04f 0000 	mov.w	r0, #0
 801012a:	f04f 0100 	mov.w	r1, #0
 801012e:	f6bf af7a 	bge.w	8010026 <__ieee754_pow+0x3e>
 8010132:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010136:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801013a:	e774      	b.n	8010026 <__ieee754_pow+0x3e>
 801013c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010140:	d106      	bne.n	8010150 <__ieee754_pow+0x168>
 8010142:	4632      	mov	r2, r6
 8010144:	463b      	mov	r3, r7
 8010146:	4630      	mov	r0, r6
 8010148:	4639      	mov	r1, r7
 801014a:	f7f0 fa55 	bl	80005f8 <__aeabi_dmul>
 801014e:	e76a      	b.n	8010026 <__ieee754_pow+0x3e>
 8010150:	4b3e      	ldr	r3, [pc, #248]	; (801024c <__ieee754_pow+0x264>)
 8010152:	4599      	cmp	r9, r3
 8010154:	d10c      	bne.n	8010170 <__ieee754_pow+0x188>
 8010156:	2d00      	cmp	r5, #0
 8010158:	db0a      	blt.n	8010170 <__ieee754_pow+0x188>
 801015a:	ec47 6b10 	vmov	d0, r6, r7
 801015e:	b009      	add	sp, #36	; 0x24
 8010160:	ecbd 8b06 	vpop	{d8-d10}
 8010164:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010168:	f000 bc6c 	b.w	8010a44 <__ieee754_sqrt>
 801016c:	2300      	movs	r3, #0
 801016e:	9304      	str	r3, [sp, #16]
 8010170:	ec47 6b10 	vmov	d0, r6, r7
 8010174:	f000 fd48 	bl	8010c08 <fabs>
 8010178:	ec51 0b10 	vmov	r0, r1, d0
 801017c:	f1ba 0f00 	cmp.w	sl, #0
 8010180:	d129      	bne.n	80101d6 <__ieee754_pow+0x1ee>
 8010182:	b124      	cbz	r4, 801018e <__ieee754_pow+0x1a6>
 8010184:	4b2f      	ldr	r3, [pc, #188]	; (8010244 <__ieee754_pow+0x25c>)
 8010186:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801018a:	429a      	cmp	r2, r3
 801018c:	d123      	bne.n	80101d6 <__ieee754_pow+0x1ee>
 801018e:	f1b9 0f00 	cmp.w	r9, #0
 8010192:	da05      	bge.n	80101a0 <__ieee754_pow+0x1b8>
 8010194:	4602      	mov	r2, r0
 8010196:	460b      	mov	r3, r1
 8010198:	2000      	movs	r0, #0
 801019a:	492a      	ldr	r1, [pc, #168]	; (8010244 <__ieee754_pow+0x25c>)
 801019c:	f7f0 fb56 	bl	800084c <__aeabi_ddiv>
 80101a0:	2d00      	cmp	r5, #0
 80101a2:	f6bf af40 	bge.w	8010026 <__ieee754_pow+0x3e>
 80101a6:	9b04      	ldr	r3, [sp, #16]
 80101a8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80101ac:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80101b0:	4323      	orrs	r3, r4
 80101b2:	d108      	bne.n	80101c6 <__ieee754_pow+0x1de>
 80101b4:	4602      	mov	r2, r0
 80101b6:	460b      	mov	r3, r1
 80101b8:	4610      	mov	r0, r2
 80101ba:	4619      	mov	r1, r3
 80101bc:	f7f0 f864 	bl	8000288 <__aeabi_dsub>
 80101c0:	4602      	mov	r2, r0
 80101c2:	460b      	mov	r3, r1
 80101c4:	e78f      	b.n	80100e6 <__ieee754_pow+0xfe>
 80101c6:	9b04      	ldr	r3, [sp, #16]
 80101c8:	2b01      	cmp	r3, #1
 80101ca:	f47f af2c 	bne.w	8010026 <__ieee754_pow+0x3e>
 80101ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80101d2:	4619      	mov	r1, r3
 80101d4:	e727      	b.n	8010026 <__ieee754_pow+0x3e>
 80101d6:	0feb      	lsrs	r3, r5, #31
 80101d8:	3b01      	subs	r3, #1
 80101da:	9306      	str	r3, [sp, #24]
 80101dc:	9a06      	ldr	r2, [sp, #24]
 80101de:	9b04      	ldr	r3, [sp, #16]
 80101e0:	4313      	orrs	r3, r2
 80101e2:	d102      	bne.n	80101ea <__ieee754_pow+0x202>
 80101e4:	4632      	mov	r2, r6
 80101e6:	463b      	mov	r3, r7
 80101e8:	e7e6      	b.n	80101b8 <__ieee754_pow+0x1d0>
 80101ea:	4b19      	ldr	r3, [pc, #100]	; (8010250 <__ieee754_pow+0x268>)
 80101ec:	4598      	cmp	r8, r3
 80101ee:	f340 80fb 	ble.w	80103e8 <__ieee754_pow+0x400>
 80101f2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80101f6:	4598      	cmp	r8, r3
 80101f8:	4b13      	ldr	r3, [pc, #76]	; (8010248 <__ieee754_pow+0x260>)
 80101fa:	dd0c      	ble.n	8010216 <__ieee754_pow+0x22e>
 80101fc:	429c      	cmp	r4, r3
 80101fe:	dc0f      	bgt.n	8010220 <__ieee754_pow+0x238>
 8010200:	f1b9 0f00 	cmp.w	r9, #0
 8010204:	da0f      	bge.n	8010226 <__ieee754_pow+0x23e>
 8010206:	2000      	movs	r0, #0
 8010208:	b009      	add	sp, #36	; 0x24
 801020a:	ecbd 8b06 	vpop	{d8-d10}
 801020e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010212:	f000 bcf0 	b.w	8010bf6 <__math_oflow>
 8010216:	429c      	cmp	r4, r3
 8010218:	dbf2      	blt.n	8010200 <__ieee754_pow+0x218>
 801021a:	4b0a      	ldr	r3, [pc, #40]	; (8010244 <__ieee754_pow+0x25c>)
 801021c:	429c      	cmp	r4, r3
 801021e:	dd19      	ble.n	8010254 <__ieee754_pow+0x26c>
 8010220:	f1b9 0f00 	cmp.w	r9, #0
 8010224:	dcef      	bgt.n	8010206 <__ieee754_pow+0x21e>
 8010226:	2000      	movs	r0, #0
 8010228:	b009      	add	sp, #36	; 0x24
 801022a:	ecbd 8b06 	vpop	{d8-d10}
 801022e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010232:	f000 bcd7 	b.w	8010be4 <__math_uflow>
 8010236:	bf00      	nop
 8010238:	fff00000 	.word	0xfff00000
 801023c:	7ff00000 	.word	0x7ff00000
 8010240:	433fffff 	.word	0x433fffff
 8010244:	3ff00000 	.word	0x3ff00000
 8010248:	3fefffff 	.word	0x3fefffff
 801024c:	3fe00000 	.word	0x3fe00000
 8010250:	41e00000 	.word	0x41e00000
 8010254:	4b60      	ldr	r3, [pc, #384]	; (80103d8 <__ieee754_pow+0x3f0>)
 8010256:	2200      	movs	r2, #0
 8010258:	f7f0 f816 	bl	8000288 <__aeabi_dsub>
 801025c:	a354      	add	r3, pc, #336	; (adr r3, 80103b0 <__ieee754_pow+0x3c8>)
 801025e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010262:	4604      	mov	r4, r0
 8010264:	460d      	mov	r5, r1
 8010266:	f7f0 f9c7 	bl	80005f8 <__aeabi_dmul>
 801026a:	a353      	add	r3, pc, #332	; (adr r3, 80103b8 <__ieee754_pow+0x3d0>)
 801026c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010270:	4606      	mov	r6, r0
 8010272:	460f      	mov	r7, r1
 8010274:	4620      	mov	r0, r4
 8010276:	4629      	mov	r1, r5
 8010278:	f7f0 f9be 	bl	80005f8 <__aeabi_dmul>
 801027c:	4b57      	ldr	r3, [pc, #348]	; (80103dc <__ieee754_pow+0x3f4>)
 801027e:	4682      	mov	sl, r0
 8010280:	468b      	mov	fp, r1
 8010282:	2200      	movs	r2, #0
 8010284:	4620      	mov	r0, r4
 8010286:	4629      	mov	r1, r5
 8010288:	f7f0 f9b6 	bl	80005f8 <__aeabi_dmul>
 801028c:	4602      	mov	r2, r0
 801028e:	460b      	mov	r3, r1
 8010290:	a14b      	add	r1, pc, #300	; (adr r1, 80103c0 <__ieee754_pow+0x3d8>)
 8010292:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010296:	f7ef fff7 	bl	8000288 <__aeabi_dsub>
 801029a:	4622      	mov	r2, r4
 801029c:	462b      	mov	r3, r5
 801029e:	f7f0 f9ab 	bl	80005f8 <__aeabi_dmul>
 80102a2:	4602      	mov	r2, r0
 80102a4:	460b      	mov	r3, r1
 80102a6:	2000      	movs	r0, #0
 80102a8:	494d      	ldr	r1, [pc, #308]	; (80103e0 <__ieee754_pow+0x3f8>)
 80102aa:	f7ef ffed 	bl	8000288 <__aeabi_dsub>
 80102ae:	4622      	mov	r2, r4
 80102b0:	4680      	mov	r8, r0
 80102b2:	4689      	mov	r9, r1
 80102b4:	462b      	mov	r3, r5
 80102b6:	4620      	mov	r0, r4
 80102b8:	4629      	mov	r1, r5
 80102ba:	f7f0 f99d 	bl	80005f8 <__aeabi_dmul>
 80102be:	4602      	mov	r2, r0
 80102c0:	460b      	mov	r3, r1
 80102c2:	4640      	mov	r0, r8
 80102c4:	4649      	mov	r1, r9
 80102c6:	f7f0 f997 	bl	80005f8 <__aeabi_dmul>
 80102ca:	a33f      	add	r3, pc, #252	; (adr r3, 80103c8 <__ieee754_pow+0x3e0>)
 80102cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102d0:	f7f0 f992 	bl	80005f8 <__aeabi_dmul>
 80102d4:	4602      	mov	r2, r0
 80102d6:	460b      	mov	r3, r1
 80102d8:	4650      	mov	r0, sl
 80102da:	4659      	mov	r1, fp
 80102dc:	f7ef ffd4 	bl	8000288 <__aeabi_dsub>
 80102e0:	4602      	mov	r2, r0
 80102e2:	460b      	mov	r3, r1
 80102e4:	4680      	mov	r8, r0
 80102e6:	4689      	mov	r9, r1
 80102e8:	4630      	mov	r0, r6
 80102ea:	4639      	mov	r1, r7
 80102ec:	f7ef ffce 	bl	800028c <__adddf3>
 80102f0:	2000      	movs	r0, #0
 80102f2:	4632      	mov	r2, r6
 80102f4:	463b      	mov	r3, r7
 80102f6:	4604      	mov	r4, r0
 80102f8:	460d      	mov	r5, r1
 80102fa:	f7ef ffc5 	bl	8000288 <__aeabi_dsub>
 80102fe:	4602      	mov	r2, r0
 8010300:	460b      	mov	r3, r1
 8010302:	4640      	mov	r0, r8
 8010304:	4649      	mov	r1, r9
 8010306:	f7ef ffbf 	bl	8000288 <__aeabi_dsub>
 801030a:	9b04      	ldr	r3, [sp, #16]
 801030c:	9a06      	ldr	r2, [sp, #24]
 801030e:	3b01      	subs	r3, #1
 8010310:	4313      	orrs	r3, r2
 8010312:	4682      	mov	sl, r0
 8010314:	468b      	mov	fp, r1
 8010316:	f040 81e7 	bne.w	80106e8 <__ieee754_pow+0x700>
 801031a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80103d0 <__ieee754_pow+0x3e8>
 801031e:	eeb0 8a47 	vmov.f32	s16, s14
 8010322:	eef0 8a67 	vmov.f32	s17, s15
 8010326:	e9dd 6700 	ldrd	r6, r7, [sp]
 801032a:	2600      	movs	r6, #0
 801032c:	4632      	mov	r2, r6
 801032e:	463b      	mov	r3, r7
 8010330:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010334:	f7ef ffa8 	bl	8000288 <__aeabi_dsub>
 8010338:	4622      	mov	r2, r4
 801033a:	462b      	mov	r3, r5
 801033c:	f7f0 f95c 	bl	80005f8 <__aeabi_dmul>
 8010340:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010344:	4680      	mov	r8, r0
 8010346:	4689      	mov	r9, r1
 8010348:	4650      	mov	r0, sl
 801034a:	4659      	mov	r1, fp
 801034c:	f7f0 f954 	bl	80005f8 <__aeabi_dmul>
 8010350:	4602      	mov	r2, r0
 8010352:	460b      	mov	r3, r1
 8010354:	4640      	mov	r0, r8
 8010356:	4649      	mov	r1, r9
 8010358:	f7ef ff98 	bl	800028c <__adddf3>
 801035c:	4632      	mov	r2, r6
 801035e:	463b      	mov	r3, r7
 8010360:	4680      	mov	r8, r0
 8010362:	4689      	mov	r9, r1
 8010364:	4620      	mov	r0, r4
 8010366:	4629      	mov	r1, r5
 8010368:	f7f0 f946 	bl	80005f8 <__aeabi_dmul>
 801036c:	460b      	mov	r3, r1
 801036e:	4604      	mov	r4, r0
 8010370:	460d      	mov	r5, r1
 8010372:	4602      	mov	r2, r0
 8010374:	4649      	mov	r1, r9
 8010376:	4640      	mov	r0, r8
 8010378:	f7ef ff88 	bl	800028c <__adddf3>
 801037c:	4b19      	ldr	r3, [pc, #100]	; (80103e4 <__ieee754_pow+0x3fc>)
 801037e:	4299      	cmp	r1, r3
 8010380:	ec45 4b19 	vmov	d9, r4, r5
 8010384:	4606      	mov	r6, r0
 8010386:	460f      	mov	r7, r1
 8010388:	468b      	mov	fp, r1
 801038a:	f340 82f1 	ble.w	8010970 <__ieee754_pow+0x988>
 801038e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010392:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010396:	4303      	orrs	r3, r0
 8010398:	f000 81e4 	beq.w	8010764 <__ieee754_pow+0x77c>
 801039c:	ec51 0b18 	vmov	r0, r1, d8
 80103a0:	2200      	movs	r2, #0
 80103a2:	2300      	movs	r3, #0
 80103a4:	f7f0 fb9a 	bl	8000adc <__aeabi_dcmplt>
 80103a8:	3800      	subs	r0, #0
 80103aa:	bf18      	it	ne
 80103ac:	2001      	movne	r0, #1
 80103ae:	e72b      	b.n	8010208 <__ieee754_pow+0x220>
 80103b0:	60000000 	.word	0x60000000
 80103b4:	3ff71547 	.word	0x3ff71547
 80103b8:	f85ddf44 	.word	0xf85ddf44
 80103bc:	3e54ae0b 	.word	0x3e54ae0b
 80103c0:	55555555 	.word	0x55555555
 80103c4:	3fd55555 	.word	0x3fd55555
 80103c8:	652b82fe 	.word	0x652b82fe
 80103cc:	3ff71547 	.word	0x3ff71547
 80103d0:	00000000 	.word	0x00000000
 80103d4:	bff00000 	.word	0xbff00000
 80103d8:	3ff00000 	.word	0x3ff00000
 80103dc:	3fd00000 	.word	0x3fd00000
 80103e0:	3fe00000 	.word	0x3fe00000
 80103e4:	408fffff 	.word	0x408fffff
 80103e8:	4bd5      	ldr	r3, [pc, #852]	; (8010740 <__ieee754_pow+0x758>)
 80103ea:	402b      	ands	r3, r5
 80103ec:	2200      	movs	r2, #0
 80103ee:	b92b      	cbnz	r3, 80103fc <__ieee754_pow+0x414>
 80103f0:	4bd4      	ldr	r3, [pc, #848]	; (8010744 <__ieee754_pow+0x75c>)
 80103f2:	f7f0 f901 	bl	80005f8 <__aeabi_dmul>
 80103f6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80103fa:	460c      	mov	r4, r1
 80103fc:	1523      	asrs	r3, r4, #20
 80103fe:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010402:	4413      	add	r3, r2
 8010404:	9305      	str	r3, [sp, #20]
 8010406:	4bd0      	ldr	r3, [pc, #832]	; (8010748 <__ieee754_pow+0x760>)
 8010408:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801040c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010410:	429c      	cmp	r4, r3
 8010412:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010416:	dd08      	ble.n	801042a <__ieee754_pow+0x442>
 8010418:	4bcc      	ldr	r3, [pc, #816]	; (801074c <__ieee754_pow+0x764>)
 801041a:	429c      	cmp	r4, r3
 801041c:	f340 8162 	ble.w	80106e4 <__ieee754_pow+0x6fc>
 8010420:	9b05      	ldr	r3, [sp, #20]
 8010422:	3301      	adds	r3, #1
 8010424:	9305      	str	r3, [sp, #20]
 8010426:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801042a:	2400      	movs	r4, #0
 801042c:	00e3      	lsls	r3, r4, #3
 801042e:	9307      	str	r3, [sp, #28]
 8010430:	4bc7      	ldr	r3, [pc, #796]	; (8010750 <__ieee754_pow+0x768>)
 8010432:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010436:	ed93 7b00 	vldr	d7, [r3]
 801043a:	4629      	mov	r1, r5
 801043c:	ec53 2b17 	vmov	r2, r3, d7
 8010440:	eeb0 9a47 	vmov.f32	s18, s14
 8010444:	eef0 9a67 	vmov.f32	s19, s15
 8010448:	4682      	mov	sl, r0
 801044a:	f7ef ff1d 	bl	8000288 <__aeabi_dsub>
 801044e:	4652      	mov	r2, sl
 8010450:	4606      	mov	r6, r0
 8010452:	460f      	mov	r7, r1
 8010454:	462b      	mov	r3, r5
 8010456:	ec51 0b19 	vmov	r0, r1, d9
 801045a:	f7ef ff17 	bl	800028c <__adddf3>
 801045e:	4602      	mov	r2, r0
 8010460:	460b      	mov	r3, r1
 8010462:	2000      	movs	r0, #0
 8010464:	49bb      	ldr	r1, [pc, #748]	; (8010754 <__ieee754_pow+0x76c>)
 8010466:	f7f0 f9f1 	bl	800084c <__aeabi_ddiv>
 801046a:	ec41 0b1a 	vmov	d10, r0, r1
 801046e:	4602      	mov	r2, r0
 8010470:	460b      	mov	r3, r1
 8010472:	4630      	mov	r0, r6
 8010474:	4639      	mov	r1, r7
 8010476:	f7f0 f8bf 	bl	80005f8 <__aeabi_dmul>
 801047a:	2300      	movs	r3, #0
 801047c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010480:	9302      	str	r3, [sp, #8]
 8010482:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010486:	46ab      	mov	fp, r5
 8010488:	106d      	asrs	r5, r5, #1
 801048a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801048e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8010492:	ec41 0b18 	vmov	d8, r0, r1
 8010496:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801049a:	2200      	movs	r2, #0
 801049c:	4640      	mov	r0, r8
 801049e:	4649      	mov	r1, r9
 80104a0:	4614      	mov	r4, r2
 80104a2:	461d      	mov	r5, r3
 80104a4:	f7f0 f8a8 	bl	80005f8 <__aeabi_dmul>
 80104a8:	4602      	mov	r2, r0
 80104aa:	460b      	mov	r3, r1
 80104ac:	4630      	mov	r0, r6
 80104ae:	4639      	mov	r1, r7
 80104b0:	f7ef feea 	bl	8000288 <__aeabi_dsub>
 80104b4:	ec53 2b19 	vmov	r2, r3, d9
 80104b8:	4606      	mov	r6, r0
 80104ba:	460f      	mov	r7, r1
 80104bc:	4620      	mov	r0, r4
 80104be:	4629      	mov	r1, r5
 80104c0:	f7ef fee2 	bl	8000288 <__aeabi_dsub>
 80104c4:	4602      	mov	r2, r0
 80104c6:	460b      	mov	r3, r1
 80104c8:	4650      	mov	r0, sl
 80104ca:	4659      	mov	r1, fp
 80104cc:	f7ef fedc 	bl	8000288 <__aeabi_dsub>
 80104d0:	4642      	mov	r2, r8
 80104d2:	464b      	mov	r3, r9
 80104d4:	f7f0 f890 	bl	80005f8 <__aeabi_dmul>
 80104d8:	4602      	mov	r2, r0
 80104da:	460b      	mov	r3, r1
 80104dc:	4630      	mov	r0, r6
 80104de:	4639      	mov	r1, r7
 80104e0:	f7ef fed2 	bl	8000288 <__aeabi_dsub>
 80104e4:	ec53 2b1a 	vmov	r2, r3, d10
 80104e8:	f7f0 f886 	bl	80005f8 <__aeabi_dmul>
 80104ec:	ec53 2b18 	vmov	r2, r3, d8
 80104f0:	ec41 0b19 	vmov	d9, r0, r1
 80104f4:	ec51 0b18 	vmov	r0, r1, d8
 80104f8:	f7f0 f87e 	bl	80005f8 <__aeabi_dmul>
 80104fc:	a37c      	add	r3, pc, #496	; (adr r3, 80106f0 <__ieee754_pow+0x708>)
 80104fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010502:	4604      	mov	r4, r0
 8010504:	460d      	mov	r5, r1
 8010506:	f7f0 f877 	bl	80005f8 <__aeabi_dmul>
 801050a:	a37b      	add	r3, pc, #492	; (adr r3, 80106f8 <__ieee754_pow+0x710>)
 801050c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010510:	f7ef febc 	bl	800028c <__adddf3>
 8010514:	4622      	mov	r2, r4
 8010516:	462b      	mov	r3, r5
 8010518:	f7f0 f86e 	bl	80005f8 <__aeabi_dmul>
 801051c:	a378      	add	r3, pc, #480	; (adr r3, 8010700 <__ieee754_pow+0x718>)
 801051e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010522:	f7ef feb3 	bl	800028c <__adddf3>
 8010526:	4622      	mov	r2, r4
 8010528:	462b      	mov	r3, r5
 801052a:	f7f0 f865 	bl	80005f8 <__aeabi_dmul>
 801052e:	a376      	add	r3, pc, #472	; (adr r3, 8010708 <__ieee754_pow+0x720>)
 8010530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010534:	f7ef feaa 	bl	800028c <__adddf3>
 8010538:	4622      	mov	r2, r4
 801053a:	462b      	mov	r3, r5
 801053c:	f7f0 f85c 	bl	80005f8 <__aeabi_dmul>
 8010540:	a373      	add	r3, pc, #460	; (adr r3, 8010710 <__ieee754_pow+0x728>)
 8010542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010546:	f7ef fea1 	bl	800028c <__adddf3>
 801054a:	4622      	mov	r2, r4
 801054c:	462b      	mov	r3, r5
 801054e:	f7f0 f853 	bl	80005f8 <__aeabi_dmul>
 8010552:	a371      	add	r3, pc, #452	; (adr r3, 8010718 <__ieee754_pow+0x730>)
 8010554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010558:	f7ef fe98 	bl	800028c <__adddf3>
 801055c:	4622      	mov	r2, r4
 801055e:	4606      	mov	r6, r0
 8010560:	460f      	mov	r7, r1
 8010562:	462b      	mov	r3, r5
 8010564:	4620      	mov	r0, r4
 8010566:	4629      	mov	r1, r5
 8010568:	f7f0 f846 	bl	80005f8 <__aeabi_dmul>
 801056c:	4602      	mov	r2, r0
 801056e:	460b      	mov	r3, r1
 8010570:	4630      	mov	r0, r6
 8010572:	4639      	mov	r1, r7
 8010574:	f7f0 f840 	bl	80005f8 <__aeabi_dmul>
 8010578:	4642      	mov	r2, r8
 801057a:	4604      	mov	r4, r0
 801057c:	460d      	mov	r5, r1
 801057e:	464b      	mov	r3, r9
 8010580:	ec51 0b18 	vmov	r0, r1, d8
 8010584:	f7ef fe82 	bl	800028c <__adddf3>
 8010588:	ec53 2b19 	vmov	r2, r3, d9
 801058c:	f7f0 f834 	bl	80005f8 <__aeabi_dmul>
 8010590:	4622      	mov	r2, r4
 8010592:	462b      	mov	r3, r5
 8010594:	f7ef fe7a 	bl	800028c <__adddf3>
 8010598:	4642      	mov	r2, r8
 801059a:	4682      	mov	sl, r0
 801059c:	468b      	mov	fp, r1
 801059e:	464b      	mov	r3, r9
 80105a0:	4640      	mov	r0, r8
 80105a2:	4649      	mov	r1, r9
 80105a4:	f7f0 f828 	bl	80005f8 <__aeabi_dmul>
 80105a8:	4b6b      	ldr	r3, [pc, #428]	; (8010758 <__ieee754_pow+0x770>)
 80105aa:	2200      	movs	r2, #0
 80105ac:	4606      	mov	r6, r0
 80105ae:	460f      	mov	r7, r1
 80105b0:	f7ef fe6c 	bl	800028c <__adddf3>
 80105b4:	4652      	mov	r2, sl
 80105b6:	465b      	mov	r3, fp
 80105b8:	f7ef fe68 	bl	800028c <__adddf3>
 80105bc:	2000      	movs	r0, #0
 80105be:	4604      	mov	r4, r0
 80105c0:	460d      	mov	r5, r1
 80105c2:	4602      	mov	r2, r0
 80105c4:	460b      	mov	r3, r1
 80105c6:	4640      	mov	r0, r8
 80105c8:	4649      	mov	r1, r9
 80105ca:	f7f0 f815 	bl	80005f8 <__aeabi_dmul>
 80105ce:	4b62      	ldr	r3, [pc, #392]	; (8010758 <__ieee754_pow+0x770>)
 80105d0:	4680      	mov	r8, r0
 80105d2:	4689      	mov	r9, r1
 80105d4:	2200      	movs	r2, #0
 80105d6:	4620      	mov	r0, r4
 80105d8:	4629      	mov	r1, r5
 80105da:	f7ef fe55 	bl	8000288 <__aeabi_dsub>
 80105de:	4632      	mov	r2, r6
 80105e0:	463b      	mov	r3, r7
 80105e2:	f7ef fe51 	bl	8000288 <__aeabi_dsub>
 80105e6:	4602      	mov	r2, r0
 80105e8:	460b      	mov	r3, r1
 80105ea:	4650      	mov	r0, sl
 80105ec:	4659      	mov	r1, fp
 80105ee:	f7ef fe4b 	bl	8000288 <__aeabi_dsub>
 80105f2:	ec53 2b18 	vmov	r2, r3, d8
 80105f6:	f7ef ffff 	bl	80005f8 <__aeabi_dmul>
 80105fa:	4622      	mov	r2, r4
 80105fc:	4606      	mov	r6, r0
 80105fe:	460f      	mov	r7, r1
 8010600:	462b      	mov	r3, r5
 8010602:	ec51 0b19 	vmov	r0, r1, d9
 8010606:	f7ef fff7 	bl	80005f8 <__aeabi_dmul>
 801060a:	4602      	mov	r2, r0
 801060c:	460b      	mov	r3, r1
 801060e:	4630      	mov	r0, r6
 8010610:	4639      	mov	r1, r7
 8010612:	f7ef fe3b 	bl	800028c <__adddf3>
 8010616:	4606      	mov	r6, r0
 8010618:	460f      	mov	r7, r1
 801061a:	4602      	mov	r2, r0
 801061c:	460b      	mov	r3, r1
 801061e:	4640      	mov	r0, r8
 8010620:	4649      	mov	r1, r9
 8010622:	f7ef fe33 	bl	800028c <__adddf3>
 8010626:	a33e      	add	r3, pc, #248	; (adr r3, 8010720 <__ieee754_pow+0x738>)
 8010628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801062c:	2000      	movs	r0, #0
 801062e:	4604      	mov	r4, r0
 8010630:	460d      	mov	r5, r1
 8010632:	f7ef ffe1 	bl	80005f8 <__aeabi_dmul>
 8010636:	4642      	mov	r2, r8
 8010638:	ec41 0b18 	vmov	d8, r0, r1
 801063c:	464b      	mov	r3, r9
 801063e:	4620      	mov	r0, r4
 8010640:	4629      	mov	r1, r5
 8010642:	f7ef fe21 	bl	8000288 <__aeabi_dsub>
 8010646:	4602      	mov	r2, r0
 8010648:	460b      	mov	r3, r1
 801064a:	4630      	mov	r0, r6
 801064c:	4639      	mov	r1, r7
 801064e:	f7ef fe1b 	bl	8000288 <__aeabi_dsub>
 8010652:	a335      	add	r3, pc, #212	; (adr r3, 8010728 <__ieee754_pow+0x740>)
 8010654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010658:	f7ef ffce 	bl	80005f8 <__aeabi_dmul>
 801065c:	a334      	add	r3, pc, #208	; (adr r3, 8010730 <__ieee754_pow+0x748>)
 801065e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010662:	4606      	mov	r6, r0
 8010664:	460f      	mov	r7, r1
 8010666:	4620      	mov	r0, r4
 8010668:	4629      	mov	r1, r5
 801066a:	f7ef ffc5 	bl	80005f8 <__aeabi_dmul>
 801066e:	4602      	mov	r2, r0
 8010670:	460b      	mov	r3, r1
 8010672:	4630      	mov	r0, r6
 8010674:	4639      	mov	r1, r7
 8010676:	f7ef fe09 	bl	800028c <__adddf3>
 801067a:	9a07      	ldr	r2, [sp, #28]
 801067c:	4b37      	ldr	r3, [pc, #220]	; (801075c <__ieee754_pow+0x774>)
 801067e:	4413      	add	r3, r2
 8010680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010684:	f7ef fe02 	bl	800028c <__adddf3>
 8010688:	4682      	mov	sl, r0
 801068a:	9805      	ldr	r0, [sp, #20]
 801068c:	468b      	mov	fp, r1
 801068e:	f7ef ff49 	bl	8000524 <__aeabi_i2d>
 8010692:	9a07      	ldr	r2, [sp, #28]
 8010694:	4b32      	ldr	r3, [pc, #200]	; (8010760 <__ieee754_pow+0x778>)
 8010696:	4413      	add	r3, r2
 8010698:	e9d3 8900 	ldrd	r8, r9, [r3]
 801069c:	4606      	mov	r6, r0
 801069e:	460f      	mov	r7, r1
 80106a0:	4652      	mov	r2, sl
 80106a2:	465b      	mov	r3, fp
 80106a4:	ec51 0b18 	vmov	r0, r1, d8
 80106a8:	f7ef fdf0 	bl	800028c <__adddf3>
 80106ac:	4642      	mov	r2, r8
 80106ae:	464b      	mov	r3, r9
 80106b0:	f7ef fdec 	bl	800028c <__adddf3>
 80106b4:	4632      	mov	r2, r6
 80106b6:	463b      	mov	r3, r7
 80106b8:	f7ef fde8 	bl	800028c <__adddf3>
 80106bc:	2000      	movs	r0, #0
 80106be:	4632      	mov	r2, r6
 80106c0:	463b      	mov	r3, r7
 80106c2:	4604      	mov	r4, r0
 80106c4:	460d      	mov	r5, r1
 80106c6:	f7ef fddf 	bl	8000288 <__aeabi_dsub>
 80106ca:	4642      	mov	r2, r8
 80106cc:	464b      	mov	r3, r9
 80106ce:	f7ef fddb 	bl	8000288 <__aeabi_dsub>
 80106d2:	ec53 2b18 	vmov	r2, r3, d8
 80106d6:	f7ef fdd7 	bl	8000288 <__aeabi_dsub>
 80106da:	4602      	mov	r2, r0
 80106dc:	460b      	mov	r3, r1
 80106de:	4650      	mov	r0, sl
 80106e0:	4659      	mov	r1, fp
 80106e2:	e610      	b.n	8010306 <__ieee754_pow+0x31e>
 80106e4:	2401      	movs	r4, #1
 80106e6:	e6a1      	b.n	801042c <__ieee754_pow+0x444>
 80106e8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8010738 <__ieee754_pow+0x750>
 80106ec:	e617      	b.n	801031e <__ieee754_pow+0x336>
 80106ee:	bf00      	nop
 80106f0:	4a454eef 	.word	0x4a454eef
 80106f4:	3fca7e28 	.word	0x3fca7e28
 80106f8:	93c9db65 	.word	0x93c9db65
 80106fc:	3fcd864a 	.word	0x3fcd864a
 8010700:	a91d4101 	.word	0xa91d4101
 8010704:	3fd17460 	.word	0x3fd17460
 8010708:	518f264d 	.word	0x518f264d
 801070c:	3fd55555 	.word	0x3fd55555
 8010710:	db6fabff 	.word	0xdb6fabff
 8010714:	3fdb6db6 	.word	0x3fdb6db6
 8010718:	33333303 	.word	0x33333303
 801071c:	3fe33333 	.word	0x3fe33333
 8010720:	e0000000 	.word	0xe0000000
 8010724:	3feec709 	.word	0x3feec709
 8010728:	dc3a03fd 	.word	0xdc3a03fd
 801072c:	3feec709 	.word	0x3feec709
 8010730:	145b01f5 	.word	0x145b01f5
 8010734:	be3e2fe0 	.word	0xbe3e2fe0
 8010738:	00000000 	.word	0x00000000
 801073c:	3ff00000 	.word	0x3ff00000
 8010740:	7ff00000 	.word	0x7ff00000
 8010744:	43400000 	.word	0x43400000
 8010748:	0003988e 	.word	0x0003988e
 801074c:	000bb679 	.word	0x000bb679
 8010750:	0801f6c0 	.word	0x0801f6c0
 8010754:	3ff00000 	.word	0x3ff00000
 8010758:	40080000 	.word	0x40080000
 801075c:	0801f6e0 	.word	0x0801f6e0
 8010760:	0801f6d0 	.word	0x0801f6d0
 8010764:	a3b5      	add	r3, pc, #724	; (adr r3, 8010a3c <__ieee754_pow+0xa54>)
 8010766:	e9d3 2300 	ldrd	r2, r3, [r3]
 801076a:	4640      	mov	r0, r8
 801076c:	4649      	mov	r1, r9
 801076e:	f7ef fd8d 	bl	800028c <__adddf3>
 8010772:	4622      	mov	r2, r4
 8010774:	ec41 0b1a 	vmov	d10, r0, r1
 8010778:	462b      	mov	r3, r5
 801077a:	4630      	mov	r0, r6
 801077c:	4639      	mov	r1, r7
 801077e:	f7ef fd83 	bl	8000288 <__aeabi_dsub>
 8010782:	4602      	mov	r2, r0
 8010784:	460b      	mov	r3, r1
 8010786:	ec51 0b1a 	vmov	r0, r1, d10
 801078a:	f7f0 f9c5 	bl	8000b18 <__aeabi_dcmpgt>
 801078e:	2800      	cmp	r0, #0
 8010790:	f47f ae04 	bne.w	801039c <__ieee754_pow+0x3b4>
 8010794:	4aa4      	ldr	r2, [pc, #656]	; (8010a28 <__ieee754_pow+0xa40>)
 8010796:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801079a:	4293      	cmp	r3, r2
 801079c:	f340 8108 	ble.w	80109b0 <__ieee754_pow+0x9c8>
 80107a0:	151b      	asrs	r3, r3, #20
 80107a2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80107a6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80107aa:	fa4a f303 	asr.w	r3, sl, r3
 80107ae:	445b      	add	r3, fp
 80107b0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80107b4:	4e9d      	ldr	r6, [pc, #628]	; (8010a2c <__ieee754_pow+0xa44>)
 80107b6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80107ba:	4116      	asrs	r6, r2
 80107bc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80107c0:	2000      	movs	r0, #0
 80107c2:	ea23 0106 	bic.w	r1, r3, r6
 80107c6:	f1c2 0214 	rsb	r2, r2, #20
 80107ca:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80107ce:	fa4a fa02 	asr.w	sl, sl, r2
 80107d2:	f1bb 0f00 	cmp.w	fp, #0
 80107d6:	4602      	mov	r2, r0
 80107d8:	460b      	mov	r3, r1
 80107da:	4620      	mov	r0, r4
 80107dc:	4629      	mov	r1, r5
 80107de:	bfb8      	it	lt
 80107e0:	f1ca 0a00 	rsblt	sl, sl, #0
 80107e4:	f7ef fd50 	bl	8000288 <__aeabi_dsub>
 80107e8:	ec41 0b19 	vmov	d9, r0, r1
 80107ec:	4642      	mov	r2, r8
 80107ee:	464b      	mov	r3, r9
 80107f0:	ec51 0b19 	vmov	r0, r1, d9
 80107f4:	f7ef fd4a 	bl	800028c <__adddf3>
 80107f8:	a37b      	add	r3, pc, #492	; (adr r3, 80109e8 <__ieee754_pow+0xa00>)
 80107fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107fe:	2000      	movs	r0, #0
 8010800:	4604      	mov	r4, r0
 8010802:	460d      	mov	r5, r1
 8010804:	f7ef fef8 	bl	80005f8 <__aeabi_dmul>
 8010808:	ec53 2b19 	vmov	r2, r3, d9
 801080c:	4606      	mov	r6, r0
 801080e:	460f      	mov	r7, r1
 8010810:	4620      	mov	r0, r4
 8010812:	4629      	mov	r1, r5
 8010814:	f7ef fd38 	bl	8000288 <__aeabi_dsub>
 8010818:	4602      	mov	r2, r0
 801081a:	460b      	mov	r3, r1
 801081c:	4640      	mov	r0, r8
 801081e:	4649      	mov	r1, r9
 8010820:	f7ef fd32 	bl	8000288 <__aeabi_dsub>
 8010824:	a372      	add	r3, pc, #456	; (adr r3, 80109f0 <__ieee754_pow+0xa08>)
 8010826:	e9d3 2300 	ldrd	r2, r3, [r3]
 801082a:	f7ef fee5 	bl	80005f8 <__aeabi_dmul>
 801082e:	a372      	add	r3, pc, #456	; (adr r3, 80109f8 <__ieee754_pow+0xa10>)
 8010830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010834:	4680      	mov	r8, r0
 8010836:	4689      	mov	r9, r1
 8010838:	4620      	mov	r0, r4
 801083a:	4629      	mov	r1, r5
 801083c:	f7ef fedc 	bl	80005f8 <__aeabi_dmul>
 8010840:	4602      	mov	r2, r0
 8010842:	460b      	mov	r3, r1
 8010844:	4640      	mov	r0, r8
 8010846:	4649      	mov	r1, r9
 8010848:	f7ef fd20 	bl	800028c <__adddf3>
 801084c:	4604      	mov	r4, r0
 801084e:	460d      	mov	r5, r1
 8010850:	4602      	mov	r2, r0
 8010852:	460b      	mov	r3, r1
 8010854:	4630      	mov	r0, r6
 8010856:	4639      	mov	r1, r7
 8010858:	f7ef fd18 	bl	800028c <__adddf3>
 801085c:	4632      	mov	r2, r6
 801085e:	463b      	mov	r3, r7
 8010860:	4680      	mov	r8, r0
 8010862:	4689      	mov	r9, r1
 8010864:	f7ef fd10 	bl	8000288 <__aeabi_dsub>
 8010868:	4602      	mov	r2, r0
 801086a:	460b      	mov	r3, r1
 801086c:	4620      	mov	r0, r4
 801086e:	4629      	mov	r1, r5
 8010870:	f7ef fd0a 	bl	8000288 <__aeabi_dsub>
 8010874:	4642      	mov	r2, r8
 8010876:	4606      	mov	r6, r0
 8010878:	460f      	mov	r7, r1
 801087a:	464b      	mov	r3, r9
 801087c:	4640      	mov	r0, r8
 801087e:	4649      	mov	r1, r9
 8010880:	f7ef feba 	bl	80005f8 <__aeabi_dmul>
 8010884:	a35e      	add	r3, pc, #376	; (adr r3, 8010a00 <__ieee754_pow+0xa18>)
 8010886:	e9d3 2300 	ldrd	r2, r3, [r3]
 801088a:	4604      	mov	r4, r0
 801088c:	460d      	mov	r5, r1
 801088e:	f7ef feb3 	bl	80005f8 <__aeabi_dmul>
 8010892:	a35d      	add	r3, pc, #372	; (adr r3, 8010a08 <__ieee754_pow+0xa20>)
 8010894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010898:	f7ef fcf6 	bl	8000288 <__aeabi_dsub>
 801089c:	4622      	mov	r2, r4
 801089e:	462b      	mov	r3, r5
 80108a0:	f7ef feaa 	bl	80005f8 <__aeabi_dmul>
 80108a4:	a35a      	add	r3, pc, #360	; (adr r3, 8010a10 <__ieee754_pow+0xa28>)
 80108a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108aa:	f7ef fcef 	bl	800028c <__adddf3>
 80108ae:	4622      	mov	r2, r4
 80108b0:	462b      	mov	r3, r5
 80108b2:	f7ef fea1 	bl	80005f8 <__aeabi_dmul>
 80108b6:	a358      	add	r3, pc, #352	; (adr r3, 8010a18 <__ieee754_pow+0xa30>)
 80108b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108bc:	f7ef fce4 	bl	8000288 <__aeabi_dsub>
 80108c0:	4622      	mov	r2, r4
 80108c2:	462b      	mov	r3, r5
 80108c4:	f7ef fe98 	bl	80005f8 <__aeabi_dmul>
 80108c8:	a355      	add	r3, pc, #340	; (adr r3, 8010a20 <__ieee754_pow+0xa38>)
 80108ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108ce:	f7ef fcdd 	bl	800028c <__adddf3>
 80108d2:	4622      	mov	r2, r4
 80108d4:	462b      	mov	r3, r5
 80108d6:	f7ef fe8f 	bl	80005f8 <__aeabi_dmul>
 80108da:	4602      	mov	r2, r0
 80108dc:	460b      	mov	r3, r1
 80108de:	4640      	mov	r0, r8
 80108e0:	4649      	mov	r1, r9
 80108e2:	f7ef fcd1 	bl	8000288 <__aeabi_dsub>
 80108e6:	4604      	mov	r4, r0
 80108e8:	460d      	mov	r5, r1
 80108ea:	4602      	mov	r2, r0
 80108ec:	460b      	mov	r3, r1
 80108ee:	4640      	mov	r0, r8
 80108f0:	4649      	mov	r1, r9
 80108f2:	f7ef fe81 	bl	80005f8 <__aeabi_dmul>
 80108f6:	2200      	movs	r2, #0
 80108f8:	ec41 0b19 	vmov	d9, r0, r1
 80108fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010900:	4620      	mov	r0, r4
 8010902:	4629      	mov	r1, r5
 8010904:	f7ef fcc0 	bl	8000288 <__aeabi_dsub>
 8010908:	4602      	mov	r2, r0
 801090a:	460b      	mov	r3, r1
 801090c:	ec51 0b19 	vmov	r0, r1, d9
 8010910:	f7ef ff9c 	bl	800084c <__aeabi_ddiv>
 8010914:	4632      	mov	r2, r6
 8010916:	4604      	mov	r4, r0
 8010918:	460d      	mov	r5, r1
 801091a:	463b      	mov	r3, r7
 801091c:	4640      	mov	r0, r8
 801091e:	4649      	mov	r1, r9
 8010920:	f7ef fe6a 	bl	80005f8 <__aeabi_dmul>
 8010924:	4632      	mov	r2, r6
 8010926:	463b      	mov	r3, r7
 8010928:	f7ef fcb0 	bl	800028c <__adddf3>
 801092c:	4602      	mov	r2, r0
 801092e:	460b      	mov	r3, r1
 8010930:	4620      	mov	r0, r4
 8010932:	4629      	mov	r1, r5
 8010934:	f7ef fca8 	bl	8000288 <__aeabi_dsub>
 8010938:	4642      	mov	r2, r8
 801093a:	464b      	mov	r3, r9
 801093c:	f7ef fca4 	bl	8000288 <__aeabi_dsub>
 8010940:	460b      	mov	r3, r1
 8010942:	4602      	mov	r2, r0
 8010944:	493a      	ldr	r1, [pc, #232]	; (8010a30 <__ieee754_pow+0xa48>)
 8010946:	2000      	movs	r0, #0
 8010948:	f7ef fc9e 	bl	8000288 <__aeabi_dsub>
 801094c:	ec41 0b10 	vmov	d0, r0, r1
 8010950:	ee10 3a90 	vmov	r3, s1
 8010954:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8010958:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801095c:	da2b      	bge.n	80109b6 <__ieee754_pow+0x9ce>
 801095e:	4650      	mov	r0, sl
 8010960:	f000 f966 	bl	8010c30 <scalbn>
 8010964:	ec51 0b10 	vmov	r0, r1, d0
 8010968:	ec53 2b18 	vmov	r2, r3, d8
 801096c:	f7ff bbed 	b.w	801014a <__ieee754_pow+0x162>
 8010970:	4b30      	ldr	r3, [pc, #192]	; (8010a34 <__ieee754_pow+0xa4c>)
 8010972:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8010976:	429e      	cmp	r6, r3
 8010978:	f77f af0c 	ble.w	8010794 <__ieee754_pow+0x7ac>
 801097c:	4b2e      	ldr	r3, [pc, #184]	; (8010a38 <__ieee754_pow+0xa50>)
 801097e:	440b      	add	r3, r1
 8010980:	4303      	orrs	r3, r0
 8010982:	d009      	beq.n	8010998 <__ieee754_pow+0x9b0>
 8010984:	ec51 0b18 	vmov	r0, r1, d8
 8010988:	2200      	movs	r2, #0
 801098a:	2300      	movs	r3, #0
 801098c:	f7f0 f8a6 	bl	8000adc <__aeabi_dcmplt>
 8010990:	3800      	subs	r0, #0
 8010992:	bf18      	it	ne
 8010994:	2001      	movne	r0, #1
 8010996:	e447      	b.n	8010228 <__ieee754_pow+0x240>
 8010998:	4622      	mov	r2, r4
 801099a:	462b      	mov	r3, r5
 801099c:	f7ef fc74 	bl	8000288 <__aeabi_dsub>
 80109a0:	4642      	mov	r2, r8
 80109a2:	464b      	mov	r3, r9
 80109a4:	f7f0 f8ae 	bl	8000b04 <__aeabi_dcmpge>
 80109a8:	2800      	cmp	r0, #0
 80109aa:	f43f aef3 	beq.w	8010794 <__ieee754_pow+0x7ac>
 80109ae:	e7e9      	b.n	8010984 <__ieee754_pow+0x99c>
 80109b0:	f04f 0a00 	mov.w	sl, #0
 80109b4:	e71a      	b.n	80107ec <__ieee754_pow+0x804>
 80109b6:	ec51 0b10 	vmov	r0, r1, d0
 80109ba:	4619      	mov	r1, r3
 80109bc:	e7d4      	b.n	8010968 <__ieee754_pow+0x980>
 80109be:	491c      	ldr	r1, [pc, #112]	; (8010a30 <__ieee754_pow+0xa48>)
 80109c0:	2000      	movs	r0, #0
 80109c2:	f7ff bb30 	b.w	8010026 <__ieee754_pow+0x3e>
 80109c6:	2000      	movs	r0, #0
 80109c8:	2100      	movs	r1, #0
 80109ca:	f7ff bb2c 	b.w	8010026 <__ieee754_pow+0x3e>
 80109ce:	4630      	mov	r0, r6
 80109d0:	4639      	mov	r1, r7
 80109d2:	f7ff bb28 	b.w	8010026 <__ieee754_pow+0x3e>
 80109d6:	9204      	str	r2, [sp, #16]
 80109d8:	f7ff bb7a 	b.w	80100d0 <__ieee754_pow+0xe8>
 80109dc:	2300      	movs	r3, #0
 80109de:	f7ff bb64 	b.w	80100aa <__ieee754_pow+0xc2>
 80109e2:	bf00      	nop
 80109e4:	f3af 8000 	nop.w
 80109e8:	00000000 	.word	0x00000000
 80109ec:	3fe62e43 	.word	0x3fe62e43
 80109f0:	fefa39ef 	.word	0xfefa39ef
 80109f4:	3fe62e42 	.word	0x3fe62e42
 80109f8:	0ca86c39 	.word	0x0ca86c39
 80109fc:	be205c61 	.word	0xbe205c61
 8010a00:	72bea4d0 	.word	0x72bea4d0
 8010a04:	3e663769 	.word	0x3e663769
 8010a08:	c5d26bf1 	.word	0xc5d26bf1
 8010a0c:	3ebbbd41 	.word	0x3ebbbd41
 8010a10:	af25de2c 	.word	0xaf25de2c
 8010a14:	3f11566a 	.word	0x3f11566a
 8010a18:	16bebd93 	.word	0x16bebd93
 8010a1c:	3f66c16c 	.word	0x3f66c16c
 8010a20:	5555553e 	.word	0x5555553e
 8010a24:	3fc55555 	.word	0x3fc55555
 8010a28:	3fe00000 	.word	0x3fe00000
 8010a2c:	000fffff 	.word	0x000fffff
 8010a30:	3ff00000 	.word	0x3ff00000
 8010a34:	4090cbff 	.word	0x4090cbff
 8010a38:	3f6f3400 	.word	0x3f6f3400
 8010a3c:	652b82fe 	.word	0x652b82fe
 8010a40:	3c971547 	.word	0x3c971547

08010a44 <__ieee754_sqrt>:
 8010a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010a48:	ec55 4b10 	vmov	r4, r5, d0
 8010a4c:	4e55      	ldr	r6, [pc, #340]	; (8010ba4 <__ieee754_sqrt+0x160>)
 8010a4e:	43ae      	bics	r6, r5
 8010a50:	ee10 0a10 	vmov	r0, s0
 8010a54:	ee10 3a10 	vmov	r3, s0
 8010a58:	462a      	mov	r2, r5
 8010a5a:	4629      	mov	r1, r5
 8010a5c:	d110      	bne.n	8010a80 <__ieee754_sqrt+0x3c>
 8010a5e:	ee10 2a10 	vmov	r2, s0
 8010a62:	462b      	mov	r3, r5
 8010a64:	f7ef fdc8 	bl	80005f8 <__aeabi_dmul>
 8010a68:	4602      	mov	r2, r0
 8010a6a:	460b      	mov	r3, r1
 8010a6c:	4620      	mov	r0, r4
 8010a6e:	4629      	mov	r1, r5
 8010a70:	f7ef fc0c 	bl	800028c <__adddf3>
 8010a74:	4604      	mov	r4, r0
 8010a76:	460d      	mov	r5, r1
 8010a78:	ec45 4b10 	vmov	d0, r4, r5
 8010a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a80:	2d00      	cmp	r5, #0
 8010a82:	dc10      	bgt.n	8010aa6 <__ieee754_sqrt+0x62>
 8010a84:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010a88:	4330      	orrs	r0, r6
 8010a8a:	d0f5      	beq.n	8010a78 <__ieee754_sqrt+0x34>
 8010a8c:	b15d      	cbz	r5, 8010aa6 <__ieee754_sqrt+0x62>
 8010a8e:	ee10 2a10 	vmov	r2, s0
 8010a92:	462b      	mov	r3, r5
 8010a94:	ee10 0a10 	vmov	r0, s0
 8010a98:	f7ef fbf6 	bl	8000288 <__aeabi_dsub>
 8010a9c:	4602      	mov	r2, r0
 8010a9e:	460b      	mov	r3, r1
 8010aa0:	f7ef fed4 	bl	800084c <__aeabi_ddiv>
 8010aa4:	e7e6      	b.n	8010a74 <__ieee754_sqrt+0x30>
 8010aa6:	1512      	asrs	r2, r2, #20
 8010aa8:	d074      	beq.n	8010b94 <__ieee754_sqrt+0x150>
 8010aaa:	07d4      	lsls	r4, r2, #31
 8010aac:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8010ab0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8010ab4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8010ab8:	bf5e      	ittt	pl
 8010aba:	0fda      	lsrpl	r2, r3, #31
 8010abc:	005b      	lslpl	r3, r3, #1
 8010abe:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8010ac2:	2400      	movs	r4, #0
 8010ac4:	0fda      	lsrs	r2, r3, #31
 8010ac6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010aca:	107f      	asrs	r7, r7, #1
 8010acc:	005b      	lsls	r3, r3, #1
 8010ace:	2516      	movs	r5, #22
 8010ad0:	4620      	mov	r0, r4
 8010ad2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8010ad6:	1886      	adds	r6, r0, r2
 8010ad8:	428e      	cmp	r6, r1
 8010ada:	bfde      	ittt	le
 8010adc:	1b89      	suble	r1, r1, r6
 8010ade:	18b0      	addle	r0, r6, r2
 8010ae0:	18a4      	addle	r4, r4, r2
 8010ae2:	0049      	lsls	r1, r1, #1
 8010ae4:	3d01      	subs	r5, #1
 8010ae6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8010aea:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010aee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010af2:	d1f0      	bne.n	8010ad6 <__ieee754_sqrt+0x92>
 8010af4:	462a      	mov	r2, r5
 8010af6:	f04f 0e20 	mov.w	lr, #32
 8010afa:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010afe:	4281      	cmp	r1, r0
 8010b00:	eb06 0c05 	add.w	ip, r6, r5
 8010b04:	dc02      	bgt.n	8010b0c <__ieee754_sqrt+0xc8>
 8010b06:	d113      	bne.n	8010b30 <__ieee754_sqrt+0xec>
 8010b08:	459c      	cmp	ip, r3
 8010b0a:	d811      	bhi.n	8010b30 <__ieee754_sqrt+0xec>
 8010b0c:	f1bc 0f00 	cmp.w	ip, #0
 8010b10:	eb0c 0506 	add.w	r5, ip, r6
 8010b14:	da43      	bge.n	8010b9e <__ieee754_sqrt+0x15a>
 8010b16:	2d00      	cmp	r5, #0
 8010b18:	db41      	blt.n	8010b9e <__ieee754_sqrt+0x15a>
 8010b1a:	f100 0801 	add.w	r8, r0, #1
 8010b1e:	1a09      	subs	r1, r1, r0
 8010b20:	459c      	cmp	ip, r3
 8010b22:	bf88      	it	hi
 8010b24:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8010b28:	eba3 030c 	sub.w	r3, r3, ip
 8010b2c:	4432      	add	r2, r6
 8010b2e:	4640      	mov	r0, r8
 8010b30:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8010b34:	f1be 0e01 	subs.w	lr, lr, #1
 8010b38:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8010b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010b40:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010b44:	d1db      	bne.n	8010afe <__ieee754_sqrt+0xba>
 8010b46:	430b      	orrs	r3, r1
 8010b48:	d006      	beq.n	8010b58 <__ieee754_sqrt+0x114>
 8010b4a:	1c50      	adds	r0, r2, #1
 8010b4c:	bf13      	iteet	ne
 8010b4e:	3201      	addne	r2, #1
 8010b50:	3401      	addeq	r4, #1
 8010b52:	4672      	moveq	r2, lr
 8010b54:	f022 0201 	bicne.w	r2, r2, #1
 8010b58:	1063      	asrs	r3, r4, #1
 8010b5a:	0852      	lsrs	r2, r2, #1
 8010b5c:	07e1      	lsls	r1, r4, #31
 8010b5e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8010b62:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8010b66:	bf48      	it	mi
 8010b68:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8010b6c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8010b70:	4614      	mov	r4, r2
 8010b72:	e781      	b.n	8010a78 <__ieee754_sqrt+0x34>
 8010b74:	0ad9      	lsrs	r1, r3, #11
 8010b76:	3815      	subs	r0, #21
 8010b78:	055b      	lsls	r3, r3, #21
 8010b7a:	2900      	cmp	r1, #0
 8010b7c:	d0fa      	beq.n	8010b74 <__ieee754_sqrt+0x130>
 8010b7e:	02cd      	lsls	r5, r1, #11
 8010b80:	d50a      	bpl.n	8010b98 <__ieee754_sqrt+0x154>
 8010b82:	f1c2 0420 	rsb	r4, r2, #32
 8010b86:	fa23 f404 	lsr.w	r4, r3, r4
 8010b8a:	1e55      	subs	r5, r2, #1
 8010b8c:	4093      	lsls	r3, r2
 8010b8e:	4321      	orrs	r1, r4
 8010b90:	1b42      	subs	r2, r0, r5
 8010b92:	e78a      	b.n	8010aaa <__ieee754_sqrt+0x66>
 8010b94:	4610      	mov	r0, r2
 8010b96:	e7f0      	b.n	8010b7a <__ieee754_sqrt+0x136>
 8010b98:	0049      	lsls	r1, r1, #1
 8010b9a:	3201      	adds	r2, #1
 8010b9c:	e7ef      	b.n	8010b7e <__ieee754_sqrt+0x13a>
 8010b9e:	4680      	mov	r8, r0
 8010ba0:	e7bd      	b.n	8010b1e <__ieee754_sqrt+0xda>
 8010ba2:	bf00      	nop
 8010ba4:	7ff00000 	.word	0x7ff00000

08010ba8 <with_errno>:
 8010ba8:	b570      	push	{r4, r5, r6, lr}
 8010baa:	4604      	mov	r4, r0
 8010bac:	460d      	mov	r5, r1
 8010bae:	4616      	mov	r6, r2
 8010bb0:	f7fa fc38 	bl	800b424 <__errno>
 8010bb4:	4629      	mov	r1, r5
 8010bb6:	6006      	str	r6, [r0, #0]
 8010bb8:	4620      	mov	r0, r4
 8010bba:	bd70      	pop	{r4, r5, r6, pc}

08010bbc <xflow>:
 8010bbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010bbe:	4614      	mov	r4, r2
 8010bc0:	461d      	mov	r5, r3
 8010bc2:	b108      	cbz	r0, 8010bc8 <xflow+0xc>
 8010bc4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010bc8:	e9cd 2300 	strd	r2, r3, [sp]
 8010bcc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010bd0:	4620      	mov	r0, r4
 8010bd2:	4629      	mov	r1, r5
 8010bd4:	f7ef fd10 	bl	80005f8 <__aeabi_dmul>
 8010bd8:	2222      	movs	r2, #34	; 0x22
 8010bda:	b003      	add	sp, #12
 8010bdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010be0:	f7ff bfe2 	b.w	8010ba8 <with_errno>

08010be4 <__math_uflow>:
 8010be4:	b508      	push	{r3, lr}
 8010be6:	2200      	movs	r2, #0
 8010be8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010bec:	f7ff ffe6 	bl	8010bbc <xflow>
 8010bf0:	ec41 0b10 	vmov	d0, r0, r1
 8010bf4:	bd08      	pop	{r3, pc}

08010bf6 <__math_oflow>:
 8010bf6:	b508      	push	{r3, lr}
 8010bf8:	2200      	movs	r2, #0
 8010bfa:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010bfe:	f7ff ffdd 	bl	8010bbc <xflow>
 8010c02:	ec41 0b10 	vmov	d0, r0, r1
 8010c06:	bd08      	pop	{r3, pc}

08010c08 <fabs>:
 8010c08:	ec51 0b10 	vmov	r0, r1, d0
 8010c0c:	ee10 2a10 	vmov	r2, s0
 8010c10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010c14:	ec43 2b10 	vmov	d0, r2, r3
 8010c18:	4770      	bx	lr

08010c1a <finite>:
 8010c1a:	b082      	sub	sp, #8
 8010c1c:	ed8d 0b00 	vstr	d0, [sp]
 8010c20:	9801      	ldr	r0, [sp, #4]
 8010c22:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8010c26:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8010c2a:	0fc0      	lsrs	r0, r0, #31
 8010c2c:	b002      	add	sp, #8
 8010c2e:	4770      	bx	lr

08010c30 <scalbn>:
 8010c30:	b570      	push	{r4, r5, r6, lr}
 8010c32:	ec55 4b10 	vmov	r4, r5, d0
 8010c36:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8010c3a:	4606      	mov	r6, r0
 8010c3c:	462b      	mov	r3, r5
 8010c3e:	b99a      	cbnz	r2, 8010c68 <scalbn+0x38>
 8010c40:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010c44:	4323      	orrs	r3, r4
 8010c46:	d036      	beq.n	8010cb6 <scalbn+0x86>
 8010c48:	4b39      	ldr	r3, [pc, #228]	; (8010d30 <scalbn+0x100>)
 8010c4a:	4629      	mov	r1, r5
 8010c4c:	ee10 0a10 	vmov	r0, s0
 8010c50:	2200      	movs	r2, #0
 8010c52:	f7ef fcd1 	bl	80005f8 <__aeabi_dmul>
 8010c56:	4b37      	ldr	r3, [pc, #220]	; (8010d34 <scalbn+0x104>)
 8010c58:	429e      	cmp	r6, r3
 8010c5a:	4604      	mov	r4, r0
 8010c5c:	460d      	mov	r5, r1
 8010c5e:	da10      	bge.n	8010c82 <scalbn+0x52>
 8010c60:	a32b      	add	r3, pc, #172	; (adr r3, 8010d10 <scalbn+0xe0>)
 8010c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c66:	e03a      	b.n	8010cde <scalbn+0xae>
 8010c68:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010c6c:	428a      	cmp	r2, r1
 8010c6e:	d10c      	bne.n	8010c8a <scalbn+0x5a>
 8010c70:	ee10 2a10 	vmov	r2, s0
 8010c74:	4620      	mov	r0, r4
 8010c76:	4629      	mov	r1, r5
 8010c78:	f7ef fb08 	bl	800028c <__adddf3>
 8010c7c:	4604      	mov	r4, r0
 8010c7e:	460d      	mov	r5, r1
 8010c80:	e019      	b.n	8010cb6 <scalbn+0x86>
 8010c82:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010c86:	460b      	mov	r3, r1
 8010c88:	3a36      	subs	r2, #54	; 0x36
 8010c8a:	4432      	add	r2, r6
 8010c8c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010c90:	428a      	cmp	r2, r1
 8010c92:	dd08      	ble.n	8010ca6 <scalbn+0x76>
 8010c94:	2d00      	cmp	r5, #0
 8010c96:	a120      	add	r1, pc, #128	; (adr r1, 8010d18 <scalbn+0xe8>)
 8010c98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c9c:	da1c      	bge.n	8010cd8 <scalbn+0xa8>
 8010c9e:	a120      	add	r1, pc, #128	; (adr r1, 8010d20 <scalbn+0xf0>)
 8010ca0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ca4:	e018      	b.n	8010cd8 <scalbn+0xa8>
 8010ca6:	2a00      	cmp	r2, #0
 8010ca8:	dd08      	ble.n	8010cbc <scalbn+0x8c>
 8010caa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010cae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010cb2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010cb6:	ec45 4b10 	vmov	d0, r4, r5
 8010cba:	bd70      	pop	{r4, r5, r6, pc}
 8010cbc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010cc0:	da19      	bge.n	8010cf6 <scalbn+0xc6>
 8010cc2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010cc6:	429e      	cmp	r6, r3
 8010cc8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010ccc:	dd0a      	ble.n	8010ce4 <scalbn+0xb4>
 8010cce:	a112      	add	r1, pc, #72	; (adr r1, 8010d18 <scalbn+0xe8>)
 8010cd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d1e2      	bne.n	8010c9e <scalbn+0x6e>
 8010cd8:	a30f      	add	r3, pc, #60	; (adr r3, 8010d18 <scalbn+0xe8>)
 8010cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cde:	f7ef fc8b 	bl	80005f8 <__aeabi_dmul>
 8010ce2:	e7cb      	b.n	8010c7c <scalbn+0x4c>
 8010ce4:	a10a      	add	r1, pc, #40	; (adr r1, 8010d10 <scalbn+0xe0>)
 8010ce6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d0b8      	beq.n	8010c60 <scalbn+0x30>
 8010cee:	a10e      	add	r1, pc, #56	; (adr r1, 8010d28 <scalbn+0xf8>)
 8010cf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010cf4:	e7b4      	b.n	8010c60 <scalbn+0x30>
 8010cf6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010cfa:	3236      	adds	r2, #54	; 0x36
 8010cfc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010d00:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8010d04:	4620      	mov	r0, r4
 8010d06:	4b0c      	ldr	r3, [pc, #48]	; (8010d38 <scalbn+0x108>)
 8010d08:	2200      	movs	r2, #0
 8010d0a:	e7e8      	b.n	8010cde <scalbn+0xae>
 8010d0c:	f3af 8000 	nop.w
 8010d10:	c2f8f359 	.word	0xc2f8f359
 8010d14:	01a56e1f 	.word	0x01a56e1f
 8010d18:	8800759c 	.word	0x8800759c
 8010d1c:	7e37e43c 	.word	0x7e37e43c
 8010d20:	8800759c 	.word	0x8800759c
 8010d24:	fe37e43c 	.word	0xfe37e43c
 8010d28:	c2f8f359 	.word	0xc2f8f359
 8010d2c:	81a56e1f 	.word	0x81a56e1f
 8010d30:	43500000 	.word	0x43500000
 8010d34:	ffff3cb0 	.word	0xffff3cb0
 8010d38:	3c900000 	.word	0x3c900000

08010d3c <_init>:
 8010d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d3e:	bf00      	nop
 8010d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d42:	bc08      	pop	{r3}
 8010d44:	469e      	mov	lr, r3
 8010d46:	4770      	bx	lr

08010d48 <_fini>:
 8010d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d4a:	bf00      	nop
 8010d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d4e:	bc08      	pop	{r3}
 8010d50:	469e      	mov	lr, r3
 8010d52:	4770      	bx	lr
