# STREAM Component Coverage Report

**Generated:** 2026-01-24 08:48:56
**Tests Run:** 46

## Summary

| Metric | Coverage | Target | Status |
|--------|----------|--------|--------|
| Protocol Coverage | 21.7% | 80% | FAIL |
| Line Coverage | 16.8% | 80% | FAIL |

## Protocol Coverage by Group

| Group | Covered | Total | Percentage |
|-------|---------|-------|------------|
| address_alignment | 6 | 6 | 100.0% |
| apb_transactions | 4 | 4 | 100.0% |
| axi_read_burst_length | 5 | 5 | 100.0% |
| axi_read_burst_size | 8 | 8 | 100.0% |
| axi_read_burst_type | 3 | 3 | 100.0% |
| axi_read_response | 4 | 4 | 100.0% |
| axi_write_burst_length | 5 | 5 | 100.0% |
| axi_write_burst_size | 8 | 8 | 100.0% |
| axi_write_burst_type | 3 | 3 | 100.0% |
| axi_write_response | 4 | 4 | 100.0% |
| burst_type_x_size | 12 | 12 | 100.0% |
| handshakes | 14 | 14 | 100.0% |
| scenarios | 30 | 30 | 100.0% |

## Per-Test Results

| Test Name | Protocol | Line |
|-----------|----------|------|
| test_apbtodescr_backpressure_multiple_aw32_dw32_nc08 | 3.5% | 22.4% |
| test_apbtodescr_backpressure_multiple_aw32_dw32_nc08_gw2 | 3.5% | 0.0% |
| test_apbtodescr_backpressure_single_aw32_dw32_nc08 | 3.5% | 22.4% |
| test_apbtodescr_backpressure_single_aw32_dw32_nc08_gw1 | 3.5% | 0.0% |
| test_apbtodescr_basic_all_channels_aw32_dw32_nc08 | 2.3% | 22.4% |
| test_apbtodescr_basic_all_channels_aw32_dw32_nc08_gw0 | 2.3% | 0.0% |
| test_apbtodescr_errors_aw32_dw32_nc08 | 3.5% | 32.8% |
| test_apbtodescr_errors_aw32_dw32_nc08_gw3 | 3.5% | 0.0% |
| test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08 | 100.0% | 0.0% |
| test_apbtodescr_full_protocol_coverage_aw32_dw32_nc08_gw5 | 100.0% | 0.0% |
| test_apbtodescr_rapid_fire_aw32_dw32_nc08 | 2.3% | 22.4% |
| test_apbtodescr_rapid_fire_aw32_dw32_nc08_gw4 | 2.3% | 0.0% |
| test_scheduler_backpressure_stress_cid00_nc08_aw064_dw0512_tc01000 | 17.0% | 38.3% |
| test_scheduler_backpressure_stress_cid00_nc08_aw064_dw0512_tc01000_gw27 | 17.0% | 0.0% |
| test_scheduler_basic_flow_cid00_nc08_aw064_dw0512_tc01000 | 22.7% | 38.3% |
| test_scheduler_basic_flow_cid00_nc08_aw064_dw0512_tc01000_gw20 | 22.7% | 0.0% |
| test_scheduler_beats_feedback_cid00_nc08_aw064_dw0512_tc01000 | 14.8% | 38.3% |
| test_scheduler_beats_feedback_cid00_nc08_aw064_dw0512_tc01000_gw34 | 14.8% | 0.0% |
| test_scheduler_channel_reset_cid00_nc08_aw064_dw0512_tc01000 | 10.2% | 38.3% |
| test_scheduler_channel_reset_cid00_nc08_aw064_dw0512_tc01000_gw29 | 10.2% | 0.0% |
| test_scheduler_concurrent_read_write_cid00_nc08_aw064_dw0512_tc01000 | 25.0% | 38.3% |
| test_scheduler_concurrent_read_write_cid00_nc08_aw064_dw0512_tc01000_gw25 | 25.0% | 0.0% |
| test_scheduler_descriptor_chaining_cid00_nc08_aw064_dw0512_tc01000 | 19.3% | 38.3% |
| test_scheduler_descriptor_chaining_cid00_nc08_aw064_dw0512_tc01000_gw19 | 19.3% | 0.0% |
| test_scheduler_descriptor_error_cid00_nc08_aw064_dw0512_tc01000 | 15.9% | 31.7% |
| test_scheduler_descriptor_error_cid00_nc08_aw064_dw0512_tc01000_gw21 | 15.9% | 0.0% |
| test_scheduler_full_protocol_coverage_cid00_nc08_aw064_dw0512_tc01000 | 100.0% | 38.3% |
| test_scheduler_full_protocol_coverage_cid00_nc08_aw064_dw0512_tc01000_gw35 | 100.0% | 0.0% |
| test_scheduler_irq_generation_cid00_nc08_aw064_dw0512_tc01000 | 10.2% | 38.3% |
| test_scheduler_irq_generation_cid00_nc08_aw064_dw0512_tc01000_gw23 | 10.2% | 0.0% |
| test_scheduler_monbus_packet_cid00_nc08_aw064_dw0512_tc01000 | 17.0% | 38.3% |
| test_scheduler_monbus_packet_cid00_nc08_aw064_dw0512_tc01000_gw33 | 17.0% | 0.0% |
| test_scheduler_rapid_descriptors_cid00_nc08_aw064_dw0512_tc01000 | 20.5% | 38.3% |
| test_scheduler_rapid_descriptors_cid00_nc08_aw064_dw0512_tc01000_gw28 | 20.5% | 0.0% |
| test_scheduler_read_engine_error_cid00_nc08_aw064_dw0512_tc01000 | 17.0% | 40.0% |
| test_scheduler_read_engine_error_cid00_nc08_aw064_dw0512_tc01000_gw22 | 17.0% | 0.0% |
| test_scheduler_stress_random_cid00_nc08_aw064_dw0512_tc01000 | 26.1% | 38.3% |
| test_scheduler_stress_random_cid00_nc08_aw064_dw0512_tc01000_gw26 | 26.1% | 0.0% |
| test_scheduler_timeout_detection_cid00_nc08_aw064_dw0512_tc01000 | 10.2% | 36.7% |
| test_scheduler_timeout_detection_cid00_nc08_aw064_dw0512_tc01000_gw24 | 10.2% | 0.0% |
| test_scheduler_true_chaining_cid00_nc08_aw064_dw0512_tc01000 | 16.9% | 40.0% |
| test_scheduler_true_chaining_cid00_nc08_aw064_dw0512_tc01000_gw32 | 16.9% | 0.0% |
| test_scheduler_varying_lengths_cid00_nc08_aw064_dw0512_tc01000 | 28.4% | 38.3% |
| test_scheduler_varying_lengths_cid00_nc08_aw064_dw0512_tc01000_gw30 | 28.4% | 0.0% |
| test_scheduler_write_engine_error_cid00_nc08_aw064_dw0512_tc01000 | 12.4% | 40.0% |
| test_scheduler_write_engine_error_cid00_nc08_aw064_dw0512_tc01000_gw31 | 12.4% | 0.0% |

## Coverage Gaps

All coverage points were hit!

---
*Report generated by STREAM coverage infrastructure*