#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Mar 13 10:28:59 2024
# Process ID: 56925
# Current directory: /home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis
# Command line: vivado -log uart_rx_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_rx_design_wrapper.tcl
# Log file: /home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/uart_rx_design_wrapper.vds
# Journal file: /home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/vivado.jou
# Running On: Hephaestion, OS: Linux, CPU Frequency: 2599.911 MHz, CPU Physical cores: 6, Host memory: 16622 MB
#-----------------------------------------------------------
source uart_rx_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1347.238 ; gain = 0.027 ; free physical = 1631 ; free virtual = 14388
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristian/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1435.281 ; gain = 88.043 ; free physical = 1637 ; free virtual = 14394
Command: synth_design -top uart_rx_design_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57005
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.152 ; gain = 368.797 ; free physical = 683 ; free virtual = 13441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_rx_design_wrapper' [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/hdl/uart_rx_design_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_design' [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/synth/uart_rx_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_design_clk_wiz_0_0' [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/.Xil/Vivado-56925-Hephaestion/realtime/uart_rx_design_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_design_clk_wiz_0_0' (0#1) [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/.Xil/Vivado-56925-Hephaestion/realtime/uart_rx_design_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_design_led_ctrl_0_0' [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/.Xil/Vivado-56925-Hephaestion/realtime/uart_rx_design_led_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_design_led_ctrl_0_0' (0#1) [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/.Xil/Vivado-56925-Hephaestion/realtime/uart_rx_design_led_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_design_uart_receiver_0_0' [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/.Xil/Vivado-56925-Hephaestion/realtime/uart_rx_design_uart_receiver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_design_uart_receiver_0_0' (0#1) [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/.Xil/Vivado-56925-Hephaestion/realtime/uart_rx_design_uart_receiver_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_design' (0#1) [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/synth/uart_rx_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_design_wrapper' (0#1) [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/hdl/uart_rx_design_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2134.090 ; gain = 435.734 ; free physical = 597 ; free virtual = 13355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2151.902 ; gain = 453.547 ; free physical = 589 ; free virtual = 13347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2151.902 ; gain = 453.547 ; free physical = 589 ; free virtual = 13347
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.902 ; gain = 0.000 ; free physical = 589 ; free virtual = 13347
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_clk_wiz_0_0/uart_rx_design_clk_wiz_0_0/uart_rx_design_clk_wiz_0_0_in_context.xdc] for cell 'uart_rx_design_i/clk_gen'
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_clk_wiz_0_0/uart_rx_design_clk_wiz_0_0/uart_rx_design_clk_wiz_0_0_in_context.xdc] for cell 'uart_rx_design_i/clk_gen'
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_led_ctrl_0_0/uart_rx_design_led_ctrl_0_0/uart_rx_design_led_ctrl_0_0_in_context.xdc] for cell 'uart_rx_design_i/led_controller'
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_led_ctrl_0_0/uart_rx_design_led_ctrl_0_0/uart_rx_design_led_ctrl_0_0_in_context.xdc] for cell 'uart_rx_design_i/led_controller'
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_uart_receiver_0_0/uart_rx_design_uart_receiver_0_0/uart_rx_design_uart_receiver_0_0_in_context.xdc] for cell 'uart_rx_design_i/uart_receiver'
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_uart_receiver_0_0/uart_rx_design_uart_receiver_0_0/uart_rx_design_uart_receiver_0_0_in_context.xdc] for cell 'uart_rx_design_i/uart_receiver'
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/constraints/new/NexysA7.xdc]
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/constraints/new/NexysA7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.srcs/constraints/new/NexysA7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_rx_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_rx_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/dont_touch.xdc]
Finished Parsing XDC File [/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.828 ; gain = 0.000 ; free physical = 576 ; free virtual = 13334
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.828 ; gain = 0.000 ; free physical = 576 ; free virtual = 13334
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 580 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 580 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  /home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_clk_wiz_0_0/uart_rx_design_clk_wiz_0_0/uart_rx_design_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  /home/cristian/Documents/ACES/RC/assignment-1/assignment-1.gen/sources_1/bd/uart_rx_design/ip/uart_rx_design_clk_wiz_0_0/uart_rx_design_clk_wiz_0_0/uart_rx_design_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for uart_rx_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart_rx_design_i/clk_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart_rx_design_i/led_controller. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart_rx_design_i/uart_receiver. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 580 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 579 ; free virtual = 13339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 575 ; free virtual = 13338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |uart_rx_design_clk_wiz_0_0       |         1|
|2     |uart_rx_design_led_ctrl_0_0      |         1|
|3     |uart_rx_design_uart_receiver_0_0 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |uart_rx_design_clk_wiz_0       |     1|
|2     |uart_rx_design_led_ctrl_0      |     1|
|3     |uart_rx_design_uart_receiver_0 |     1|
|4     |IBUF                           |     3|
|5     |OBUF                           |     8|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 573 ; free virtual = 13336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2200.828 ; gain = 453.547 ; free physical = 567 ; free virtual = 13330
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.828 ; gain = 502.473 ; free physical = 567 ; free virtual = 13330
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.828 ; gain = 0.000 ; free physical = 677 ; free virtual = 13440
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.828 ; gain = 0.000 ; free physical = 848 ; free virtual = 13611
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9fe80c7a
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2200.828 ; gain = 765.547 ; free physical = 848 ; free virtual = 13611
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1778.584; main = 1453.689; forked = 373.801
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3162.863; main = 2168.816; forked = 994.047
INFO: [Common 17-1381] The checkpoint '/home/cristian/Documents/ACES/RC/assignment-1/assignment-1.runs/synthesis/uart_rx_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_rx_design_wrapper_utilization_synth.rpt -pb uart_rx_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 10:29:51 2024...
