// Seed: 1893279763
`timescale 1 ps / 1ps
module module_0;
  type_10(
      id_1, id_1[1 : 1], 1
  );
  generate
    for (id_2 = id_2; 1; id_1 = (1 && id_1[1])) begin : id_3
      genvar id_4;
      assign id_3 = id_1;
      logic id_5;
      defparam id_6.id_7 = 1;
      genvar id_8;
      assign id_6 = id_4 ? 1 : 1;
    end
  endgenerate
  logic id_9;
endmodule
