// Seed: 2089839141
module module_0 (
    output wire id_0,
    input tri id_1,
    input supply1 id_2,
    input wire id_3,
    input supply0 id_4,
    output wor id_5
);
  assign id_5 = id_3#(.id_2(1));
  module_2 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_1,
      id_2,
      id_3,
      id_4,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    output supply1 id_7
);
  assign id_7 = id_6;
  assign id_7 = !id_6;
endmodule
