$date Mon Feb 16 13:17:10 2026
 $end
$version 8-bit Logic Analyzer v1.0 $end
$timescale 1ns $end
$scope module top $end
$var wire 8 ! bus [7:0] $end
$var wire 1 A rx_pin $end
$var wire 1 B unused0 $end
$var wire 1 C unused1 $end
$var wire 1 D unused2 $end
$var wire 1 E unused3 $end
$var wire 1 F unused4 $end
$var wire 1 G unused5 $end
$var wire 1 H unused6 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bxxxxxxxx !
xA
xB
xC
xD
xE
xF
xG
xH
#0
b11111111 !
1A
1B
1C
1D
1E
1F
1G
1H
$comment TRIGGER_EVENT $end
#17476800
b11111110 !
0A
#17485333
b11111111 !
1A
#17493866
b11111110 !
0A
#17502400
b11111111 !
1A
#17510933
b11111110 !
0A
#17528533
b11111111 !
1A
#17545600
b11111110 !
0A
#17554133
b11111111 !
1A
#34951999
b11111111 !
1A
1B
1C
1D
1E
1F
1G
1H
