m255
K3
13
cModel Technology
Z0 d/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/simulation/modelsim
Edflipflop
Z1 w1442489834
Z2 DPx4 ieee 14 std_logic_1164 0 22 GH1=`jDDBJ=`LM;:Ak`kf2
Z3 8/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop.vhd
Z4 F/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop.vhd
l0
L3
VoRaYTD7>>]Ym?U`Dzf;G>2
Z5 OV;C;6.5e;42
32
Z6 o-work work -2002 -explicit -O0
Z7 tExplicit 1
!s100 blnCR];jm`BA[Pzg0eCS22
Abehavioural
R2
DEx4 work 9 dflipflop 0 22 oRaYTD7>>]Ym?U`Dzf;G>2
l11
L10
Vko0B:QFMYnV6Jg?@7zcm<2
R5
32
Z8 Mx1 4 ieee 14 std_logic_1164
R6
R7
!s100 XmcD?@ZROIJY5]Xi:cl_e2
Edflipflop_bit
Z9 w1442502132
Z10 8/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop_bit.vhd
Z11 F/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/Dflipflop_bit.vhd
l0
L2
VA`EoUHab<XbhVW0^a`z4F3
R5
32
R6
R7
!s100 U2E0MI<`X_Ij2;k8N[7382
Abehavioural
DEx4 work 13 dflipflop_bit 0 22 A`EoUHab<XbhVW0^a`z4F3
l10
L9
V4H9^Z31:3;F0R[;fbm<df3
R5
32
R6
R7
!s100 aQ5=MT8hPHYIf9DC9E:I81
Edlatch2
Z12 w1442495054
R2
Z13 8/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2.vhd
Z14 F/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2.vhd
l0
L3
V^03F5G69c@jP4PIYc7Jhc3
R5
32
R6
R7
!s100 9ZeNOQ^X?YiKfeZ42T<b_1
Abehavioural
R2
DEx4 work 7 dlatch2 0 22 ^03F5G69c@jP4PIYc7Jhc3
l11
L10
VL3[@@h>8W>l5`55i=;>S41
!s100 ?`:L;K^U8BE9RkUCz32_M0
R5
32
R8
R6
R7
Edlatch2_bit
Z15 w1442502182
Z16 8/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2_bit.vhd
Z17 F/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/DLatch2_bit.vhd
l0
L2
Vgkil]ITkjF60]4jo^C=3G2
R5
32
R6
R7
!s100 cY[g2C7a^oXLDSEWT^Tg>1
Abehavioural
DEx4 work 11 dlatch2_bit 0 22 gkil]ITkjF60]4jo^C=3G2
l10
L9
VB^=53LRB7eA@f8CmaBVgg3
R5
32
R6
R7
!s100 T]Zj`6eIooe=[V6d6d`2Y1
Etestdbit
Z18 w1442502395
Z19 8/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dbit.vhd
Z20 F/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dbit.vhd
l0
L2
VS<KT]0WC??8cd`:Tmf1480
R5
32
R6
R7
!s100 e0[PeA>N^Ec9EfiOkXIPo3
Atb_dbit
DEx4 work 8 testdbit 0 22 S<KT]0WC??8cd`:Tmf1480
l21
L5
Vi133Z>ZBnST:<JSCRPNji2
R5
32
R6
R7
!s100 z?5TBjJQ[CeTUc1zH?8690
Eteststd_logic
Z21 w1442504076
R2
Z22 8/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dstd_logic.vhd
Z23 F/home/il2206/Documents/vhdl_lc/il2217-digital-design-using-hdl/lab2_dp/test_Dstd_logic.vhd
l0
L5
VCo@OC7d718zm?Xc5^Qll?3
!s100 17hQL^aj32WzXo6@X:9QU2
R5
32
R6
R7
Atb_std_logic
R2
Z24 DEx4 work 13 teststd_logic 0 22 Co@OC7d718zm?Xc5^Qll?3
l25
L8
Z25 Va5f4GfSZWd:@:U3>UCV9G2
Z26 !s100 DmYGR7T6MIPkH0XVc;0`?0
R5
32
R8
R6
R7
