Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Aug 12 19:58:28 2024
| Host         : WhiteRabbit running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                    52          
XDCC-5     Warning   User Non-Timing constraint/property overwritten  4           
RTGT-1     Advisory  RAM retargeting possibility                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (32)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (32)
-------------------------------------
 There are 32 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.905        0.000                      0                 3020        0.014        0.000                      0                 2992        1.845        0.000                       0                   830  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_system_pll_0_0  {1.750 3.750}        4.000           250.000         
  clk_out3_system_pll_0_0  {2.250 4.250}        4.000           250.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0        0.905        0.000                      0                 2992        0.014        0.000                      0                 2992        2.750        0.000                       0                   820  
  clk_out2_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clk_out3_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_p_i              clk_out1_system_pll_0_0        3.447        0.000                      0                   28                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clk_out1_system_pll_0_0                           
(none)                   clk_out2_system_pll_0_0                           
(none)                   clk_out3_system_pll_0_0                           
(none)                   clkfbout_system_pll_0_0                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[7]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.371ns  (logic 2.702ns (42.410%)  route 3.669ns (57.590%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 5.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.695ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.693    -2.695    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    -0.241 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.332     1.090    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[7]
    SLICE_X22Y63         LUT6 (Prop_lut6_I0_O)        0.124     1.214 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           1.111     2.326    system_i/hub_0/inst/buf_4/b00_bram_rdata[7]
    SLICE_X15Y46         LUT5 (Prop_lut5_I2_O)        0.124     2.450 r  system_i/hub_0/inst/buf_4/s_axi_rdata[7]_INST_0/O
                         net (fo=1, routed)           1.226     3.676    system_i/ps_0/inst/M_AXI_GP0_RDATA[7]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.589     5.745    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.544     5.200    
                         clock uncertainty           -0.069     5.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[7])
                                                     -0.550     4.581    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.581    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 1.881ns (30.849%)  route 4.216ns (69.151%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.312ns = ( 5.688 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -1.267 r  system_i/ps_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=10, routed)          1.107    -0.160    system_i/hub_0/inst/buf_4/s_axi_rready
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.124    -0.036 r  system_i/hub_0/inst/buf_4/int_data_reg[44]_i_1/O
                         net (fo=54, routed)          0.343     0.307    system_i/hub_0/inst/buf_3/buf_1/int_rready_wire
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124     0.431 r  system_i/hub_0/inst/buf_3/buf_1/s00_axis_tready_INST_0/O
                         net (fo=11, routed)          0.471     0.902    system_i/hub_0/inst/buf_0/buf_1/s00_axis_tready
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     1.026 r  system_i/hub_0/inst/buf_0/buf_1/b00_bram_en_INST_0/O
                         net (fo=6, routed)           0.696     1.723    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.152     1.875 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=4, routed)           1.599     3.473    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ramloop[2].ram.ram_ena
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.532     5.688    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.544     5.143    
                         clock uncertainty           -0.069     5.074    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     4.407    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.407    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[15]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.286ns  (logic 2.702ns (42.982%)  route 3.584ns (57.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 5.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.676ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.712    -2.676    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    -0.222 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.640     1.418    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/PS7_i_2[7]
    SLICE_X26Y53         LUT6 (Prop_lut6_I0_O)        0.124     1.542 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           1.117     2.659    system_i/hub_0/inst/buf_4/b00_bram_rdata[15]
    SLICE_X10Y47         LUT5 (Prop_lut5_I2_O)        0.124     2.783 r  system_i/hub_0/inst/buf_4/s_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           0.827     3.610    system_i/ps_0/inst/M_AXI_GP0_RDATA[15]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.589     5.745    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.544     5.200    
                         clock uncertainty           -0.069     5.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[15])
                                                     -0.550     4.581    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.581    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[6]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 2.702ns (43.079%)  route 3.570ns (56.921%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 5.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.695ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.693    -2.695    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    -0.241 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.455     1.213    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[6]
    SLICE_X23Y60         LUT6 (Prop_lut6_I0_O)        0.124     1.337 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.039     2.376    system_i/hub_0/inst/buf_4/b00_bram_rdata[6]
    SLICE_X15Y46         LUT5 (Prop_lut5_I2_O)        0.124     2.500 r  system_i/hub_0/inst/buf_4/s_axi_rdata[6]_INST_0/O
                         net (fo=1, routed)           1.077     3.577    system_i/ps_0/inst/M_AXI_GP0_RDATA[6]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.589     5.745    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.544     5.200    
                         clock uncertainty           -0.069     5.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[6])
                                                     -0.550     4.581    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.581    
                         arrival time                          -3.577    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[1]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 2.702ns (43.392%)  route 3.525ns (56.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 5.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.695ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.693    -2.695    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    -0.241 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.216     0.974    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOADO[1]
    SLICE_X25Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.098 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.194     2.292    system_i/hub_0/inst/buf_4/b00_bram_rdata[1]
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     2.416 r  system_i/hub_0/inst/buf_4/s_axi_rdata[1]_INST_0/O
                         net (fo=1, routed)           1.115     3.532    system_i/ps_0/inst/M_AXI_GP0_RDATA[1]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.589     5.745    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.544     5.200    
                         clock uncertainty           -0.069     5.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[1])
                                                     -0.550     4.581    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.581    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 1.881ns (31.664%)  route 4.059ns (68.336%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.318ns = ( 5.682 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357    -1.267 r  system_i/ps_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=10, routed)          1.107    -0.160    system_i/hub_0/inst/buf_4/s_axi_rready
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.124    -0.036 r  system_i/hub_0/inst/buf_4/int_data_reg[44]_i_1/O
                         net (fo=54, routed)          0.343     0.307    system_i/hub_0/inst/buf_3/buf_1/int_rready_wire
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.124     0.431 r  system_i/hub_0/inst/buf_3/buf_1/s00_axis_tready_INST_0/O
                         net (fo=11, routed)          0.471     0.902    system_i/hub_0/inst/buf_0/buf_1/s00_axis_tready
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     1.026 r  system_i/hub_0/inst/buf_0/buf_1/b00_bram_en_INST_0/O
                         net (fo=6, routed)           0.696     1.723    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.152     1.875 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=4, routed)           1.442     3.316    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ramloop[2].ram.ram_ena
    RAMB36_X1Y12         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.526     5.682    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.544     5.137    
                         clock uncertainty           -0.069     5.068    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667     4.401    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -3.316    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[3]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 2.702ns (43.777%)  route 3.470ns (56.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 5.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.707    -2.681    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    -0.227 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=2, routed)           1.301     1.073    system_i/hub_0/inst/buf_4/lopt_5
    SLICE_X26Y63         LUT6 (Prop_lut6_I5_O)        0.124     1.197 r  system_i/hub_0/inst/buf_4/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           1.392     2.589    system_i/hub_0/inst/buf_4/i_1/O_n
    SLICE_X8Y45          LUT6 (Prop_lut6_I5_O)        0.124     2.713 r  system_i/hub_0/inst/buf_4/i_0_LOPT_REMAP/O
                         net (fo=1, routed)           0.778     3.491    system_i/ps_0/inst/M_AXI_GP0_RDATA[3]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.589     5.745    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.544     5.200    
                         clock uncertainty           -0.069     5.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[3])
                                                     -0.550     4.581    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.581    
                         arrival time                          -3.491    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[0]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 2.702ns (44.450%)  route 3.377ns (55.550%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 5.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.681ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.707    -2.681    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    -0.227 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.250     1.023    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/PS7_i_0[0]
    SLICE_X25Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.147 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.148     2.295    system_i/hub_0/inst/buf_4/b00_bram_rdata[0]
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     2.419 r  system_i/hub_0/inst/buf_4/s_axi_rdata[0]_INST_0/O
                         net (fo=1, routed)           0.978     3.397    system_i/ps_0/inst/M_AXI_GP0_RDATA[0]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.589     5.745    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.544     5.200    
                         clock uncertainty           -0.069     5.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[0])
                                                     -0.550     4.581    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.581    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[2]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 2.702ns (44.580%)  route 3.359ns (55.420%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 5.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.689ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.699    -2.689    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    -0.235 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           1.128     0.893    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/PS7_i[2]
    SLICE_X25Y60         LUT6 (Prop_lut6_I1_O)        0.124     1.017 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.132     2.149    system_i/hub_0/inst/buf_4/b00_bram_rdata[2]
    SLICE_X13Y48         LUT5 (Prop_lut5_I2_O)        0.124     2.273 r  system_i/hub_0/inst/buf_4/s_axi_rdata[2]_INST_0/O
                         net (fo=1, routed)           1.099     3.372    system_i/ps_0/inst/M_AXI_GP0_RDATA[2]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.589     5.745    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.544     5.200    
                         clock uncertainty           -0.069     5.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[2])
                                                     -0.550     4.581    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.581    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[28]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 2.702ns (44.674%)  route 3.346ns (55.326%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.255ns = ( 5.745 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.690ns
    Clock Pessimism Removal (CPR):    -0.544ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.698    -2.690    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    -0.236 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.326     1.089    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/PS7_i_12[4]
    SLICE_X6Y65          LUT6 (Prop_lut6_I3_O)        0.124     1.213 r  system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[28]_INST_0/O
                         net (fo=1, routed)           1.255     2.469    system_i/hub_0/inst/buf_4/b00_bram_rdata[28]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.124     2.593 r  system_i/hub_0/inst/buf_4/s_axi_rdata[28]_INST_0/O
                         net (fo=1, routed)           0.765     3.358    system_i/ps_0/inst/M_AXI_GP0_RDATA[28]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0RDATA[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.589     5.745    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.544     5.200    
                         clock uncertainty           -0.069     5.131    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0RDATA[28])
                                                     -0.550     4.581    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          4.581    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                  1.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.537%)  route 0.197ns (48.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.582    -0.288    system_i/hub_0/inst/buf_0/buf_0/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.124 r  system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg[43]/Q
                         net (fo=1, routed)           0.197     0.072    system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg_n_0_[43]
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.045     0.117 r  system_i/hub_0/inst/buf_0/buf_0/int_data_reg[43]_i_2/O
                         net (fo=1, routed)           0.000     0.117    system_i/hub_0/inst/buf_0/buf_1/D[29]
    SLICE_X0Y49          FDRE                                         r  system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.852    -0.207    system_i/hub_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[43]/C
                         clock pessimism              0.189    -0.018    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     0.103    system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (50.016%)  route 0.209ns (49.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.582    -0.288    system_i/hub_0/inst/buf_0/buf_0/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.124 r  system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg[41]/Q
                         net (fo=1, routed)           0.209     0.085    system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg_n_0_[41]
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.045     0.130 r  system_i/hub_0/inst/buf_0/buf_0/int_data_reg[41]_i_1/O
                         net (fo=1, routed)           0.000     0.130    system_i/hub_0/inst/buf_0/buf_1/D[27]
    SLICE_X0Y49          FDRE                                         r  system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.852    -0.207    system_i/hub_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[41]/C
                         clock pessimism              0.189    -0.018    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     0.103    system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.259%)  route 0.178ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.564    -0.306    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X18Y49         FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.165 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.178     0.012    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X16Y50         FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.831    -0.228    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X16Y50         FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.189    -0.039    
    SLICE_X16Y50         FDRE (Hold_fdre_C_CE)       -0.016    -0.055    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.259%)  route 0.178ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.564    -0.306    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X18Y49         FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.165 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.178     0.012    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X16Y50         FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.831    -0.228    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X16Y50         FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.189    -0.039    
    SLICE_X16Y50         FDRE (Hold_fdre_C_CE)       -0.016    -0.055    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.259%)  route 0.178ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.564    -0.306    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X18Y49         FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.165 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.178     0.012    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X16Y50         FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.831    -0.228    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X16Y50         FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.189    -0.039    
    SLICE_X16Y50         FDRE (Hold_fdre_C_CE)       -0.016    -0.055    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.259%)  route 0.178ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.564    -0.306    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X18Y49         FDSE                                         r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDSE (Prop_fdse_C_Q)         0.141    -0.165 r  system_i/rst_0/U0/SEQ/seq_cnt_en_reg/Q
                         net (fo=7, routed)           0.178     0.012    system_i/rst_0/U0/SEQ/SEQ_COUNTER/E[0]
    SLICE_X16Y50         FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.831    -0.228    system_i/rst_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X16Y50         FDRE                                         r  system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.189    -0.039    
    SLICE_X16Y50         FDRE (Hold_fdre_C_CE)       -0.016    -0.055    system_i/rst_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.088%)  route 0.255ns (54.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.582    -0.288    system_i/hub_0/inst/buf_0/buf_0/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.124 r  system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg[42]/Q
                         net (fo=1, routed)           0.255     0.130    system_i/hub_0/inst/buf_0/buf_0/int_data_reg_reg_n_0_[42]
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.045     0.175 r  system_i/hub_0/inst/buf_0/buf_0/int_data_reg[42]_i_1/O
                         net (fo=1, routed)           0.000     0.175    system_i/hub_0/inst/buf_0/buf_1/D[28]
    SLICE_X0Y49          FDRE                                         r  system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.852    -0.207    system_i/hub_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[42]/C
                         clock pessimism              0.189    -0.018    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.121     0.103    system_i/hub_0/inst/buf_0/buf_1/int_data_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.175    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.284ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.586    -0.284    system_i/hub_0/inst/buf_1/buf_0/aclk
    SLICE_X5Y47          FDRE                                         r  system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.143 r  system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg[21]/Q
                         net (fo=1, routed)           0.054    -0.089    system_i/hub_0/inst/buf_1/buf_0/int_data_reg_reg_n_0_[21]
    SLICE_X4Y47          LUT3 (Prop_lut3_I1_O)        0.045    -0.044 r  system_i/hub_0/inst/buf_1/buf_0/int_data_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    system_i/hub_0/inst/buf_1/buf_1/D[21]
    SLICE_X4Y47          FDRE                                         r  system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.854    -0.205    system_i/hub_0/inst/buf_1/buf_1/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[21]/C
                         clock pessimism             -0.066    -0.271    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.121    -0.150    system_i/hub_0/inst/buf_1/buf_1/int_data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_i/rst_0/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/rst_0/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.338%)  route 0.287ns (60.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.562    -0.308    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X18Y50         FDRE                                         r  system_i/rst_0/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.167 f  system_i/rst_0/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.287     0.120    system_i/rst_0/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X18Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.165 r  system_i/rst_0/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.000     0.165    system_i/rst_0/U0/SEQ/pr_i_1_n_0
    SLICE_X18Y49         FDSE                                         r  system_i/rst_0/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.832    -0.227    system_i/rst_0/U0/SEQ/slowest_sync_clk
    SLICE_X18Y49         FDSE                                         r  system_i/rst_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.189    -0.038    
    SLICE_X18Y49         FDSE (Hold_fdse_C_D)         0.092     0.054    system_i/rst_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/ALUMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.766%)  route 0.189ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.137ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.566    -0.304    system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X9Y43          FDRE                                         r  system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141    -0.163 r  system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.189     0.025    system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive_0[7]
    DSP48_X0Y16          DSP48E1                                      r  system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/ALUMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.923    -0.137    system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X0Y16          DSP48E1                                      r  system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.063    -0.200    
    DSP48_X0Y16          DSP48E1 (Hold_dsp48e1_CLK_ALUMODE[0])
                                                      0.107    -0.093    system_i/dsp_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       system_i/xadc_0/inst/xadc_0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9     system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9     system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y15    system_i/bram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X12Y49    system_i/xadc_0/inst/ram_0/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_11_11/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_pll_0_0
  To Clock:  clk_out2_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_pll_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    system_i/dac_0/inst/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_pll_0_0
Waveform(ns):       { 2.250 4.250 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   system_i/pll_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    system_i/dac_0/inst/ODDR_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y14                                               0.000     1.000 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     2.070 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.070    system_i/adc_0/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     2.068 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     2.068    system_i/adc_0/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     2.054 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     2.054    system_i/adc_0/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     2.048 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     2.048    system_i/adc_0/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     2.052 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     2.052    system_i/adc_0/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     2.045 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.045    system_i/adc_0/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     2.024 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     2.024    system_i/adc_0/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T16                                               0.000     1.000 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     2.013 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     2.013    system_i/adc_0/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.549     5.704    system_i/adc_0/inst/aclk
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.177     5.527    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.011     5.516    system_i/adc_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     2.018 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     2.018    system_i/adc_0/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     2.004 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     2.004    system_i/adc_0/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  3.518    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_pll_0_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.843ns (99.946%)  route 0.001ns (0.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.851     3.792    system_i/dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.204     3.996 r  system_i/dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.997    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         1.639     5.636 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.636    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.833ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.851     3.792    system_i/dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.204     3.996 r  system_i/dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.997    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         1.629     5.626 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.626    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.808ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.849     3.790    system_i/dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.204     3.994 r  system_i/dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.995    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         1.604     5.599 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.599    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.806ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.849     3.790    system_i/dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.204     3.994 r  system_i/dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.995    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         1.602     5.597 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.597    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.788ns (99.944%)  route 0.001ns (0.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.847     3.788    system_i/dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.204     3.992 r  system_i/dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.993    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         1.584     5.577 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.577    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.785ns (99.944%)  route 0.001ns (0.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.847     3.788    system_i/dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.204     3.992 r  system_i/dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.993    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         1.581     5.574 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.574    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.774ns (99.944%)  route 0.001ns (0.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.853     3.794    system_i/dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.204     3.998 r  system_i/dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.999    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.570     5.569 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.569    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.774ns (99.944%)  route 0.001ns (0.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.853     3.794    system_i/dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.204     3.998 r  system_i/dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     3.999    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.570     5.569 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.569    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.772ns (99.944%)  route 0.001ns (0.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.853     3.794    system_i/dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.204     3.998 r  system_i/dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     3.999    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.568     5.567 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.567    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.771ns (99.944%)  route 0.001ns (0.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         0.853     3.794    system_i/dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.204     3.998 r  system_i/dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     3.999    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.567     5.566 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.566    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.401ns  (logic 3.400ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.539    -2.305    system_i/dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.411    -1.894 r  system_i/dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.893    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         2.989     1.095 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.095    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 3.405ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.535    -2.309    system_i/dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.411    -1.898 r  system_i/dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.897    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         2.994     1.096 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.096    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 3.405ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.535    -2.309    system_i/dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.411    -1.898 r  system_i/dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.897    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         2.994     1.097 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.097    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.402ns  (logic 3.401ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.539    -2.305    system_i/dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.411    -1.894 r  system_i/dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.893    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         2.990     1.097 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.097    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.404ns  (logic 3.403ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.540    -2.304    system_i/dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.411    -1.893 r  system_i/dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.892    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         2.992     1.100 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.100    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.407ns  (logic 3.406ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.540    -2.304    system_i/dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.411    -1.893 r  system_i/dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.892    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         2.995     1.103 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.103    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.413ns  (logic 3.412ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.544    -2.300    system_i/dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.411    -1.889 r  system_i/dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001    -1.888    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.001     1.112 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.112    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.414ns  (logic 3.413ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.544    -2.300    system_i/dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.411    -1.889 r  system_i/dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.888    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.002     1.113 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.113    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 3.414ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.544    -2.300    system_i/dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.411    -1.889 r  system_i/dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001    -1.888    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.003     1.115 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.115    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 3.415ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=819, routed)         1.544    -2.300    system_i/dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.411    -1.889 r  system_i/dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001    -1.888    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.004     1.115 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.115    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_system_pll_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.832ns (99.945%)  route 0.001ns (0.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_pll_0_0 fall edge)
                                                      3.750     3.750 f  
    U18                                               0.000     3.750 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     3.750    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.183 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.664    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.546     2.118 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544     2.662    system_i/pll_0/inst/clk_out2_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.691 f  system_i/pll_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.851     3.542    system_i/dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.204     3.746 r  system_i/dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     3.747    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.628     5.374 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.374    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_system_pll_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.473ns  (logic 3.472ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_pll_0_0 rise edge)
                                                      1.750     1.750 r  
    U18                                               0.000     1.750 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     1.750    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     2.690 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     3.871    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.650    -3.780 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    -2.185    system_i/pll_0/inst/clk_out2_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.094 r  system_i/pll_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.539    -0.555    system_i/dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.411    -0.144 r  system_i/dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001    -0.143    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.061     2.917 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.917    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out3_system_pll_0_0  {rise@2.250ns fall@4.250ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.838ns (99.946%)  route 0.001ns (0.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 rise edge)
                                                      2.250     2.250 r  
    U18                                               0.000     2.250 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     2.250    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     2.683 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     3.164    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.546     0.618 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.162    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.191 r  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=1, routed)           0.851     2.042    system_i/dac_0/inst/wrt_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.204     2.246 r  system_i/dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     2.247    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.634     3.881 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.881    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out3_system_pll_0_0  {rise@2.250ns fall@4.250ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.479ns  (logic 3.478ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_pll_0_0 fall edge)
                                                      0.250     0.250 f  
    U18                                               0.000     0.250 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.250    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     1.190 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.371    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.650    -5.280 f  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.594    -3.685    system_i/pll_0/inst/clk_out3_system_pll_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.594 f  system_i/pll_0/inst/clkout3_buf/O
                         net (fo=1, routed)           1.539    -2.055    system_i/dac_0/inst/wrt_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.411    -1.644 r  system_i/dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001    -1.643    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.067     1.424 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.424    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.029ns (2.086%)  route 1.361ns (97.914%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     3.758    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.194ns  (logic 0.091ns (2.849%)  route 3.103ns (97.151%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.509    -2.335    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





