# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../flySimulation.srcs/clk_wiz_0/ip/clk_wiz_0_1" \
"../../../../flySimulation.ip_user_files/ip/xadc_wiz_0_1/xadc_wiz_0.v" \
"../../../../flySimulation.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0_sim_netlist.v" \
"../../../../flySimulation.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../flySimulation.ip_user_files/ip/clk_wiz_0_1/clk_wiz_0.v" \
"../../../../flySimulation.ip_user_files/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
