Analysis & Synthesis report for traffic
Wed Oct 19 01:26:33 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                           ;
+-------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Wed Oct 19 01:26:33 2022            ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                       ; traffic                                          ;
; Top-level Entity Name               ; traffic                                          ;
; Family                              ; Cyclone V                                        ;
; Logic utilization (in ALMs)         ; N/A                                              ;
; Total registers                     ; 26                                               ;
; Total pins                          ; 33                                               ;
; Total virtual pins                  ; 0                                                ;
; Total block memory bits             ; 0                                                ;
; Total DSP Blocks                    ; 0                                                ;
; Total HSSI RX PCSs                  ; 0                                                ;
; Total HSSI PMA RX Deserializers     ; 0                                                ;
; Total HSSI PMA RX ATT Deserializers ; 0                                                ;
; Total HSSI TX PCSs                  ; 0                                                ;
; Total HSSI PMA TX Serializers       ; 0                                                ;
; Total HSSI PMA TX ATT Serializers   ; 0                                                ;
; Total PLLs                          ; 0                                                ;
; Total DLLs                          ; 0                                                ;
+-------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; traffic            ; traffic            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------+---------+
; traffic.bdf                      ; yes             ; User Block Diagram/Schematic File  ; D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf ;         ;
; time.vhd                         ; yes             ; Auto-Found VHDL File               ; D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd    ;         ;
; control.vhd                      ; yes             ; Auto-Found VHDL File               ; D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd ;         ;
; display.vhd                      ; yes             ; Auto-Found VHDL File               ; D:/class/STUDY/EDADesign/traffic lights/traffic/display.vhd ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 34        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 58        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 10        ;
;     -- 5 input functions                    ; 7         ;
;     -- 4 input functions                    ; 15        ;
;     -- <=3 input functions                  ; 26        ;
;                                             ;           ;
; Dedicated logic registers                   ; 26        ;
;                                             ;           ;
; I/O pins                                    ; 33        ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 26        ;
; Total fan-out                               ; 350       ;
; Average fan-out                             ; 2.33      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                          ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------+--------------+
; |traffic                   ; 58 (0)            ; 26 (0)       ; 0                 ; 0          ; 33   ; 0            ; |traffic               ; work         ;
;    |control:inst5|         ; 14 (14)           ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |traffic|control:inst5 ; work         ;
;    |display:inst3|         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |traffic|display:inst3 ; work         ;
;    |time:inst6|            ; 40 (40)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |traffic|time:inst6    ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 10    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; time:inst6|DXT[0]                       ; 9       ;
; time:inst6|NBT[0]                       ; 9       ;
; time:inst6|COUNT[0]                     ; 5       ;
; time:inst6|COUNT[1]                     ; 4       ;
; time:inst6|COUNT[3]                     ; 2       ;
; time:inst6|COUNT[2]                     ; 3       ;
; control:inst5|COUNT[0]                  ; 5       ;
; control:inst5|COUNT[1]                  ; 4       ;
; control:inst5|COUNT[3]                  ; 2       ;
; control:inst5|COUNT[2]                  ; 3       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |traffic|time:inst6|DXT[7] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |traffic|time:inst6|NBT[7] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |traffic|time:inst6|DXT[6] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |traffic|time:inst6|DXT[3] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |traffic|time:inst6|NBT[6] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |traffic|time:inst6|NBT[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Oct 19 01:26:31 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file traffic_vhd_tst.vhd
    Info (12022): Found design unit 1: traffic_vhd_tst-traffic_arch
    Info (12023): Found entity 1: traffic_vhd_tst
Info (12021): Found 1 design units, including 1 entities, in source file traffic.bdf
    Info (12023): Found entity 1: traffic
Info (12127): Elaborating entity "traffic" for the top level hierarchy
Warning (275080): Converted elements in bus name "DX" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "DX[7..0]" to "DX7..0"
Warning (275080): Converted elements in bus name "DX1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "DX1[3..0]" to "DX13..0"
Warning (275080): Converted elements in bus name "DX2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "DX2[3..0]" to "DX23..0"
Warning (275080): Converted elements in bus name "NB" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "NB[7..0]" to "NB7..0"
Warning (275080): Converted elements in bus name "NB1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "NB1[3..0]" to "NB13..0"
Warning (275080): Converted elements in bus name "NB2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "NB2[3..0]" to "NB23..0"
Warning (12125): Using design file time.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: time-behav
    Info (12023): Found entity 1: time
Info (12128): Elaborating entity "time" for hierarchy "time:inst6"
Warning (10492): VHDL Process Statement warning at time.vhd(31): signal "COUNT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time.vhd(71): signal "DXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time.vhd(72): signal "DXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time.vhd(73): signal "DXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time.vhd(74): signal "DXT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time.vhd(75): signal "NBT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time.vhd(76): signal "NBT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time.vhd(77): signal "NBT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at time.vhd(78): signal "NBT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: control-behav
    Info (12023): Found entity 1: control
Info (12128): Elaborating entity "control" for hierarchy "control:inst5"
Warning (10492): VHDL Process Statement warning at control.vhd(22): signal "COUNT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at control.vhd(49): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: display-behav
    Info (12023): Found entity 1: display
Info (12128): Elaborating entity "display" for hierarchy "display:inst3"
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "control:inst5|S[1]" is converted into an equivalent circuit using register "control:inst5|S[1]~_emulated" and latch "control:inst5|S[1]~1"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register control:inst5|S[0] will power up to Low
    Critical Warning (18010): Register time:inst6|COUNT[3] will power up to High
    Critical Warning (18010): Register time:inst6|COUNT[2] will power up to High
    Critical Warning (18010): Register time:inst6|COUNT[1] will power up to High
    Critical Warning (18010): Register time:inst6|COUNT[0] will power up to High
    Critical Warning (18010): Register control:inst5|COUNT[3] will power up to High
    Critical Warning (18010): Register control:inst5|COUNT[2] will power up to High
    Critical Warning (18010): Register control:inst5|COUNT[1] will power up to High
    Critical Warning (18010): Register control:inst5|COUNT[0] will power up to High
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 91 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 58 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Wed Oct 19 01:26:33 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


