
[options]
insn_depth = 20

reg_start = 0
reg_depth = 20

pc_fwd_start = 0
pc_fwd_depth = 20

pc_bwd_start = 0
pc_bwd_depth = 20

[script-defines]
verilog_defines -D RISCV_FORMAL_ALIGNED_MEM
verilog_defines -D RISCV_FORMAL_TRAP_ALIGNED_MEM
verilog_defines -D RISCV_FORMAL_TRAP_ALIGNED_INSN
verilog_defines -D RISCV_FORMAL_STRICT_READ

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog @basedir@/cores/@core@/@core@.v

