// Seed: 1539899618
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_1.id_3 = 0;
  parameter id_4 = "";
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    output tri0 id_4,
    output wor  id_5,
    output wor  id_6
);
  wire [(  -1  ) : -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri1 id_4;
  output wire id_3;
  output tri id_2;
  output wire id_1;
  wire \id_5 ;
  wire id_6, id_7;
  wire id_8;
  ;
  wire id_9;
  assign id_8 = id_4;
  assign id_4 = 1'b0;
  assign id_2 = -1;
endmodule
