#ifndef HAL_IMUMPU6050
#define HAL_IMUMPU6050

#define MPU6050_I2C_ADDRESS 0x68

#define MPU6050_BANK_SELECTION_REGISTER 0x6D
#define MPU6050_ADDRESS_IN_BANK_REGISTER 0x6E
#define MPU6050_READ_WRITE_REGISTER 0x6F
#define MPU6050_BANK_SIZE 256
#define MPU6050_CHUNK_SIZE 16

#define MPU6050_DMP_FEATURE_6X_LP_QUAT 0xA9E
#define MPU6050_DMP_FEATURE_6X_LP_QUAT_SIZE 4
#define MPU6050_DMP_FIFO_QUAT_SIZE 16

#define MPU6050_CFG_MOTION_BIAS 0x4B8
#define MPU6050_DMP_FEATURE_GYRO_CAL_SIZE 9

#define MPU6050_DMP_ORIENTATION_MATRIX_VECTOR_SIZE 3
#define MPU6050_DMP_ORIENTATION_MATRIX_GYRO_AXES 0x426
#define MPU6050_DMP_ORIENTATION_MATRIX_GYRO_SIGNS 0x440
#define MPU6050_DMP_ORIENTATION_MATRIX_ACCEL_AXES 0x42A
#define MPU6050_DMP_ORIENTATION_MATRIX_ACCEL_SIGNS 0x431

#define MPU6050_USER_CONTROL_REGISTER 0x6A
#define MPU6050_FIFO_RESET_BIT 0x04
#define MPU6050_DMP_RESET_BIT 0x08
#define MPU6050_FIFO_ENABLE_BIT 0x40
#define MPU6050_DMP_EMABLE_BIT 0x80

#define MPU6050_POWER_MANAGEMENT_1_REGISTER 0x6B
#define MPU6050_RESET_BIT 8
#define MPU6050_ENABLE_SLEEP_BIT 7
#define MPU6050_CLOCK_SOURCE_BIT_1 1
#define MPU6050_CLOCK_SOURCE_BIT_2 2
#define MPU6050_CLOCK_SOURCE_BIT_3 3

#define MPU6050_DMP_START_ADDRESS_H_REGISTER 0x70
#define MPU6050_DMP_START_ADDRESS_L_REGISTER 0x71

#define MPU6050_INTERRUPT_ENABLE_REGISTER 0x38
#define MPU6050_DMP_INTERRUPT_ONLY 0x02

#define MPU6050_FIFO_ENABLE_REGISTER 0x23
#define MPU6050_FIFO_COUNT_H_REGISTER 0x72
#define MPU6050_FIFO_COUNT_L_REGISTER 0x73
#define MPU6050_FIFO_REGISTER 0x74

#endif