#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 22 11:19:32 2022
# Process ID: 5692
# Current directory: D:/Projects/Vivado_Projects/12-ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12740 D:\Projects\Vivado_Projects\12-ALU\12-ALU.xpr
# Log file: D:/Projects/Vivado_Projects/12-ALU/vivado.log
# Journal file: D:/Projects/Vivado_Projects/12-ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Vivado_Projects/12-ALU/12-ALU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 1075.613 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_rv32_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_rv32_vlg_tst_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xelab -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_rv32_vlg_tst_behav -key {Behavioral:sim_1:Functional:alu_rv32_vlg_tst} -tclbatch {alu_rv32_vlg_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_rv32_vlg_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running testbench
~~~ OK dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0000, result=32'h00000000, zero=1
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b0000, result=32'h2468acf0, zero=0
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b1000, result=32'h00000000, zero=1
~~~ OK dataa=32'h00000000, datab=32'h00000001, ALUctr=4'b1000, result=32'hffffffff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00000001, ALUctr=4'b0001, result=32'haaaaaaaa, zero=0
~~~ OK dataa=32'h12345678, datab=32'h00000014, ALUctr=4'b0001, result=32'h67800000, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b0101, result=32'h05555555, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b1101, result=32'hfd555555, zero=0
~~~ OK dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0010, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hffffffff, datab=32'h80000000, ALUctr=4'b0010, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0010, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'h00010000, datab=32'h0ffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hfffffff0, datab=32'h00000000, ALUctr=4'b0011, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'h00000001, datab=32'h0fffffff, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hf0000000, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0100, result=32'h555500ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0110, result=32'h00005500, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0111, result=32'h555555ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00114514, ALUctr=4'b1111, result=32'h00114514, zero=0
$stop called at time : 400 ns : File "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sim_1/new/ALU32_sim.v" Line 105
xsim: Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_rv32_vlg_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 1075.613 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1075.613 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_rv32_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_rv32_vlg_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/12-ALU/32barrel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimplifiedAdder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sim_1/new/ALU32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_rv32_vlg_tst
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xelab -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SimplifiedAdder
Compiling module xil_defaultlib.barrelsft32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_rv32_vlg_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_rv32_vlg_tst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim/xsim.dir/alu_rv32_vlg_tst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim/xsim.dir/alu_rv32_vlg_tst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 22 11:38:41 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.598 ; gain = 17.543
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 22 11:38:41 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_rv32_vlg_tst_behav -key {Behavioral:sim_1:Functional:alu_rv32_vlg_tst} -tclbatch {alu_rv32_vlg_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source alu_rv32_vlg_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Running testbench
~~~ OK dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0000, result=32'h00000000, zero=1
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b0000, result=32'h2468acf0, zero=0
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b1000, result=32'h00000000, zero=1
~~~ OK dataa=32'h00000000, datab=32'h00000001, ALUctr=4'b1000, result=32'hffffffff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00000001, ALUctr=4'b0001, result=32'haaaaaaaa, zero=0
~~~ OK dataa=32'h12345678, datab=32'h00000014, ALUctr=4'b0001, result=32'h67800000, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b0101, result=32'h05555555, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b1101, result=32'hfd555555, zero=0
~~~ ERROR dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0010, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'hffffffff, datab=32'h80000000, ALUctr=4'b0010, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0010, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'h00010000, datab=32'h0ffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ ERROR dataa=32'hfffffff0, datab=32'h00000000, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'h00000001, datab=32'h0fffffff, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hf0000000, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0100, result=32'h555500ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0110, result=32'h00005500, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0111, result=32'h555555ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00114514, ALUctr=4'b1111, result=32'h00114514, zero=0
$stop called at time : 400 ns : File "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sim_1/new/ALU32_sim.v" Line 105
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_rv32_vlg_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1075.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_rv32_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_rv32_vlg_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/12-ALU/32barrel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimplifiedAdder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sim_1/new/ALU32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_rv32_vlg_tst
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1075.613 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xelab -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SimplifiedAdder
Compiling module xil_defaultlib.barrelsft32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_rv32_vlg_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_rv32_vlg_tst_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.613 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Running testbench
~~~ OK dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0000, result=32'h00000000, zero=1
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b0000, result=32'h2468acf0, zero=0
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b1000, result=32'h00000000, zero=1
~~~ OK dataa=32'h00000000, datab=32'h00000001, ALUctr=4'b1000, result=32'hffffffff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00000001, ALUctr=4'b0001, result=32'haaaaaaaa, zero=0
~~~ OK dataa=32'h12345678, datab=32'h00000014, ALUctr=4'b0001, result=32'h67800000, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b0101, result=32'h05555555, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b1101, result=32'hfd555555, zero=0
~~~ OK dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0010, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hffffffff, datab=32'h80000000, ALUctr=4'b0010, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0010, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'h00010000, datab=32'h0ffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hfffffff0, datab=32'h00000000, ALUctr=4'b0011, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'h00000001, datab=32'h0fffffff, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hf0000000, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0100, result=32'h555500ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0110, result=32'h00005500, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0111, result=32'h555555ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00114514, ALUctr=4'b1111, result=32'h00114514, zero=0
$stop called at time : 400 ns : File "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sim_1/new/ALU32_sim.v" Line 105
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1075.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_rv32_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_rv32_vlg_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/12-ALU/32barrel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimplifiedAdder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sim_1/new/ALU32_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_rv32_vlg_tst
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.613 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xelab -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SimplifiedAdder
Compiling module xil_defaultlib.barrelsft32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.alu_rv32_vlg_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_rv32_vlg_tst_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1075.613 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Running testbench
~~~ OK dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0000, result=32'h00000000, zero=1
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b0000, result=32'h2468acf0, zero=0
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b1000, result=32'h00000000, zero=1
~~~ OK dataa=32'h00000000, datab=32'h00000001, ALUctr=4'b1000, result=32'hffffffff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00000001, ALUctr=4'b0001, result=32'haaaaaaaa, zero=0
~~~ OK dataa=32'h12345678, datab=32'h00000014, ALUctr=4'b0001, result=32'h67800000, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b0101, result=32'h05555555, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b1101, result=32'hfd555555, zero=0
~~~ OK dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0010, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hffffffff, datab=32'h80000000, ALUctr=4'b0010, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0010, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'h00010000, datab=32'h0ffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hfffffff0, datab=32'h00000000, ALUctr=4'b0011, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'h00000001, datab=32'h0fffffff, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hf0000000, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0100, result=32'h555500ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0110, result=32'h00005500, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0111, result=32'h555555ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00114514, ALUctr=4'b1111, result=32'h00114514, zero=0
$stop called at time : 400 ns : File "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sim_1/new/ALU32_sim.v" Line 105
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1075.613 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_rv32_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_rv32_vlg_tst_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.613 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/12-ALU/12-ALU.sim/sim_1/behav/xsim'
"xelab -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e1da19df2c024bc585200d6f1092f9cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_rv32_vlg_tst_behav xil_defaultlib.alu_rv32_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.613 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Running testbench
~~~ OK dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0000, result=32'h00000000, zero=1
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b0000, result=32'h2468acf0, zero=0
~~~ OK dataa=32'h12345678, datab=32'h12345678, ALUctr=4'b1000, result=32'h00000000, zero=1
~~~ OK dataa=32'h00000000, datab=32'h00000001, ALUctr=4'b1000, result=32'hffffffff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00000001, ALUctr=4'b0001, result=32'haaaaaaaa, zero=0
~~~ OK dataa=32'h12345678, datab=32'h00000014, ALUctr=4'b0001, result=32'h67800000, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b0101, result=32'h05555555, zero=0
~~~ OK dataa=32'haaaaaaaa, datab=32'h00000005, ALUctr=4'b1101, result=32'hfd555555, zero=0
~~~ OK dataa=32'hffffffff, datab=32'h00000001, ALUctr=4'b0010, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hffffffff, datab=32'h80000000, ALUctr=4'b0010, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0010, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'hfffffff0, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000000, zero=1, less=0
~~~ OK dataa=32'h00010000, datab=32'h0ffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hfffffff0, datab=32'h00000000, ALUctr=4'b0011, result=32'h00000000, zero=0, less=0
~~~ OK dataa=32'h00000001, datab=32'h0fffffff, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'hf0000000, datab=32'hfffffff0, ALUctr=4'b0011, result=32'h00000001, zero=0, less=1
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0100, result=32'h555500ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0110, result=32'h00005500, zero=0
~~~ OK dataa=32'h55555555, datab=32'h000055aa, ALUctr=4'b0111, result=32'h555555ff, zero=0
~~~ OK dataa=32'h55555555, datab=32'h00114514, ALUctr=4'b1111, result=32'h00114514, zero=0
$stop called at time : 400 ns : File "D:/Projects/Vivado_Projects/12-ALU/12-ALU.srcs/sim_1/new/ALU32_sim.v" Line 105
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1075.613 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1075.613 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 22 14:25:49 2022...
