INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/axi_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
WARNING: [VRFC 10-3467] initial value of parameter 'depth' is omitted [/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/mem.sv:2]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sim_1/imports/uart/simple_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sim_1/imports/uart/simple_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/stud2021/1kolanko/JOS/lab3/uart/uart.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
