    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/2007/10/17/519">First message in thread</a></li><li><a href="/lkml/2007/10/18/254">Herbert Xu</a><ul><li><a href="/lkml/2007/10/18/405">Benjamin Herrenschmidt</a><ul><li class="origin"><a href="/lkml/2007/10/18/446">Linus Torvalds</a><ul><li><a href="/lkml/2007/10/18/446">Benjamin Herrenschmidt</a><ul><li><a href="/lkml/2007/10/18/451">Linus Torvalds</a></li></ul></li></ul></li></ul></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Thu, 18 Oct 2007 15:52:13 -0700 (PDT)</td></tr><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: [PATCH] synchronize_irq needs a barrier</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody"><br /><br />On Fri, 19 Oct 2007, Benjamin Herrenschmidt wrote:<br />&gt; <br />&gt; The barrier would guarantee that ioc-&gt;active (and in fact the write to<br />&gt; the chip too above) are globally visible<br /><br />No, it doesn't really guarantee that.<br /><br />The thing is, there is no such thing as "globally visible".<br /><br />There is a "ordering of visibility wrt CPU's", but it's not global, it's <br />quite potentially per-CPU. So a barrier on one CPU doesn't guarantee <br />anything at all without a barrier on the *other* CPU.<br /><br />That said, the interrupt handling itself contains various barriers on the <br />CPU's that receive interrupts, thanks to the spinlocking. But I do agree <br />with Herbert that adding a "smb_mb()" is certainly in no way "obviously <br />correct", because it doesn't talk about what the other side does wrt <br />barriers and that word in memory.<br /><br />		Linus<br />-<br />To unsubscribe from this list: send the line "unsubscribe linux-kernel" in<br />the body of a message to majordomo&#64;vger.kernel.org<br />More majordomo info at  <a href="http://vger.kernel.org/majordomo-info.html">http://vger.kernel.org/majordomo-info.html</a><br />Please read the FAQ at  <a href="http://www.tux.org/lkml/">http://www.tux.org/lkml/</a><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
