{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.781106",
   "Default View_TopLeft":"-178,137",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1960 -y 2340 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1960 -y 2370 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 6 -x 1960 -y 1100 -defaultsOSRD
preplace port port-id_finish -pg 1 -lvl 6 -x 1960 -y 1480 -defaultsOSRD
preplace portBus mem_rst -pg 1 -lvl 6 -x 1960 -y 2270 -defaultsOSRD
preplace portBus rtl_rst -pg 1 -lvl 6 -x 1960 -y 1510 -defaultsOSRD
preplace inst intelight_mem_0 -pg 1 -lvl 3 -x 920 -y 660 -defaultsOSRD
preplace inst PL_Section -pg 1 -lvl 4 -x 1400 -y 600 -defaultsOSRD
preplace inst cnst_0_4bit -pg 1 -lvl 4 -x 1400 -y 1040 -defaultsOSRD
preplace inst cnst_1_1bit -pg 1 -lvl 3 -x 920 -y 1430 -defaultsOSRD
preplace inst Action_RAM_0 -pg 1 -lvl 5 -x 1820 -y 1290 -defaultsOSRD
preplace inst PL_RAM_0 -pg 1 -lvl 4 -x 1400 -y 1760 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 920 -y 1830 -defaultsOSRD
preplace inst PL_RAM_1 -pg 1 -lvl 4 -x 1400 -y 1240 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 920 -y 1310 -defaultsOSRD
preplace inst Action_RAM_1 -pg 1 -lvl 5 -x 1820 -y 190 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -x 920 -y 1570 -defaultsOSRD
preplace inst PL_RAM_2 -pg 1 -lvl 4 -x 1400 -y 1500 -defaultsOSRD
preplace inst Action_RAM_2 -pg 1 -lvl 5 -x 1820 -y 550 -defaultsOSRD
preplace inst Action_RAM_3 -pg 1 -lvl 5 -x 1820 -y 910 -defaultsOSRD
preplace inst PL_RAM_3 -pg 1 -lvl 4 -x 1400 -y 2000 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 3 -x 920 -y 1970 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 220 -y 2390 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 3 -x 920 -y 2120 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 4 -x 1400 -y 2230 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 570 -y 1860 -defaultsOSRD
preplace netloc CU_0_finish 1 2 4 760 2330 NJ 2330 1600 1480 NJ
preplace netloc PS_active_high_rst 1 3 3 1140 210 1620 1510 NJ
preplace netloc RAM_Block_q_next_0 1 3 2 1180 1370 1660
preplace netloc RAM_Block_q_next_1 1 3 2 1200 240 1640J
preplace netloc RAM_Block_q_next_2 1 3 2 1210 250 1660
preplace netloc RAM_Block_q_next_3 1 3 2 1210 980 NJ
preplace netloc axi_intc_0_irq 1 0 4 20 2280 NJ 2280 NJ 2280 1070
preplace netloc bram_interface_0_rd_addr 1 4 1 1690 220n
preplace netloc bram_interface_0_wr_addr 1 3 2 1190 1100 1580
preplace netloc cnst_0_4bit_dout 1 4 1 1680 320n
preplace netloc cnst_1_1bit_dout 1 3 2 1120 2130 1610
preplace netloc intelight_mem_0_alpha 1 3 1 1130 450n
preplace netloc intelight_mem_0_debit_r0 1 3 1 N 590
preplace netloc intelight_mem_0_debit_r1 1 3 1 N 610
preplace netloc intelight_mem_0_debit_r2 1 3 1 N 630
preplace netloc intelight_mem_0_debit_r3 1 3 1 N 650
preplace netloc intelight_mem_0_delta_t 1 3 1 1090 490n
preplace netloc intelight_mem_0_gamma 1 3 1 1120 470n
preplace netloc intelight_mem_0_init_trafic_r0 1 3 1 N 670
preplace netloc intelight_mem_0_init_trafic_r1 1 3 1 N 690
preplace netloc intelight_mem_0_init_trafic_r2 1 3 1 N 710
preplace netloc intelight_mem_0_init_trafic_r3 1 3 1 N 730
preplace netloc intelight_mem_0_limit_level_0 1 3 1 N 750
preplace netloc intelight_mem_0_limit_level_1 1 3 1 N 770
preplace netloc intelight_mem_0_limit_level_2 1 3 1 N 790
preplace netloc intelight_mem_0_max_episode 1 3 1 1070 410n
preplace netloc intelight_mem_0_max_step 1 3 1 1080 390n
preplace netloc intelight_mem_0_reward_0 1 3 1 N 810
preplace netloc intelight_mem_0_reward_1 1 3 1 N 830
preplace netloc intelight_mem_0_reward_2 1 3 1 N 850
preplace netloc intelight_mem_0_reward_3 1 3 1 N 870
preplace netloc intelight_mem_0_seed 1 3 1 1110 430n
preplace netloc intelight_mem_0_start 1 3 3 1060 260 1630J 1100 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 30 2290 410 1630 740 930 1100 220 1650
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 3 430J 2270 NJ 2270 1170
preplace netloc q_new_1 1 3 2 1200 1110 1670
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 5 430 1640 750 2340 NJ 2340 1660 2270 NJ
preplace netloc wea_0_1 1 3 2 1210 1630 1590
preplace netloc wea_1_1 1 3 2 1160 230 1600
preplace netloc wea_2_1 1 3 2 1170 270 1570
preplace netloc wea_3_1 1 3 2 1150 920 1570
preplace netloc PS_M04_AXI 1 2 1 710 640n
preplace netloc S_AXI_2_1 1 2 1 720 1550n
preplace netloc S_AXI_3_1 1 2 1 730 1870n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 1830
preplace netloc axi_bram_ctrl_0_BRAM_PORTA_2 1 3 1 N 1570
preplace netloc axi_bram_ctrl_0_BRAM_PORTA_3 1 3 1 1070 1970n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 N 1310
preplace netloc processing_system7_0_DDR 1 1 5 NJ 2350 NJ 2350 NJ 2350 1690J 2340 NJ
preplace netloc processing_system7_0_FIXED_IO 1 1 5 NJ 2370 NJ 2370 NJ 2370 NJ 2370 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 420 1700n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N 1810
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 730 1290n
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 710 1910n
levelinfo -pg 1 0 220 570 920 1400 1820 1960
pagesize -pg 1 -db -bbox -sgen 0 0 2090 2490
"
}
{
   "da_axi4_cnt":"3",
   "da_clkrst_cnt":"5",
   "da_ps7_cnt":"3"
}
