{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558340601959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558340601959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 10:23:21 2019 " "Processing started: Mon May 20 10:23:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558340601959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340601959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340601959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558340603193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558340603193 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios.qsys " "Elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340615428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:40 Progress: Loading airhockey/nios.qsys " "2019.05.20.10:23:40 Progress: Loading airhockey/nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340620492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:41 Progress: Reading input file " "2019.05.20.10:23:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340621227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:41 Progress: Adding clk_0 \[clock_source 16.1\] " "2019.05.20.10:23:41 Progress: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340621352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:42 Progress: Parameterizing module clk_0 " "2019.05.20.10:23:42 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340622305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:42 Progress: Adding hex_display_0 \[hex_display 1.0\] " "2019.05.20.10:23:42 Progress: Adding hex_display_0 \[hex_display 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340622305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:42 Progress: Parameterizing module hex_display_0 " "2019.05.20.10:23:42 Progress: Parameterizing module hex_display_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340622898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:42 Progress: Adding i2c_0 \[altera_avalon_i2c 16.1\] " "2019.05.20.10:23:42 Progress: Adding i2c_0 \[altera_avalon_i2c 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340622898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Parameterizing module i2c_0 " "2019.05.20.10:23:43 Progress: Parameterizing module i2c_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\] " "2019.05.20.10:23:43 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Parameterizing module jtag_uart_0 " "2019.05.20.10:23:43 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2019.05.20.10:23:43 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Parameterizing module nios2_qsys_0 " "2019.05.20.10:23:43 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\] " "2019.05.20.10:23:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Parameterizing module onchip_memory2_0 " "2019.05.20.10:23:43 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Adding pio_0 \[altera_avalon_pio 16.1\] " "2019.05.20.10:23:43 Progress: Adding pio_0 \[altera_avalon_pio 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Parameterizing module pio_0 " "2019.05.20.10:23:43 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Adding touchConfig_0 \[touchConfig 1.0\] " "2019.05.20.10:23:43 Progress: Adding touchConfig_0 \[touchConfig 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Parameterizing module touchConfig_0 " "2019.05.20.10:23:43 Progress: Parameterizing module touchConfig_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Adding vgaComponent_0 \[vgaComponent 1.0\] " "2019.05.20.10:23:43 Progress: Adding vgaComponent_0 \[vgaComponent 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Parameterizing module vgaComponent_0 " "2019.05.20.10:23:43 Progress: Parameterizing module vgaComponent_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Building connections " "2019.05.20.10:23:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Parameterizing connections " "2019.05.20.10:23:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:43 Progress: Validating " "2019.05.20.10:23:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340623773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.20.10:23:44 Progress: Done reading input file " "2019.05.20.10:23:44 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340624289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340624961 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "Nios.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340624961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Generating nios \"nios\" for QUARTUS_SYNTH " "Nios: Generating nios \"nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340626023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_display_0: \"nios\" instantiated hex_display \"hex_display_0\" " "Hex_display_0: \"nios\" instantiated hex_display \"hex_display_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340631073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340631167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0002_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0002_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0002_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0002_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340631167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340631682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340631682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340631773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec D:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=D:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0003_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec D:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=D:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0003_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340631773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:52 (*) Starting Nios II generation " "Nios2_qsys_0: # 2019.05.20 10:23:52 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:52 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2019.05.20 10:23:52 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   Couldn't query license setup in Quartus directory D:/intelfpga_lite/16.1/quartus/bin64 " "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   Couldn't query license setup in Quartus directory D:/intelfpga_lite/16.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2019.05.20 10:23:53 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Couldn't query license setup in Quartus directory D:/intelfpga_lite/16.1/quartus/bin64 " "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Couldn't query license setup in Quartus directory D:/intelfpga_lite/16.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2019.05.20 10:23:54 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:55 (*)     Pipeline frontend " "Nios2_qsys_0: # 2019.05.20 10:23:55 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:57 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2019.05.20 10:23:57 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:23:59 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2019.05.20 10:23:59 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2019.05.20 10:24:00 (*) Done Nios II generation " "Nios2_qsys_0: # 2019.05.20 10:24:00 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"nios\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"nios\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0004_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0004_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0004_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0004_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340640477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340641149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340641149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'nios_pio_0' " "Pio_0: Starting RTL generation for module 'nios_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340641206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0005_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0005_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec D:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_pio_0 --dir=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0005_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Roy/AppData/Local/Temp/alt8036_4862209616168490233.dir/0005_pio_0_gen//nios_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340641206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'nios_pio_0' " "Pio_0: Done RTL generation for module 'nios_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340641612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"nios\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"nios\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340641612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VgaComponent_0: \"nios\" instantiated vgaComponent \"vgaComponent_0\" " "VgaComponent_0: \"nios\" instantiated vgaComponent \"vgaComponent_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340641612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340645354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340645760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340646135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340646535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340646910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340647347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_instruction_master_limiter\" " "Nios2_qsys_0_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_display_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hex_display_0_avalon_slave_0_burst_adapter\" " "Hex_display_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"hex_display_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650388 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_display_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hex_display_0_avalon_slave_0_rsp_width_adapter\" " "Hex_display_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hex_display_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340650559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340651223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340651882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340651898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_002\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340651898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios: Done \"nios\" with 35 modules, 64 files " "Nios: Done \"nios\" with 35 modules, 64 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340651898 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios.qsys " "Finished elaborating Qsys system entity \"nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340652914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653039 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653039 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/vgaController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll33mhz " "Found entity 1: pll33mhz" {  } { { "pll33mhz.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/pll33mhz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll33mhz/pll33mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll33mhz/pll33mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll33mhz_0002 " "Found entity 1: pll33mhz_0002" {  } { { "pll33mhz/pll33mhz_0002.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/pll33mhz/pll33mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videoram.v 1 1 " "Found 1 design units, including 1 entities, in source file videoram.v" { { "Info" "ISGN_ENTITY_NAME" "1 videoRAM " "Found entity 1: videoRAM" {  } { { "videoRAM.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/videoRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacomponent.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacomponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaComponent " "Found entity 1: vgaComponent" {  } { { "vgaComponent.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/vgaComponent.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_interface " "Found entity 1: vga_avalon_interface" {  } { { "vga_avalon_interface.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/vga_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videoramv2.v 1 1 " "Found 1 design units, including 1 entities, in source file videoramv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 videoRAMv2 " "Found entity 1: videoRAMv2" {  } { { "videoRAMv2.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/videoRAMv2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "hexDisplay.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/hexDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdisplay_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay_avalon_interface " "Found entity 1: hexDisplay_avalon_interface" {  } { { "hexDisplay_avalon_interface.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/hexDisplay_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touchconfig_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file touchconfig_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 touchConfig_avalon_interface " "Found entity 1: touchConfig_avalon_interface" {  } { { "touchConfig_avalon_interface.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/touchConfig_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "db/ip/nios/nios.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nios/submodules/altera_default_burst_converter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nios/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653101 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653117 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653117 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653117 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653117 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nios/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653132 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nios/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nios/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nios/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nios/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/hexdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/hexdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "db/ip/nios/submodules/hexdisplay.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/hexdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/hexdisplay_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/hexdisplay_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay_avalon_interface " "Found entity 1: hexDisplay_avalon_interface" {  } { { "db/ip/nios/submodules/hexdisplay_avalon_interface.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/hexdisplay_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "db/ip/nios/submodules/nios_irq_mapper.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653179 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_0_scfifo_w " "Found entity 2: nios_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653179 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653179 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_0_scfifo_r " "Found entity 4: nios_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653179 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart_0 " "Found entity 5: nios_jtag_uart_0" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653210 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653257 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653273 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653273 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653273 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_005 " "Found entity 2: nios_mm_interconnect_0_router_005" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_ic_data_module " "Found entity 1: nios_nios2_qsys_0_ic_data_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_qsys_0_ic_tag_module " "Found entity 2: nios_nios2_qsys_0_ic_tag_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_qsys_0_register_bank_a_module " "Found entity 3: nios_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_qsys_0_register_bank_b_module " "Found entity 4: nios_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_qsys_0_nios2_oci_debug " "Found entity 5: nios_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_qsys_0_ociram_sp_ram_module " "Found entity 6: nios_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_qsys_0_nios2_ocimem " "Found entity 7: nios_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_qsys_0_nios2_avalon_reg " "Found entity 8: nios_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_qsys_0_nios2_oci_break " "Found entity 9: nios_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_qsys_0_nios2_oci_xbrk " "Found entity 10: nios_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_qsys_0_nios2_oci_dbrk " "Found entity 11: nios_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_qsys_0_nios2_oci_itrace " "Found entity 12: nios_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_qsys_0_nios2_oci_td_mode " "Found entity 13: nios_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_qsys_0_nios2_oci_dtrace " "Found entity 14: nios_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 17: nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_qsys_0_nios2_oci_fifo " "Found entity 18: nios_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_qsys_0_nios2_oci_pib " "Found entity 19: nios_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_qsys_0_nios2_oci_im " "Found entity 20: nios_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_qsys_0_nios2_performance_monitors " "Found entity 21: nios_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_nios2_qsys_0_nios2_oci " "Found entity 22: nios_nios2_qsys_0_nios2_oci" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_nios2_qsys_0 " "Found entity 23: nios_nios2_qsys_0" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: nios_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_mult_cell " "Found entity 1: nios_nios2_qsys_0_mult_cell" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_oci_test_bench " "Found entity 1: nios_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_qsys_0_test_bench " "Found entity 1: nios_nios2_qsys_0_test_bench" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0 " "Found entity 1: nios_pio_0" {  } { { "db/ip/nios/submodules/nios_pio_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/vgacomponent.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/vgacomponent.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaComponent " "Found entity 1: vgaComponent" {  } { { "db/ip/nios/submodules/vgacomponent.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/vgacomponent.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios/submodules/vga_avalon_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/vga_avalon_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_interface " "Found entity 1: vga_avalon_interface" {  } { { "db/ip/nios/submodules/vga_avalon_interface.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/vga_avalon_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340653960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340653960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset DE1_SOC_golden_top.v(294) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(294): created implicit net for \"reset\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340653960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock DE1_SOC_golden_top.v(322) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(322): created implicit net for \"clock\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 322 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340653960 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gestCode DE1_SOC_golden_top.v(336) " "Verilog HDL Implicit Net warning at DE1_SOC_golden_top.v(336): created implicit net for \"gestCode\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 336 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340653960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1812) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1812): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558340653992 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1814) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1814): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558340653992 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(1972) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(1972): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558340653992 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_nios2_qsys_0.v(2802) " "Verilog HDL or VHDL warning at nios_nios2_qsys_0.v(2802): conditional expression evaluates to a constant" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1558340653992 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SOC_golden_top.v(100) " "Output port \"DRAM_ADDR\" at DE1_SOC_golden_top.v(100) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SOC_golden_top.v(101) " "Output port \"DRAM_BA\" at DE1_SOC_golden_top.v(101) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] DE1_SOC_golden_top.v(210) " "Output port \"LEDR\[9..8\]\" at DE1_SOC_golden_top.v(210) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SOC_golden_top.v(237) " "Output port \"VGA_B\" at DE1_SOC_golden_top.v(237) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SOC_golden_top.v(240) " "Output port \"VGA_G\" at DE1_SOC_golden_top.v(240) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SOC_golden_top.v(242) " "Output port \"VGA_R\" at DE1_SOC_golden_top.v(242) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE1_SOC_golden_top.v(59) " "Output port \"ADC_CONVST\" at DE1_SOC_golden_top.v(59) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SOC_golden_top.v(60) " "Output port \"ADC_DIN\" at DE1_SOC_golden_top.v(60) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SOC_golden_top.v(62) " "Output port \"ADC_SCLK\" at DE1_SOC_golden_top.v(62) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SOC_golden_top.v(72) " "Output port \"AUD_DACDAT\" at DE1_SOC_golden_top.v(72) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SOC_golden_top.v(74) " "Output port \"AUD_XCK\" at DE1_SOC_golden_top.v(74) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SOC_golden_top.v(102) " "Output port \"DRAM_CAS_N\" at DE1_SOC_golden_top.v(102) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SOC_golden_top.v(103) " "Output port \"DRAM_CKE\" at DE1_SOC_golden_top.v(103) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SOC_golden_top.v(104) " "Output port \"DRAM_CLK\" at DE1_SOC_golden_top.v(104) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SOC_golden_top.v(105) " "Output port \"DRAM_CS_N\" at DE1_SOC_golden_top.v(105) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SOC_golden_top.v(107) " "Output port \"DRAM_LDQM\" at DE1_SOC_golden_top.v(107) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SOC_golden_top.v(108) " "Output port \"DRAM_RAS_N\" at DE1_SOC_golden_top.v(108) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SOC_golden_top.v(109) " "Output port \"DRAM_UDQM\" at DE1_SOC_golden_top.v(109) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SOC_golden_top.v(110) " "Output port \"DRAM_WE_N\" at DE1_SOC_golden_top.v(110) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL DE1_SOC_golden_top.v(115) " "Output port \"FAN_CTRL\" at DE1_SOC_golden_top.v(115) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SOC_golden_top.v(120) " "Output port \"FPGA_I2C_SCLK\" at DE1_SOC_golden_top.v(120) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SOC_golden_top.v(200) " "Output port \"IRDA_TXD\" at DE1_SOC_golden_top.v(200) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SOC_golden_top.v(231) " "Output port \"TD_RESET_N\" at DE1_SOC_golden_top.v(231) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SOC_golden_top.v(238) " "Output port \"VGA_BLANK_N\" at DE1_SOC_golden_top.v(238) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SOC_golden_top.v(239) " "Output port \"VGA_CLK\" at DE1_SOC_golden_top.v(239) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SOC_golden_top.v(241) " "Output port \"VGA_HS\" at DE1_SOC_golden_top.v(241) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SOC_golden_top.v(243) " "Output port \"VGA_SYNC_N\" at DE1_SOC_golden_top.v(243) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 243 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SOC_golden_top.v(246) " "Output port \"VGA_VS\" at DE1_SOC_golden_top.v(246) has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558340654242 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll33mhz pll33mhz:pll " "Elaborating entity \"pll33mhz\" for hierarchy \"pll33mhz:pll\"" {  } { { "DE1_SOC_golden_top.v" "pll" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll33mhz_0002 pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst " "Elaborating entity \"pll33mhz_0002\" for hierarchy \"pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\"" {  } { { "pll33mhz.v" "pll33mhz_inst" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/pll33mhz.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll33mhz/pll33mhz_0002.v" "altera_pll_i" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/pll33mhz/pll33mhz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654367 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1558340654382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll33mhz/pll33mhz_0002.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/pll33mhz/pll33mhz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 33.000000 MHz " "Parameter \"output_clock_frequency0\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654398 ""}  } { { "pll33mhz/pll33mhz_0002.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/pll33mhz/pll33mhz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558340654398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:u0 " "Elaborating entity \"nios\" for hierarchy \"nios:u0\"" {  } { { "DE1_SOC_golden_top.v" "u0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay_avalon_interface nios:u0\|hexDisplay_avalon_interface:hex_display_0 " "Elaborating entity \"hexDisplay_avalon_interface\" for hierarchy \"nios:u0\|hexDisplay_avalon_interface:hex_display_0\"" {  } { { "db/ip/nios/nios.v" "hex_display_0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplay nios:u0\|hexDisplay_avalon_interface:hex_display_0\|hexDisplay:disp " "Elaborating entity \"hexDisplay\" for hierarchy \"nios:u0\|hexDisplay_avalon_interface:hex_display_0\|hexDisplay:disp\"" {  } { { "db/ip/nios/submodules/hexdisplay_avalon_interface.v" "disp" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/hexdisplay_avalon_interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0 nios:u0\|nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_jtag_uart_0\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/nios/nios.v" "jtag_uart_0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_w nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_jtag_uart_0_scfifo_w\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_w" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "wfifo" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340654820 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558340654820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340654882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340654882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340654929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340654929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340654929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340655038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340655038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340655038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340655117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340655117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340655117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340655226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340655226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340655226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340655304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340655304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340655304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_r nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_jtag_uart_0_scfifo_r\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_r" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340655351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "nios_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340655726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340655773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340655773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340655773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340655773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340655773 ""}  } { { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558340655773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340656382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340656398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340656445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios:u0\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/nios/submodules/nios_jtag_uart_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340656460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"nios_nios2_qsys_0\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/nios/nios.v" "nios2_qsys_0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340656507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_test_bench nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench " "Elaborating entity \"nios_nios2_qsys_0_test_bench\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_test_bench:the_nios_nios2_qsys_0_test_bench\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_test_bench" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 4970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340657148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ic_data_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data " "Elaborating entity \"nios_nios2_qsys_0_ic_data_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ic_data" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 5828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340657273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340657367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340657476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340657476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_data_module:nios_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340657476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ic_tag_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag " "Elaborating entity \"nios_nios2_qsys_0_ic_tag_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ic_tag" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 5894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340657554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340657710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vnn1 " "Found entity 1: altsyncram_vnn1" {  } { { "db/altsyncram_vnn1.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_vnn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340657804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340657804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vnn1 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vnn1:auto_generated " "Elaborating entity \"altsyncram_vnn1\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_ic_tag_module:nios_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340657820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_a_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a " "Elaborating entity \"nios_nios2_qsys_0_register_bank_a_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_a" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 6438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340658101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340658132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_udn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_udn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_udn1 " "Found entity 1: altsyncram_udn1" {  } { { "db/altsyncram_udn1.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_udn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340658226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340658226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_udn1 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_udn1:auto_generated " "Elaborating entity \"altsyncram_udn1\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_a_module:nios_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_udn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340658226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_register_bank_b_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b " "Elaborating entity \"nios_nios2_qsys_0_register_bank_b_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_register_bank_b" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 6460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340658382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340658413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdn1 " "Found entity 1: altsyncram_vdn1" {  } { { "db/altsyncram_vdn1.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_vdn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340658507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340658507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdn1 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_vdn1:auto_generated " "Elaborating entity \"altsyncram_vdn1\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_register_bank_b_module:nios_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_vdn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340658507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_mult_cell nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell " "Elaborating entity \"nios_nios2_qsys_0_mult_cell\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_mult_cell" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 6979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340658632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340658695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altera_mult_add_ujt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340658991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340658991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340658991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altera_mult_add_ujt2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340659991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340660101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altera_mult_add_0kt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340660195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340660195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340660195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_mult_cell:the_nios_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altera_mult_add_0kt2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340660304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 7387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340660695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_debug nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_debug" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340660788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_debug:the_nios_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340660851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_ocimem nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"nios_nios2_qsys_0_nios2_ocimem\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_ocimem" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340660913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_ociram_sp_ram_module nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"nios_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_ociram_sp_ram" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_altsyncram" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3f1 " "Found entity 1: altsyncram_u3f1" {  } { { "db/altsyncram_u3f1.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_u3f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340661163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340661163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3f1 nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated " "Elaborating entity \"altsyncram_u3f1\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_avalon_reg nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"nios_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_avalon_reg:the_nios_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_avalon_reg" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_break nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_break\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_break:the_nios_nios2_qsys_0_nios2_oci_break\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_break" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_xbrk nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_xbrk:the_nios_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dbrk nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dbrk:the_nios_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_itrace nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_dtrace nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_td_mode nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_dtrace:the_nios_nios2_qsys_0_nios2_oci_dtrace\|nios_nios2_qsys_0_nios2_oci_td_mode:nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "nios_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340661930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifo nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_fifo" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340662071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340662165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340662227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340662321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_oci_test_bench nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench " "Elaborating entity \"nios_nios2_qsys_0_oci_test_bench\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_fifo:the_nios_nios2_qsys_0_nios2_oci_fifo\|nios_nios2_qsys_0_oci_test_bench:the_nios_nios2_qsys_0_oci_test_bench\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_oci_test_bench" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340662352 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_nios2_qsys_0_oci_test_bench " "Entity \"nios_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_oci_test_bench" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1558340662352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_pib nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_pib:the_nios_nios2_qsys_0_nios2_oci_pib\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_pib" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340662977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_nios2_oci_im nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"nios_nios2_qsys_0_nios2_oci_im\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_oci_im:the_nios_nios2_qsys_0_nios2_oci_im\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_im" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_wrapper nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_tck nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_tck:the_nios_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_qsys_0_jtag_debug_module_sysclk nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|nios_nios2_qsys_0_jtag_debug_module_sysclk:the_nios_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_nios_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" "nios_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_jtag_debug_module_wrapper:the_nios_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:u0\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/nios/nios.v" "onchip_memory2_0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340663977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340664008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340664008 ""}  } { { "db/ip/nios/submodules/nios_onchip_memory2_0.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558340664008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5n1 " "Found entity 1: altsyncram_h5n1" {  } { { "db/altsyncram_h5n1.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_h5n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340664087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340664087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h5n1 nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated " "Elaborating entity \"altsyncram_h5n1\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340664087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340664602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340664602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_h5n1.tdf" "decode3" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_h5n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340664602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340664680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340664680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"nios:u0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_h5n1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_h5n1.tdf" "mux2" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_h5n1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340664680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pio_0 nios:u0\|nios_pio_0:pio_0 " "Elaborating entity \"nios_pio_0\" for hierarchy \"nios:u0\|nios_pio_0:pio_0\"" {  } { { "db/ip/nios/nios.v" "pio_0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340664790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_interface nios:u0\|vga_avalon_interface:vgacomponent_0 " "Elaborating entity \"vga_avalon_interface\" for hierarchy \"nios:u0\|vga_avalon_interface:vgacomponent_0\"" {  } { { "db/ip/nios/nios.v" "vgacomponent_0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340664977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaComponent nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC " "Elaborating entity \"vgaComponent\" for hierarchy \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\"" {  } { { "db/ip/nios/submodules/vga_avalon_interface.v" "vgaC" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/vga_avalon_interface.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340665008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vgacomponent.v(38) " "Verilog HDL assignment warning at vgacomponent.v(38): truncated value with size 32 to match size of target (17)" {  } { { "db/ip/nios/submodules/vgacomponent.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/vgacomponent.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340665008 "|DE1_SOC_golden_top|nios:u0|vga_avalon_interface:vgacomponent_0|vgaComponent:vgaC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|vgaController:vga " "Elaborating entity \"vgaController\" for hierarchy \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|vgaController:vga\"" {  } { { "db/ip/nios/submodules/vgacomponent.v" "vga" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/vgacomponent.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340665258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(78) " "Verilog HDL assignment warning at vgaController.v(78): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/vgaController.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340665258 "|DE1_SOC_golden_top|nios:u0|vga_avalon_interface:vgacomponent_0|vgaComponent:vgaC|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(79) " "Verilog HDL assignment warning at vgaController.v(79): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/vgaController.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340665258 "|DE1_SOC_golden_top|nios:u0|vga_avalon_interface:vgacomponent_0|vgaComponent:vgaC|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vgaController.v(81) " "Verilog HDL assignment warning at vgaController.v(81): truncated value with size 32 to match size of target (12)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/vgaController.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340665258 "|DE1_SOC_golden_top|nios:u0|vga_avalon_interface:vgacomponent_0|vgaComponent:vgaC|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(90) " "Verilog HDL assignment warning at vgaController.v(90): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/vgaController.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340665258 "|DE1_SOC_golden_top|nios:u0|vga_avalon_interface:vgacomponent_0|vgaComponent:vgaC|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vgaController.v(91) " "Verilog HDL assignment warning at vgaController.v(91): truncated value with size 32 to match size of target (1)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/vgaController.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340665258 "|DE1_SOC_golden_top|nios:u0|vga_avalon_interface:vgacomponent_0|vgaComponent:vgaC|vgaController:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vgaController.v(93) " "Verilog HDL assignment warning at vgaController.v(93): truncated value with size 32 to match size of target (11)" {  } { { "vgaController.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/vgaController.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340665258 "|DE1_SOC_golden_top|nios:u0|vga_avalon_interface:vgacomponent_0|vgaComponent:vgaC|vgaController:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoRAMv2 nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM " "Elaborating entity \"videoRAMv2\" for hierarchy \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\"" {  } { { "db/ip/nios/submodules/vgacomponent.v" "vRAM" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/vgacomponent.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340665290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\"" {  } { { "videoRAMv2.v" "altsyncram_component" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/videoRAMv2.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340665446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\"" {  } { { "videoRAMv2.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/videoRAMv2.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340665540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 48000 " "Parameter \"numwords_a\" = \"48000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 96000 " "Parameter \"numwords_b\" = \"96000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558340665540 ""}  } { { "videoRAMv2.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/videoRAMv2.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558340665540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6l2 " "Found entity 1: altsyncram_m6l2" {  } { { "db/altsyncram_m6l2.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_m6l2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340665665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340665665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6l2 nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\|altsyncram_m6l2:auto_generated " "Elaborating entity \"altsyncram_m6l2\" for hierarchy \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\|altsyncram_m6l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340665665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_pma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_pma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_pma " "Found entity 1: decode_pma" {  } { { "db/decode_pma.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/decode_pma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340665883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340665883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_pma nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\|altsyncram_m6l2:auto_generated\|decode_pma:decode2 " "Elaborating entity \"decode_pma\" for hierarchy \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\|altsyncram_m6l2:auto_generated\|decode_pma:decode2\"" {  } { { "db/altsyncram_m6l2.tdf" "decode2" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_m6l2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340665883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mib " "Found entity 1: mux_mib" {  } { { "db/mux_mib.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/mux_mib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340665977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340665977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mib nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\|altsyncram_m6l2:auto_generated\|mux_mib:mux4 " "Elaborating entity \"mux_mib\" for hierarchy \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\|altsyncram_m6l2:auto_generated\|mux_mib:mux4\"" {  } { { "db/altsyncram_m6l2.tdf" "mux4" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_m6l2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340665977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oib " "Found entity 1: mux_oib" {  } { { "db/mux_oib.tdf" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/mux_oib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340666087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340666087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oib nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\|altsyncram_m6l2:auto_generated\|mux_oib:mux5 " "Elaborating entity \"mux_oib\" for hierarchy \"nios:u0\|vga_avalon_interface:vgacomponent_0\|vgaComponent:vgaC\|videoRAMv2:vRAM\|altsyncram:altsyncram_component\|altsyncram_m6l2:auto_generated\|mux_oib:mux5\"" {  } { { "db/altsyncram_m6l2.tdf" "mux5" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/altsyncram_m6l2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios/nios.v" "mm_interconnect_0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vgacomponent_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vgacomponent_0_avalon_slave_0_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "vgacomponent_0_avalon_slave_0_translator" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_display_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_display_0_avalon_slave_0_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "hex_display_0_avalon_slave_0_translator" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_display_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_display_0_avalon_slave_0_agent\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "hex_display_0_avalon_slave_0_agent" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_display_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex_display_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_display_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex_display_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "hex_display_0_avalon_slave_0_agent_rsp_fifo" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340666963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mm_interconnect_0_router_001\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_001" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001_default_decode nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_002" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_mm_interconnect_0_router_004\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_004" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004_default_decode nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_005 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_mm_interconnect_0_router_005\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "router_005" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_005_default_decode nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_005:router_005\|nios_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_005:router_005\|nios_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_limiter" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_display_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_display_0_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "hex_display_0_avalon_slave_0_burst_adapter" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_display_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex_display_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nios/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_001 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_003 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340667994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_003 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_001 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hex_display_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hex_display_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "hex_display_0_avalon_slave_0_rsp_width_adapter" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558340668228 "|DE1_SOC_golden_top|nios:u0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hex_display_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558340668228 "|DE1_SOC_golden_top|nios:u0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hex_display_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nios/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558340668228 "|DE1_SOC_golden_top|nios:u0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hex_display_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hex_display_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hex_display_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "hex_display_0_avalon_slave_0_cmd_width_adapter" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_002 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0.v" 2747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"nios:u0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|nios_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:u0\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:u0\|nios_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios/nios.v" "irq_mapper" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios/nios.v" "rst_controller" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/nios.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config i2c_touch_config:touch " "Elaborating entity \"i2c_touch_config\" for hierarchy \"i2c_touch_config:touch\"" {  } { { "DE1_SOC_golden_top.v" "touch" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iack i2c_touch_config.v(79) " "Verilog HDL or VHDL warning at i2c_touch_config.v(79): object \"iack\" assigned a value but never read" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558340668572 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(162) " "Verilog HDL assignment warning at i2c_touch_config.v(162): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668572 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(184) " "Verilog HDL assignment warning at i2c_touch_config.v(184): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668572 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(205) " "Verilog HDL assignment warning at i2c_touch_config.v(205): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668572 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(232) " "Verilog HDL assignment warning at i2c_touch_config.v(232): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668572 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_touch_config.v(241) " "Verilog HDL assignment warning at i2c_touch_config.v(241): truncated value with size 32 to match size of target (6)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668572 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(271) " "Verilog HDL assignment warning at i2c_touch_config.v(271): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668572 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_touch_config.v(142) " "Verilog HDL Synthesis Attribute warning at i2c_touch_config.v(142): ignoring full_case attribute on case statement with explicit default case item" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 142 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Analysis & Synthesis" 0 -1 1558340668572 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(343) " "Verilog HDL assignment warning at i2c_touch_config.v(343): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(344) " "Verilog HDL assignment warning at i2c_touch_config.v(344): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(345) " "Verilog HDL assignment warning at i2c_touch_config.v(345): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(346) " "Verilog HDL assignment warning at i2c_touch_config.v(346): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(347) " "Verilog HDL assignment warning at i2c_touch_config.v(347): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(348) " "Verilog HDL assignment warning at i2c_touch_config.v(348): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(349) " "Verilog HDL assignment warning at i2c_touch_config.v(349): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(350) " "Verilog HDL assignment warning at i2c_touch_config.v(350): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 i2c_touch_config.v(351) " "Verilog HDL assignment warning at i2c_touch_config.v(351): truncated value with size 32 to match size of target (10)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 i2c_touch_config.v(352) " "Verilog HDL assignment warning at i2c_touch_config.v(352): truncated value with size 32 to match size of target (9)" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_reg 0 i2c_touch_config.v(129) " "Net \"data_reg\" at i2c_touch_config.v(129) has no driver or initial value, using a default initial value '0'" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 129 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558340668588 "|DE1_SOC_golden_top|i2c_touch_config:touch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_touch_config:touch\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_touch_config:touch\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "i2c_touch_config.v" "byte_controller" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_touch_config:touch\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_touch_config:touch\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "i2c_touch_config.v" "bit_controller" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340668681 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_touch_config.v(880) " "Verilog HDL Case Statement information at i2c_touch_config.v(880): all case item expressions in this case statement are onehot" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 880 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1558340668681 "|DE1_SOC_golden_top|i2c_touch_config:touch|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/nios/submodules/nios_nios2_qsys_0.v" "the_nios_nios2_qsys_0_nios2_oci_itrace" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1558340670228 "|DE1_SOC_golden_top|nios:u0|nios_nios2_qsys_0:nios2_qsys_0|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci|nios_nios2_qsys_0_nios2_oci_itrace:the_nios_nios2_qsys_0_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558340671463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.20.10:24:36 Progress: Loading sld900a91a1/alt_sld_fab_wrapper_hw.tcl " "2019.05.20.10:24:36 Progress: Loading sld900a91a1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340676476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340679757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340679976 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340683408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340683627 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340683862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340684096 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340684112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340684112 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558340684846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld900a91a1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld900a91a1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld900a91a1/alt_sld_fab.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/sld900a91a1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340685143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340685143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340685283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340685283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340685283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340685283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340685377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340685377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340685502 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340685502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340685502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/db/ip/sld900a91a1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558340685596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340685596 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:touch\|ack " "Synthesized away node \"i2c_touch_config:touch\|ack\"" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 80 -1 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 342 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340687783 "|DE1_SOC_golden_top|i2c_touch_config:touch|ack"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:touch\|int_n " "Synthesized away node \"i2c_touch_config:touch\|int_n\"" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 112 -1 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 342 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340687783 "|DE1_SOC_golden_top|i2c_touch_config:touch|int_n"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558340687783 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558340687783 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:touch\|sto " "Synthesized away node \"i2c_touch_config:touch\|sto\"" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 76 -1 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 342 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340690424 "|DE1_SOC_golden_top|i2c_touch_config:touch|sto"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:touch\|rd " "Synthesized away node \"i2c_touch_config:touch\|rd\"" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 77 -1 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 342 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340690424 "|DE1_SOC_golden_top|i2c_touch_config:touch|rd"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:touch\|wr " "Synthesized away node \"i2c_touch_config:touch\|wr\"" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 78 -1 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 342 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340690424 "|DE1_SOC_golden_top|i2c_touch_config:touch|wr"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "i2c_touch_config:touch\|sta " "Synthesized away node \"i2c_touch_config:touch\|sta\"" {  } { { "i2c_touch_config.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 75 -1 0 } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 342 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340690424 "|DE1_SOC_golden_top|i2c_touch_config:touch|sta"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558340690424 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558340690424 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1558340691799 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1558340691799 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1558340691861 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1558340691861 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1558340691861 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1558340691861 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1558340691861 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558340691877 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[7\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[8\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[10\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[14\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1558340692049 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1558340692049 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 121 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 216 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 217 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 218 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1558340692049 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1558340692049 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[3\] GND pin " "The pin \"GPIO_1\[3\]\" is fed by GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[4\] GND pin " "The pin \"GPIO_1\[4\]\" is fed by GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[5\] GND pin " "The pin \"GPIO_1\[5\]\" is fed by GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[11\] GND pin " "The pin \"GPIO_1\[11\]\" is fed by GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[12\] GND pin " "The pin \"GPIO_1\[12\]\" is fed by GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[20\] GND pin " "The pin \"GPIO_1\[20\]\" is fed by GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[22\] GND pin " "The pin \"GPIO_1\[22\]\" is fed by GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[23\] GND pin " "The pin \"GPIO_1\[23\]\" is fed by GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1558340692049 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[34\] GND pin " "The pin \"GPIO_1\[34\]\" is fed by GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1558340692049 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1558340692049 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[7\]~synth " "Node \"GPIO_1\[7\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[8\]~synth " "Node \"GPIO_1\[8\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[10\]~synth " "Node \"GPIO_1\[10\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[14\]~synth " "Node \"GPIO_1\[14\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340694080 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1558340694080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 237 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 243 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558340694080 "|DE1_SOC_golden_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558340694080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340694439 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "152 " "152 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558340696613 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:touch\|done " "Logic cell \"i2c_touch_config:touch\|done\"" {  } { { "i2c_touch_config.v" "done" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340696660 ""} { "Info" "ISCL_SCL_CELL_NAME" "i2c_touch_config:touch\|i2c_al " "Logic cell \"i2c_touch_config:touch\|i2c_al\"" {  } { { "i2c_touch_config.v" "i2c_al" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/i2c_touch_config.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340696660 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1558340696660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340697050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/output_files/VGA.map.smsg " "Generated suppressed messages file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340697863 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "13 0 1 0 0 " "Adding 13 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558340699878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558340699878 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1558340700206 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1558340700206 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 69 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 223 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 228 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 232 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558340700738 "|DE1_SOC_golden_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558340700738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4085 " "Implemented 4085 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558340700753 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558340700753 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558340700753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3420 " "Implemented 3420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558340700753 ""} { "Info" "ICUT_CUT_TM_RAMS" "415 " "Implemented 415 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558340700753 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558340700753 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558340700753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558340700753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 306 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5072 " "Peak virtual memory: 5072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558340700863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 10:25:00 2019 " "Processing ended: Mon May 20 10:25:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558340700863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558340700863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:34 " "Total CPU time (on all processors): 00:02:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558340700863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558340700863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558340702800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558340702816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 10:25:02 2019 " "Processing started: Mon May 20 10:25:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558340702816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558340702816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558340702816 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558340703019 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1558340703019 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1558340703019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558340703409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558340703409 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558340703487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558340703550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558340703550 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1558340703691 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1558340703691 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1558340703706 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558340704347 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558340704378 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558340705097 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558340705378 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1558340720457 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 240 global CLKCTRL_G7 " "pll33mhz:pll\|pll33mhz_0002:pll33mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 240 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558340721396 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2031 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2031 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558340721396 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1558340721396 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558340721396 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340723927 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558340723927 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_golden_top.sdc " "Reading SDC File: 'DE1_SOC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558340723989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_golden_top.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at DE1_SOC_golden_top.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558340723989 ""}  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558340723989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_golden_top.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at DE1_SOC_golden_top.sdc(18): Option -period: Invalid clock period" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558340723989 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1558340723989 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558340723989 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558340723989 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1558340723989 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1558340723989 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_golden_top.sdc 101 VGA_BLANK port " "Ignored filter at DE1_SOC_golden_top.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558340724005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_golden_top.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558340724005 ""}  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558340724005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_golden_top.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558340724005 ""}  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558340724005 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/documenten/school/uhasselt/hwsw/quartus_projects/airhockey/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/documenten/school/uhasselt/hwsw/quartus_projects/airhockey/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558340724005 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/documenten/school/uhasselt/hwsw/quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.sdc " "Reading SDC File: 'd:/documenten/school/uhasselt/hwsw/quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558340724005 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340724052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340724052 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340724052 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1558340724052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558340724161 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558340724161 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.515 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.515 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  30.303 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558340724161 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558340724161 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558340724396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558340724411 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558340724427 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558340724443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558340724489 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558340724505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558340725333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558340725333 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "85 DSP block " "Packed 85 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558340725333 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "37 " "Created 37 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1558340725333 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558340725333 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558340726099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558340732787 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1558340735334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558340750117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558340780512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558340792844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558340792844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558340797281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558340813670 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558340813670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558340826347 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558340826347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:24 " "Fitter routing operations ending: elapsed time is 00:00:24" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558340826362 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.88 " "Total time spent on timing analysis during the Fitter is 19.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558340834504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558340834770 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558340839786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558340839786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558340844380 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558340860820 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558340861757 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "96 " "Following 96 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 598 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 599 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 601 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 437 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 438 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 439 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 440 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 441 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 442 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 444 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 445 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 446 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 447 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 448 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 450 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 452 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 617 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 453 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 454 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 455 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 456 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 457 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 458 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 459 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 460 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 461 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 462 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 463 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 464 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 466 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 467 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 474 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 475 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 476 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 477 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 478 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 479 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 480 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 481 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 482 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 483 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 484 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 485 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 486 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 487 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 488 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 489 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 490 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 491 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 492 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 493 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 494 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 620 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 621 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 622 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 623 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently enabled " "Pin GPIO_1\[1\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently enabled " "Pin GPIO_1\[4\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently enabled " "Pin GPIO_1\[5\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently enabled " "Pin GPIO_1\[6\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently enabled " "Pin GPIO_1\[7\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently enabled " "Pin GPIO_1\[8\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently enabled " "Pin GPIO_1\[9\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently enabled " "Pin GPIO_1\[10\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently enabled " "Pin GPIO_1\[12\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently enabled " "Pin GPIO_1\[13\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently enabled " "Pin GPIO_1\[15\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently enabled " "Pin GPIO_1\[18\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently enabled " "Pin GPIO_1\[20\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently enabled " "Pin GPIO_1\[21\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently enabled " "Pin GPIO_1\[22\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently enabled " "Pin GPIO_1\[23\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 412 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently enabled " "Pin GPIO_1\[25\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 411 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently enabled " "Pin GPIO_1\[26\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 410 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently enabled " "Pin GPIO_1\[27\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently enabled " "Pin GPIO_1\[28\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently enabled " "Pin GPIO_1\[30\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently enabled " "Pin GPIO_1\[31\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently enabled " "Pin GPIO_1\[34\] has a permanently enabled output enable" {  } { { "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SOC_golden_top.v" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/" { { 0 { 0 ""} 0 421 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558340861851 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1558340861851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/output_files/VGA.fit.smsg " "Generated suppressed messages file D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/output_files/VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558340862304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6746 " "Peak virtual memory: 6746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558340865382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 10:27:45 2019 " "Processing ended: Mon May 20 10:27:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558340865382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:43 " "Elapsed time: 00:02:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558340865382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:00 " "Total CPU time (on all processors): 00:07:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558340865382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558340865382 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558340867038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558340867038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 10:27:46 2019 " "Processing started: Mon May 20 10:27:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558340867038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558340867038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558340867038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558340869194 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558340881447 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1558340881447 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1558340881869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558340882041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 10:28:02 2019 " "Processing ended: Mon May 20 10:28:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558340882041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558340882041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558340882041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558340882041 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558340882884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558340883994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558340884009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 10:28:03 2019 " "Processing started: Mon May 20 10:28:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558340884009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340884009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA -c VGA " "Command: quartus_sta VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340884009 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1558340884212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340885994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340885994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340886087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340886087 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558340887525 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887525 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_golden_top.sdc " "Reading SDC File: 'DE1_SOC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_golden_top.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at DE1_SOC_golden_top.sdc(18): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558340887619 ""}  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SOC_golden_top.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at DE1_SOC_golden_top.sdc(18): Option -period: Invalid clock period" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887634 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887634 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 66 -duty_cycle 50.00 -name \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558340887634 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558340887634 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SOC_golden_top.sdc 101 VGA_BLANK port " "Ignored filter at DE1_SOC_golden_top.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_golden_top.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558340887634 ""}  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SOC_golden_top.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558340887634 ""}  } { { "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" "" { Text "D:/Documenten/School/UHasselt/hwsw/Quartus_projects/airhockey/DE1_SOC_golden_top.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887634 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/documenten/school/uhasselt/hwsw/quartus_projects/airhockey/db/ip/nios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/documenten/school/uhasselt/hwsw/quartus_projects/airhockey/db/ip/nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887634 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/documenten/school/uhasselt/hwsw/quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.sdc " "Reading SDC File: 'd:/documenten/school/uhasselt/hwsw/quartus_projects/airhockey/db/ip/nios/submodules/nios_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887650 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340887728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340887728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340887728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340887728 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340887994 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1558340887994 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558340888025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.305 " "Worst-case setup slack is 9.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.305               0.000 CLOCK_50  " "    9.305               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.361               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.361               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340888431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 CLOCK_50  " "    0.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 altera_reserved_tck  " "    0.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.377               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340888494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558340888525 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340888525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.162 " "Worst-case recovery slack is -5.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.162            -307.157 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.162            -307.157 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.441               0.000 CLOCK_50  " "   11.441               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.511               0.000 altera_reserved_tck  " "   18.511               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340888525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.769 " "Worst-case removal slack is 0.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.769               0.000 altera_reserved_tck  " "    0.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.782               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.782               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 CLOCK_50  " "    1.223               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340888556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.757               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.876               0.000 CLOCK_50  " "    8.876               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.919               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.919               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.861               0.000 altera_reserved_tck  " "   18.861               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340888572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340888572 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.382 ns " "Worst Case Available Settling Time: 18.382 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340888681 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340888681 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558340888697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340888759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340894802 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340895489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340895489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340895489 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340895489 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340895489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340895661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.551 " "Worst-case setup slack is 9.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.551               0.000 CLOCK_50  " "    9.551               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.548               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.548               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340895880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.230 " "Worst-case hold slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 CLOCK_50  " "    0.230               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 altera_reserved_tck  " "    0.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.376               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340895942 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558340895958 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340895958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.757 " "Worst-case recovery slack is -4.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.757            -284.069 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.757            -284.069 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.812               0.000 CLOCK_50  " "   11.812               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.586               0.000 altera_reserved_tck  " "   18.586               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340895974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.454 " "Worst-case removal slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.454               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 altera_reserved_tck  " "    0.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.123               0.000 CLOCK_50  " "    1.123               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340895989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340895989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340896005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340896005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.757               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340896005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.905               0.000 CLOCK_50  " "    8.905               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340896005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.898               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.898               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340896005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.851               0.000 altera_reserved_tck  " "   18.851               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340896005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340896005 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.405 ns " "Worst Case Available Settling Time: 18.405 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340896114 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340896114 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558340896130 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340896364 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340902303 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340902865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340902865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340902865 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340902865 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340902865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340903045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.357 " "Worst-case setup slack is 12.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.151               0.000 CLOCK_50  " "   13.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.340               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   22.340               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340903107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLOCK_50  " "    0.177               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.200               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340903185 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558340903201 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340903201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.627 " "Worst-case recovery slack is -3.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.627            -213.330 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.627            -213.330 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.140               0.000 CLOCK_50  " "   14.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.512               0.000 altera_reserved_tck  " "   19.512               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340903201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.343 " "Worst-case removal slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 altera_reserved_tck  " "    0.343               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.753               0.000 CLOCK_50  " "    0.753               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.798               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340903232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.757               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.480               0.000 CLOCK_50  " "    8.480               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.038               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.038               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.770               0.000 altera_reserved_tck  " "   18.770               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340903248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340903248 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.961 ns " "Worst Case Available Settling Time: 18.961 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340903357 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340903357 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558340903373 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340903873 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340903873 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340903873 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys_0\|the_nios_nios2_qsys_0_nios2_oci\|the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios:u0\|nios_nios2_qsys_0:nios2_qsys_0\|nios_nios2_qsys_0_nios2_oci:the_nios_nios2_qsys_0_nios2_oci\|nios_nios2_qsys_0_nios2_ocimem:the_nios_nios2_qsys_0_nios2_ocimem\|nios_nios2_qsys_0_ociram_sp_ram_module:nios_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_u3f1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558340903873 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340903873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340904052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.535 " "Worst-case setup slack is 12.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.009               0.000 CLOCK_50  " "   14.009               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.160               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   23.160               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340904146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.089 " "Worst-case hold slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 altera_reserved_tck  " "    0.089               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 CLOCK_50  " "    0.123               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.190               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340904255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558340904271 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340904271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.921 " "Worst-case recovery slack is -2.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.921            -171.608 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.921            -171.608 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.863               0.000 CLOCK_50  " "   14.863               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.650               0.000 altera_reserved_tck  " "   19.650               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340904286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.306 " "Worst-case removal slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 altera_reserved_tck  " "    0.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.390               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 CLOCK_50  " "    0.660               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340904318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.757 " "Worst-case minimum pulse width slack is 0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.757               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.434               0.000 CLOCK_50  " "    8.434               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.036               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.036               0.000 pll\|pll33mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.759               0.000 altera_reserved_tck  " "   18.759               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558340904318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340904318 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.045 ns " "Worst Case Available Settling Time: 19.045 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558340904427 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340904427 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340908897 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340908897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5327 " "Peak virtual memory: 5327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558340909178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 10:28:29 2019 " "Processing ended: Mon May 20 10:28:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558340909178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558340909178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558340909178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340909178 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 332 s " "Quartus Prime Full Compilation was successful. 0 errors, 332 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558340910194 ""}
