TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:42::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-11-13.21:52:42::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-11-13.21:52:42::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpp_test",
	"systems":	[{
			"systemName":	"cpp_test",
			"systemDesc":	"cpp_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpp_test"
		}]
}
TRACE::2025-11-13.21:52:42::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-11-13.21:52:42::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2025-11-13.21:52:42::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpp_test",
	"systems":	[{
			"systemName":	"cpp_test",
			"systemDesc":	"cpp_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpp_test"
		}]
}
TRACE::2025-11-13.21:52:42::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpp_test",
	"systems":	[{
			"systemName":	"cpp_test",
			"systemDesc":	"cpp_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpp_test"
		}]
}
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:42::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:42::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:42::SCWDomain::checking for install qemu data   : 
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:42::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:42::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:42::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:42::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:42::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-11-13.21:52:42::SCWMssOS::No sw design opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:42::SCWMssOS::mss does not exists at F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:42::SCWMssOS::Creating sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:42::SCWMssOS::Adding the swdes entry, created swdb F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:42::SCWMssOS::updating the scw layer changes to swdes at   F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:42::SCWMssOS::Writing mss at F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:42::SCWMssOS::Completed writing the mss file at F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-13.21:52:42::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-11-13.21:52:42::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-11-13.21:52:42::SCWMssOS::Completed writing the mss file at F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-13.21:52:42::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-11-13.21:52:43::SCWMssOS::Saving the mss changes F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-11-13.21:52:43::SCWMssOS::Writing the mss file completed F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::Commit changes completed.
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:43::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:43::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:43::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:43::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:43::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:43::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:43::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:43::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:43::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpp_test",
	"systems":	[{
			"systemName":	"cpp_test",
			"systemDesc":	"cpp_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpp_test",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b07374f88f8351eb9e2fdf540c6ab14f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-11-13.21:52:43::SCWPlatform::Started generating the artifacts platform cpp_test
TRACE::2025-11-13.21:52:43::SCWPlatform::Sanity checking of platform is completed
LOG::2025-11-13.21:52:43::SCWPlatform::Started generating the artifacts for system configuration cpp_test
LOG::2025-11-13.21:52:43::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-11-13.21:52:43::SCWSystem::Not a boot domain 
LOG::2025-11-13.21:52:43::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-11-13.21:52:43::SCWDomain::Generating domain artifcats
TRACE::2025-11-13.21:52:43::SCWMssOS::Generating standalone artifcats
TRACE::2025-11-13.21:52:43::SCWMssOS:: Copying the user libraries. 
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:43::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:43::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:43::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::Completed writing the mss file at F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-13.21:52:43::SCWMssOS::Mss edits present, copying mssfile into export location F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-11-13.21:52:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-11-13.21:52:43::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2025-11-13.21:52:43::SCWMssOS::skipping the bsp build ... 
TRACE::2025-11-13.21:52:43::SCWMssOS::Copying to export directory.
TRACE::2025-11-13.21:52:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-11-13.21:52:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-11-13.21:52:43::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-11-13.21:52:43::SCWSystem::Completed Processing the sysconfig cpp_test
LOG::2025-11-13.21:52:43::SCWPlatform::Completed generating the artifacts for system configuration cpp_test
TRACE::2025-11-13.21:52:43::SCWPlatform::Started preparing the platform 
TRACE::2025-11-13.21:52:43::SCWSystem::Writing the bif file for system config cpp_test
TRACE::2025-11-13.21:52:43::SCWSystem::dir created 
TRACE::2025-11-13.21:52:43::SCWSystem::Writing the bif 
TRACE::2025-11-13.21:52:43::SCWPlatform::Started writing the spfm file 
TRACE::2025-11-13.21:52:43::SCWPlatform::Started writing the xpfm file 
TRACE::2025-11-13.21:52:43::SCWPlatform::Completed generating the platform
TRACE::2025-11-13.21:52:43::SCWMssOS::Saving the mss changes F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-13.21:52:43::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-13.21:52:43::SCWMssOS::Commit changes completed.
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:43::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:43::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:43::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:43::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:43::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:43::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:43::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:43::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:43::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:43::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:43::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpp_test",
	"systems":	[{
			"systemName":	"cpp_test",
			"systemDesc":	"cpp_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpp_test",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b07374f88f8351eb9e2fdf540c6ab14f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-11-13.21:52:43::SCWPlatform::updated the xpfm file.
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::Saving the mss changes F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-13.21:52:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-13.21:52:44::SCWMssOS::Commit changes completed.
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpp_test",
	"systems":	[{
			"systemName":	"cpp_test",
			"systemDesc":	"cpp_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpp_test",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b07374f88f8351eb9e2fdf540c6ab14f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::Saving the mss changes F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-13.21:52:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-13.21:52:44::SCWMssOS::Commit changes completed.
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpp_test",
	"systems":	[{
			"systemName":	"cpp_test",
			"systemDesc":	"cpp_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpp_test",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b07374f88f8351eb9e2fdf540c6ab14f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-11-13.21:52:44::SCWPlatform::Started generating the artifacts platform cpp_test
TRACE::2025-11-13.21:52:44::SCWPlatform::Sanity checking of platform is completed
LOG::2025-11-13.21:52:44::SCWPlatform::Started generating the artifacts for system configuration cpp_test
LOG::2025-11-13.21:52:44::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-11-13.21:52:44::SCWDomain::Generating domain artifcats
TRACE::2025-11-13.21:52:44::SCWMssOS::Generating standalone artifcats
TRACE::2025-11-13.21:52:44::SCWMssOS:: Copying the user libraries. 
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::Completed writing the mss file at F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-13.21:52:44::SCWMssOS::Mss edits present, copying mssfile into export location F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-11-13.21:52:44::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-11-13.21:52:44::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-11-13.21:52:44::SCWMssOS::skipping the bsp build ... 
TRACE::2025-11-13.21:52:44::SCWMssOS::Copying to export directory.
TRACE::2025-11-13.21:52:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-11-13.21:52:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-11-13.21:52:44::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-11-13.21:52:44::SCWSystem::Completed Processing the sysconfig cpp_test
LOG::2025-11-13.21:52:44::SCWPlatform::Completed generating the artifacts for system configuration cpp_test
TRACE::2025-11-13.21:52:44::SCWPlatform::Started preparing the platform 
TRACE::2025-11-13.21:52:44::SCWSystem::Writing the bif file for system config cpp_test
TRACE::2025-11-13.21:52:44::SCWSystem::dir created 
TRACE::2025-11-13.21:52:44::SCWSystem::Writing the bif 
TRACE::2025-11-13.21:52:44::SCWPlatform::Started writing the spfm file 
TRACE::2025-11-13.21:52:44::SCWPlatform::Started writing the xpfm file 
TRACE::2025-11-13.21:52:44::SCWPlatform::Completed generating the platform
TRACE::2025-11-13.21:52:44::SCWMssOS::Saving the mss changes F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-13.21:52:44::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-13.21:52:44::SCWMssOS::Commit changes completed.
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-13.21:52:44::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-13.21:52:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-13.21:52:44::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top_0
TRACE::2025-11-13.21:52:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-13.21:52:44::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-13.21:52:44::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-13.21:52:44::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpp_test",
	"systems":	[{
			"systemName":	"cpp_test",
			"systemDesc":	"cpp_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpp_test",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b07374f88f8351eb9e2fdf540c6ab14f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-11-13.21:52:44::SCWPlatform::updated the xpfm file.
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-14.13:11:04::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-14.13:11:04::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-11-14.13:11:04::SCWPlatform::Opened new HwDB with name mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWReader::Active system found as  cpp_test
TRACE::2025-11-14.13:11:04::SCWReader::Handling sysconfig cpp_test
TRACE::2025-11-14.13:11:04::SCWDomain::checking for install qemu data   : 
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-14.13:11:04::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-14.13:11:04::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-14.13:11:04::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-14.13:11:04::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.13:11:04::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-11-14.13:11:04::SCWMssOS::No sw design opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::mss exists loading the mss file  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::Opened the sw design from mss  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::Adding the swdes entry F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2025-11-14.13:11:04::SCWMssOS::updating the scw layer about changes
TRACE::2025-11-14.13:11:04::SCWMssOS::Opened the sw design.  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::Saving the mss changes F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-14.13:11:04::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-14.13:11:04::SCWMssOS::Commit changes completed.
TRACE::2025-11-14.13:11:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-11-14.13:11:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-14.13:11:04::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.13:11:04::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.13:11:04::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWReader::No isolation master present  
LOG::2025-11-14.13:11:04::SCWPlatform::Started generating the artifacts platform cpp_test
TRACE::2025-11-14.13:11:04::SCWPlatform::Sanity checking of platform is completed
LOG::2025-11-14.13:11:04::SCWPlatform::Started generating the artifacts for system configuration cpp_test
LOG::2025-11-14.13:11:04::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2025-11-14.13:11:04::SCWSystem::Not a boot domain 
LOG::2025-11-14.13:11:04::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2025-11-14.13:11:04::SCWDomain::Generating domain artifcats
TRACE::2025-11-14.13:11:04::SCWMssOS::Generating standalone artifcats
TRACE::2025-11-14.13:11:04::SCWMssOS:: Copying the user libraries. 
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-14.13:11:04::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-14.13:11:04::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top
TRACE::2025-11-14.13:11:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.13:11:04::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.13:11:04::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::Completed writing the mss file at F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp
TRACE::2025-11-14.13:11:04::SCWMssOS::Mss edits present, copying mssfile into export location F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:04::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-11-14.13:11:04::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-11-14.13:11:04::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2025-11-14.13:11:04::SCWMssOS::doing bsp build ... 
TRACE::2025-11-14.13:11:04::SCWMssOS::System Command Ran  F: & cd  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2025-11-14.13:11:04::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-11-14.13:11:04::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-11-14.13:11:04::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-11-14.13:11:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2025-11-14.13:11:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2025-11-14.13:11:04::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_CO
TRACE::2025-11-14.13:11:04::SCWMssOS::MPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-11-14.13:11:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2025-11-14.13:11:04::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2025-11-14.13:11:04::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2025-11-14.13:11:04::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2025-11-14.13:11:04::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2025-11-14.13:11:04::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_8/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-11-14.13:11:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2025-11-14.13:11:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_16/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_16/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2025-11-14.13:11:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMPI
TRACE::2025-11-14.13:11:04::SCWMssOS::LER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/intc_v3_15/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_15/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2025-11-14.13:11:04::SCWMssOS::FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_COMP
TRACE::2025-11-14.13:11:04::SCWMssOS::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v8_0/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2025-11-14.13:11:04::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2025-11-14.13:11:04::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_7/src"

TRACE::2025-11-14.13:11:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2025-11-14.13:11:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-reorder -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_C
TRACE::2025-11-14.13:11:04::SCWMssOS::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-11-14.13:11:05::SCWMssOS::"DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o"

TRACE::2025-11-14.13:11:05::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-11-14.13:11:05::SCWMssOS::make --no-print-directory archive

TRACE::2025-11-14.13:11:05::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2025-11-14.13:11:05::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2025-11-14.13:11:05::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2025-11-14.13:11:05::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2025-11-14.13:11:05::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2025-11-14.13:11:05::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2025-11-14.13:11:05::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2025-11-14.13:11:05::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2025-11-14.13:11:05::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2025-11-14.13:11:05::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2025-11-14.13:11:05::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2025-11-14.13:11:05::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2025-11-14.13:11:05::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2025-11-14.13:11:05::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xil_assert.o microblaze_0/lib/xil_cache.o microblaze_0
TRACE::2025-11-14.13:11:05::SCWMssOS::/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/lib/xil_misc_psreset_api.o microbl
TRACE::2025-11-14.13:11:05::SCWMssOS::aze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o microblaze_0/lib/xil_testio.o microb
TRACE::2025-11-14.13:11:05::SCWMssOS::laze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib/xintc_g.o microblaze_0/lib/xintc
TRACE::2025-11-14.13:11:05::SCWMssOS::_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_selftest.o microblaze_0/lib/xinterru
TRACE::2025-11-14.13:11:05::SCWMssOS::pt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xuartlite.o microblaze_0/lib/xuartlite_g.o 
TRACE::2025-11-14.13:11:05::SCWMssOS::microblaze_0/lib/xuartlite_intr.o microblaze_0/lib/xuartlite_l.o microblaze_0/lib/xuartlite_selftest.o microblaze_0/lib/xuartli
TRACE::2025-11-14.13:11:05::SCWMssOS::te_sinit.o microblaze_0/lib/xuartlite_stats.o

TRACE::2025-11-14.13:11:05::SCWMssOS::'Finished building libraries'

TRACE::2025-11-14.13:11:05::SCWMssOS::Copying to export directory.
TRACE::2025-11-14.13:11:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-11-14.13:11:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-11-14.13:11:05::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2025-11-14.13:11:05::SCWSystem::Completed Processing the sysconfig cpp_test
LOG::2025-11-14.13:11:05::SCWPlatform::Completed generating the artifacts for system configuration cpp_test
TRACE::2025-11-14.13:11:05::SCWPlatform::Started preparing the platform 
TRACE::2025-11-14.13:11:05::SCWSystem::Writing the bif file for system config cpp_test
TRACE::2025-11-14.13:11:05::SCWSystem::dir created 
TRACE::2025-11-14.13:11:05::SCWSystem::Writing the bif 
TRACE::2025-11-14.13:11:05::SCWPlatform::Started writing the spfm file 
TRACE::2025-11-14.13:11:05::SCWPlatform::Started writing the xpfm file 
TRACE::2025-11-14.13:11:05::SCWPlatform::Completed generating the platform
TRACE::2025-11-14.13:11:05::SCWMssOS::Saving the mss changes F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-11-14.13:11:05::SCWMssOS::Completed writemss as part of save.
TRACE::2025-11-14.13:11:05::SCWMssOS::Commit changes completed.
TRACE::2025-11-14.13:11:05::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:05::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:05::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:05::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-14.13:11:05::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-14.13:11:05::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top
TRACE::2025-11-14.13:11:05::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top
TRACE::2025-11-14.13:11:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.13:11:05::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:05::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.13:11:05::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:05::SCWWriter::formatted JSON is {
	"platformName":	"cpp_test",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpp_test",
	"platHandOff":	"F:/UTT-xilinx/final/cpp_code_test/cpp_test.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpp_test.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpp_test",
	"systems":	[{
			"systemName":	"cpp_test",
			"systemDesc":	"cpp_test",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpp_test",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b07374f88f8351eb9e2fdf540c6ab14f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-11-14.13:11:05::SCWPlatform::updated the xpfm file.
TRACE::2025-11-14.13:11:06::SCWPlatform::Trying to open the hw design at F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:06::SCWPlatform::DSA given F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:06::SCWPlatform::DSA absoulate path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:06::SCWPlatform::DSA directory F:/UTT-xilinx/vitis_controller/cpp_test/hw
TRACE::2025-11-14.13:11:06::SCWPlatform:: Platform Path F:/UTT-xilinx/vitis_controller/cpp_test/hw/cpp_test.xsa
TRACE::2025-11-14.13:11:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-11-14.13:11:06::SCWPlatform::Trying to set the existing hwdb with name mb_usb_hdmi_top
TRACE::2025-11-14.13:11:06::SCWPlatform::Opened existing hwdb mb_usb_hdmi_top
TRACE::2025-11-14.13:11:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-11-14.13:11:06::SCWMssOS::Checking the sw design at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2025-11-14.13:11:06::SCWMssOS::DEBUG:  swdes dump  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2025-11-14.13:11:06::SCWMssOS::Sw design exists and opened at  F:/UTT-xilinx/vitis_controller/cpp_test/microblaze_0/standalone_microblaze_0/bsp/system.mss
