
DatProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000eb4  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800105c  0800105c  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800105c  0800105c  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  0800105c  0800105c  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800105c  0800105c  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800105c  0800105c  0001105c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001060  08001060  00011060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08001064  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020020  2**0
                  CONTENTS
 10 .bss          0000003c  20000020  20000020  00020020  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000005c  2000005c  00020020  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000197a  00000000  00000000  0002004a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000563  00000000  00000000  000219c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001b8  00000000  00000000  00021f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000180  00000000  00000000  000220e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002348  00000000  00000000  00022260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000193c  00000000  00000000  000245a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009691  00000000  00000000  00025ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0002f575  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000694  00000000  00000000  0002f5c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000020 	.word	0x20000020
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08001044 	.word	0x08001044

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000024 	.word	0x20000024
 80001e4:	08001044 	.word	0x08001044

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <GPIO_Init>:
 *
 * @Note            - None
 *
*/
void GPIO_Init(GPIO_Handle_t *pGPIO)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b086      	sub	sp, #24
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
    uint32_t tempReg;
    /* config the mode of the pin */
    /*enable clock for GPIOx*/
    GPIO_PeriClockControl(pGPIO->pGPIOx,ENABLE);
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	2101      	movs	r1, #1
 8000206:	4618      	mov	r0, r3
 8000208:	f000 f98c 	bl	8000524 <GPIO_PeriClockControl>
    if(pGPIO->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	795b      	ldrb	r3, [r3, #5]
 8000210:	2b03      	cmp	r3, #3
 8000212:	d81a      	bhi.n	800024a <GPIO_Init+0x52>
    {
        tempReg = pGPIO->pGPIOx->MODER & ~(3 << pGPIO->GPIO_PinConfig.GPIO_PinNumber * 2);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	687a      	ldr	r2, [r7, #4]
 800021c:	7912      	ldrb	r2, [r2, #4]
 800021e:	0052      	lsls	r2, r2, #1
 8000220:	2103      	movs	r1, #3
 8000222:	fa01 f202 	lsl.w	r2, r1, r2
 8000226:	43d2      	mvns	r2, r2
 8000228:	4013      	ands	r3, r2
 800022a:	613b      	str	r3, [r7, #16]
        pGPIO->pGPIOx->MODER = tempReg | (pGPIO->GPIO_PinConfig.GPIO_PinMode << pGPIO->GPIO_PinConfig.GPIO_PinNumber * 2);
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	795b      	ldrb	r3, [r3, #5]
 8000230:	461a      	mov	r2, r3
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	791b      	ldrb	r3, [r3, #4]
 8000236:	005b      	lsls	r3, r3, #1
 8000238:	fa02 f303 	lsl.w	r3, r2, r3
 800023c:	4619      	mov	r1, r3
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	693a      	ldr	r2, [r7, #16]
 8000244:	430a      	orrs	r2, r1
 8000246:	601a      	str	r2, [r3, #0]
 8000248:	e0b6      	b.n	80003b8 <GPIO_Init+0x1c0>
    else
    {
    	/*Init clock for EXTI and SYSCFG peripherals*/
    	//EXTI_CLK_ENB();
        /* Configuration of EXTI peripheral */
        if(pGPIO->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	795b      	ldrb	r3, [r3, #5]
 800024e:	2b04      	cmp	r3, #4
 8000250:	d117      	bne.n	8000282 <GPIO_Init+0x8a>
        {
            /* config the FTRS register */
            EXTI->FTSR |= (1 << pGPIO->GPIO_PinConfig.GPIO_PinNumber);
 8000252:	4b97      	ldr	r3, [pc, #604]	; (80004b0 <GPIO_Init+0x2b8>)
 8000254:	68db      	ldr	r3, [r3, #12]
 8000256:	687a      	ldr	r2, [r7, #4]
 8000258:	7912      	ldrb	r2, [r2, #4]
 800025a:	4611      	mov	r1, r2
 800025c:	2201      	movs	r2, #1
 800025e:	408a      	lsls	r2, r1
 8000260:	4611      	mov	r1, r2
 8000262:	4a93      	ldr	r2, [pc, #588]	; (80004b0 <GPIO_Init+0x2b8>)
 8000264:	430b      	orrs	r3, r1
 8000266:	60d3      	str	r3, [r2, #12]
            EXTI->RTSR &= ~(1 << pGPIO->GPIO_PinConfig.GPIO_PinNumber);
 8000268:	4b91      	ldr	r3, [pc, #580]	; (80004b0 <GPIO_Init+0x2b8>)
 800026a:	689b      	ldr	r3, [r3, #8]
 800026c:	687a      	ldr	r2, [r7, #4]
 800026e:	7912      	ldrb	r2, [r2, #4]
 8000270:	4611      	mov	r1, r2
 8000272:	2201      	movs	r2, #1
 8000274:	408a      	lsls	r2, r1
 8000276:	43d2      	mvns	r2, r2
 8000278:	4611      	mov	r1, r2
 800027a:	4a8d      	ldr	r2, [pc, #564]	; (80004b0 <GPIO_Init+0x2b8>)
 800027c:	400b      	ands	r3, r1
 800027e:	6093      	str	r3, [r2, #8]
 8000280:	e035      	b.n	80002ee <GPIO_Init+0xf6>

        }
        else if(pGPIO->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	795b      	ldrb	r3, [r3, #5]
 8000286:	2b05      	cmp	r3, #5
 8000288:	d117      	bne.n	80002ba <GPIO_Init+0xc2>
        {
            /* config the RTRS register */
            EXTI->RTSR |= (1 << pGPIO->GPIO_PinConfig.GPIO_PinNumber);
 800028a:	4b89      	ldr	r3, [pc, #548]	; (80004b0 <GPIO_Init+0x2b8>)
 800028c:	689b      	ldr	r3, [r3, #8]
 800028e:	687a      	ldr	r2, [r7, #4]
 8000290:	7912      	ldrb	r2, [r2, #4]
 8000292:	4611      	mov	r1, r2
 8000294:	2201      	movs	r2, #1
 8000296:	408a      	lsls	r2, r1
 8000298:	4611      	mov	r1, r2
 800029a:	4a85      	ldr	r2, [pc, #532]	; (80004b0 <GPIO_Init+0x2b8>)
 800029c:	430b      	orrs	r3, r1
 800029e:	6093      	str	r3, [r2, #8]
            EXTI->FTSR &= ~(1 << pGPIO->GPIO_PinConfig.GPIO_PinNumber);
 80002a0:	4b83      	ldr	r3, [pc, #524]	; (80004b0 <GPIO_Init+0x2b8>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	687a      	ldr	r2, [r7, #4]
 80002a6:	7912      	ldrb	r2, [r2, #4]
 80002a8:	4611      	mov	r1, r2
 80002aa:	2201      	movs	r2, #1
 80002ac:	408a      	lsls	r2, r1
 80002ae:	43d2      	mvns	r2, r2
 80002b0:	4611      	mov	r1, r2
 80002b2:	4a7f      	ldr	r2, [pc, #508]	; (80004b0 <GPIO_Init+0x2b8>)
 80002b4:	400b      	ands	r3, r1
 80002b6:	60d3      	str	r3, [r2, #12]
 80002b8:	e019      	b.n	80002ee <GPIO_Init+0xf6>
        }
        else if (pGPIO->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	795b      	ldrb	r3, [r3, #5]
 80002be:	2b06      	cmp	r3, #6
 80002c0:	d115      	bne.n	80002ee <GPIO_Init+0xf6>
        {
            /* config both RTRS and FRRS */
            EXTI->FTSR |= (1 << pGPIO->GPIO_PinConfig.GPIO_PinNumber);
 80002c2:	4b7b      	ldr	r3, [pc, #492]	; (80004b0 <GPIO_Init+0x2b8>)
 80002c4:	68db      	ldr	r3, [r3, #12]
 80002c6:	687a      	ldr	r2, [r7, #4]
 80002c8:	7912      	ldrb	r2, [r2, #4]
 80002ca:	4611      	mov	r1, r2
 80002cc:	2201      	movs	r2, #1
 80002ce:	408a      	lsls	r2, r1
 80002d0:	4611      	mov	r1, r2
 80002d2:	4a77      	ldr	r2, [pc, #476]	; (80004b0 <GPIO_Init+0x2b8>)
 80002d4:	430b      	orrs	r3, r1
 80002d6:	60d3      	str	r3, [r2, #12]
            EXTI->RTSR |= (1 << pGPIO->GPIO_PinConfig.GPIO_PinNumber);
 80002d8:	4b75      	ldr	r3, [pc, #468]	; (80004b0 <GPIO_Init+0x2b8>)
 80002da:	689b      	ldr	r3, [r3, #8]
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	7912      	ldrb	r2, [r2, #4]
 80002e0:	4611      	mov	r1, r2
 80002e2:	2201      	movs	r2, #1
 80002e4:	408a      	lsls	r2, r1
 80002e6:	4611      	mov	r1, r2
 80002e8:	4a71      	ldr	r2, [pc, #452]	; (80004b0 <GPIO_Init+0x2b8>)
 80002ea:	430b      	orrs	r3, r1
 80002ec:	6093      	str	r3, [r2, #8]
        }

        /* config interupt mask register from EXTI side
         * this register allows interupt to be deliveried to NVIC controller */
        EXTI->IMR |= (1 << pGPIO->GPIO_PinConfig.GPIO_PinNumber);
 80002ee:	4b70      	ldr	r3, [pc, #448]	; (80004b0 <GPIO_Init+0x2b8>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	687a      	ldr	r2, [r7, #4]
 80002f4:	7912      	ldrb	r2, [r2, #4]
 80002f6:	4611      	mov	r1, r2
 80002f8:	2201      	movs	r2, #1
 80002fa:	408a      	lsls	r2, r1
 80002fc:	4611      	mov	r1, r2
 80002fe:	4a6c      	ldr	r2, [pc, #432]	; (80004b0 <GPIO_Init+0x2b8>)
 8000300:	430b      	orrs	r3, r1
 8000302:	6013      	str	r3, [r2, #0]


        /* Configuration of SYSFG peripherals */

        /* config GPIO port selection in SYSCFG_EXTICR */
        uint8_t temp1 = pGPIO->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	791b      	ldrb	r3, [r3, #4]
 8000308:	089b      	lsrs	r3, r3, #2
 800030a:	75fb      	strb	r3, [r7, #23]
        		uint8_t temp2 = pGPIO->GPIO_PinConfig.GPIO_PinNumber % 4;
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	791b      	ldrb	r3, [r3, #4]
 8000310:	f003 0303 	and.w	r3, r3, #3
 8000314:	75bb      	strb	r3, [r7, #22]
        		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIO->pGPIOx);
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	4a66      	ldr	r2, [pc, #408]	; (80004b4 <GPIO_Init+0x2bc>)
 800031c:	4293      	cmp	r3, r2
 800031e:	d039      	beq.n	8000394 <GPIO_Init+0x19c>
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4a64      	ldr	r2, [pc, #400]	; (80004b8 <GPIO_Init+0x2c0>)
 8000326:	4293      	cmp	r3, r2
 8000328:	d032      	beq.n	8000390 <GPIO_Init+0x198>
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	4a63      	ldr	r2, [pc, #396]	; (80004bc <GPIO_Init+0x2c4>)
 8000330:	4293      	cmp	r3, r2
 8000332:	d02b      	beq.n	800038c <GPIO_Init+0x194>
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	4a61      	ldr	r2, [pc, #388]	; (80004c0 <GPIO_Init+0x2c8>)
 800033a:	4293      	cmp	r3, r2
 800033c:	d024      	beq.n	8000388 <GPIO_Init+0x190>
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	4a60      	ldr	r2, [pc, #384]	; (80004c4 <GPIO_Init+0x2cc>)
 8000344:	4293      	cmp	r3, r2
 8000346:	d01d      	beq.n	8000384 <GPIO_Init+0x18c>
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	4a5e      	ldr	r2, [pc, #376]	; (80004c8 <GPIO_Init+0x2d0>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d016      	beq.n	8000380 <GPIO_Init+0x188>
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a5d      	ldr	r2, [pc, #372]	; (80004cc <GPIO_Init+0x2d4>)
 8000358:	4293      	cmp	r3, r2
 800035a:	d00f      	beq.n	800037c <GPIO_Init+0x184>
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4a5b      	ldr	r2, [pc, #364]	; (80004d0 <GPIO_Init+0x2d8>)
 8000362:	4293      	cmp	r3, r2
 8000364:	d008      	beq.n	8000378 <GPIO_Init+0x180>
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	4a5a      	ldr	r2, [pc, #360]	; (80004d4 <GPIO_Init+0x2dc>)
 800036c:	4293      	cmp	r3, r2
 800036e:	d101      	bne.n	8000374 <GPIO_Init+0x17c>
 8000370:	2308      	movs	r3, #8
 8000372:	e010      	b.n	8000396 <GPIO_Init+0x19e>
 8000374:	2300      	movs	r3, #0
 8000376:	e00e      	b.n	8000396 <GPIO_Init+0x19e>
 8000378:	2307      	movs	r3, #7
 800037a:	e00c      	b.n	8000396 <GPIO_Init+0x19e>
 800037c:	2306      	movs	r3, #6
 800037e:	e00a      	b.n	8000396 <GPIO_Init+0x19e>
 8000380:	2305      	movs	r3, #5
 8000382:	e008      	b.n	8000396 <GPIO_Init+0x19e>
 8000384:	2304      	movs	r3, #4
 8000386:	e006      	b.n	8000396 <GPIO_Init+0x19e>
 8000388:	2303      	movs	r3, #3
 800038a:	e004      	b.n	8000396 <GPIO_Init+0x19e>
 800038c:	2302      	movs	r3, #2
 800038e:	e002      	b.n	8000396 <GPIO_Init+0x19e>
 8000390:	2301      	movs	r3, #1
 8000392:	e000      	b.n	8000396 <GPIO_Init+0x19e>
 8000394:	2300      	movs	r3, #0
 8000396:	757b      	strb	r3, [r7, #21]
        		SYSCFG_PCLK_EN();
 8000398:	4b4f      	ldr	r3, [pc, #316]	; (80004d8 <GPIO_Init+0x2e0>)
 800039a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800039c:	4a4e      	ldr	r2, [pc, #312]	; (80004d8 <GPIO_Init+0x2e0>)
 800039e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003a2:	6453      	str	r3, [r2, #68]	; 0x44
        		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 80003a4:	7d7a      	ldrb	r2, [r7, #21]
 80003a6:	7dbb      	ldrb	r3, [r7, #22]
 80003a8:	009b      	lsls	r3, r3, #2
 80003aa:	fa02 f103 	lsl.w	r1, r2, r3
 80003ae:	4a4b      	ldr	r2, [pc, #300]	; (80004dc <GPIO_Init+0x2e4>)
 80003b0:	7dfb      	ldrb	r3, [r7, #23]
 80003b2:	3302      	adds	r3, #2
 80003b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

        /* End of configuration of SYSFG peripherals */
    }
    /* config speed */
    tempReg = 0;
 80003b8:	2300      	movs	r3, #0
 80003ba:	613b      	str	r3, [r7, #16]
    tempReg = pGPIO->pGPIOx->OSPEEDR & ~(0x3 << pGPIO->GPIO_PinConfig.GPIO_PinNumber * 2); /* 2 bits need to be deleted */
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	689b      	ldr	r3, [r3, #8]
 80003c2:	687a      	ldr	r2, [r7, #4]
 80003c4:	7912      	ldrb	r2, [r2, #4]
 80003c6:	0052      	lsls	r2, r2, #1
 80003c8:	2103      	movs	r1, #3
 80003ca:	fa01 f202 	lsl.w	r2, r1, r2
 80003ce:	43d2      	mvns	r2, r2
 80003d0:	4013      	ands	r3, r2
 80003d2:	613b      	str	r3, [r7, #16]
    pGPIO->pGPIOx->OSPEEDR = tempReg | (pGPIO->GPIO_PinConfig.GPIO_PinSpeed << pGPIO->GPIO_PinConfig.GPIO_PinNumber * 2);
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	799b      	ldrb	r3, [r3, #6]
 80003d8:	461a      	mov	r2, r3
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	791b      	ldrb	r3, [r3, #4]
 80003de:	005b      	lsls	r3, r3, #1
 80003e0:	fa02 f303 	lsl.w	r3, r2, r3
 80003e4:	4619      	mov	r1, r3
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	693a      	ldr	r2, [r7, #16]
 80003ec:	430a      	orrs	r2, r1
 80003ee:	609a      	str	r2, [r3, #8]
    /* config pupd  */
    tempReg = 0;
 80003f0:	2300      	movs	r3, #0
 80003f2:	613b      	str	r3, [r7, #16]
    tempReg = pGPIO->pGPIOx->PUPDR & ~(0x3 << pGPIO->GPIO_PinConfig.GPIO_PinNumber * 2); /* 2 bits need to be deleted */
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	68db      	ldr	r3, [r3, #12]
 80003fa:	687a      	ldr	r2, [r7, #4]
 80003fc:	7912      	ldrb	r2, [r2, #4]
 80003fe:	0052      	lsls	r2, r2, #1
 8000400:	2103      	movs	r1, #3
 8000402:	fa01 f202 	lsl.w	r2, r1, r2
 8000406:	43d2      	mvns	r2, r2
 8000408:	4013      	ands	r3, r2
 800040a:	613b      	str	r3, [r7, #16]
    pGPIO->pGPIOx->PUPDR = tempReg | (pGPIO->GPIO_PinConfig.GPIO_PinPuPdControl << pGPIO->GPIO_PinConfig.GPIO_PinNumber * 2);
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	79db      	ldrb	r3, [r3, #7]
 8000410:	461a      	mov	r2, r3
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	791b      	ldrb	r3, [r3, #4]
 8000416:	005b      	lsls	r3, r3, #1
 8000418:	fa02 f303 	lsl.w	r3, r2, r3
 800041c:	4619      	mov	r1, r3
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	693a      	ldr	r2, [r7, #16]
 8000424:	430a      	orrs	r2, r1
 8000426:	60da      	str	r2, [r3, #12]

    /*OUTPUT type*/
    if(pGPIO->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	795b      	ldrb	r3, [r3, #5]
 800042c:	2b01      	cmp	r3, #1
 800042e:	d119      	bne.n	8000464 <GPIO_Init+0x26c>
    {
		tempReg = 0;
 8000430:	2300      	movs	r3, #0
 8000432:	613b      	str	r3, [r7, #16]
		tempReg = pGPIO->pGPIOx->OTYPER & ~(0x1 << pGPIO->GPIO_PinConfig.GPIO_PinNumber); /* 1 bit need to be deleted */
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	685b      	ldr	r3, [r3, #4]
 800043a:	687a      	ldr	r2, [r7, #4]
 800043c:	7912      	ldrb	r2, [r2, #4]
 800043e:	4611      	mov	r1, r2
 8000440:	2201      	movs	r2, #1
 8000442:	408a      	lsls	r2, r1
 8000444:	43d2      	mvns	r2, r2
 8000446:	4013      	ands	r3, r2
 8000448:	613b      	str	r3, [r7, #16]
		pGPIO->pGPIOx->OTYPER = tempReg | (pGPIO->GPIO_PinConfig.GPIO_PinOpType << pGPIO->GPIO_PinConfig.GPIO_PinNumber);
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	7a1b      	ldrb	r3, [r3, #8]
 800044e:	461a      	mov	r2, r3
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	791b      	ldrb	r3, [r3, #4]
 8000454:	fa02 f303 	lsl.w	r3, r2, r3
 8000458:	4619      	mov	r1, r3
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	693a      	ldr	r2, [r7, #16]
 8000460:	430a      	orrs	r2, r1
 8000462:	605a      	str	r2, [r3, #4]
    }

    /* Alternate function */
    if(pGPIO->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT)
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	795b      	ldrb	r3, [r3, #5]
 8000468:	2b02      	cmp	r3, #2
 800046a:	d157      	bne.n	800051c <GPIO_Init+0x324>
    {
        tempReg = 0;
 800046c:	2300      	movs	r3, #0
 800046e:	613b      	str	r3, [r7, #16]
        if(pGPIO->GPIO_PinConfig.GPIO_PinNumber < 8)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	791b      	ldrb	r3, [r3, #4]
 8000474:	2b07      	cmp	r3, #7
 8000476:	d833      	bhi.n	80004e0 <GPIO_Init+0x2e8>
        {
            tempReg = pGPIO->pGPIOx->AFR[1] & ~(0xF << pGPIO->GPIO_PinConfig.GPIO_PinNumber * 4);
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800047e:	687a      	ldr	r2, [r7, #4]
 8000480:	7912      	ldrb	r2, [r2, #4]
 8000482:	0092      	lsls	r2, r2, #2
 8000484:	210f      	movs	r1, #15
 8000486:	fa01 f202 	lsl.w	r2, r1, r2
 800048a:	43d2      	mvns	r2, r2
 800048c:	4013      	ands	r3, r2
 800048e:	613b      	str	r3, [r7, #16]
            pGPIO->pGPIOx->AFR[0] = tempReg | (pGPIO->GPIO_PinConfig.GPIO_AltFunMode << pGPIO->GPIO_PinConfig.GPIO_PinNumber * 4);
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	7a5b      	ldrb	r3, [r3, #9]
 8000494:	461a      	mov	r2, r3
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	791b      	ldrb	r3, [r3, #4]
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	fa02 f303 	lsl.w	r3, r2, r3
 80004a0:	4619      	mov	r1, r3
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	693a      	ldr	r2, [r7, #16]
 80004a8:	430a      	orrs	r2, r1
 80004aa:	621a      	str	r2, [r3, #32]
            uint8_t PinLocation = pGPIO->GPIO_PinConfig.GPIO_PinNumber % 8;
            tempReg = pGPIO->pGPIOx->AFR[1] & ~(0xF << PinLocation * 4); /* 4 bits need to be deleted */
            pGPIO->pGPIOx->AFR[1] = tempReg | (pGPIO->GPIO_PinConfig.GPIO_AltFunMode << PinLocation * 4);
        }
    }
    return;
 80004ac:	e036      	b.n	800051c <GPIO_Init+0x324>
 80004ae:	bf00      	nop
 80004b0:	40013c00 	.word	0x40013c00
 80004b4:	40020000 	.word	0x40020000
 80004b8:	40020400 	.word	0x40020400
 80004bc:	40020800 	.word	0x40020800
 80004c0:	40020c00 	.word	0x40020c00
 80004c4:	40021000 	.word	0x40021000
 80004c8:	40021400 	.word	0x40021400
 80004cc:	40021800 	.word	0x40021800
 80004d0:	40021c00 	.word	0x40021c00
 80004d4:	40022000 	.word	0x40022000
 80004d8:	40023800 	.word	0x40023800
 80004dc:	40013800 	.word	0x40013800
            uint8_t PinLocation = pGPIO->GPIO_PinConfig.GPIO_PinNumber % 8;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	791b      	ldrb	r3, [r3, #4]
 80004e4:	f003 0307 	and.w	r3, r3, #7
 80004e8:	73fb      	strb	r3, [r7, #15]
            tempReg = pGPIO->pGPIOx->AFR[1] & ~(0xF << PinLocation * 4); /* 4 bits need to be deleted */
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004f0:	7bfa      	ldrb	r2, [r7, #15]
 80004f2:	0092      	lsls	r2, r2, #2
 80004f4:	210f      	movs	r1, #15
 80004f6:	fa01 f202 	lsl.w	r2, r1, r2
 80004fa:	43d2      	mvns	r2, r2
 80004fc:	4013      	ands	r3, r2
 80004fe:	613b      	str	r3, [r7, #16]
            pGPIO->pGPIOx->AFR[1] = tempReg | (pGPIO->GPIO_PinConfig.GPIO_AltFunMode << PinLocation * 4);
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	7a5b      	ldrb	r3, [r3, #9]
 8000504:	461a      	mov	r2, r3
 8000506:	7bfb      	ldrb	r3, [r7, #15]
 8000508:	009b      	lsls	r3, r3, #2
 800050a:	fa02 f303 	lsl.w	r3, r2, r3
 800050e:	4619      	mov	r1, r3
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	693a      	ldr	r2, [r7, #16]
 8000516:	430a      	orrs	r2, r1
 8000518:	625a      	str	r2, [r3, #36]	; 0x24
    return;
 800051a:	bf00      	nop
 800051c:	bf00      	nop
}
 800051e:	3718      	adds	r7, #24
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}

08000524 <GPIO_PeriClockControl>:
 *
 * @Note            -
 *
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi)
{
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
 800052c:	460b      	mov	r3, r1
 800052e:	70fb      	strb	r3, [r7, #3]
    if(EnorDi == ENABLE)
 8000530:	78fb      	ldrb	r3, [r7, #3]
 8000532:	2b01      	cmp	r3, #1
 8000534:	d164      	bne.n	8000600 <GPIO_PeriClockControl+0xdc>
    {
        if(pGPIOx == GPIOA)
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	4a66      	ldr	r2, [pc, #408]	; (80006d4 <GPIO_PeriClockControl+0x1b0>)
 800053a:	4293      	cmp	r3, r2
 800053c:	d105      	bne.n	800054a <GPIO_PeriClockControl+0x26>
        {
            GPIOA_PCLK_EN();
 800053e:	4b66      	ldr	r3, [pc, #408]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000542:	4a65      	ldr	r2, [pc, #404]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000544:	f043 0301 	orr.w	r3, r3, #1
 8000548:	6313      	str	r3, [r2, #48]	; 0x30
        }
        if(pGPIOx == GPIOB)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	4a63      	ldr	r2, [pc, #396]	; (80006dc <GPIO_PeriClockControl+0x1b8>)
 800054e:	4293      	cmp	r3, r2
 8000550:	d105      	bne.n	800055e <GPIO_PeriClockControl+0x3a>
        {
            GPIOB_PCLK_EN();
 8000552:	4b61      	ldr	r3, [pc, #388]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000556:	4a60      	ldr	r2, [pc, #384]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000558:	f043 0302 	orr.w	r3, r3, #2
 800055c:	6313      	str	r3, [r2, #48]	; 0x30
        }
        if(pGPIOx == GPIOC)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4a5f      	ldr	r2, [pc, #380]	; (80006e0 <GPIO_PeriClockControl+0x1bc>)
 8000562:	4293      	cmp	r3, r2
 8000564:	d105      	bne.n	8000572 <GPIO_PeriClockControl+0x4e>
        {
            GPIOC_PCLK_EN();
 8000566:	4b5c      	ldr	r3, [pc, #368]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800056a:	4a5b      	ldr	r2, [pc, #364]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800056c:	f043 0304 	orr.w	r3, r3, #4
 8000570:	6313      	str	r3, [r2, #48]	; 0x30
        }
        if(pGPIOx == GPIOD)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	4a5b      	ldr	r2, [pc, #364]	; (80006e4 <GPIO_PeriClockControl+0x1c0>)
 8000576:	4293      	cmp	r3, r2
 8000578:	d105      	bne.n	8000586 <GPIO_PeriClockControl+0x62>
        {
            GPIOD_PCLK_EN();
 800057a:	4b57      	ldr	r3, [pc, #348]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800057c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057e:	4a56      	ldr	r2, [pc, #344]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000580:	f043 0308 	orr.w	r3, r3, #8
 8000584:	6313      	str	r3, [r2, #48]	; 0x30
        }
        if(pGPIOx == GPIOE)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	4a57      	ldr	r2, [pc, #348]	; (80006e8 <GPIO_PeriClockControl+0x1c4>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d105      	bne.n	800059a <GPIO_PeriClockControl+0x76>
        {
            GPIOE_PCLK_EN();
 800058e:	4b52      	ldr	r3, [pc, #328]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000592:	4a51      	ldr	r2, [pc, #324]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000594:	f043 0310 	orr.w	r3, r3, #16
 8000598:	6313      	str	r3, [r2, #48]	; 0x30
        }
        if(pGPIOx == GPIOF)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a53      	ldr	r2, [pc, #332]	; (80006ec <GPIO_PeriClockControl+0x1c8>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d105      	bne.n	80005ae <GPIO_PeriClockControl+0x8a>
        {
            GPIOF_PCLK_EN();
 80005a2:	4b4d      	ldr	r3, [pc, #308]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	4a4c      	ldr	r2, [pc, #304]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005a8:	f043 0320 	orr.w	r3, r3, #32
 80005ac:	6313      	str	r3, [r2, #48]	; 0x30
        }
        if(pGPIOx == GPIOG)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	4a4f      	ldr	r2, [pc, #316]	; (80006f0 <GPIO_PeriClockControl+0x1cc>)
 80005b2:	4293      	cmp	r3, r2
 80005b4:	d105      	bne.n	80005c2 <GPIO_PeriClockControl+0x9e>
        {
            GPIOG_PCLK_EN();
 80005b6:	4b48      	ldr	r3, [pc, #288]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a47      	ldr	r2, [pc, #284]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
        }
        if(pGPIOx == GPIOH)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	4a4b      	ldr	r2, [pc, #300]	; (80006f4 <GPIO_PeriClockControl+0x1d0>)
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d105      	bne.n	80005d6 <GPIO_PeriClockControl+0xb2>
        {
            GPIOH_PCLK_EN();
 80005ca:	4b43      	ldr	r3, [pc, #268]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ce:	4a42      	ldr	r2, [pc, #264]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005d4:	6313      	str	r3, [r2, #48]	; 0x30
        }
        if(pGPIOx == GPIOI)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	4a47      	ldr	r2, [pc, #284]	; (80006f8 <GPIO_PeriClockControl+0x1d4>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d105      	bne.n	80005ea <GPIO_PeriClockControl+0xc6>
        {
            GPIOI_PCLK_EN();
 80005de:	4b3e      	ldr	r3, [pc, #248]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a3d      	ldr	r2, [pc, #244]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
        }
        if(pGPIOx == GPIOJ)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4a43      	ldr	r2, [pc, #268]	; (80006fc <GPIO_PeriClockControl+0x1d8>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d16a      	bne.n	80006c8 <GPIO_PeriClockControl+0x1a4>
        {
            GPIOJ_PCLK_EN();
 80005f2:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f6:	4a38      	ldr	r2, [pc, #224]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80005f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005fc:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOJ)
        {
            GPIOJ_PCLK_DI();
        }
    }
}
 80005fe:	e063      	b.n	80006c8 <GPIO_PeriClockControl+0x1a4>
        if(pGPIOx == GPIOA)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	4a34      	ldr	r2, [pc, #208]	; (80006d4 <GPIO_PeriClockControl+0x1b0>)
 8000604:	4293      	cmp	r3, r2
 8000606:	d105      	bne.n	8000614 <GPIO_PeriClockControl+0xf0>
            GPIOA_PCLK_DI();
 8000608:	4b33      	ldr	r3, [pc, #204]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800060a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060c:	4a32      	ldr	r2, [pc, #200]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800060e:	f023 0301 	bic.w	r3, r3, #1
 8000612:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOB)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	4a31      	ldr	r2, [pc, #196]	; (80006dc <GPIO_PeriClockControl+0x1b8>)
 8000618:	4293      	cmp	r3, r2
 800061a:	d105      	bne.n	8000628 <GPIO_PeriClockControl+0x104>
            GPIOB_PCLK_DI();
 800061c:	4b2e      	ldr	r3, [pc, #184]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800061e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000620:	4a2d      	ldr	r2, [pc, #180]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000622:	f023 0302 	bic.w	r3, r3, #2
 8000626:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOC)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	4a2d      	ldr	r2, [pc, #180]	; (80006e0 <GPIO_PeriClockControl+0x1bc>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d105      	bne.n	800063c <GPIO_PeriClockControl+0x118>
            GPIOC_PCLK_DI();
 8000630:	4b29      	ldr	r3, [pc, #164]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000634:	4a28      	ldr	r2, [pc, #160]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000636:	f023 0304 	bic.w	r3, r3, #4
 800063a:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOD)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4a29      	ldr	r2, [pc, #164]	; (80006e4 <GPIO_PeriClockControl+0x1c0>)
 8000640:	4293      	cmp	r3, r2
 8000642:	d105      	bne.n	8000650 <GPIO_PeriClockControl+0x12c>
            GPIOD_PCLK_DI();
 8000644:	4b24      	ldr	r3, [pc, #144]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000648:	4a23      	ldr	r2, [pc, #140]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800064a:	f023 0308 	bic.w	r3, r3, #8
 800064e:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOE)
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	4a25      	ldr	r2, [pc, #148]	; (80006e8 <GPIO_PeriClockControl+0x1c4>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d105      	bne.n	8000664 <GPIO_PeriClockControl+0x140>
            GPIOE_PCLK_DI();
 8000658:	4b1f      	ldr	r3, [pc, #124]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800065a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065c:	4a1e      	ldr	r2, [pc, #120]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800065e:	f023 0310 	bic.w	r3, r3, #16
 8000662:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOF)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a21      	ldr	r2, [pc, #132]	; (80006ec <GPIO_PeriClockControl+0x1c8>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d105      	bne.n	8000678 <GPIO_PeriClockControl+0x154>
            GPIOF_PCLK_DI();
 800066c:	4b1a      	ldr	r3, [pc, #104]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800066e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000670:	4a19      	ldr	r2, [pc, #100]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000672:	f023 0320 	bic.w	r3, r3, #32
 8000676:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOG)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4a1d      	ldr	r2, [pc, #116]	; (80006f0 <GPIO_PeriClockControl+0x1cc>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d105      	bne.n	800068c <GPIO_PeriClockControl+0x168>
            GPIOG_PCLK_DI();
 8000680:	4b15      	ldr	r3, [pc, #84]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000684:	4a14      	ldr	r2, [pc, #80]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000686:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800068a:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOH)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a19      	ldr	r2, [pc, #100]	; (80006f4 <GPIO_PeriClockControl+0x1d0>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d105      	bne.n	80006a0 <GPIO_PeriClockControl+0x17c>
            GPIOH_PCLK_DI();
 8000694:	4b10      	ldr	r3, [pc, #64]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 8000696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000698:	4a0f      	ldr	r2, [pc, #60]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 800069a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800069e:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOI)
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a15      	ldr	r2, [pc, #84]	; (80006f8 <GPIO_PeriClockControl+0x1d4>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d105      	bne.n	80006b4 <GPIO_PeriClockControl+0x190>
            GPIOI_PCLK_DI();
 80006a8:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80006aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ac:	4a0a      	ldr	r2, [pc, #40]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80006ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80006b2:	6313      	str	r3, [r2, #48]	; 0x30
        if(pGPIOx == GPIOJ)
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4a11      	ldr	r2, [pc, #68]	; (80006fc <GPIO_PeriClockControl+0x1d8>)
 80006b8:	4293      	cmp	r3, r2
 80006ba:	d105      	bne.n	80006c8 <GPIO_PeriClockControl+0x1a4>
            GPIOJ_PCLK_DI();
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80006be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c0:	4a05      	ldr	r2, [pc, #20]	; (80006d8 <GPIO_PeriClockControl+0x1b4>)
 80006c2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80006c6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006c8:	bf00      	nop
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bc80      	pop	{r7}
 80006d0:	4770      	bx	lr
 80006d2:	bf00      	nop
 80006d4:	40020000 	.word	0x40020000
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40020400 	.word	0x40020400
 80006e0:	40020800 	.word	0x40020800
 80006e4:	40020c00 	.word	0x40020c00
 80006e8:	40021000 	.word	0x40021000
 80006ec:	40021400 	.word	0x40021400
 80006f0:	40021800 	.word	0x40021800
 80006f4:	40021c00 	.word	0x40021c00
 80006f8:	40022000 	.word	0x40022000
 80006fc:	40022400 	.word	0x40022400

08000700 <GPIO_PriorityConfig>:
    /* another implementation for this function */
    pGPIOx->ODR ^= (1 << PinNum);
    return;
}
void GPIO_PriorityConfig(uint8_t IRQNumber, uint8_t Priority)
{
 8000700:	b480      	push	{r7}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	4603      	mov	r3, r0
 8000708:	460a      	mov	r2, r1
 800070a:	71fb      	strb	r3, [r7, #7]
 800070c:	4613      	mov	r3, r2
 800070e:	71bb      	strb	r3, [r7, #6]
#if 1
    uint8_t RegLocation = IRQNumber / 4;
 8000710:	79fb      	ldrb	r3, [r7, #7]
 8000712:	089b      	lsrs	r3, r3, #2
 8000714:	73fb      	strb	r3, [r7, #15]
    uint8_t FieldLocation = IRQNumber % 4 ;
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	f003 0303 	and.w	r3, r3, #3
 800071c:	73bb      	strb	r3, [r7, #14]
    uint8_t shift_amount = FieldLocation * 8 + 8 - IMPLEMENTED_BITS;
 800071e:	7bbb      	ldrb	r3, [r7, #14]
 8000720:	3301      	adds	r3, #1
 8000722:	b2db      	uxtb	r3, r3
 8000724:	00db      	lsls	r3, r3, #3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	3b04      	subs	r3, #4
 800072a:	737b      	strb	r3, [r7, #13]
    uint32_t tempReg = NVIC->IPR[RegLocation] & ~(0xF << shift_amount);
 800072c:	4a0e      	ldr	r2, [pc, #56]	; (8000768 <GPIO_PriorityConfig+0x68>)
 800072e:	7bfb      	ldrb	r3, [r7, #15]
 8000730:	33c0      	adds	r3, #192	; 0xc0
 8000732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000736:	7b7a      	ldrb	r2, [r7, #13]
 8000738:	210f      	movs	r1, #15
 800073a:	fa01 f202 	lsl.w	r2, r1, r2
 800073e:	43d2      	mvns	r2, r2
 8000740:	4013      	ands	r3, r2
 8000742:	60bb      	str	r3, [r7, #8]
    NVIC->IPR[RegLocation] = tempReg | (Priority << shift_amount);
 8000744:	79ba      	ldrb	r2, [r7, #6]
 8000746:	7b7b      	ldrb	r3, [r7, #13]
 8000748:	fa02 f303 	lsl.w	r3, r2, r3
 800074c:	4618      	mov	r0, r3
 800074e:	4906      	ldr	r1, [pc, #24]	; (8000768 <GPIO_PriorityConfig+0x68>)
 8000750:	7bfb      	ldrb	r3, [r7, #15]
 8000752:	68ba      	ldr	r2, [r7, #8]
 8000754:	4302      	orrs	r2, r0
 8000756:	33c0      	adds	r3, #192	; 0xc0
 8000758:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    return;
 800075c:	bf00      	nop

	*(  NVIC_PR_BASE_ADDR + iprx  ) |=  ( Priority << shift_amount );
#endif


}
 800075e:	3714      	adds	r7, #20
 8000760:	46bd      	mov	sp, r7
 8000762:	bc80      	pop	{r7}
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	e000e100 	.word	0xe000e100

0800076c <GPIO_InteruptConfig>:
 *
 * @Note            -
 *
 */
void GPIO_InteruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 800076c:	b480      	push	{r7}
 800076e:	b085      	sub	sp, #20
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	460a      	mov	r2, r1
 8000776:	71fb      	strb	r3, [r7, #7]
 8000778:	4613      	mov	r3, r2
 800077a:	71bb      	strb	r3, [r7, #6]
#if 1
    /* @NVIC_CONFIGURATION relation */
    uint8_t RegLocation = IRQNumber / 32;
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	095b      	lsrs	r3, r3, #5
 8000780:	73fb      	strb	r3, [r7, #15]
    uint8_t FieldLocation = IRQNumber % 32;
 8000782:	79fb      	ldrb	r3, [r7, #7]
 8000784:	f003 031f 	and.w	r3, r3, #31
 8000788:	73bb      	strb	r3, [r7, #14]
    uint32_t tempReg;
    if(EnorDi == ENABLE)
 800078a:	79bb      	ldrb	r3, [r7, #6]
 800078c:	2b01      	cmp	r3, #1
 800078e:	d116      	bne.n	80007be <GPIO_InteruptConfig+0x52>
    {
        tempReg = NVIC->ISER[RegLocation] & ~(1 <<FieldLocation);
 8000790:	4a16      	ldr	r2, [pc, #88]	; (80007ec <GPIO_InteruptConfig+0x80>)
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000798:	7bba      	ldrb	r2, [r7, #14]
 800079a:	2101      	movs	r1, #1
 800079c:	fa01 f202 	lsl.w	r2, r1, r2
 80007a0:	43d2      	mvns	r2, r2
 80007a2:	4013      	ands	r3, r2
 80007a4:	60bb      	str	r3, [r7, #8]
        NVIC->ISER[RegLocation] = tempReg | (ENABLE << FieldLocation);
 80007a6:	7bbb      	ldrb	r3, [r7, #14]
 80007a8:	2201      	movs	r2, #1
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	4618      	mov	r0, r3
 80007b0:	490e      	ldr	r1, [pc, #56]	; (80007ec <GPIO_InteruptConfig+0x80>)
 80007b2:	7bfb      	ldrb	r3, [r7, #15]
 80007b4:	68ba      	ldr	r2, [r7, #8]
 80007b6:	4302      	orrs	r2, r0
 80007b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    else
    {
        tempReg = NVIC->ICER[RegLocation] & ~(1 <<FieldLocation);
        NVIC->ICER[RegLocation] = tempReg | (DISABLE << FieldLocation);
    }
    return;
 80007bc:	e012      	b.n	80007e4 <GPIO_InteruptConfig+0x78>
        tempReg = NVIC->ICER[RegLocation] & ~(1 <<FieldLocation);
 80007be:	4a0b      	ldr	r2, [pc, #44]	; (80007ec <GPIO_InteruptConfig+0x80>)
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	3320      	adds	r3, #32
 80007c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007c8:	7bba      	ldrb	r2, [r7, #14]
 80007ca:	2101      	movs	r1, #1
 80007cc:	fa01 f202 	lsl.w	r2, r1, r2
 80007d0:	43d2      	mvns	r2, r2
 80007d2:	4013      	ands	r3, r2
 80007d4:	60bb      	str	r3, [r7, #8]
        NVIC->ICER[RegLocation] = tempReg | (DISABLE << FieldLocation);
 80007d6:	4905      	ldr	r1, [pc, #20]	; (80007ec <GPIO_InteruptConfig+0x80>)
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	3320      	adds	r3, #32
 80007dc:	68ba      	ldr	r2, [r7, #8]
 80007de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    return;
 80007e2:	bf00      	nop
    			//program ICER2 register
    			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
    		}
        }
#endif
}
 80007e4:	3714      	adds	r7, #20
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bc80      	pop	{r7}
 80007ea:	4770      	bx	lr
 80007ec:	e000e100 	.word	0xe000e100

080007f0 <GPIO_IrqHandling>:
 *
 * @Note            -
 *
 */
void GPIO_IrqHandling(uint8_t PinNum)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]
	if(EXTI->PR & (1 << PinNum))
 80007fa:	4b0c      	ldr	r3, [pc, #48]	; (800082c <GPIO_IrqHandling+0x3c>)
 80007fc:	695b      	ldr	r3, [r3, #20]
 80007fe:	79fa      	ldrb	r2, [r7, #7]
 8000800:	2101      	movs	r1, #1
 8000802:	fa01 f202 	lsl.w	r2, r1, r2
 8000806:	4013      	ands	r3, r2
 8000808:	2b00      	cmp	r3, #0
 800080a:	d009      	beq.n	8000820 <GPIO_IrqHandling+0x30>
	{
		EXTI->PR |= (1 << PinNum);
 800080c:	4b07      	ldr	r3, [pc, #28]	; (800082c <GPIO_IrqHandling+0x3c>)
 800080e:	695b      	ldr	r3, [r3, #20]
 8000810:	79fa      	ldrb	r2, [r7, #7]
 8000812:	2101      	movs	r1, #1
 8000814:	fa01 f202 	lsl.w	r2, r1, r2
 8000818:	4611      	mov	r1, r2
 800081a:	4a04      	ldr	r2, [pc, #16]	; (800082c <GPIO_IrqHandling+0x3c>)
 800081c:	430b      	orrs	r3, r1
 800081e:	6153      	str	r3, [r2, #20]
	}
}
 8000820:	bf00      	nop
 8000822:	370c      	adds	r7, #12
 8000824:	46bd      	mov	sp, r7
 8000826:	bc80      	pop	{r7}
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	40013c00 	.word	0x40013c00

08000830 <SPI_Init>:
 *
 * @Note            -
 *
 */
void SPI_Init(SPI_Handle_t *pSPIx)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
	uint32_t tempReg = 0;
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
	/*enable clock for SPIx*/
	SPI_PeriClockControl(pSPIx->SPIx,ENABLE);
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	2101      	movs	r1, #1
 8000842:	4618      	mov	r0, r3
 8000844:	f000 f850 	bl	80008e8 <SPI_PeriClockControl>
	/*Config device mode for microcontroller*/
	tempReg |= pSPIx->SPIConfig.SPI_DeviceMode << MSRT_BIT_POSITION;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	791b      	ldrb	r3, [r3, #4]
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	461a      	mov	r2, r3
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	4313      	orrs	r3, r2
 8000854:	60fb      	str	r3, [r7, #12]
	/*Config bus configuration*/
	if(pSPIx->SPIConfig.SPI_BusConfig == SPI_BUS_FULL_DUPLEX)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	795b      	ldrb	r3, [r3, #5]
 800085a:	2b00      	cmp	r3, #0
 800085c:	d104      	bne.n	8000868 <SPI_Init+0x38>
	{
		tempReg &= ~(1 << BIDI_MODE_BIT_POSITION);
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	e014      	b.n	8000892 <SPI_Init+0x62>
	}
	else if(pSPIx->SPIConfig.SPI_BusConfig == SPI_BUS_HAFL_DUPLEX)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	795b      	ldrb	r3, [r3, #5]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d104      	bne.n	800087a <SPI_Init+0x4a>
	{
		tempReg |= 1 << BIDI_MODE_BIT_POSITION;
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000876:	60fb      	str	r3, [r7, #12]
 8000878:	e00b      	b.n	8000892 <SPI_Init+0x62>
	}
	else if (pSPIx->SPIConfig.SPI_BusConfig == SPI_BUS_SIMPLEX_RX_ONLY)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	795b      	ldrb	r3, [r3, #5]
 800087e:	2b02      	cmp	r3, #2
 8000880:	d107      	bne.n	8000892 <SPI_Init+0x62>
	{
		tempReg |= 1 << BIDI_MODE_BIT_POSITION;
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000888:	60fb      	str	r3, [r7, #12]
		tempReg |= 1 << RX_ONLY_BIT_POSITION;
 800088a:	68fb      	ldr	r3, [r7, #12]
 800088c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000890:	60fb      	str	r3, [r7, #12]
	}
	/*Config clock speed for SPI*/
	tempReg |= pSPIx->SPIConfig.SPI_ClkSpeed << BR_BIT_POSITION;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	799b      	ldrb	r3, [r3, #6]
 8000896:	00db      	lsls	r3, r3, #3
 8000898:	461a      	mov	r2, r3
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	4313      	orrs	r3, r2
 800089e:	60fb      	str	r3, [r7, #12]
	/*Config data frame for SPI*/
	tempReg |= pSPIx->SPIConfig.SPI_DFF << DFF_BIT_POSITION;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	79db      	ldrb	r3, [r3, #7]
 80008a4:	02db      	lsls	r3, r3, #11
 80008a6:	461a      	mov	r2, r3
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	4313      	orrs	r3, r2
 80008ac:	60fb      	str	r3, [r7, #12]
	/*Config CPOL and CPHA for SPI*/
	tempReg |= pSPIx->SPIConfig.SPI_CPHA << CPHA_BIT_POSITION;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	7a5b      	ldrb	r3, [r3, #9]
 80008b2:	461a      	mov	r2, r3
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	4313      	orrs	r3, r2
 80008b8:	60fb      	str	r3, [r7, #12]
	tempReg |= pSPIx->SPIConfig.SPI_CPOL << CPOL_BIT_POSITION;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	7a1b      	ldrb	r3, [r3, #8]
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	461a      	mov	r2, r3
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	4313      	orrs	r3, r2
 80008c6:	60fb      	str	r3, [r7, #12]
	/*Config software management for slave slected*/
	tempReg |= pSPIx->SPIConfig.SPI_SSM << SSM_BIT_POSITION;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	7a9b      	ldrb	r3, [r3, #10]
 80008cc:	025b      	lsls	r3, r3, #9
 80008ce:	461a      	mov	r2, r3
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	4313      	orrs	r3, r2
 80008d4:	60fb      	str	r3, [r7, #12]

	pSPIx->SPIx->CR1 = tempReg;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	68fa      	ldr	r2, [r7, #12]
 80008dc:	601a      	str	r2, [r3, #0]

}
 80008de:	bf00      	nop
 80008e0:	3710      	adds	r7, #16
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
	...

080008e8 <SPI_PeriClockControl>:
 *
 * @Note            -
 *
 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx,uint8_t EnorDi)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	460b      	mov	r3, r1
 80008f2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80008f4:	78fb      	ldrb	r3, [r7, #3]
 80008f6:	2b01      	cmp	r3, #1
 80008f8:	d13c      	bne.n	8000974 <SPI_PeriClockControl+0x8c>
	    {
	        if(pSPIx == SPI1)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	4a3e      	ldr	r2, [pc, #248]	; (80009f8 <SPI_PeriClockControl+0x110>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d105      	bne.n	800090e <SPI_PeriClockControl+0x26>
	        {
	        	SPI1_PCLK_EN();
 8000902:	4b3e      	ldr	r3, [pc, #248]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000906:	4a3d      	ldr	r2, [pc, #244]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000908:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800090c:	6453      	str	r3, [r2, #68]	; 0x44
	        }
	        if(pSPIx == SPI2)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4a3b      	ldr	r2, [pc, #236]	; (8000a00 <SPI_PeriClockControl+0x118>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d105      	bne.n	8000922 <SPI_PeriClockControl+0x3a>
	        {
	        	SPI2_PCLK_EN();
 8000916:	4b39      	ldr	r3, [pc, #228]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091a:	4a38      	ldr	r2, [pc, #224]	; (80009fc <SPI_PeriClockControl+0x114>)
 800091c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000920:	6413      	str	r3, [r2, #64]	; 0x40
	        }
	        if(pSPIx == SPI3)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4a37      	ldr	r2, [pc, #220]	; (8000a04 <SPI_PeriClockControl+0x11c>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d105      	bne.n	8000936 <SPI_PeriClockControl+0x4e>
	        {
	        	SPI3_PCLK_EN();
 800092a:	4b34      	ldr	r3, [pc, #208]	; (80009fc <SPI_PeriClockControl+0x114>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092e:	4a33      	ldr	r2, [pc, #204]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000930:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000934:	6413      	str	r3, [r2, #64]	; 0x40
	        }
	        if(pSPIx == SPI4)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	4a33      	ldr	r2, [pc, #204]	; (8000a08 <SPI_PeriClockControl+0x120>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d105      	bne.n	800094a <SPI_PeriClockControl+0x62>
	        {
	        	SPI4_PCLK_EN();
 800093e:	4b2f      	ldr	r3, [pc, #188]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000942:	4a2e      	ldr	r2, [pc, #184]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000944:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000948:	6453      	str	r3, [r2, #68]	; 0x44
	        }
	        if(pSPIx == SPI5)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a2f      	ldr	r2, [pc, #188]	; (8000a0c <SPI_PeriClockControl+0x124>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d105      	bne.n	800095e <SPI_PeriClockControl+0x76>
	        {
	        	SPI5_PCLK_EN();
 8000952:	4b2a      	ldr	r3, [pc, #168]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000956:	4a29      	ldr	r2, [pc, #164]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000958:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800095c:	6453      	str	r3, [r2, #68]	; 0x44
	        }
	        if(pSPIx == SPI6)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a2b      	ldr	r2, [pc, #172]	; (8000a10 <SPI_PeriClockControl+0x128>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d142      	bne.n	80009ec <SPI_PeriClockControl+0x104>
	        {
	        	SPI6_PCLK_EN();
 8000966:	4b25      	ldr	r3, [pc, #148]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800096a:	4a24      	ldr	r2, [pc, #144]	; (80009fc <SPI_PeriClockControl+0x114>)
 800096c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000970:	6453      	str	r3, [r2, #68]	; 0x44
	        if(pSPIx == SPI6)
	        {
	        	SPI6_PCLK_DI();
	        }
	    }
}
 8000972:	e03b      	b.n	80009ec <SPI_PeriClockControl+0x104>
	        if(pSPIx == SPI1)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a20      	ldr	r2, [pc, #128]	; (80009f8 <SPI_PeriClockControl+0x110>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d105      	bne.n	8000988 <SPI_PeriClockControl+0xa0>
	        	SPI1_PCLK_DI();
 800097c:	4b1f      	ldr	r3, [pc, #124]	; (80009fc <SPI_PeriClockControl+0x114>)
 800097e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000980:	4a1e      	ldr	r2, [pc, #120]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000982:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000986:	6253      	str	r3, [r2, #36]	; 0x24
	        if(pSPIx == SPI2)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	4a1d      	ldr	r2, [pc, #116]	; (8000a00 <SPI_PeriClockControl+0x118>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d105      	bne.n	800099c <SPI_PeriClockControl+0xb4>
	        	SPI2_PCLK_DI();
 8000990:	4b1a      	ldr	r3, [pc, #104]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000992:	6a1b      	ldr	r3, [r3, #32]
 8000994:	4a19      	ldr	r2, [pc, #100]	; (80009fc <SPI_PeriClockControl+0x114>)
 8000996:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800099a:	6213      	str	r3, [r2, #32]
	        if(pSPIx == SPI3)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	4a19      	ldr	r2, [pc, #100]	; (8000a04 <SPI_PeriClockControl+0x11c>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d105      	bne.n	80009b0 <SPI_PeriClockControl+0xc8>
	        	SPI3_PCLK_DI();
 80009a4:	4b15      	ldr	r3, [pc, #84]	; (80009fc <SPI_PeriClockControl+0x114>)
 80009a6:	6a1b      	ldr	r3, [r3, #32]
 80009a8:	4a14      	ldr	r2, [pc, #80]	; (80009fc <SPI_PeriClockControl+0x114>)
 80009aa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80009ae:	6213      	str	r3, [r2, #32]
	        if(pSPIx == SPI4)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4a15      	ldr	r2, [pc, #84]	; (8000a08 <SPI_PeriClockControl+0x120>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d105      	bne.n	80009c4 <SPI_PeriClockControl+0xdc>
	        	SPI4_PCLK_DI();
 80009b8:	4b10      	ldr	r3, [pc, #64]	; (80009fc <SPI_PeriClockControl+0x114>)
 80009ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009bc:	4a0f      	ldr	r2, [pc, #60]	; (80009fc <SPI_PeriClockControl+0x114>)
 80009be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80009c2:	6253      	str	r3, [r2, #36]	; 0x24
	        if(pSPIx == SPI5)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	4a11      	ldr	r2, [pc, #68]	; (8000a0c <SPI_PeriClockControl+0x124>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d105      	bne.n	80009d8 <SPI_PeriClockControl+0xf0>
	        	SPI5_PCLK_DI();
 80009cc:	4b0b      	ldr	r3, [pc, #44]	; (80009fc <SPI_PeriClockControl+0x114>)
 80009ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009d0:	4a0a      	ldr	r2, [pc, #40]	; (80009fc <SPI_PeriClockControl+0x114>)
 80009d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80009d6:	6253      	str	r3, [r2, #36]	; 0x24
	        if(pSPIx == SPI6)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4a0d      	ldr	r2, [pc, #52]	; (8000a10 <SPI_PeriClockControl+0x128>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d105      	bne.n	80009ec <SPI_PeriClockControl+0x104>
	        	SPI6_PCLK_DI();
 80009e0:	4b06      	ldr	r3, [pc, #24]	; (80009fc <SPI_PeriClockControl+0x114>)
 80009e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009e4:	4a05      	ldr	r2, [pc, #20]	; (80009fc <SPI_PeriClockControl+0x114>)
 80009e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80009ea:	6253      	str	r3, [r2, #36]	; 0x24
}
 80009ec:	bf00      	nop
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bc80      	pop	{r7}
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	40013000 	.word	0x40013000
 80009fc:	40023800 	.word	0x40023800
 8000a00:	40003800 	.word	0x40003800
 8000a04:	40003c00 	.word	0x40003c00
 8000a08:	40013400 	.word	0x40013400
 8000a0c:	40015000 	.word	0x40015000
 8000a10:	40015400 	.word	0x40015400

08000a14 <Is_16BitFrame>:
static uint8_t Is_Not_Empty_Rx(SPI_RegDef_t *pSPIx)
{
	return (((pSPIx->SR)>>RXNE_BIT_POSITION) & 0x00000001);
}
static uint8_t Is_16BitFrame(SPI_RegDef_t *pSPIx)
{
 8000a14:	b480      	push	{r7}
 8000a16:	b083      	sub	sp, #12
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
	return (((pSPIx->CR1)>>DFF_BIT_POSITION)  & 0x00000001);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	0adb      	lsrs	r3, r3, #11
 8000a22:	b2db      	uxtb	r3, r3
 8000a24:	f003 0301 	and.w	r3, r3, #1
 8000a28:	b2db      	uxtb	r3, r3
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bc80      	pop	{r7}
 8000a32:	4770      	bx	lr

08000a34 <spi_transmission_handle>:
 *
 * @Note            -
 *
 */
static void spi_transmission_handle(SPI_Handle_t *pSPIx)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
	if(Is_16BitFrame(pSPIx->SPIx))
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff ffe7 	bl	8000a14 <Is_16BitFrame>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d010      	beq.n	8000a6e <spi_transmission_handle+0x3a>
		{
			/*16 bit data frame*/
			pSPIx->SPIx->DR = *((uint16_t*)pSPIx->Txbuffer);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	881a      	ldrh	r2, [r3, #0]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	60da      	str	r2, [r3, #12]
			(uint16_t*)pSPIx->Txbuffer++;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	1c5a      	adds	r2, r3, #1
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	60da      	str	r2, [r3, #12]
			pSPIx->TxLength -= 2;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	695b      	ldr	r3, [r3, #20]
 8000a66:	1e9a      	subs	r2, r3, #2
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	615a      	str	r2, [r3, #20]
 8000a6c:	e00f      	b.n	8000a8e <spi_transmission_handle+0x5a>
		}
		else
		{
			/* 8 bit data frame*/
			pSPIx->SPIx->DR = *((uint8_t*)pSPIx->Txbuffer);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	68db      	ldr	r3, [r3, #12]
 8000a72:	781a      	ldrb	r2, [r3, #0]
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	60da      	str	r2, [r3, #12]
			(uint8_t*)pSPIx->Txbuffer++;
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	68db      	ldr	r3, [r3, #12]
 8000a7e:	1c5a      	adds	r2, r3, #1
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	60da      	str	r2, [r3, #12]
			pSPIx->TxLength -= 1;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	695b      	ldr	r3, [r3, #20]
 8000a88:	1e5a      	subs	r2, r3, #1
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	615a      	str	r2, [r3, #20]
		}
	if(pSPIx->TxLength == 0)
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	695b      	ldr	r3, [r3, #20]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d103      	bne.n	8000a9e <spi_transmission_handle+0x6a>
	{
		SPI_CloseTransmission(pSPIx);
 8000a96:	6878      	ldr	r0, [r7, #4]
 8000a98:	f000 f856 	bl	8000b48 <SPI_CloseTransmission>
		//SPI_ApplicationCallback(pSPIx,SPI_EVENT_TX_CMPLT);
	}
	return;
 8000a9c:	bf00      	nop
 8000a9e:	bf00      	nop
}
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <spi_reception_handle>:
static void spi_reception_handle(SPI_Handle_t *pSPIx)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b082      	sub	sp, #8
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
	if(Is_16BitFrame(pSPIx->SPIx))
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff ffae 	bl	8000a14 <Is_16BitFrame>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d011      	beq.n	8000ae2 <spi_reception_handle+0x3c>
	{
		/*16 bit data frame*/
		*(uint16_t*)(pSPIx->Rxbuffer) = pSPIx->SPIx->DR;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	68da      	ldr	r2, [r3, #12]
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	691b      	ldr	r3, [r3, #16]
 8000ac8:	b292      	uxth	r2, r2
 8000aca:	801a      	strh	r2, [r3, #0]
		(uint16_t*)(pSPIx->Rxbuffer)++;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	691b      	ldr	r3, [r3, #16]
 8000ad0:	1c5a      	adds	r2, r3, #1
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	611a      	str	r2, [r3, #16]
		pSPIx->RxLength -= 2;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	699b      	ldr	r3, [r3, #24]
 8000ada:	1e9a      	subs	r2, r3, #2
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	619a      	str	r2, [r3, #24]
 8000ae0:	e010      	b.n	8000b04 <spi_reception_handle+0x5e>
	}
	else
	{
		/* 8 bit data frame*/
		*(uint8_t*)(pSPIx->Rxbuffer) = pSPIx->SPIx->DR;
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	68da      	ldr	r2, [r3, #12]
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	691b      	ldr	r3, [r3, #16]
 8000aec:	b2d2      	uxtb	r2, r2
 8000aee:	701a      	strb	r2, [r3, #0]
		(uint8_t*)(pSPIx->Rxbuffer)++;
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	1c5a      	adds	r2, r3, #1
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	611a      	str	r2, [r3, #16]
		pSPIx->RxLength -= 1;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	699b      	ldr	r3, [r3, #24]
 8000afe:	1e5a      	subs	r2, r3, #1
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	619a      	str	r2, [r3, #24]
	}
	if(pSPIx->TxLength == 0)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	695b      	ldr	r3, [r3, #20]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d103      	bne.n	8000b14 <spi_reception_handle+0x6e>
	{
		SPI_CloseReception(pSPIx);
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f000 f83b 	bl	8000b88 <SPI_CloseReception>
		//SPI_ApplicationCallback(pSPIx,SPI_EVENT_RX_CMPLT);
	}
	return;
 8000b12:	bf00      	nop
 8000b14:	bf00      	nop

}
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <spi_ovr_handle>:
static void spi_ovr_handle(SPI_Handle_t *pSPIx)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
	//clear ovr flag
	uint8_t temp;
	if(pSPIx->TxState != SPI_BUSY_IN_TX)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	7f1b      	ldrb	r3, [r3, #28]
 8000b28:	2b02      	cmp	r3, #2
 8000b2a:	d007      	beq.n	8000b3c <spi_ovr_handle+0x20>
	{
		temp = pSPIx->SPIx->DR;
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	73fb      	strb	r3, [r7, #15]
		temp = pSPIx->SPIx->SR;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	73fb      	strb	r3, [r7, #15]
	}
	(void)temp;
	//inform application
	//SPI_ApplicationCallback(pSPIx,SPI_EVENT_OVR_ERR);

}
 8000b3c:	bf00      	nop
 8000b3e:	3714      	adds	r7, #20
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bc80      	pop	{r7}
 8000b44:	4770      	bx	lr
	...

08000b48 <SPI_CloseTransmission>:
void SPI_CloseTransmission(SPI_Handle_t *pSPIx)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
	pSPIx->SPIx->CR2 &= ~(1 << TXEIE_BIT_POSITION);
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	685a      	ldr	r2, [r3, #4]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b5e:	605a      	str	r2, [r3, #4]
	pSPIx->Txbuffer = NULL;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2200      	movs	r2, #0
 8000b64:	60da      	str	r2, [r3, #12]
	pSPIx->TxLength = 0;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	615a      	str	r2, [r3, #20]
	pSPIx->TxState = SPI_READY;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	771a      	strb	r2, [r3, #28]
	SPI_PeripheralControl(SPI2,DISABLE);
 8000b72:	2100      	movs	r1, #0
 8000b74:	4803      	ldr	r0, [pc, #12]	; (8000b84 <SPI_CloseTransmission+0x3c>)
 8000b76:	f000 f874 	bl	8000c62 <SPI_PeripheralControl>
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40003800 	.word	0x40003800

08000b88 <SPI_CloseReception>:
void SPI_CloseReception(SPI_Handle_t *pSPIx)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	pSPIx->SPIx->CR2 &= ~(1 << RXNEIE_BIT_POSITION);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	685a      	ldr	r2, [r3, #4]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000b9e:	605a      	str	r2, [r3, #4]
	pSPIx->Rxbuffer = NULL;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
	pSPIx->RxLength = 0;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2200      	movs	r2, #0
 8000baa:	619a      	str	r2, [r3, #24]
	pSPIx->RxState = SPI_READY;
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2200      	movs	r2, #0
 8000bb0:	775a      	strb	r2, [r3, #29]
	SPI_PeripheralControl(SPI2,DISABLE);
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	4803      	ldr	r0, [pc, #12]	; (8000bc4 <SPI_CloseReception+0x3c>)
 8000bb6:	f000 f854 	bl	8000c62 <SPI_PeripheralControl>
}
 8000bba:	bf00      	nop
 8000bbc:	3708      	adds	r7, #8
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40003800 	.word	0x40003800

08000bc8 <SPI_IrqHandling>:
 *
 * @Note            -
 *
 */
void SPI_IrqHandling(SPI_Handle_t *SPI_Handle_t)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b084      	sub	sp, #16
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	uint8_t temp1, temp2;
	temp1 = SPI_Handle_t->SPIx->CR2 & (1 << TXEIE_BIT_POSITION);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000bdc:	73fb      	strb	r3, [r7, #15]
	temp2 = SPI_Handle_t->SPIx->SR & (1 << TXE_BIT_POSITION);
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	f003 0302 	and.w	r3, r3, #2
 8000bea:	73bb      	strb	r3, [r7, #14]
	if(temp1 && temp2)
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d005      	beq.n	8000bfe <SPI_IrqHandling+0x36>
 8000bf2:	7bbb      	ldrb	r3, [r7, #14]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d002      	beq.n	8000bfe <SPI_IrqHandling+0x36>
	{
		spi_transmission_handle(SPI_Handle_t);
 8000bf8:	6878      	ldr	r0, [r7, #4]
 8000bfa:	f7ff ff1b 	bl	8000a34 <spi_transmission_handle>
	}
	temp1 = SPI_Handle_t->SPIx->CR2 & (1 << RXNEIE_BIT_POSITION);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c0a:	73fb      	strb	r3, [r7, #15]
	temp2 = SPI_Handle_t->SPIx->SR & (1 << RXNE_BIT_POSITION);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	73bb      	strb	r3, [r7, #14]
	if(temp1 && temp2)
 8000c1a:	7bfb      	ldrb	r3, [r7, #15]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d005      	beq.n	8000c2c <SPI_IrqHandling+0x64>
 8000c20:	7bbb      	ldrb	r3, [r7, #14]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d002      	beq.n	8000c2c <SPI_IrqHandling+0x64>
	{
		spi_reception_handle(SPI_Handle_t);
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f7ff ff3d 	bl	8000aa6 <spi_reception_handle>
	}
	temp1 = SPI_Handle_t->SPIx->CR2 & (1 << ERRIE_BIT_POSITION);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	f003 0320 	and.w	r3, r3, #32
 8000c38:	73fb      	strb	r3, [r7, #15]
	temp2 = SPI_Handle_t->SPIx->SR & (1 << SPI_OVR_BIT_POSITION);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c46:	73bb      	strb	r3, [r7, #14]
	if(temp1 && temp2)
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d005      	beq.n	8000c5a <SPI_IrqHandling+0x92>
 8000c4e:	7bbb      	ldrb	r3, [r7, #14]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d002      	beq.n	8000c5a <SPI_IrqHandling+0x92>
	{
		spi_ovr_handle(SPI_Handle_t);
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff ff61 	bl	8000b1c <spi_ovr_handle>
	}

}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <SPI_PeripheralControl>:
 *
 * @Note            -
 *
 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx,uint8_t EnorDi)
{
 8000c62:	b480      	push	{r7}
 8000c64:	b083      	sub	sp, #12
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000c6e:	78fb      	ldrb	r3, [r7, #3]
 8000c70:	2b01      	cmp	r3, #1
 8000c72:	d106      	bne.n	8000c82 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPE_BIT_POSITION);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPE_BIT_POSITION);
	}
}
 8000c80:	e005      	b.n	8000c8e <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPE_BIT_POSITION);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	601a      	str	r2, [r3, #0]
}
 8000c8e:	bf00      	nop
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr

08000c98 <SPI_SSIConfig>:
 *
 * @Note            -
 *
 */
void SPI_SSIConfig(SPI_RegDef_t *pSPIx,uint8_t EnorDi)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000ca4:	78fb      	ldrb	r3, [r7, #3]
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d106      	bne.n	8000cb8 <SPI_SSIConfig+0x20>
	{
		pSPIx->CR1 |= 1 << SSI_BIT_POSITION;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	601a      	str	r2, [r3, #0]
		return;
 8000cb6:	e006      	b.n	8000cc6 <SPI_SSIConfig+0x2e>
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SSI_BIT_POSITION);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	601a      	str	r2, [r3, #0]
		return;
 8000cc4:	bf00      	nop
	}
}
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bc80      	pop	{r7}
 8000ccc:	4770      	bx	lr

08000cce <SPI_SendDataIT>:
 *
 * @Note            -
 *
 */
uint8_t SPI_SendDataIT(SPI_Handle_t *pSPIx_handle, uint8_t *Txbuffer, uint32_t Len)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	b087      	sub	sp, #28
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	60f8      	str	r0, [r7, #12]
 8000cd6:	60b9      	str	r1, [r7, #8]
 8000cd8:	607a      	str	r2, [r7, #4]
	uint8_t state = pSPIx_handle->TxState;
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	7f1b      	ldrb	r3, [r3, #28]
 8000cde:	75fb      	strb	r3, [r7, #23]
	if(state != SPI_BUSY_IN_TX)
 8000ce0:	7dfb      	ldrb	r3, [r7, #23]
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d010      	beq.n	8000d08 <SPI_SendDataIT+0x3a>
	{
		//1. save the tx buffer address and length information in some variables
		pSPIx_handle->Txbuffer = Txbuffer;
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	68ba      	ldr	r2, [r7, #8]
 8000cea:	60da      	str	r2, [r3, #12]
		pSPIx_handle->TxLength = Len;
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	615a      	str	r2, [r3, #20]
		//2. mark SPI state as busy so no other transmission could take the same SPI until transmission is done
		pSPIx_handle->TxState = SPI_BUSY_IN_TX;
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	2202      	movs	r2, #2
 8000cf6:	771a      	strb	r2, [r3, #28]
		//3. Enable the TXEIE control bit to get interrupt whenever TXE flag is set in SR
		pSPIx_handle->SPIx->CR2 |= 1 << TXEIE_BIT_POSITION;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	685a      	ldr	r2, [r3, #4]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000d06:	605a      	str	r2, [r3, #4]
		// Data transmission is handled by the ISR code
	}
	return state;
 8000d08:	7dfb      	ldrb	r3, [r7, #23]

}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	371c      	adds	r7, #28
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bc80      	pop	{r7}
 8000d12:	4770      	bx	lr

08000d14 <SPI_InteruptConfig>:
		// Data reception is handled by the ISR code
	}
	return state;
}
void SPI_InteruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	460a      	mov	r2, r1
 8000d1e:	71fb      	strb	r3, [r7, #7]
 8000d20:	4613      	mov	r3, r2
 8000d22:	71bb      	strb	r3, [r7, #6]
#if 1
    /* @NVIC_CONFIGURATION relation */
    uint8_t RegLocation = IRQNumber / 32;
 8000d24:	79fb      	ldrb	r3, [r7, #7]
 8000d26:	095b      	lsrs	r3, r3, #5
 8000d28:	73fb      	strb	r3, [r7, #15]
    uint8_t FieldLocation = IRQNumber % 32;
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	f003 031f 	and.w	r3, r3, #31
 8000d30:	73bb      	strb	r3, [r7, #14]
    uint32_t tempReg;
    if(EnorDi == ENABLE)
 8000d32:	79bb      	ldrb	r3, [r7, #6]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d116      	bne.n	8000d66 <SPI_InteruptConfig+0x52>
    {
        tempReg = NVIC->ISER[RegLocation] & ~(1 <<FieldLocation);
 8000d38:	4a16      	ldr	r2, [pc, #88]	; (8000d94 <SPI_InteruptConfig+0x80>)
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
 8000d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d40:	7bba      	ldrb	r2, [r7, #14]
 8000d42:	2101      	movs	r1, #1
 8000d44:	fa01 f202 	lsl.w	r2, r1, r2
 8000d48:	43d2      	mvns	r2, r2
 8000d4a:	4013      	ands	r3, r2
 8000d4c:	60bb      	str	r3, [r7, #8]
        NVIC->ISER[RegLocation] = tempReg | (ENABLE << FieldLocation);
 8000d4e:	7bbb      	ldrb	r3, [r7, #14]
 8000d50:	2201      	movs	r2, #1
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	4618      	mov	r0, r3
 8000d58:	490e      	ldr	r1, [pc, #56]	; (8000d94 <SPI_InteruptConfig+0x80>)
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
 8000d5c:	68ba      	ldr	r2, [r7, #8]
 8000d5e:	4302      	orrs	r2, r0
 8000d60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    else
    {
        tempReg = NVIC->ICER[RegLocation] & ~(1 <<FieldLocation);
        NVIC->ICER[RegLocation] = tempReg | (DISABLE << FieldLocation);
    }
    return;
 8000d64:	e012      	b.n	8000d8c <SPI_InteruptConfig+0x78>
        tempReg = NVIC->ICER[RegLocation] & ~(1 <<FieldLocation);
 8000d66:	4a0b      	ldr	r2, [pc, #44]	; (8000d94 <SPI_InteruptConfig+0x80>)
 8000d68:	7bfb      	ldrb	r3, [r7, #15]
 8000d6a:	3320      	adds	r3, #32
 8000d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d70:	7bba      	ldrb	r2, [r7, #14]
 8000d72:	2101      	movs	r1, #1
 8000d74:	fa01 f202 	lsl.w	r2, r1, r2
 8000d78:	43d2      	mvns	r2, r2
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	60bb      	str	r3, [r7, #8]
        NVIC->ICER[RegLocation] = tempReg | (DISABLE << FieldLocation);
 8000d7e:	4905      	ldr	r1, [pc, #20]	; (8000d94 <SPI_InteruptConfig+0x80>)
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
 8000d82:	3320      	adds	r3, #32
 8000d84:	68ba      	ldr	r2, [r7, #8]
 8000d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    return;
 8000d8a:	bf00      	nop
    			//program ICER2 register
    			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
    		}
        }
#endif
}
 8000d8c:	3714      	adds	r7, #20
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr
 8000d94:	e000e100 	.word	0xe000e100

08000d98 <SPI_PriorityConfig>:
void SPI_PriorityConfig(uint8_t IRQNumber, uint8_t Priority)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	460a      	mov	r2, r1
 8000da2:	71fb      	strb	r3, [r7, #7]
 8000da4:	4613      	mov	r3, r2
 8000da6:	71bb      	strb	r3, [r7, #6]
#if 1
    uint8_t RegLocation = IRQNumber / 4;
 8000da8:	79fb      	ldrb	r3, [r7, #7]
 8000daa:	089b      	lsrs	r3, r3, #2
 8000dac:	73fb      	strb	r3, [r7, #15]
    uint8_t FieldLocation = IRQNumber % 4 ;
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	f003 0303 	and.w	r3, r3, #3
 8000db4:	73bb      	strb	r3, [r7, #14]
    uint8_t shift_amount = FieldLocation * 8 + 8 - IMPLEMENTED_BITS;
 8000db6:	7bbb      	ldrb	r3, [r7, #14]
 8000db8:	3301      	adds	r3, #1
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	3b04      	subs	r3, #4
 8000dc2:	737b      	strb	r3, [r7, #13]
    uint32_t tempReg = NVIC->IPR[RegLocation] & ~(0xF << shift_amount);
 8000dc4:	4a0e      	ldr	r2, [pc, #56]	; (8000e00 <SPI_PriorityConfig+0x68>)
 8000dc6:	7bfb      	ldrb	r3, [r7, #15]
 8000dc8:	33c0      	adds	r3, #192	; 0xc0
 8000dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dce:	7b7a      	ldrb	r2, [r7, #13]
 8000dd0:	210f      	movs	r1, #15
 8000dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8000dd6:	43d2      	mvns	r2, r2
 8000dd8:	4013      	ands	r3, r2
 8000dda:	60bb      	str	r3, [r7, #8]
    NVIC->IPR[RegLocation] = tempReg | (Priority << shift_amount);
 8000ddc:	79ba      	ldrb	r2, [r7, #6]
 8000dde:	7b7b      	ldrb	r3, [r7, #13]
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	4618      	mov	r0, r3
 8000de6:	4906      	ldr	r1, [pc, #24]	; (8000e00 <SPI_PriorityConfig+0x68>)
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
 8000dea:	68ba      	ldr	r2, [r7, #8]
 8000dec:	4302      	orrs	r2, r0
 8000dee:	33c0      	adds	r3, #192	; 0xc0
 8000df0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    return;
 8000df4:	bf00      	nop

	*(  NVIC_PR_BASE_ADDR + iprx  ) |=  ( Priority << shift_amount );
#endif


}
 8000df6:	3714      	adds	r7, #20
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bc80      	pop	{r7}
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	e000e100 	.word	0xe000e100

08000e04 <Delay>:
__attribute((weak))void __SPI_ApplicationCallback(SPI_Handle_t* pSPI_handle,uint8_t EventNumber)
{

}
void Delay(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
	for(int us = 0 ; us <= 500000 ; us++)
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	607b      	str	r3, [r7, #4]
 8000e0e:	e002      	b.n	8000e16 <Delay+0x12>
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	3301      	adds	r3, #1
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a04      	ldr	r2, [pc, #16]	; (8000e2c <Delay+0x28>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	ddf8      	ble.n	8000e10 <Delay+0xc>
	{

	}
}
 8000e1e:	bf00      	nop
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	0007a120 	.word	0x0007a120

08000e30 <SPI2_IRQHandler>:
		.GPIO_AltFunMode = 0
};
SPI_Handle_t SPI2handle;
char user_data[] = "hello world pham dat";
void SPI2_IRQHandler(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	SPI_IrqHandling(&SPI2handle);
 8000e34:	4802      	ldr	r0, [pc, #8]	; (8000e40 <SPI2_IRQHandler+0x10>)
 8000e36:	f7ff fec7 	bl	8000bc8 <SPI_IrqHandling>
}
 8000e3a:	bf00      	nop
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	2000003c 	.word	0x2000003c

08000e44 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
	Delay();
 8000e48:	f7ff ffdc 	bl	8000e04 <Delay>
	GPIO_IrqHandling(5);
 8000e4c:	2005      	movs	r0, #5
 8000e4e:	f7ff fccf 	bl	80007f0 <GPIO_IrqHandling>
	SPI_PeripheralControl(SPI2,ENABLE);
 8000e52:	2101      	movs	r1, #1
 8000e54:	4806      	ldr	r0, [pc, #24]	; (8000e70 <EXTI9_5_IRQHandler+0x2c>)
 8000e56:	f7ff ff04 	bl	8000c62 <SPI_PeripheralControl>
	SPI_SendDataIT(&SPI2handle,(uint8_t*)user_data,(uint32_t)strlen(user_data));
 8000e5a:	4806      	ldr	r0, [pc, #24]	; (8000e74 <EXTI9_5_IRQHandler+0x30>)
 8000e5c:	f7ff f9c4 	bl	80001e8 <strlen>
 8000e60:	4603      	mov	r3, r0
 8000e62:	461a      	mov	r2, r3
 8000e64:	4903      	ldr	r1, [pc, #12]	; (8000e74 <EXTI9_5_IRQHandler+0x30>)
 8000e66:	4804      	ldr	r0, [pc, #16]	; (8000e78 <EXTI9_5_IRQHandler+0x34>)
 8000e68:	f7ff ff31 	bl	8000cce <SPI_SendDataIT>
	//while(SPI_GetStatusFlag(SPI2));
	//SPI_PeripheralControl(SPI2,DISABLE);
	//GPIO_IrqHandling(5);
	//GPIO_TogglePin(GPIOD,GPIO_PIN_NO_14);
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40003800 	.word	0x40003800
 8000e74:	20000008 	.word	0x20000008
 8000e78:	2000003c 	.word	0x2000003c

08000e7c <SPI2_GPIOInits>:
 * PB13 SPI2_SCK
 * PB14 SPI2_MISO
 * PB15 SPI2_MOSI
 * */
void SPI2_GPIOInits(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 8000e82:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <SPI2_GPIOInits+0x58>)
 8000e84:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALT;
 8000e86:	2302      	movs	r3, #2
 8000e88:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_AltFunMode = 5;
 8000e8e:	2305      	movs	r3, #5
 8000e90:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;
 8000e92:	2302      	movs	r3, #2
 8000e94:	72bb      	strb	r3, [r7, #10]
	SPIPins.GPIO_PinConfig.GPIO_PinOpType = GPIO_OP_TYPE_PP;
 8000e96:	2300      	movs	r3, #0
 8000e98:	733b      	strb	r3, [r7, #12]
	//CLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000e9a:	230d      	movs	r3, #13
 8000e9c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff f9a9 	bl	80001f8 <GPIO_Init>
	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000ea6:	230c      	movs	r3, #12
 8000ea8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff f9a3 	bl	80001f8 <GPIO_Init>
	//MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 8000eb2:	230e      	movs	r3, #14
 8000eb4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000eb6:	1d3b      	adds	r3, r7, #4
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff f99d 	bl	80001f8 <GPIO_Init>
	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 8000ebe:	230f      	movs	r3, #15
 8000ec0:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff f997 	bl	80001f8 <GPIO_Init>

}
 8000eca:	bf00      	nop
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	40020400 	.word	0x40020400

08000ed8 <SPI2_Init>:
void SPI2_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
	SPI2handle.SPIx = SPI2;
 8000edc:	4b0e      	ldr	r3, [pc, #56]	; (8000f18 <SPI2_Init+0x40>)
 8000ede:	4a0f      	ldr	r2, [pc, #60]	; (8000f1c <SPI2_Init+0x44>)
 8000ee0:	601a      	str	r2, [r3, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_FULL_DUPLEX;
 8000ee2:	4b0d      	ldr	r3, [pc, #52]	; (8000f18 <SPI2_Init+0x40>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	715a      	strb	r2, [r3, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MASTER;
 8000ee8:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <SPI2_Init+0x40>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	711a      	strb	r2, [r3, #4]
	SPI2handle.SPIConfig.SPI_ClkSpeed = SPI_CLOCK_DIV2;
 8000eee:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <SPI2_Init+0x40>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	719a      	strb	r2, [r3, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000ef4:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <SPI2_Init+0x40>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	71da      	strb	r2, [r3, #7]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_HIGH;
 8000efa:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <SPI2_Init+0x40>)
 8000efc:	2201      	movs	r2, #1
 8000efe:	725a      	strb	r2, [r3, #9]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_HIGH;
 8000f00:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <SPI2_Init+0x40>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	721a      	strb	r2, [r3, #8]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_EN;
 8000f06:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <SPI2_Init+0x40>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	729a      	strb	r2, [r3, #10]
	SPI_Init(&SPI2handle);
 8000f0c:	4802      	ldr	r0, [pc, #8]	; (8000f18 <SPI2_Init+0x40>)
 8000f0e:	f7ff fc8f 	bl	8000830 <SPI_Init>

}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	2000003c 	.word	0x2000003c
 8000f1c:	40003800 	.word	0x40003800

08000f20 <main>:
int main(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioButton;
		memset(&GpioButton,0,sizeof(GpioButton));
 8000f26:	1d3b      	adds	r3, r7, #4
 8000f28:	220c      	movs	r2, #12
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f000 f881 	bl	8001034 <memset>
		GpioButton.pGPIOx = GPIOD;
 8000f32:	4b16      	ldr	r3, [pc, #88]	; (8000f8c <main+0x6c>)
 8000f34:	607b      	str	r3, [r7, #4]
		GpioButton.GPIO_PinConfig = UserButton;
 8000f36:	4a16      	ldr	r2, [pc, #88]	; (8000f90 <main+0x70>)
 8000f38:	f107 0308 	add.w	r3, r7, #8
 8000f3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f40:	6018      	str	r0, [r3, #0]
 8000f42:	3304      	adds	r3, #4
 8000f44:	8019      	strh	r1, [r3, #0]
		GPIO_PeriClockControl(GpioButton.pGPIOx,ENABLE);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2101      	movs	r1, #1
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff faea 	bl	8000524 <GPIO_PeriClockControl>
		GPIO_Init(&GpioButton);
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff f950 	bl	80001f8 <GPIO_Init>
		GPIO_PriorityConfig(IRQ_NO_EXTI9_5,10);
 8000f58:	210a      	movs	r1, #10
 8000f5a:	2017      	movs	r0, #23
 8000f5c:	f7ff fbd0 	bl	8000700 <GPIO_PriorityConfig>
		GPIO_InteruptConfig(IRQ_NO_EXTI9_5,ENABLE);
 8000f60:	2101      	movs	r1, #1
 8000f62:	2017      	movs	r0, #23
 8000f64:	f7ff fc02 	bl	800076c <GPIO_InteruptConfig>
	SPI2_GPIOInits();
 8000f68:	f7ff ff88 	bl	8000e7c <SPI2_GPIOInits>
	SPI2_Init();
 8000f6c:	f7ff ffb4 	bl	8000ed8 <SPI2_Init>
	SPI_InteruptConfig(36,ENABLE);
 8000f70:	2101      	movs	r1, #1
 8000f72:	2024      	movs	r0, #36	; 0x24
 8000f74:	f7ff fece 	bl	8000d14 <SPI_InteruptConfig>
	SPI_PriorityConfig(36,11);
 8000f78:	210b      	movs	r1, #11
 8000f7a:	2024      	movs	r0, #36	; 0x24
 8000f7c:	f7ff ff0c 	bl	8000d98 <SPI_PriorityConfig>
	//enable SPI2 peripherals
	SPI_SSIConfig(SPI2,ENABLE);
 8000f80:	2101      	movs	r1, #1
 8000f82:	4804      	ldr	r0, [pc, #16]	; (8000f94 <main+0x74>)
 8000f84:	f7ff fe88 	bl	8000c98 <SPI_SSIConfig>
	//SPI_SSOEConfig(SPI2,ENABLE);
	//SPI_PeripheralControl(SPI2,ENABLE);
	//SPI_SSOEConfig(SPI2,ENABLE);
	//SPI_SendData(SPI2,(uint8_t*)user_data,(uint32_t)strlen(user_data));
	//SPI_PeripheralControl(SPI2,DISABLE);
	while(1)
 8000f88:	e7fe      	b.n	8000f88 <main+0x68>
 8000f8a:	bf00      	nop
 8000f8c:	40020c00 	.word	0x40020c00
 8000f90:	20000000 	.word	0x20000000
 8000f94:	40003800 	.word	0x40003800

08000f98 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f98:	480d      	ldr	r0, [pc, #52]	; (8000fd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f9a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f9c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fa0:	480c      	ldr	r0, [pc, #48]	; (8000fd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fa2:	490d      	ldr	r1, [pc, #52]	; (8000fd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fa4:	4a0d      	ldr	r2, [pc, #52]	; (8000fdc <LoopForever+0xe>)
  movs r3, #0
 8000fa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fa8:	e002      	b.n	8000fb0 <LoopCopyDataInit>

08000faa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000faa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fae:	3304      	adds	r3, #4

08000fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fb4:	d3f9      	bcc.n	8000faa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fb6:	4a0a      	ldr	r2, [pc, #40]	; (8000fe0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fb8:	4c0a      	ldr	r4, [pc, #40]	; (8000fe4 <LoopForever+0x16>)
  movs r3, #0
 8000fba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fbc:	e001      	b.n	8000fc2 <LoopFillZerobss>

08000fbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc0:	3204      	adds	r2, #4

08000fc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fc4:	d3fb      	bcc.n	8000fbe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000fc6:	f000 f811 	bl	8000fec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fca:	f7ff ffa9 	bl	8000f20 <main>

08000fce <LoopForever>:

LoopForever:
    b LoopForever
 8000fce:	e7fe      	b.n	8000fce <LoopForever>
  ldr   r0, =_estack
 8000fd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fd8:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8000fdc:	08001064 	.word	0x08001064
  ldr r2, =_sbss
 8000fe0:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8000fe4:	2000005c 	.word	0x2000005c

08000fe8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fe8:	e7fe      	b.n	8000fe8 <ADC_IRQHandler>
	...

08000fec <__libc_init_array>:
 8000fec:	b570      	push	{r4, r5, r6, lr}
 8000fee:	4d0d      	ldr	r5, [pc, #52]	; (8001024 <__libc_init_array+0x38>)
 8000ff0:	4c0d      	ldr	r4, [pc, #52]	; (8001028 <__libc_init_array+0x3c>)
 8000ff2:	1b64      	subs	r4, r4, r5
 8000ff4:	10a4      	asrs	r4, r4, #2
 8000ff6:	2600      	movs	r6, #0
 8000ff8:	42a6      	cmp	r6, r4
 8000ffa:	d109      	bne.n	8001010 <__libc_init_array+0x24>
 8000ffc:	4d0b      	ldr	r5, [pc, #44]	; (800102c <__libc_init_array+0x40>)
 8000ffe:	4c0c      	ldr	r4, [pc, #48]	; (8001030 <__libc_init_array+0x44>)
 8001000:	f000 f820 	bl	8001044 <_init>
 8001004:	1b64      	subs	r4, r4, r5
 8001006:	10a4      	asrs	r4, r4, #2
 8001008:	2600      	movs	r6, #0
 800100a:	42a6      	cmp	r6, r4
 800100c:	d105      	bne.n	800101a <__libc_init_array+0x2e>
 800100e:	bd70      	pop	{r4, r5, r6, pc}
 8001010:	f855 3b04 	ldr.w	r3, [r5], #4
 8001014:	4798      	blx	r3
 8001016:	3601      	adds	r6, #1
 8001018:	e7ee      	b.n	8000ff8 <__libc_init_array+0xc>
 800101a:	f855 3b04 	ldr.w	r3, [r5], #4
 800101e:	4798      	blx	r3
 8001020:	3601      	adds	r6, #1
 8001022:	e7f2      	b.n	800100a <__libc_init_array+0x1e>
 8001024:	0800105c 	.word	0x0800105c
 8001028:	0800105c 	.word	0x0800105c
 800102c:	0800105c 	.word	0x0800105c
 8001030:	08001060 	.word	0x08001060

08001034 <memset>:
 8001034:	4402      	add	r2, r0
 8001036:	4603      	mov	r3, r0
 8001038:	4293      	cmp	r3, r2
 800103a:	d100      	bne.n	800103e <memset+0xa>
 800103c:	4770      	bx	lr
 800103e:	f803 1b01 	strb.w	r1, [r3], #1
 8001042:	e7f9      	b.n	8001038 <memset+0x4>

08001044 <_init>:
 8001044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001046:	bf00      	nop
 8001048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800104a:	bc08      	pop	{r3}
 800104c:	469e      	mov	lr, r3
 800104e:	4770      	bx	lr

08001050 <_fini>:
 8001050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001052:	bf00      	nop
 8001054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001056:	bc08      	pop	{r3}
 8001058:	469e      	mov	lr, r3
 800105a:	4770      	bx	lr
