<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Tang-Primer-25K\01_running_led\impl\gwsynthesis\01_running_led.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Tang-Primer-25K\01_running_led\src\01_running_led.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Tang-Primer-25K\01_running_led\src\01_running_led.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 13 22:07:30 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>229</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>230</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>126</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">10.435(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-7506.442</td>
<td>126</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.468</td>
<td>counter_2_s1/Q</td>
<td>counter_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>14.489</td>
</tr>
<tr>
<td>2</td>
<td>5.468</td>
<td>counter_2_s1/Q</td>
<td>counter_28_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>14.489</td>
</tr>
<tr>
<td>3</td>
<td>5.525</td>
<td>counter_2_s1/Q</td>
<td>counter_23_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.020</td>
<td>14.431</td>
</tr>
<tr>
<td>4</td>
<td>5.576</td>
<td>counter_2_s1/Q</td>
<td>counter_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>14.367</td>
</tr>
<tr>
<td>5</td>
<td>5.663</td>
<td>counter_2_s1/Q</td>
<td>counter_32_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>14.302</td>
</tr>
<tr>
<td>6</td>
<td>5.663</td>
<td>counter_2_s1/Q</td>
<td>counter_32_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>14.302</td>
</tr>
<tr>
<td>7</td>
<td>5.682</td>
<td>counter_2_s1/Q</td>
<td>counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>14.241</td>
</tr>
<tr>
<td>8</td>
<td>5.708</td>
<td>counter_2_s1/Q</td>
<td>counter_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>14.215</td>
</tr>
<tr>
<td>9</td>
<td>5.708</td>
<td>counter_2_s1/Q</td>
<td>counter_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>14.215</td>
</tr>
<tr>
<td>10</td>
<td>5.717</td>
<td>counter_2_s1/Q</td>
<td>counter_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.004</td>
<td>14.215</td>
</tr>
<tr>
<td>11</td>
<td>5.751</td>
<td>counter_2_s1/Q</td>
<td>counter_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.036</td>
<td>14.221</td>
</tr>
<tr>
<td>12</td>
<td>5.758</td>
<td>counter_2_s1/Q</td>
<td>counter_16_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>14.169</td>
</tr>
<tr>
<td>13</td>
<td>5.826</td>
<td>counter_2_s1/Q</td>
<td>counter_24_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.032</td>
<td>14.142</td>
</tr>
<tr>
<td>14</td>
<td>5.838</td>
<td>counter_2_s1/Q</td>
<td>counter_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.034</td>
<td>14.132</td>
</tr>
<tr>
<td>15</td>
<td>5.838</td>
<td>counter_2_s1/Q</td>
<td>counter_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.034</td>
<td>14.132</td>
</tr>
<tr>
<td>16</td>
<td>5.878</td>
<td>counter_2_s1/Q</td>
<td>counter_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>14.087</td>
</tr>
<tr>
<td>17</td>
<td>5.915</td>
<td>counter_2_s1/Q</td>
<td>counter_31_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.023</td>
<td>14.044</td>
</tr>
<tr>
<td>18</td>
<td>5.938</td>
<td>counter_2_s1/Q</td>
<td>counter_26_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.039</td>
<td>14.037</td>
</tr>
<tr>
<td>19</td>
<td>5.939</td>
<td>counter_2_s1/Q</td>
<td>counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.004</td>
<td>13.994</td>
</tr>
<tr>
<td>20</td>
<td>5.944</td>
<td>counter_2_s1/Q</td>
<td>counter_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.032</td>
<td>14.024</td>
</tr>
<tr>
<td>21</td>
<td>5.960</td>
<td>counter_2_s1/Q</td>
<td>counter_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>13.976</td>
</tr>
<tr>
<td>22</td>
<td>5.987</td>
<td>counter_2_s1/Q</td>
<td>counter_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>13.956</td>
</tr>
<tr>
<td>23</td>
<td>5.987</td>
<td>counter_2_s1/Q</td>
<td>counter_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>13.956</td>
</tr>
<tr>
<td>24</td>
<td>5.998</td>
<td>counter_2_s1/Q</td>
<td>counter_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>13.929</td>
</tr>
<tr>
<td>25</td>
<td>6.004</td>
<td>counter_2_s1/Q</td>
<td>counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>13.957</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.338</td>
<td>rLED_6_s0/Q</td>
<td>rLED_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>2</td>
<td>0.338</td>
<td>rLED_7_s0/Q</td>
<td>rLED_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>3</td>
<td>0.338</td>
<td>rLED_1_s0/Q</td>
<td>rLED_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>4</td>
<td>0.338</td>
<td>rLED_2_s0/Q</td>
<td>rLED_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>5</td>
<td>0.368</td>
<td>rLED_0_s0/Q</td>
<td>rLED_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.385</td>
</tr>
<tr>
<td>6</td>
<td>0.372</td>
<td>rLED_4_s0/Q</td>
<td>rLED_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.385</td>
</tr>
<tr>
<td>7</td>
<td>0.373</td>
<td>rLED_3_s0/Q</td>
<td>rLED_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.386</td>
</tr>
<tr>
<td>8</td>
<td>0.377</td>
<td>rLED_5_s0/Q</td>
<td>rLED_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>9</td>
<td>0.980</td>
<td>counter_30_s1/Q</td>
<td>counter_30_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.005</td>
</tr>
<tr>
<td>10</td>
<td>0.980</td>
<td>counter_30_s1/Q</td>
<td>counter_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.005</td>
</tr>
<tr>
<td>11</td>
<td>1.027</td>
<td>counter_30_s1/Q</td>
<td>counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.036</td>
</tr>
<tr>
<td>12</td>
<td>1.061</td>
<td>counter_30_s1/Q</td>
<td>counter_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.078</td>
</tr>
<tr>
<td>13</td>
<td>1.061</td>
<td>counter_30_s1/Q</td>
<td>counter_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>1.078</td>
</tr>
<tr>
<td>14</td>
<td>1.095</td>
<td>counter_21_s0/Q</td>
<td>counter_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.104</td>
</tr>
<tr>
<td>15</td>
<td>1.098</td>
<td>counter_21_s0/Q</td>
<td>counter_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.008</td>
<td>1.103</td>
</tr>
<tr>
<td>16</td>
<td>1.111</td>
<td>counter_21_s0/Q</td>
<td>counter_20_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.119</td>
</tr>
<tr>
<td>17</td>
<td>1.121</td>
<td>counter_30_s1/Q</td>
<td>counter_22_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.141</td>
</tr>
<tr>
<td>18</td>
<td>1.121</td>
<td>counter_30_s1/Q</td>
<td>counter_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.141</td>
</tr>
<tr>
<td>19</td>
<td>1.130</td>
<td>counter_30_s1/Q</td>
<td>counter_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>1.117</td>
</tr>
<tr>
<td>20</td>
<td>1.139</td>
<td>counter_30_s1/Q</td>
<td>counter_25_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.146</td>
</tr>
<tr>
<td>21</td>
<td>1.139</td>
<td>counter_30_s1/Q</td>
<td>counter_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>1.146</td>
</tr>
<tr>
<td>22</td>
<td>1.176</td>
<td>counter_30_s1/Q</td>
<td>counter_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.197</td>
</tr>
<tr>
<td>23</td>
<td>1.176</td>
<td>counter_30_s1/Q</td>
<td>counter_14_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.197</td>
</tr>
<tr>
<td>24</td>
<td>1.189</td>
<td>counter_21_s0/Q</td>
<td>counter_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.193</td>
</tr>
<tr>
<td>25</td>
<td>1.195</td>
<td>counter_21_s0/Q</td>
<td>counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.205</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.926</td>
<td>counter_2_s1/Q</td>
<td>counter_20_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.004</td>
<td>10.722</td>
</tr>
<tr>
<td>2</td>
<td>9.414</td>
<td>counter_2_s1/Q</td>
<td>counter_20_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>10.236</td>
</tr>
<tr>
<td>3</td>
<td>11.941</td>
<td>counter_2_s1/Q</td>
<td>counter_19_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.004</td>
<td>7.708</td>
</tr>
<tr>
<td>4</td>
<td>11.969</td>
<td>counter_2_s1/Q</td>
<td>counter_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>7.681</td>
</tr>
<tr>
<td>5</td>
<td>14.528</td>
<td>counter_2_s1/Q</td>
<td>counter_32_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>5.154</td>
</tr>
<tr>
<td>6</td>
<td>14.533</td>
<td>counter_2_s1/Q</td>
<td>counter_32_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>5.149</td>
</tr>
<tr>
<td>7</td>
<td>14.699</td>
<td>counter_2_s1/Q</td>
<td>counter_29_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.044</td>
<td>4.997</td>
</tr>
<tr>
<td>8</td>
<td>14.731</td>
<td>counter_2_s1/Q</td>
<td>counter_29_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.044</td>
<td>4.965</td>
</tr>
<tr>
<td>9</td>
<td>14.754</td>
<td>counter_2_s1/Q</td>
<td>counter_18_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.006</td>
<td>4.904</td>
</tr>
<tr>
<td>10</td>
<td>14.974</td>
<td>counter_2_s1/Q</td>
<td>counter_18_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>4.686</td>
</tr>
<tr>
<td>11</td>
<td>15.635</td>
<td>counter_2_s1/Q</td>
<td>counter_5_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>4.025</td>
</tr>
<tr>
<td>12</td>
<td>15.824</td>
<td>counter_2_s1/Q</td>
<td>counter_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>3.836</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.303</td>
<td>counter_18_s1/Q</td>
<td>counter_19_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.247</td>
</tr>
<tr>
<td>2</td>
<td>1.319</td>
<td>counter_17_s1/Q</td>
<td>counter_18_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>1.243</td>
</tr>
<tr>
<td>3</td>
<td>1.320</td>
<td>counter_18_s1/Q</td>
<td>counter_19_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.263</td>
</tr>
<tr>
<td>4</td>
<td>1.372</td>
<td>counter_28_s1/Q</td>
<td>counter_29_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.331</td>
</tr>
<tr>
<td>5</td>
<td>1.380</td>
<td>counter_19_s1/Q</td>
<td>counter_20_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>1.328</td>
</tr>
<tr>
<td>6</td>
<td>1.390</td>
<td>counter_32_s1/Q</td>
<td>counter_32_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.337</td>
</tr>
<tr>
<td>7</td>
<td>1.393</td>
<td>counter_32_s1/Q</td>
<td>counter_32_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.340</td>
</tr>
<tr>
<td>8</td>
<td>1.409</td>
<td>counter_28_s1/Q</td>
<td>counter_29_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.368</td>
</tr>
<tr>
<td>9</td>
<td>1.447</td>
<td>counter_4_s1/Q</td>
<td>counter_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.401</td>
</tr>
<tr>
<td>10</td>
<td>1.468</td>
<td>counter_17_s1/Q</td>
<td>counter_18_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.025</td>
<td>1.390</td>
</tr>
<tr>
<td>11</td>
<td>1.546</td>
<td>counter_4_s1/Q</td>
<td>counter_5_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.500</td>
</tr>
<tr>
<td>12</td>
<td>1.614</td>
<td>counter_19_s1/Q</td>
<td>counter_20_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.561</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_29_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_29_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_17_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.489</td>
<td>8.739</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.492</td>
<td>8.742</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_26_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.493</td>
<td>8.743</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.495</td>
<td>8.745</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td>8</td>
<td>8.495</td>
<td>8.745</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.495</td>
<td>8.745</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_30_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.495</td>
<td>8.745</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_15_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>16.184</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td>n78_s1/I2</td>
</tr>
<tr>
<td>16.700</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C11[1][B]</td>
<td style=" background: #97FFFF;">n78_s1/F</td>
</tr>
<tr>
<td>17.103</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td style=" font-weight:bold;">counter_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.634</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>counter_28_s0/CLK</td>
</tr>
<tr>
<td>22.570</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C11[1][A]</td>
<td>counter_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.610, 59.425%; route: 5.496, 37.935%; tC2Q: 0.382, 2.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.914%; route: 1.951, 74.086%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>16.184</td>
<td>1.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[1][B]</td>
<td>n78_s1/I2</td>
</tr>
<tr>
<td>16.700</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C11[1][B]</td>
<td style=" background: #97FFFF;">n78_s1/F</td>
</tr>
<tr>
<td>17.103</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">counter_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.634</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>counter_28_s1/CLK</td>
</tr>
<tr>
<td>22.570</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>counter_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.610, 59.425%; route: 5.496, 37.935%; tC2Q: 0.382, 2.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.914%; route: 1.951, 74.086%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.971</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[2][B]</td>
<td>n83_s1/I2</td>
</tr>
<tr>
<td>16.432</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C5[2][B]</td>
<td style=" background: #97FFFF;">n83_s1/F</td>
</tr>
<tr>
<td>17.045</td>
<td>0.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td style=" font-weight:bold;">counter_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.634</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>counter_23_s1/CLK</td>
</tr>
<tr>
<td>22.570</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C3[0][A]</td>
<td>counter_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.555, 59.281%; route: 5.494, 38.068%; tC2Q: 0.382, 2.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.914%; route: 1.951, 74.086%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.842</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n98_s1/I2</td>
</tr>
<tr>
<td>16.369</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>16.981</td>
<td>0.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td style=" font-weight:bold;">counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>22.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[2][A]</td>
<td>counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.620, 59.997%; route: 5.365, 37.341%; tC2Q: 0.382, 2.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>n74_s1/I2</td>
</tr>
<tr>
<td>16.494</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C7[0][A]</td>
<td style=" background: #97FFFF;">n74_s1/F</td>
</tr>
<tr>
<td>16.916</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" font-weight:bold;">counter_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.643</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>counter_32_s0/CLK</td>
</tr>
<tr>
<td>22.579</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>counter_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.620, 60.269%; route: 5.300, 37.056%; tC2Q: 0.382, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.822%; route: 1.961, 74.178%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_32_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.967</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C7[0][A]</td>
<td>n74_s1/I2</td>
</tr>
<tr>
<td>16.494</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C7[0][A]</td>
<td style=" background: #97FFFF;">n74_s1/F</td>
</tr>
<tr>
<td>16.916</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" font-weight:bold;">counter_32_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.643</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>counter_32_s1/CLK</td>
</tr>
<tr>
<td>22.579</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>counter_32_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.620, 60.269%; route: 5.300, 37.056%; tC2Q: 0.382, 2.674%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.822%; route: 1.961, 74.178%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.587</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[1][B]</td>
<td>n106_s2/I2</td>
</tr>
<tr>
<td>15.850</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C2[1][B]</td>
<td style=" background: #97FFFF;">n106_s2/F</td>
</tr>
<tr>
<td>16.855</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[3][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[3][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>22.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C3[3][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.356, 58.676%; route: 5.502, 38.638%; tC2Q: 0.382, 2.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.842</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>n94_s1/I2</td>
</tr>
<tr>
<td>16.369</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">n94_s1/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>22.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.620, 60.640%; route: 5.213, 36.669%; tC2Q: 0.382, 2.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.842</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][B]</td>
<td>n94_s1/I2</td>
</tr>
<tr>
<td>16.369</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C10[0][B]</td>
<td style=" background: #97FFFF;">n94_s1/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">counter_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>counter_12_s1/CLK</td>
</tr>
<tr>
<td>22.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>counter_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.620, 60.640%; route: 5.213, 36.669%; tC2Q: 0.382, 2.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.842</td>
<td>1.118</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>n98_s1/I2</td>
</tr>
<tr>
<td>16.369</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>16.829</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[3][A]</td>
<td style=" font-weight:bold;">counter_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.610</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[3][A]</td>
<td>counter_8_s1/CLK</td>
</tr>
<tr>
<td>22.546</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C8[3][A]</td>
<td>counter_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.620, 60.640%; route: 5.213, 36.669%; tC2Q: 0.382, 2.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.149%; route: 1.928, 73.851%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.586</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.971</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[2][B]</td>
<td>n83_s1/I2</td>
</tr>
<tr>
<td>16.432</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C5[2][B]</td>
<td style=" background: #97FFFF;">n83_s1/F</td>
</tr>
<tr>
<td>16.835</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td style=" font-weight:bold;">counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.650</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>22.586</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C5[2][A]</td>
<td>counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.555, 60.156%; route: 5.284, 37.154%; tC2Q: 0.382, 2.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.755%; route: 1.967, 74.245%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.641</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>n90_s1/I2</td>
</tr>
<tr>
<td>16.157</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C8[0][A]</td>
<td style=" background: #97FFFF;">n90_s1/F</td>
</tr>
<tr>
<td>16.782</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td style=" font-weight:bold;">counter_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>counter_16_s1/CLK</td>
</tr>
<tr>
<td>22.541</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C7[3][A]</td>
<td>counter_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.610, 60.768%; route: 5.176, 36.533%; tC2Q: 0.382, 2.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.777</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[3][A]</td>
<td>n82_s1/I2</td>
</tr>
<tr>
<td>16.299</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C2[3][A]</td>
<td style=" background: #97FFFF;">n82_s1/F</td>
</tr>
<tr>
<td>16.756</td>
<td>0.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C2[2][A]</td>
<td style=" font-weight:bold;">counter_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C2[2][A]</td>
<td>counter_24_s1/CLK</td>
</tr>
<tr>
<td>22.582</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C2[2][A]</td>
<td>counter_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.615, 60.916%; route: 5.145, 36.380%; tC2Q: 0.382, 2.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.882</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[2][A]</td>
<td>n91_s1/I2</td>
</tr>
<tr>
<td>16.344</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C10[2][A]</td>
<td style=" background: #97FFFF;">n91_s1/F</td>
</tr>
<tr>
<td>16.746</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[2][B]</td>
<td style=" font-weight:bold;">counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[2][B]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>22.584</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C10[2][B]</td>
<td>counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.555, 60.534%; route: 5.195, 36.759%; tC2Q: 0.382, 2.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.882</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[2][A]</td>
<td>n91_s1/I2</td>
</tr>
<tr>
<td>16.344</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C10[2][A]</td>
<td style=" background: #97FFFF;">n91_s1/F</td>
</tr>
<tr>
<td>16.746</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td style=" font-weight:bold;">counter_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>counter_15_s1/CLK</td>
</tr>
<tr>
<td>22.584</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C10[1][A]</td>
<td>counter_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.555, 60.534%; route: 5.195, 36.759%; tC2Q: 0.382, 2.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.579</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.777</td>
<td>1.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[3][A]</td>
<td>n82_s1/I2</td>
</tr>
<tr>
<td>16.299</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C2[3][A]</td>
<td style=" background: #97FFFF;">n82_s1/F</td>
</tr>
<tr>
<td>16.701</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[1][A]</td>
<td style=" font-weight:bold;">counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.643</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C2[1][A]</td>
<td>counter_24_s0/CLK</td>
</tr>
<tr>
<td>22.579</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C2[1][A]</td>
<td>counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.615, 61.154%; route: 5.090, 36.131%; tC2Q: 0.382, 2.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.822%; route: 1.961, 74.178%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.709</td>
<td>0.984</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][B]</td>
<td>n75_s1/I2</td>
</tr>
<tr>
<td>16.235</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C8[1][B]</td>
<td style=" background: #97FFFF;">n75_s1/F</td>
</tr>
<tr>
<td>16.658</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td style=" font-weight:bold;">counter_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>counter_31_s1/CLK</td>
</tr>
<tr>
<td>22.573</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C7[1][A]</td>
<td>counter_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.620, 61.380%; route: 5.041, 35.897%; tC2Q: 0.382, 2.724%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.889%; route: 1.954, 74.111%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.776</td>
<td>1.051</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C6[2][B]</td>
<td>n80_s1/I2</td>
</tr>
<tr>
<td>16.039</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C6[2][B]</td>
<td style=" background: #97FFFF;">n80_s1/F</td>
</tr>
<tr>
<td>16.651</td>
<td>0.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C5[1][B]</td>
<td style=" font-weight:bold;">counter_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.653</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C5[1][B]</td>
<td>counter_26_s1/CLK</td>
</tr>
<tr>
<td>22.589</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C5[1][B]</td>
<td>counter_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.356, 59.528%; route: 5.299, 37.747%; tC2Q: 0.382, 2.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.730%; route: 1.970, 74.270%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.587</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[1][B]</td>
<td>n106_s2/I2</td>
</tr>
<tr>
<td>15.850</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C2[1][B]</td>
<td style=" background: #97FFFF;">n106_s2/F</td>
</tr>
<tr>
<td>16.608</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][B]</td>
<td style=" font-weight:bold;">counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.610</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][B]</td>
<td>counter_0_s1/CLK</td>
</tr>
<tr>
<td>22.546</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C2[1][B]</td>
<td>counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.356, 59.714%; route: 5.255, 37.552%; tC2Q: 0.382, 2.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.149%; route: 1.928, 73.851%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.709</td>
<td>0.984</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][B]</td>
<td>n75_s1/I2</td>
</tr>
<tr>
<td>16.235</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C8[1][B]</td>
<td style=" background: #97FFFF;">n75_s1/F</td>
</tr>
<tr>
<td>16.638</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td style=" font-weight:bold;">counter_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.646</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>counter_31_s0/CLK</td>
</tr>
<tr>
<td>22.582</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[1][A]</td>
<td>counter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.620, 61.467%; route: 5.021, 35.805%; tC2Q: 0.382, 2.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.797%; route: 1.963, 74.203%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.590</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.641</td>
<td>0.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>n90_s1/I2</td>
</tr>
<tr>
<td>16.157</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C8[0][A]</td>
<td style=" background: #97FFFF;">n90_s1/F</td>
</tr>
<tr>
<td>16.590</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>counter_16_s0/CLK</td>
</tr>
<tr>
<td>22.550</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.610, 61.605%; route: 4.984, 35.659%; tC2Q: 0.382, 2.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.650</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>n101_s1/I2</td>
</tr>
<tr>
<td>16.147</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">n101_s1/F</td>
</tr>
<tr>
<td>16.570</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" font-weight:bold;">counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>22.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.591, 61.558%; route: 4.983, 35.701%; tC2Q: 0.382, 2.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.650</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[3][A]</td>
<td>n101_s1/I2</td>
</tr>
<tr>
<td>16.147</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C10[3][A]</td>
<td style=" background: #97FFFF;">n101_s1/F</td>
</tr>
<tr>
<td>16.570</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">counter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>counter_5_s1/CLK</td>
</tr>
<tr>
<td>22.558</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.591, 61.558%; route: 4.983, 35.701%; tC2Q: 0.382, 2.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.452</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[3][B]</td>
<td>n103_s1/I2</td>
</tr>
<tr>
<td>15.974</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C3[3][B]</td>
<td style=" background: #97FFFF;">n103_s1/F</td>
</tr>
<tr>
<td>16.542</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td style=" font-weight:bold;">counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.604</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>counter_3_s1/CLK</td>
</tr>
<tr>
<td>22.541</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.615, 61.850%; route: 4.931, 35.403%; tC2Q: 0.382, 2.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.206%; route: 1.922, 73.794%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.575</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.864</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>12.869</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>counter_20_s11/I0</td>
</tr>
<tr>
<td>13.385</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">counter_20_s11/F</td>
</tr>
<tr>
<td>13.528</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[3][B]</td>
<td>rLED_6_s15/I2</td>
</tr>
<tr>
<td>14.049</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C4[3][B]</td>
<td style=" background: #97FFFF;">rLED_6_s15/F</td>
</tr>
<tr>
<td>14.209</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I0</td>
</tr>
<tr>
<td>14.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>15.642</td>
<td>0.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>n92_s1/I2</td>
</tr>
<tr>
<td>16.169</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">n92_s1/F</td>
</tr>
<tr>
<td>16.571</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.639</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>22.575</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.620, 61.759%; route: 4.955, 35.501%; tC2Q: 0.382, 2.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.865%; route: 1.956, 74.135%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>rLED_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rLED_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>rLED_6_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C6[0][B]</td>
<td style=" font-weight:bold;">rLED_6_s0/Q</td>
</tr>
<tr>
<td>1.735</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" font-weight:bold;">rLED_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>rLED_7_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>rLED_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>rLED_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rLED_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>rLED_7_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C6[2][B]</td>
<td style=" font-weight:bold;">rLED_7_s0/Q</td>
</tr>
<tr>
<td>1.735</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">rLED_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>rLED_0_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>rLED_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>rLED_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rLED_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>rLED_1_s0/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C5[2][A]</td>
<td style=" font-weight:bold;">rLED_1_s0/Q</td>
</tr>
<tr>
<td>1.740</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td style=" font-weight:bold;">rLED_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>rLED_2_s0/CLK</td>
</tr>
<tr>
<td>1.402</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>rLED_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>rLED_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rLED_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[1][B]</td>
<td>rLED_2_s0/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C5[1][B]</td>
<td style=" font-weight:bold;">rLED_2_s0/Q</td>
</tr>
<tr>
<td>1.740</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td style=" font-weight:bold;">rLED_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>rLED_3_s0/CLK</td>
</tr>
<tr>
<td>1.402</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>rLED_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>rLED_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rLED_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][A]</td>
<td>rLED_0_s0/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C6[2][A]</td>
<td style=" font-weight:bold;">rLED_0_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td style=" font-weight:bold;">rLED_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>rLED_1_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C5[2][A]</td>
<td>rLED_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>rLED_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rLED_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>rLED_4_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">rLED_4_s0/Q</td>
</tr>
<tr>
<td>1.762</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td style=" font-weight:bold;">rLED_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>rLED_5_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>rLED_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 62.597%; tC2Q: 0.144, 37.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>rLED_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rLED_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][A]</td>
<td>rLED_3_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C5[0][A]</td>
<td style=" font-weight:bold;">rLED_3_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td style=" font-weight:bold;">rLED_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>rLED_4_s0/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C5[1][A]</td>
<td>rLED_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>rLED_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rLED_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C5[0][B]</td>
<td>rLED_5_s0/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C5[0][B]</td>
<td style=" font-weight:bold;">rLED_5_s0/Q</td>
</tr>
<tr>
<td>1.763</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" font-weight:bold;">rLED_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>rLED_6_s0/CLK</td>
</tr>
<tr>
<td>1.385</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>rLED_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.768</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>n76_s2/I1</td>
</tr>
<tr>
<td>1.972</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>1.975</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td>n76_s1/I3</td>
</tr>
<tr>
<td>2.181</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">n76_s1/F</td>
</tr>
<tr>
<td>2.403</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.558, 55.522%; route: 0.306, 30.448%; tC2Q: 0.141, 14.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.768</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td>n76_s2/I1</td>
</tr>
<tr>
<td>1.972</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>1.975</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[1][B]</td>
<td>n76_s1/I3</td>
</tr>
<tr>
<td>2.181</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C4[1][B]</td>
<td style=" background: #97FFFF;">n76_s1/F</td>
</tr>
<tr>
<td>2.403</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td style=" font-weight:bold;">counter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[1][A]</td>
<td>counter_30_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C4[1][A]</td>
<td>counter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.558, 55.522%; route: 0.306, 30.448%; tC2Q: 0.141, 14.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.027</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.858</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[3][A]</td>
<td>n103_s2/I1</td>
</tr>
<tr>
<td>2.006</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C3[3][A]</td>
<td style=" background: #97FFFF;">n103_s2/F</td>
</tr>
<tr>
<td>2.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[3][B]</td>
<td>n103_s1/I3</td>
</tr>
<tr>
<td>2.207</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C3[3][B]</td>
<td style=" background: #97FFFF;">n103_s1/F</td>
</tr>
<tr>
<td>2.434</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[2][A]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[2][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.407</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C3[2][A]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.494, 47.683%; route: 0.401, 38.707%; tC2Q: 0.141, 13.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.768</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td>n77_s2/I1</td>
</tr>
<tr>
<td>1.972</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">n77_s2/F</td>
</tr>
<tr>
<td>1.975</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][A]</td>
<td>n77_s1/I3</td>
</tr>
<tr>
<td>2.235</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C4[0][A]</td>
<td style=" background: #97FFFF;">n77_s1/F</td>
</tr>
<tr>
<td>2.476</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" font-weight:bold;">counter_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>counter_29_s0/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>counter_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 56.772%; route: 0.325, 30.148%; tC2Q: 0.141, 13.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.768</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td>n77_s2/I1</td>
</tr>
<tr>
<td>1.972</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C4[2][B]</td>
<td style=" background: #97FFFF;">n77_s2/F</td>
</tr>
<tr>
<td>1.975</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][A]</td>
<td>n77_s1/I3</td>
</tr>
<tr>
<td>2.235</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C4[0][A]</td>
<td style=" background: #97FFFF;">n77_s1/F</td>
</tr>
<tr>
<td>2.476</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">counter_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>counter_29_s1/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>counter_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.612, 56.772%; route: 0.325, 30.148%; tC2Q: 0.141, 13.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.388</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[2][A]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C5[2][A]</td>
<td style=" font-weight:bold;">counter_21_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>rLED_6_s14/I2</td>
</tr>
<tr>
<td>1.735</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s14/F</td>
</tr>
<tr>
<td>1.831</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>1.986</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[3][A]</td>
<td>n86_s1/I2</td>
</tr>
<tr>
<td>2.256</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C4[3][A]</td>
<td style=" background: #97FFFF;">n86_s1/F</td>
</tr>
<tr>
<td>2.483</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.388</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.562, 50.906%; route: 0.401, 36.322%; tC2Q: 0.141, 12.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[2][A]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C5[2][A]</td>
<td style=" font-weight:bold;">counter_21_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>rLED_6_s14/I2</td>
</tr>
<tr>
<td>1.735</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s14/F</td>
</tr>
<tr>
<td>1.831</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>2.184</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>n96_s1/I2</td>
</tr>
<tr>
<td>2.330</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">n96_s1/F</td>
</tr>
<tr>
<td>2.482</td>
<td>0.152</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][B]</td>
<td style=" font-weight:bold;">counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[2][B]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.384</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C7[2][B]</td>
<td>counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.438, 39.710%; route: 0.524, 47.507%; tC2Q: 0.141, 12.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[2][A]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C5[2][A]</td>
<td style=" font-weight:bold;">counter_21_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>rLED_6_s14/I2</td>
</tr>
<tr>
<td>1.735</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s14/F</td>
</tr>
<tr>
<td>1.831</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>1.986</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[3][A]</td>
<td>n86_s1/I2</td>
</tr>
<tr>
<td>2.256</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C4[3][A]</td>
<td style=" background: #97FFFF;">n86_s1/F</td>
</tr>
<tr>
<td>2.498</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][B]</td>
<td style=" font-weight:bold;">counter_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][B]</td>
<td>counter_20_s1/CLK</td>
</tr>
<tr>
<td>1.387</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C4[0][B]</td>
<td>counter_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.562, 50.223%; route: 0.416, 37.176%; tC2Q: 0.141, 12.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.960</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>n84_s2/I1</td>
</tr>
<tr>
<td>2.108</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">n84_s2/F</td>
</tr>
<tr>
<td>2.111</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>n84_s1/I3</td>
</tr>
<tr>
<td>2.317</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">n84_s1/F</td>
</tr>
<tr>
<td>2.539</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td style=" font-weight:bold;">counter_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>counter_22_s1/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C4[1][A]</td>
<td>counter_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.502, 43.996%; route: 0.498, 43.646%; tC2Q: 0.141, 12.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.960</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td>n84_s2/I1</td>
</tr>
<tr>
<td>2.108</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C4[3][A]</td>
<td style=" background: #97FFFF;">n84_s2/F</td>
</tr>
<tr>
<td>2.111</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[1][B]</td>
<td>n84_s1/I3</td>
</tr>
<tr>
<td>2.317</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C4[1][B]</td>
<td style=" background: #97FFFF;">n84_s1/F</td>
</tr>
<tr>
<td>2.539</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td style=" font-weight:bold;">counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C4[0][A]</td>
<td>counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.502, 43.996%; route: 0.498, 43.646%; tC2Q: 0.141, 12.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.858</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[3][A]</td>
<td>n103_s2/I1</td>
</tr>
<tr>
<td>2.006</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C3[3][A]</td>
<td style=" background: #97FFFF;">n103_s2/F</td>
</tr>
<tr>
<td>2.009</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[3][B]</td>
<td>n103_s1/I3</td>
</tr>
<tr>
<td>2.207</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C3[3][B]</td>
<td style=" background: #97FFFF;">n103_s1/F</td>
</tr>
<tr>
<td>2.515</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td style=" font-weight:bold;">counter_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>counter_3_s1/CLK</td>
</tr>
<tr>
<td>1.385</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C3[1][B]</td>
<td>counter_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.494, 44.226%; route: 0.482, 43.151%; tC2Q: 0.141, 12.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.962</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[0][A]</td>
<td>n81_s2/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C3[0][A]</td>
<td style=" background: #97FFFF;">n81_s2/F</td>
</tr>
<tr>
<td>2.169</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[3][A]</td>
<td>n81_s1/I3</td>
</tr>
<tr>
<td>2.317</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C3[3][A]</td>
<td style=" background: #97FFFF;">n81_s1/F</td>
</tr>
<tr>
<td>2.544</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td style=" font-weight:bold;">counter_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[2][B]</td>
<td>counter_25_s1/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C3[2][B]</td>
<td>counter_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.500, 43.630%; route: 0.505, 44.066%; tC2Q: 0.141, 12.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.405</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.962</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[0][A]</td>
<td>n81_s2/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C3[0][A]</td>
<td style=" background: #97FFFF;">n81_s2/F</td>
</tr>
<tr>
<td>2.169</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[3][A]</td>
<td>n81_s1/I3</td>
</tr>
<tr>
<td>2.317</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C3[3][A]</td>
<td style=" background: #97FFFF;">n81_s1/F</td>
</tr>
<tr>
<td>2.544</td>
<td>0.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[0][B]</td>
<td style=" font-weight:bold;">counter_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[0][B]</td>
<td>counter_25_s0/CLK</td>
</tr>
<tr>
<td>1.405</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C3[0][B]</td>
<td>counter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.500, 43.630%; route: 0.505, 44.066%; tC2Q: 0.141, 12.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.966</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[3][A]</td>
<td>n92_s2/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C7[3][A]</td>
<td style=" background: #97FFFF;">n92_s2/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>n92_s1/I3</td>
</tr>
<tr>
<td>2.373</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">n92_s1/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.552, 46.115%; route: 0.504, 42.105%; tC2Q: 0.141, 11.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td>counter_30_s1/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C4[0][B]</td>
<td style=" font-weight:bold;">counter_30_s1/Q</td>
</tr>
<tr>
<td>1.605</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[3][A]</td>
<td>n8_s6/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>37</td>
<td>R20C4[3][A]</td>
<td style=" background: #97FFFF;">n8_s6/F</td>
</tr>
<tr>
<td>1.966</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[3][A]</td>
<td>n92_s2/I1</td>
</tr>
<tr>
<td>2.164</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C7[3][A]</td>
<td style=" background: #97FFFF;">n92_s2/F</td>
</tr>
<tr>
<td>2.167</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>n92_s1/I3</td>
</tr>
<tr>
<td>2.373</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">n92_s1/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td style=" font-weight:bold;">counter_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>counter_14_s1/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C7[0][A]</td>
<td>counter_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.552, 46.115%; route: 0.504, 42.105%; tC2Q: 0.141, 11.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[2][A]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C5[2][A]</td>
<td style=" font-weight:bold;">counter_21_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>rLED_6_s14/I2</td>
</tr>
<tr>
<td>1.735</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s14/F</td>
</tr>
<tr>
<td>1.831</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>2.184</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>n96_s1/I2</td>
</tr>
<tr>
<td>2.330</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">n96_s1/F</td>
</tr>
<tr>
<td>2.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td style=" font-weight:bold;">counter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>counter_10_s1/CLK</td>
</tr>
<tr>
<td>1.383</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C7[0][B]</td>
<td>counter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.438, 36.714%; route: 0.614, 51.467%; tC2Q: 0.141, 11.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.389</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[2][A]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C5[2][A]</td>
<td style=" font-weight:bold;">counter_21_s0/Q</td>
</tr>
<tr>
<td>1.589</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>rLED_6_s14/I2</td>
</tr>
<tr>
<td>1.735</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s14/F</td>
</tr>
<tr>
<td>1.831</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td>rLED_6_s5/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>34</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">rLED_6_s5/F</td>
</tr>
<tr>
<td>2.082</td>
<td>0.105</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td>n104_s1/I2</td>
</tr>
<tr>
<td>2.342</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">n104_s1/F</td>
</tr>
<tr>
<td>2.584</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.389</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C2[0][B]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.552, 45.809%; route: 0.512, 42.490%; tC2Q: 0.141, 11.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.338</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>12.728</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>13.336</td>
<td>0.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[0][B]</td>
<td style=" font-weight:bold;">counter_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.610</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][B]</td>
<td>counter_20_s1/CLK</td>
</tr>
<tr>
<td>22.263</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C4[0][B]</td>
<td>counter_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.404, 59.723%; route: 3.936, 36.710%; tC2Q: 0.382, 3.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.149%; route: 1.928, 73.851%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>10.126</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.286</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td>counter_19_s11/I0</td>
</tr>
<tr>
<td>10.748</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">counter_19_s11/F</td>
</tr>
<tr>
<td>10.890</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I2</td>
</tr>
<tr>
<td>11.351</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>11.679</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>12.195</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>12.358</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>n224_s0/I0</td>
</tr>
<tr>
<td>12.738</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">n224_s0/F</td>
</tr>
<tr>
<td>12.850</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>22.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.394, 62.462%; route: 3.460, 33.801%; tC2Q: 0.382, 3.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.263</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.600</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>9.990</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>10.321</td>
<td>0.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td style=" font-weight:bold;">counter_19_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.610</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>counter_19_s1/CLK</td>
</tr>
<tr>
<td>22.263</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>counter_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.439, 57.590%; route: 2.886, 37.447%; tC2Q: 0.382, 4.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.149%; route: 1.928, 73.851%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.536</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.676</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][B]</td>
<td>counter_18_s11/I0</td>
</tr>
<tr>
<td>8.203</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][B]</td>
<td style=" background: #97FFFF;">counter_18_s11/F</td>
</tr>
<tr>
<td>8.208</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I2</td>
</tr>
<tr>
<td>8.724</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>8.886</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>9.403</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>9.793</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>n228_s0/I0</td>
</tr>
<tr>
<td>10.183</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" background: #97FFFF;">n228_s0/F</td>
</tr>
<tr>
<td>10.295</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][B]</td>
<td style=" font-weight:bold;">counter_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[0][B]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>22.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C6[0][B]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.439, 57.787%; route: 2.860, 37.234%; tC2Q: 0.382, 4.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_32_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.643</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>n6_s3/I0</td>
</tr>
<tr>
<td>6.905</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">n6_s3/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>n173_s1/I1</td>
</tr>
<tr>
<td>7.650</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">n173_s1/F</td>
</tr>
<tr>
<td>7.767</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" font-weight:bold;">counter_32_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.643</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>counter_32_s1/CLK</td>
</tr>
<tr>
<td>22.296</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>counter_32_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.211, 42.906%; route: 2.560, 49.673%; tC2Q: 0.382, 7.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.822%; route: 1.961, 74.178%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.643</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>n6_s3/I0</td>
</tr>
<tr>
<td>6.905</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">n6_s3/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td>n175_s0/I0</td>
</tr>
<tr>
<td>7.650</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td style=" background: #97FFFF;">n175_s0/F</td>
</tr>
<tr>
<td>7.763</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" font-weight:bold;">counter_32_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.643</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>counter_32_s0/CLK</td>
</tr>
<tr>
<td>22.296</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>counter_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.211, 42.947%; route: 2.555, 49.624%; tC2Q: 0.382, 7.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.822%; route: 1.961, 74.178%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.799</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[3][B]</td>
<td>n9_s4/I1</td>
</tr>
<tr>
<td>7.064</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C5[3][B]</td>
<td style=" background: #97FFFF;">n9_s4/F</td>
</tr>
<tr>
<td>7.209</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[3][A]</td>
<td>n188_s0/I0</td>
</tr>
<tr>
<td>7.499</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C5[3][A]</td>
<td style=" background: #97FFFF;">n188_s0/F</td>
</tr>
<tr>
<td>7.611</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" font-weight:bold;">counter_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>counter_29_s0/CLK</td>
</tr>
<tr>
<td>22.310</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>counter_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.114, 42.296%; route: 2.501, 50.050%; tC2Q: 0.382, 7.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.310</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.799</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[3][B]</td>
<td>n9_s4/I1</td>
</tr>
<tr>
<td>7.064</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C5[3][B]</td>
<td style=" background: #97FFFF;">n9_s4/F</td>
</tr>
<tr>
<td>7.071</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>n186_s1/I1</td>
</tr>
<tr>
<td>7.461</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">n186_s1/F</td>
</tr>
<tr>
<td>7.579</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">counter_29_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.657</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>counter_29_s1/CLK</td>
</tr>
<tr>
<td>22.310</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>counter_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.214, 44.587%; route: 2.369, 47.709%; tC2Q: 0.382, 7.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>7.400</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>7.518</td>
<td>0.118</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" font-weight:bold;">counter_18_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>22.272</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>counter_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.354, 47.999%; route: 2.168, 44.201%; tC2Q: 0.382, 7.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.526</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td>n25_s6/I1</td>
</tr>
<tr>
<td>6.043</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">n25_s6/F</td>
</tr>
<tr>
<td>6.440</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I1</td>
</tr>
<tr>
<td>6.855</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>6.860</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td>n232_s0/I0</td>
</tr>
<tr>
<td>7.188</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">n232_s0/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>22.274</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.301, 49.106%; route: 2.003, 42.731%; tC2Q: 0.382, 8.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.635</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.139</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][B]</td>
<td>n33_s4/I1</td>
</tr>
<tr>
<td>5.655</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C8[1][B]</td>
<td style=" background: #97FFFF;">n33_s4/F</td>
</tr>
<tr>
<td>6.010</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>n282_s1/I1</td>
</tr>
<tr>
<td>6.338</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">n282_s1/F</td>
</tr>
<tr>
<td>6.639</td>
<td>0.301</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">counter_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>counter_5_s1/CLK</td>
</tr>
<tr>
<td>22.274</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.886, 46.863%; route: 1.756, 43.634%; tC2Q: 0.382, 9.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.614</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[3][A]</td>
<td>counter_2_s1/CLK</td>
</tr>
<tr>
<td>2.996</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C2[3][A]</td>
<td style=" font-weight:bold;">counter_2_s1/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[2][B]</td>
<td>n36_s6/I0</td>
</tr>
<tr>
<td>3.662</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R18C2[2][B]</td>
<td style=" background: #97FFFF;">n36_s6/F</td>
</tr>
<tr>
<td>4.148</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>n34_s5/I2</td>
</tr>
<tr>
<td>4.664</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">n34_s5/F</td>
</tr>
<tr>
<td>5.139</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][B]</td>
<td>n33_s4/I1</td>
</tr>
<tr>
<td>5.655</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C8[1][B]</td>
<td style=" background: #97FFFF;">n33_s4/F</td>
</tr>
<tr>
<td>6.010</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td>n284_s0/I0</td>
</tr>
<tr>
<td>6.338</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td style=" background: #97FFFF;">n284_s0/F</td>
</tr>
<tr>
<td>6.450</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" font-weight:bold;">counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>22.274</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.112%; route: 1.931, 73.888%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.886, 49.169%; route: 1.568, 40.860%; tC2Q: 0.382, 9.971%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I0</td>
</tr>
<tr>
<td>1.734</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>1.832</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>2.086</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>n228_s0/I0</td>
</tr>
<tr>
<td>2.547</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" background: #97FFFF;">n228_s0/F</td>
</tr>
<tr>
<td>2.625</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[0][B]</td>
<td style=" font-weight:bold;">counter_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[0][B]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C6[0][B]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.660, 52.927%; route: 0.446, 35.766%; tC2Q: 0.141, 11.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td>counter_17_s1/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td style=" font-weight:bold;">counter_17_s1/Q</td>
</tr>
<tr>
<td>1.609</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>n21_s6/I0</td>
</tr>
<tr>
<td>1.755</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C9[1][A]</td>
<td style=" background: #97FFFF;">n21_s6/F</td>
</tr>
<tr>
<td>2.097</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I0</td>
</tr>
<tr>
<td>2.357</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>2.363</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td>n232_s0/I0</td>
</tr>
<tr>
<td>2.567</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">n232_s0/F</td>
</tr>
<tr>
<td>2.645</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.610, 49.075%; route: 0.492, 39.582%; tC2Q: 0.141, 11.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.641</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>1.519</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td style=" font-weight:bold;">counter_18_s1/Q</td>
</tr>
<tr>
<td>1.588</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C5[0][A]</td>
<td>n19_s8/I0</td>
</tr>
<tr>
<td>1.734</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R16C5[0][A]</td>
<td style=" background: #97FFFF;">n19_s8/F</td>
</tr>
<tr>
<td>1.832</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][B]</td>
<td>n19_s9/I2</td>
</tr>
<tr>
<td>2.086</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[2][B]</td>
<td style=" background: #97FFFF;">n19_s9/F</td>
</tr>
<tr>
<td>2.189</td>
<td>0.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td>n226_s1/I1</td>
</tr>
<tr>
<td>2.449</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">n226_s1/F</td>
</tr>
<tr>
<td>2.641</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td style=" font-weight:bold;">counter_19_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>counter_19_s1/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>counter_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.660, 52.257%; route: 0.462, 36.580%; tC2Q: 0.141, 11.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>counter_28_s1/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">counter_28_s1/Q</td>
</tr>
<tr>
<td>1.598</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][B]</td>
<td>n10_s6/I0</td>
</tr>
<tr>
<td>1.852</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C11[0][B]</td>
<td style=" background: #97FFFF;">n10_s6/F</td>
</tr>
<tr>
<td>2.211</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[3][B]</td>
<td>n9_s4/I0</td>
</tr>
<tr>
<td>2.409</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C5[3][B]</td>
<td style=" background: #97FFFF;">n9_s4/F</td>
</tr>
<tr>
<td>2.496</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[3][A]</td>
<td>n188_s0/I0</td>
</tr>
<tr>
<td>2.644</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C5[3][A]</td>
<td style=" background: #97FFFF;">n188_s0/F</td>
</tr>
<tr>
<td>2.722</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td style=" font-weight:bold;">counter_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>counter_29_s0/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[2][B]</td>
<td>counter_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 45.079%; route: 0.590, 44.328%; tC2Q: 0.141, 10.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>counter_19_s1/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C6[2][A]</td>
<td style=" font-weight:bold;">counter_19_s1/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I0</td>
</tr>
<tr>
<td>1.844</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>2.018</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>2.272</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>2.370</td>
<td>0.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td>n224_s0/I0</td>
</tr>
<tr>
<td>2.624</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C4[0][B]</td>
<td style=" background: #97FFFF;">n224_s0/F</td>
</tr>
<tr>
<td>2.702</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C4[1][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.768, 57.831%; route: 0.419, 31.551%; tC2Q: 0.141, 10.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_32_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>counter_32_s1/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" font-weight:bold;">counter_32_s1/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>n6_s5/I0</td>
</tr>
<tr>
<td>1.748</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">n6_s5/F</td>
</tr>
<tr>
<td>1.939</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>n6_s3/I3</td>
</tr>
<tr>
<td>2.199</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">n6_s3/F</td>
</tr>
<tr>
<td>2.394</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td>n175_s0/I0</td>
</tr>
<tr>
<td>2.654</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C8[2][B]</td>
<td style=" background: #97FFFF;">n175_s0/F</td>
</tr>
<tr>
<td>2.732</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td style=" font-weight:bold;">counter_32_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>counter_32_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C8[1][B]</td>
<td>counter_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.666, 49.813%; route: 0.530, 39.641%; tC2Q: 0.141, 10.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_32_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_32_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>counter_32_s1/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" font-weight:bold;">counter_32_s1/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>n6_s5/I0</td>
</tr>
<tr>
<td>1.748</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R22C8[1][A]</td>
<td style=" background: #97FFFF;">n6_s5/F</td>
</tr>
<tr>
<td>1.939</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>n6_s3/I3</td>
</tr>
<tr>
<td>2.199</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">n6_s3/F</td>
</tr>
<tr>
<td>2.394</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[2][A]</td>
<td>n173_s1/I1</td>
</tr>
<tr>
<td>2.654</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C8[2][A]</td>
<td style=" background: #97FFFF;">n173_s1/F</td>
</tr>
<tr>
<td>2.735</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" font-weight:bold;">counter_32_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>counter_32_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>counter_32_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.666, 49.701%; route: 0.533, 39.776%; tC2Q: 0.141, 10.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>counter_28_s1/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">counter_28_s1/Q</td>
</tr>
<tr>
<td>1.598</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][B]</td>
<td>n10_s6/I0</td>
</tr>
<tr>
<td>1.852</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R22C11[0][B]</td>
<td style=" background: #97FFFF;">n10_s6/F</td>
</tr>
<tr>
<td>2.211</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[3][B]</td>
<td>n9_s4/I0</td>
</tr>
<tr>
<td>2.409</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C5[3][B]</td>
<td style=" background: #97FFFF;">n9_s4/F</td>
</tr>
<tr>
<td>2.418</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[1][A]</td>
<td>n186_s1/I1</td>
</tr>
<tr>
<td>2.678</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C5[1][A]</td>
<td style=" background: #97FFFF;">n186_s1/F</td>
</tr>
<tr>
<td>2.759</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">counter_29_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>counter_29_s1/CLK</td>
</tr>
<tr>
<td>1.349</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>counter_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.712, 52.047%; route: 0.515, 37.646%; tC2Q: 0.141, 10.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[3][A]</td>
<td>counter_4_s1/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C8[3][A]</td>
<td style=" font-weight:bold;">counter_4_s1/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[3][B]</td>
<td>n34_s6/I0</td>
</tr>
<tr>
<td>1.842</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C8[3][B]</td>
<td style=" background: #97FFFF;">n34_s6/F</td>
</tr>
<tr>
<td>2.036</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][B]</td>
<td>n33_s4/I0</td>
</tr>
<tr>
<td>2.296</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C8[1][B]</td>
<td style=" background: #97FFFF;">n33_s4/F</td>
</tr>
<tr>
<td>2.491</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td>n284_s0/I0</td>
</tr>
<tr>
<td>2.695</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C9[2][B]</td>
<td style=" background: #97FFFF;">n284_s0/F</td>
</tr>
<tr>
<td>2.773</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td style=" font-weight:bold;">counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[0][A]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 51.677%; route: 0.536, 38.258%; tC2Q: 0.141, 10.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td>counter_17_s1/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C9[2][B]</td>
<td style=" font-weight:bold;">counter_17_s1/Q</td>
</tr>
<tr>
<td>1.609</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C9[1][A]</td>
<td>n21_s6/I0</td>
</tr>
<tr>
<td>1.755</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R20C9[1][A]</td>
<td style=" background: #97FFFF;">n21_s6/F</td>
</tr>
<tr>
<td>2.097</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>n20_s4/I0</td>
</tr>
<tr>
<td>2.357</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">n20_s4/F</td>
</tr>
<tr>
<td>2.457</td>
<td>0.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[1][A]</td>
<td>n230_s1/I1</td>
</tr>
<tr>
<td>2.711</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C5[1][A]</td>
<td style=" background: #97FFFF;">n230_s1/F</td>
</tr>
<tr>
<td>2.792</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" font-weight:bold;">counter_18_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>counter_18_s1/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C5[2][B]</td>
<td>counter_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.660, 47.482%; route: 0.589, 42.374%; tC2Q: 0.141, 10.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C8[3][A]</td>
<td>counter_4_s1/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C8[3][A]</td>
<td style=" font-weight:bold;">counter_4_s1/Q</td>
</tr>
<tr>
<td>1.582</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C8[3][B]</td>
<td>n34_s6/I0</td>
</tr>
<tr>
<td>1.842</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C8[3][B]</td>
<td style=" background: #97FFFF;">n34_s6/F</td>
</tr>
<tr>
<td>2.036</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[1][B]</td>
<td>n33_s4/I0</td>
</tr>
<tr>
<td>2.296</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R17C8[1][B]</td>
<td style=" background: #97FFFF;">n33_s4/F</td>
</tr>
<tr>
<td>2.491</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[2][A]</td>
<td>n282_s1/I1</td>
</tr>
<tr>
<td>2.695</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C10[2][A]</td>
<td style=" background: #97FFFF;">n282_s1/F</td>
</tr>
<tr>
<td>2.872</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">counter_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>counter_5_s1/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>counter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 48.267%; route: 0.635, 42.333%; tC2Q: 0.141, 9.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[2][A]</td>
<td>counter_19_s1/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C6[2][A]</td>
<td style=" font-weight:bold;">counter_19_s1/Q</td>
</tr>
<tr>
<td>1.584</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>n18_s7/I0</td>
</tr>
<tr>
<td>1.844</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">n18_s7/F</td>
</tr>
<tr>
<td>2.018</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[1][A]</td>
<td>n18_s4/I2</td>
</tr>
<tr>
<td>2.266</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C4[1][A]</td>
<td style=" background: #97FFFF;">n18_s4/F</td>
</tr>
<tr>
<td>2.338</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[1][B]</td>
<td>n222_s1/I1</td>
</tr>
<tr>
<td>2.598</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C4[1][B]</td>
<td style=" background: #97FFFF;">n222_s1/F</td>
</tr>
<tr>
<td>2.935</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][B]</td>
<td style=" font-weight:bold;">counter_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>74</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[0][B]</td>
<td>counter_20_s1/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C4[0][B]</td>
<td>counter_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.768, 49.199%; route: 0.652, 41.768%; tC2Q: 0.141, 9.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>counter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>counter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_29_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>counter_29_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>counter_29_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_17_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>counter_17_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>counter_17_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.489</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.739</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.663</td>
<td>1.975</td>
<td>tNET</td>
<td>FF</td>
<td>counter_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>counter_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.492</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.742</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_26_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.657</td>
<td>1.970</td>
<td>tNET</td>
<td>FF</td>
<td>counter_26_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>counter_26_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.493</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.743</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.654</td>
<td>1.967</td>
<td>tNET</td>
<td>FF</td>
<td>counter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>counter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.495</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.745</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_30_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.653</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>counter_30_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>counter_30_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.495</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.745</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.653</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.495</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.745</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.653</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>counter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>counter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.495</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.745</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.653</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>counter_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>counter_15_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>74</td>
<td>clk_d</td>
<td>5.468</td>
<td>1.975</td>
</tr>
<tr>
<td>37</td>
<td>n8_10</td>
<td>-72.477</td>
<td>1.205</td>
</tr>
<tr>
<td>34</td>
<td>rLED_6_15</td>
<td>-75.831</td>
<td>1.245</td>
</tr>
<tr>
<td>34</td>
<td>rLED_6_16</td>
<td>-62.928</td>
<td>1.754</td>
</tr>
<tr>
<td>34</td>
<td>rLED_6_6</td>
<td>-28.117</td>
<td>1.146</td>
</tr>
<tr>
<td>34</td>
<td>rLED_6_7</td>
<td>-49.236</td>
<td>1.607</td>
</tr>
<tr>
<td>34</td>
<td>rLED_6_8</td>
<td>-51.733</td>
<td>1.459</td>
</tr>
<tr>
<td>20</td>
<td>n25_10</td>
<td>-27.675</td>
<td>1.173</td>
</tr>
<tr>
<td>9</td>
<td>n34_9</td>
<td>-2.956</td>
<td>1.009</td>
</tr>
<tr>
<td>8</td>
<td>n21_9</td>
<td>-38.953</td>
<td>0.784</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C7</td>
<td>36.11%</td>
</tr>
<tr>
<td>R20C5</td>
<td>34.72%</td>
</tr>
<tr>
<td>R16C7</td>
<td>31.94%</td>
</tr>
<tr>
<td>R17C8</td>
<td>31.94%</td>
</tr>
<tr>
<td>R17C5</td>
<td>31.94%</td>
</tr>
<tr>
<td>R21C4</td>
<td>31.94%</td>
</tr>
<tr>
<td>R17C10</td>
<td>30.56%</td>
</tr>
<tr>
<td>R20C4</td>
<td>30.56%</td>
</tr>
<tr>
<td>R18C8</td>
<td>29.17%</td>
</tr>
<tr>
<td>R17C7</td>
<td>29.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
