<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: 5CGTFD7(B5|C5|D5)/5CGXBC7B6/.. (0x02B030DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="sof manager visible" value="1"/>
    <single attribute="active instance" value="0"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="frame size" size="2" value="1920,1137"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="334,189"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
  </global_info>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2016/03/22 17:09:45  #0">
      <clock name="slaveFIFO2b_stream:inst14|clk_100" polarity="posedge" tap_mode="classic"/>
      <config ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="512" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_idle" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_pktend" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_wait_flagb" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write_wr_delay" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_flagc_rcvd" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_idle" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_oe_delay" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_rd_and_oe_delay" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_wait_flagd" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flaga_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flagb_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flagc_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flagd_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|aclr" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[0]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[10]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[11]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[12]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[13]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[14]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[15]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[1]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[2]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[3]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[4]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[5]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[6]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[7]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[8]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[9]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrfull" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrreq" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[0]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[10]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[11]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[1]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[2]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[3]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[4]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[5]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[6]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[7]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[8]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[9]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|slcs" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|sloe" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|slrd" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|slwr" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_idle" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_pktend" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_wait_flagb" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write_wr_delay" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_flagc_rcvd" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_idle" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_oe_delay" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_rd_and_oe_delay" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_wait_flagd" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flaga_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flagb_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flagc_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flagd_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|aclr" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[0]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[10]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[11]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[12]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[13]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[14]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[15]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[1]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[2]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[3]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[4]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[5]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[6]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[7]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[8]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[9]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrfull" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrreq" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[0]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[10]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[11]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[1]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[2]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[3]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[4]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[5]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[6]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[7]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[8]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[9]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|slcs" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|sloe" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|slrd" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|slwr" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_idle" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_pktend" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_wait_flagb" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write_wr_delay" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_flagc_rcvd" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_idle" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_oe_delay" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_rd_and_oe_delay" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_wait_flagd" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flaga_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flagb_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flagc_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|flagd_d" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|aclr" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[0]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[10]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[11]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[12]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[13]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[14]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[15]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[1]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[2]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[3]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[4]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[5]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[6]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[7]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[8]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[9]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrfull" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrreq" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[0]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[10]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[11]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[1]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[2]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[3]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[4]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[5]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[6]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[7]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[8]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[9]" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|slcs" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|sloe" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|slrd" tap_mode="classic"/>
          <wire name="slaveFIFO2b_stream:inst14|slwr" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_idle" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_pktend" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_wait_flagb" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write_wr_delay" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_flagc_rcvd" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_idle" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_oe_delay" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_rd_and_oe_delay" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
          <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_wait_flagd" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
          <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flaga_d" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
          <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flagb_d" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
          <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flagc_d" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flagd_d" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
          <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|sloe" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
          <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|slrd" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
          <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|slwr" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
          <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|slcs" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
          <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|aclr" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrfull" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[15..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[15]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[14]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[13]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[12]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[11]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[10]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[9]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[8]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[7]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[6]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[5]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[4]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[3]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[2]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[1]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[0]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[11..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[11]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[10]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[9]" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[8]" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[7]" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[6]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[5]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[4]" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[3]" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[2]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[1]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[0]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
          </node>
          <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrreq" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_idle" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_pktend" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_wait_flagb" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write_wr_delay" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_flagc_rcvd" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_idle" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_oe_delay" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_rd_and_oe_delay" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_wait_flagd" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flaga_d" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
          <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flagb_d" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
          <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flagc_d" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flagd_d" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
          <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|sloe" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
          <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|slrd" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
          <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|slwr" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
          <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|slcs" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|aclr" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrfull" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[15..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[15]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[14]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[13]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[12]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[11]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[10]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[9]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[8]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[7]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[6]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[5]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[4]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[3]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[2]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[1]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[0]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[11..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[11]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[10]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[9]" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[8]" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[7]" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[6]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[5]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[4]" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[3]" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[2]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[1]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[0]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
          </bus>
          <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrreq" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_idle" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_pktend" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
          <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_wait_flagb" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
          <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
          <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_in_write_wr_delay" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
          <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_flagc_rcvd" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
          <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_idle" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
          <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
          <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_oe_delay" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
          <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_read_rd_and_oe_delay" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
          <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|current_stream_state.stream_out_wait_flagd" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
          <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flaga_d" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
          <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flagb_d" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
          <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flagc_d" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|flagd_d" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
          <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|sloe" storage_index="47" tap_mode="classic" trigger_index="47" type="unknown"/>
          <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|slrd" storage_index="48" tap_mode="classic" trigger_index="48" type="unknown"/>
          <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|slwr" storage_index="49" tap_mode="classic" trigger_index="49" type="unknown"/>
          <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|slcs" storage_index="46" tap_mode="classic" trigger_index="46" type="unknown"/>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|aclr" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrfull" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[15..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[15]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[14]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[13]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[12]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[11]" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[10]" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[9]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[8]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[7]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[6]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[5]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[4]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[3]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[2]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[1]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|data[0]" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[11..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[11]" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[10]" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[9]" storage_index="45" tap_mode="classic" trigger_index="45" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[8]" storage_index="44" tap_mode="classic" trigger_index="44" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[7]" storage_index="43" tap_mode="classic" trigger_index="43" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[6]" storage_index="42" tap_mode="classic" trigger_index="42" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[5]" storage_index="41" tap_mode="classic" trigger_index="41" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[4]" storage_index="40" tap_mode="classic" trigger_index="40" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[3]" storage_index="39" tap_mode="classic" trigger_index="39" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[2]" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[1]" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrusedw[0]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
          </bus>
          <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="slaveFIFO2b_stream:inst14|fpga_infifo:infifo_inst|wrreq" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2016/03/22 17:09:45  #1" position="center" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>11111111111111111111111111111111111111111111111111
            <pwr_up_transitional>11111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
</session>
