# compile verilog/system verilog design source files
sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../Day 18.srcs/sources_1/imports/100DaysOfRTL-main/day3/day3.sv" \
"../../../../Day 18.srcs/sources_1/imports/100DaysOfRTL-main/day7/day7.sv" \
"../../../../Day 18.srcs/sources_1/imports/Day 17/day_17.sv" \
"../../../../day_18.sv" \
"../../../../day_18_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
