/*
 * stm32f407xx.h
 *
 *  Created on: Nov 14, 2024
 *      Author: ganasri.s
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_
 /*
 * Base Address of FLASH and SRAM memory
 */

#define FLASH_BASEADDR  0x08000000U       // Main Memory
#define SRAM1_BASEADDR  0x20000000U      // 112KB
#define SRAM2_BASEADDR  0x20001C00U     // 112*1024 = 114688 -> 1C00(HEX)
#define ROM_BASEADDR    0x1FFF0000U    // System Memory
#define SRAM            SRAM1_BASEADDR

/*
 *  AHBx & APBx Bus Peripheral Base Addresses
 */

#define PERIPH_BASEADDR      0x40000000U
#define APB1PRIPH_BASEADDR   PERIPH_BASEADDR
#define APB2PERIPH_BASEADDR  0x40010000U      // 0x40000000 + 0x00010000 (offset)
#define AHB1PERIPH_BASEADDR  0x40020000U      // 0x40000000 + 0x00020000 (offset)
#define AHB2PERIPH_BASEADDR  0x50000000U      // 0x40000000 + 0x10000000 (offset)

#endif /* INC_STM32F407XX_H_ */
