/*
 * Copyright (c) 2017 Andreas FÃ¤rber
 *
 * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 */

/memreserve/ 0x00000000 0x0000c000; /* boot code */
/memreserve/ 0x0000c000 0x000f4000;
/memreserve/ 0x01b00000 0x00400000; /* audio */
/memreserve/ 0x01ffe000 0x00004000; /* rpc ringbuf */
/memreserve/ 0x10000000 0x00100000; /* secure */
/memreserve/ 0x17fff000 0x00001000;
/memreserve/ 0x18000000 0x00100000; /* rbus */
/memreserve/ 0x18100000 0x01000000; /* nor */

#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	compatible = "realtek,rtd1195";
	interrupt-parent = <&gic>;
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x0>;
			clock-frequency = <1000000000>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0x1>;
			clock-frequency = <1000000000>;
		};
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		secure@10000000 {
			reg = <0x10000000 0x100000>;
			no-map;
		};

		rbus@18000000 {
			reg = <0x18000000 0x100000>;
			no-map;
		};

		nor@18100000 {
			reg = <0x18100000 0x1000000>;
			no-map;
		};
	};

	arm-pmu {
		compatible = "arm,cortex-a7-pmu";
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-affinity = <&cpu0>, <&cpu1>;
	};

	timer {
		compatible = "arm,armv7-timer";
		interrupts = <GIC_PPI 13
			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14
			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11
			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10
			(GIC_CPU_MASK_RAW(0xf) | IRQ_TYPE_LEVEL_LOW)>;
		clock-frequency = <27000000>;
	};

	osc27M: osc {
		compatible = "fixed-clock";
		clock-frequency = <27000000>;
		#clock-cells = <0>;
		clock-output-names = "osc27M";
	};

	dummy_clk: dummy-clk {
		compatible = "fixed-clock";
		clock-frequency = <0>;
		#clock-cells = <0>;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		iso_irq_mux: interrupt-controller@18007000 {
			compatible = "realtek,rtd1195-iso-irq-mux";
			reg = <0x18007000 0x100>;
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-controller;
			#interrupt-cells = <1>;
		};

		uart0: serial@18007800 {
			compatible = "snps,dw-apb-uart";
			reg = <0x18007800 0x400>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clock-frequency = <27000000>;
			interrupt-parent = <&iso_irq_mux>;
			interrupts = <2>;
			status = "disabled";
		};

		misc_irq_mux: interrupt-controller@1801b000 {
			compatible = "realtek,rtd1195-misc-irq-mux";
			reg = <0x1801b000 0x100>;
			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-controller;
			#interrupt-cells = <1>;
		};

		uart1: serial@1801b200 {
			compatible = "snps,dw-apb-uart";
			reg = <0x1801b200 0x100>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clock-frequency = <27000000>;
			interrupt-parent = <&misc_irq_mux>;
			interrupts = <3>, <5>;
			status = "disabled";
		};

		gic: interrupt-controller@ff011000 {
			compatible = "arm,cortex-a7-gic";
			reg = <0xff011000 0x1000>,
			      <0xff012000 0x2000>;
			interrupt-controller;
			#interrupt-cells = <3>;
		};
	};
};
