module sig_var_const_2(data_out, rstb, clk ,data_in);
output reg[3:0] data_out;
input 			 rstb, clk;
input 	 [3:0] data_in;
reg 		 [3:0] sig_delay;

always @(posedge clk or negedge rstb)
	if(!rstb) begin
		data_out = 0;
		sig_delay = 0;
	end
	else begin
		sig_delay <= data_in;
		data_out <= sig_delay;
	end
endmodule 