<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xck26-sfvc784-2LV-c" LaunchTime="1764619948">
  <File Type="RDS-DCP" Name="pleasework_wrapper.dcp"/>
  <File Type="RDS-RDS" Name="pleasework_wrapper.vds"/>
  <File Type="REPORTS-TCL" Name="pleasework_wrapper_reports.tcl"/>
  <File Type="PA-TCL" Name="pleasework_wrapper.tcl"/>
  <File Type="RDS-UTIL" Name="pleasework_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="pleasework_wrapper_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/picorv32.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/pleasework/pleasework.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/pleasework/hdl/pleasework_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="pleasework_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2025"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="pleasework_blk_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="pleasework_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="pleasework_picorv32_axi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="pleasework_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="pleasework_smartconnect_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="pleasework_vio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="pleasework_zynq_ultra_ps_e_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="pleasework_util_vector_logic_0_0"/>
</GenRun>
