Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/kryzha/Documents/proj-reti-2023/test1/TB_FirstStageTOP_isim_beh.exe -prj /home/kryzha/Documents/proj-reti-2023/test1/TB_FirstStageTOP_beh.prj work.TB_FirstStageTOP 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/FourBitComparator.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/EightBitComparator.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/MantissaComparator.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/FullAdder.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/RCA.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/OpPicker.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/Comparator.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/CaseManager.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/FirstStageTOP.vhd" into library work
Parsing VHDL file "/home/kryzha/Documents/proj-reti-2023/test1/TB_FirstStageTOP.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83744 KB
Fuse CPU Usage: 1780 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture rtl of entity OpPicker [oppicker_default]
Compiling architecture rtl of entity FourBitComparator [fourbitcomparator_default]
Compiling architecture rtl of entity EightBitComparator [eightbitcomparator_default]
Compiling architecture rtl of entity MantissaComparator [mantissacomparator_default]
Compiling architecture behavioral of entity Comparator [comparator_default]
Compiling architecture rtl of entity CaseManager [casemanager_default]
Compiling architecture rtl of entity FullAdder [fulladder_default]
Compiling architecture rtl of entity RCA [\RCA(8)\]
Compiling architecture rtl of entity FirstStageTOP [firststagetop_default]
Compiling architecture behavior of entity tb_firststagetop
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable /home/kryzha/Documents/proj-reti-2023/test1/TB_FirstStageTOP_isim_beh.exe
Fuse Memory Usage: 2222304 KB
Fuse CPU Usage: 1850 ms
GCC CPU Usage: 1090 ms
