$date
	Sun Oct 23 03:17:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#268997
b1011 !
1"
#268998
b1011 &
b1011 %
1$
#268999
0"
#269002
b100010 &
b100010 %
#269006
b10001 &
b10001 %
#269010
b110100 &
b110100 %
#269014
b11010 &
b11010 %
#269018
b1101 &
b1101 %
#269022
b101000 &
b101000 %
#269026
b10100 &
b10100 %
#269030
b1010 &
b1010 %
#269034
b101 &
b101 %
#269038
b10000 &
b10000 %
#269042
b1000 &
b1000 %
#269046
b100 &
b100 %
#269050
b10 &
b10 %
#269054
b1 &
1#
b1 %
#269058
b0 &
b0 %
0#
0$
#1261712
b1101 !
1"
#1261714
b1101 &
b1101 %
1$
#1261715
0"
#1261718
b101000 &
b101000 %
#1261722
b10100 &
b10100 %
#1261726
b1010 &
b1010 %
#1261730
b101 &
b101 %
#1261734
b10000 &
b10000 %
#1261738
b1000 &
b1000 %
#1261742
b100 &
b100 %
#1261746
b10 &
b10 %
#1261750
b1 &
1#
b1 %
#1261754
b0 &
b0 %
0#
0$
#2274818
b1010 &
b1010 %
1$
b1010 !
1"
#2274819
0"
#2274822
b101 &
b101 %
#2274826
b10000 &
b10000 %
#2274830
b1000 &
b1000 %
#2274834
b100 &
b100 %
#2274838
b10 &
b10 %
#2274842
b1 &
b1 %
1#
#2274846
b0 &
0#
b0 %
0$
#4500012
