<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › marvell › skge.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>skge.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Definitions for the new Marvell Yukon / SysKonnect driver.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _SKGE_H</span>
<span class="cp">#define _SKGE_H</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>

<span class="cm">/* PCI config registers */</span>
<span class="cp">#define PCI_DEV_REG1	0x40</span>
<span class="cp">#define  PCI_PHY_COMA	0x8000000</span>
<span class="cp">#define  PCI_VIO	0x2000000</span>

<span class="cp">#define PCI_DEV_REG2	0x44</span>
<span class="cp">#define  PCI_VPD_ROM_SZ	7L&lt;&lt;14	</span><span class="cm">/* VPD ROM size 0=256, 1=512, ... */</span><span class="cp"></span>
<span class="cp">#define  PCI_REV_DESC	1&lt;&lt;2	</span><span class="cm">/* Reverse Descriptor bytes */</span><span class="cp"></span>

<span class="cp">#define PCI_STATUS_ERROR_BITS (PCI_STATUS_DETECTED_PARITY | \</span>
<span class="cp">			       PCI_STATUS_SIG_SYSTEM_ERROR | \</span>
<span class="cp">			       PCI_STATUS_REC_MASTER_ABORT | \</span>
<span class="cp">			       PCI_STATUS_REC_TARGET_ABORT | \</span>
<span class="cp">			       PCI_STATUS_PARITY)</span>

<span class="k">enum</span> <span class="n">csr_regs</span> <span class="p">{</span>
	<span class="n">B0_RAP</span>	<span class="o">=</span> <span class="mh">0x0000</span><span class="p">,</span>
	<span class="n">B0_CTST</span>	<span class="o">=</span> <span class="mh">0x0004</span><span class="p">,</span>
	<span class="n">B0_LED</span>	<span class="o">=</span> <span class="mh">0x0006</span><span class="p">,</span>
	<span class="n">B0_POWER_CTRL</span>	<span class="o">=</span> <span class="mh">0x0007</span><span class="p">,</span>
	<span class="n">B0_ISRC</span>	<span class="o">=</span> <span class="mh">0x0008</span><span class="p">,</span>
	<span class="n">B0_IMSK</span>	<span class="o">=</span> <span class="mh">0x000c</span><span class="p">,</span>
	<span class="n">B0_HWE_ISRC</span>	<span class="o">=</span> <span class="mh">0x0010</span><span class="p">,</span>
	<span class="n">B0_HWE_IMSK</span>	<span class="o">=</span> <span class="mh">0x0014</span><span class="p">,</span>
	<span class="n">B0_SP_ISRC</span>	<span class="o">=</span> <span class="mh">0x0018</span><span class="p">,</span>
	<span class="n">B0_XM1_IMSK</span>	<span class="o">=</span> <span class="mh">0x0020</span><span class="p">,</span>
	<span class="n">B0_XM1_ISRC</span>	<span class="o">=</span> <span class="mh">0x0028</span><span class="p">,</span>
	<span class="n">B0_XM1_PHY_ADDR</span>	<span class="o">=</span> <span class="mh">0x0030</span><span class="p">,</span>
	<span class="n">B0_XM1_PHY_DATA</span>	<span class="o">=</span> <span class="mh">0x0034</span><span class="p">,</span>
	<span class="n">B0_XM2_IMSK</span>	<span class="o">=</span> <span class="mh">0x0040</span><span class="p">,</span>
	<span class="n">B0_XM2_ISRC</span>	<span class="o">=</span> <span class="mh">0x0048</span><span class="p">,</span>
	<span class="n">B0_XM2_PHY_ADDR</span>	<span class="o">=</span> <span class="mh">0x0050</span><span class="p">,</span>
	<span class="n">B0_XM2_PHY_DATA</span>	<span class="o">=</span> <span class="mh">0x0054</span><span class="p">,</span>
	<span class="n">B0_R1_CSR</span>	<span class="o">=</span> <span class="mh">0x0060</span><span class="p">,</span>
	<span class="n">B0_R2_CSR</span>	<span class="o">=</span> <span class="mh">0x0064</span><span class="p">,</span>
	<span class="n">B0_XS1_CSR</span>	<span class="o">=</span> <span class="mh">0x0068</span><span class="p">,</span>
	<span class="n">B0_XA1_CSR</span>	<span class="o">=</span> <span class="mh">0x006c</span><span class="p">,</span>
	<span class="n">B0_XS2_CSR</span>	<span class="o">=</span> <span class="mh">0x0070</span><span class="p">,</span>
	<span class="n">B0_XA2_CSR</span>	<span class="o">=</span> <span class="mh">0x0074</span><span class="p">,</span>

	<span class="n">B2_MAC_1</span>	<span class="o">=</span> <span class="mh">0x0100</span><span class="p">,</span>
	<span class="n">B2_MAC_2</span>	<span class="o">=</span> <span class="mh">0x0108</span><span class="p">,</span>
	<span class="n">B2_MAC_3</span>	<span class="o">=</span> <span class="mh">0x0110</span><span class="p">,</span>
	<span class="n">B2_CONN_TYP</span>	<span class="o">=</span> <span class="mh">0x0118</span><span class="p">,</span>
	<span class="n">B2_PMD_TYP</span>	<span class="o">=</span> <span class="mh">0x0119</span><span class="p">,</span>
	<span class="n">B2_MAC_CFG</span>	<span class="o">=</span> <span class="mh">0x011a</span><span class="p">,</span>
	<span class="n">B2_CHIP_ID</span>	<span class="o">=</span> <span class="mh">0x011b</span><span class="p">,</span>
	<span class="n">B2_E_0</span>		<span class="o">=</span> <span class="mh">0x011c</span><span class="p">,</span>
	<span class="n">B2_E_1</span>		<span class="o">=</span> <span class="mh">0x011d</span><span class="p">,</span>
	<span class="n">B2_E_2</span>		<span class="o">=</span> <span class="mh">0x011e</span><span class="p">,</span>
	<span class="n">B2_E_3</span>		<span class="o">=</span> <span class="mh">0x011f</span><span class="p">,</span>
	<span class="n">B2_FAR</span>		<span class="o">=</span> <span class="mh">0x0120</span><span class="p">,</span>
	<span class="n">B2_FDP</span>		<span class="o">=</span> <span class="mh">0x0124</span><span class="p">,</span>
	<span class="n">B2_LD_CTRL</span>	<span class="o">=</span> <span class="mh">0x0128</span><span class="p">,</span>
	<span class="n">B2_LD_TEST</span>	<span class="o">=</span> <span class="mh">0x0129</span><span class="p">,</span>
	<span class="n">B2_TI_INI</span>	<span class="o">=</span> <span class="mh">0x0130</span><span class="p">,</span>
	<span class="n">B2_TI_VAL</span>	<span class="o">=</span> <span class="mh">0x0134</span><span class="p">,</span>
	<span class="n">B2_TI_CTRL</span>	<span class="o">=</span> <span class="mh">0x0138</span><span class="p">,</span>
	<span class="n">B2_TI_TEST</span>	<span class="o">=</span> <span class="mh">0x0139</span><span class="p">,</span>
	<span class="n">B2_IRQM_INI</span>	<span class="o">=</span> <span class="mh">0x0140</span><span class="p">,</span>
	<span class="n">B2_IRQM_VAL</span>	<span class="o">=</span> <span class="mh">0x0144</span><span class="p">,</span>
	<span class="n">B2_IRQM_CTRL</span>	<span class="o">=</span> <span class="mh">0x0148</span><span class="p">,</span>
	<span class="n">B2_IRQM_TEST</span>	<span class="o">=</span> <span class="mh">0x0149</span><span class="p">,</span>
	<span class="n">B2_IRQM_MSK</span>	<span class="o">=</span> <span class="mh">0x014c</span><span class="p">,</span>
	<span class="n">B2_IRQM_HWE_MSK</span>	<span class="o">=</span> <span class="mh">0x0150</span><span class="p">,</span>
	<span class="n">B2_TST_CTRL1</span>	<span class="o">=</span> <span class="mh">0x0158</span><span class="p">,</span>
	<span class="n">B2_TST_CTRL2</span>	<span class="o">=</span> <span class="mh">0x0159</span><span class="p">,</span>
	<span class="n">B2_GP_IO</span>	<span class="o">=</span> <span class="mh">0x015c</span><span class="p">,</span>
	<span class="n">B2_I2C_CTRL</span>	<span class="o">=</span> <span class="mh">0x0160</span><span class="p">,</span>
	<span class="n">B2_I2C_DATA</span>	<span class="o">=</span> <span class="mh">0x0164</span><span class="p">,</span>
	<span class="n">B2_I2C_IRQ</span>	<span class="o">=</span> <span class="mh">0x0168</span><span class="p">,</span>
	<span class="n">B2_I2C_SW</span>	<span class="o">=</span> <span class="mh">0x016c</span><span class="p">,</span>
	<span class="n">B2_BSC_INI</span>	<span class="o">=</span> <span class="mh">0x0170</span><span class="p">,</span>
	<span class="n">B2_BSC_VAL</span>	<span class="o">=</span> <span class="mh">0x0174</span><span class="p">,</span>
	<span class="n">B2_BSC_CTRL</span>	<span class="o">=</span> <span class="mh">0x0178</span><span class="p">,</span>
	<span class="n">B2_BSC_STAT</span>	<span class="o">=</span> <span class="mh">0x0179</span><span class="p">,</span>
	<span class="n">B2_BSC_TST</span>	<span class="o">=</span> <span class="mh">0x017a</span><span class="p">,</span>

	<span class="n">B3_RAM_ADDR</span>	<span class="o">=</span> <span class="mh">0x0180</span><span class="p">,</span>
	<span class="n">B3_RAM_DATA_LO</span>	<span class="o">=</span> <span class="mh">0x0184</span><span class="p">,</span>
	<span class="n">B3_RAM_DATA_HI</span>	<span class="o">=</span> <span class="mh">0x0188</span><span class="p">,</span>
	<span class="n">B3_RI_WTO_R1</span>	<span class="o">=</span> <span class="mh">0x0190</span><span class="p">,</span>
	<span class="n">B3_RI_WTO_XA1</span>	<span class="o">=</span> <span class="mh">0x0191</span><span class="p">,</span>
	<span class="n">B3_RI_WTO_XS1</span>	<span class="o">=</span> <span class="mh">0x0192</span><span class="p">,</span>
	<span class="n">B3_RI_RTO_R1</span>	<span class="o">=</span> <span class="mh">0x0193</span><span class="p">,</span>
	<span class="n">B3_RI_RTO_XA1</span>	<span class="o">=</span> <span class="mh">0x0194</span><span class="p">,</span>
	<span class="n">B3_RI_RTO_XS1</span>	<span class="o">=</span> <span class="mh">0x0195</span><span class="p">,</span>
	<span class="n">B3_RI_WTO_R2</span>	<span class="o">=</span> <span class="mh">0x0196</span><span class="p">,</span>
	<span class="n">B3_RI_WTO_XA2</span>	<span class="o">=</span> <span class="mh">0x0197</span><span class="p">,</span>
	<span class="n">B3_RI_WTO_XS2</span>	<span class="o">=</span> <span class="mh">0x0198</span><span class="p">,</span>
	<span class="n">B3_RI_RTO_R2</span>	<span class="o">=</span> <span class="mh">0x0199</span><span class="p">,</span>
	<span class="n">B3_RI_RTO_XA2</span>	<span class="o">=</span> <span class="mh">0x019a</span><span class="p">,</span>
	<span class="n">B3_RI_RTO_XS2</span>	<span class="o">=</span> <span class="mh">0x019b</span><span class="p">,</span>
	<span class="n">B3_RI_TO_VAL</span>	<span class="o">=</span> <span class="mh">0x019c</span><span class="p">,</span>
	<span class="n">B3_RI_CTRL</span>	<span class="o">=</span> <span class="mh">0x01a0</span><span class="p">,</span>
	<span class="n">B3_RI_TEST</span>	<span class="o">=</span> <span class="mh">0x01a2</span><span class="p">,</span>
	<span class="n">B3_MA_TOINI_RX1</span>	<span class="o">=</span> <span class="mh">0x01b0</span><span class="p">,</span>
	<span class="n">B3_MA_TOINI_RX2</span>	<span class="o">=</span> <span class="mh">0x01b1</span><span class="p">,</span>
	<span class="n">B3_MA_TOINI_TX1</span>	<span class="o">=</span> <span class="mh">0x01b2</span><span class="p">,</span>
	<span class="n">B3_MA_TOINI_TX2</span>	<span class="o">=</span> <span class="mh">0x01b3</span><span class="p">,</span>
	<span class="n">B3_MA_TOVAL_RX1</span>	<span class="o">=</span> <span class="mh">0x01b4</span><span class="p">,</span>
	<span class="n">B3_MA_TOVAL_RX2</span>	<span class="o">=</span> <span class="mh">0x01b5</span><span class="p">,</span>
	<span class="n">B3_MA_TOVAL_TX1</span>	<span class="o">=</span> <span class="mh">0x01b6</span><span class="p">,</span>
	<span class="n">B3_MA_TOVAL_TX2</span>	<span class="o">=</span> <span class="mh">0x01b7</span><span class="p">,</span>
	<span class="n">B3_MA_TO_CTRL</span>	<span class="o">=</span> <span class="mh">0x01b8</span><span class="p">,</span>
	<span class="n">B3_MA_TO_TEST</span>	<span class="o">=</span> <span class="mh">0x01ba</span><span class="p">,</span>
	<span class="n">B3_MA_RCINI_RX1</span>	<span class="o">=</span> <span class="mh">0x01c0</span><span class="p">,</span>
	<span class="n">B3_MA_RCINI_RX2</span>	<span class="o">=</span> <span class="mh">0x01c1</span><span class="p">,</span>
	<span class="n">B3_MA_RCINI_TX1</span>	<span class="o">=</span> <span class="mh">0x01c2</span><span class="p">,</span>
	<span class="n">B3_MA_RCINI_TX2</span>	<span class="o">=</span> <span class="mh">0x01c3</span><span class="p">,</span>
	<span class="n">B3_MA_RCVAL_RX1</span>	<span class="o">=</span> <span class="mh">0x01c4</span><span class="p">,</span>
	<span class="n">B3_MA_RCVAL_RX2</span>	<span class="o">=</span> <span class="mh">0x01c5</span><span class="p">,</span>
	<span class="n">B3_MA_RCVAL_TX1</span>	<span class="o">=</span> <span class="mh">0x01c6</span><span class="p">,</span>
	<span class="n">B3_MA_RCVAL_TX2</span>	<span class="o">=</span> <span class="mh">0x01c7</span><span class="p">,</span>
	<span class="n">B3_MA_RC_CTRL</span>	<span class="o">=</span> <span class="mh">0x01c8</span><span class="p">,</span>
	<span class="n">B3_MA_RC_TEST</span>	<span class="o">=</span> <span class="mh">0x01ca</span><span class="p">,</span>
	<span class="n">B3_PA_TOINI_RX1</span>	<span class="o">=</span> <span class="mh">0x01d0</span><span class="p">,</span>
	<span class="n">B3_PA_TOINI_RX2</span>	<span class="o">=</span> <span class="mh">0x01d4</span><span class="p">,</span>
	<span class="n">B3_PA_TOINI_TX1</span>	<span class="o">=</span> <span class="mh">0x01d8</span><span class="p">,</span>
	<span class="n">B3_PA_TOINI_TX2</span>	<span class="o">=</span> <span class="mh">0x01dc</span><span class="p">,</span>
	<span class="n">B3_PA_TOVAL_RX1</span>	<span class="o">=</span> <span class="mh">0x01e0</span><span class="p">,</span>
	<span class="n">B3_PA_TOVAL_RX2</span>	<span class="o">=</span> <span class="mh">0x01e4</span><span class="p">,</span>
	<span class="n">B3_PA_TOVAL_TX1</span>	<span class="o">=</span> <span class="mh">0x01e8</span><span class="p">,</span>
	<span class="n">B3_PA_TOVAL_TX2</span>	<span class="o">=</span> <span class="mh">0x01ec</span><span class="p">,</span>
	<span class="n">B3_PA_CTRL</span>	<span class="o">=</span> <span class="mh">0x01f0</span><span class="p">,</span>
	<span class="n">B3_PA_TEST</span>	<span class="o">=</span> <span class="mh">0x01f2</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*	B0_CTST			16 bit	Control/Status register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CS_CLK_RUN_HOT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span><span class="cm">/* CLK_RUN hot m. (YUKON-Lite only) */</span>
	<span class="n">CS_CLK_RUN_RST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* CLK_RUN reset  (YUKON-Lite only) */</span>
	<span class="n">CS_CLK_RUN_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span><span class="cm">/* CLK_RUN enable (YUKON-Lite only) */</span>
	<span class="n">CS_VAUX_AVAIL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span><span class="cm">/* VAUX available (YUKON only) */</span>
	<span class="n">CS_BUS_CLOCK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* Bus Clock 0/1 = 33/66 MHz */</span>
	<span class="n">CS_BUS_SLOT_SZ</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Slot Size 0/1 = 32/64 bit slot */</span>
	<span class="n">CS_ST_SW_IRQ</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Set IRQ SW Request */</span>
	<span class="n">CS_CL_SW_IRQ</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Clear IRQ SW Request */</span>
	<span class="n">CS_STOP_DONE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Stop Master is finished */</span>
	<span class="n">CS_STOP_MAST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Command Bit to stop the master */</span>
	<span class="n">CS_MRST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Clear Master reset	*/</span>
	<span class="n">CS_MRST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Set Master reset	*/</span>
	<span class="n">CS_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear Software reset	*/</span>
	<span class="n">CS_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Set   Software reset	*/</span>

<span class="cm">/*	B0_LED			 8 Bit	LED register */</span>
<span class="cm">/* Bit  7.. 2:	reserved */</span>
	<span class="n">LED_STAT_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Status LED on	*/</span>
	<span class="n">LED_STAT_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>		<span class="cm">/* Status LED off	*/</span>

<span class="cm">/*	B0_POWER_CTRL	 8 Bit	Power Control reg (YUKON only) */</span>
	<span class="n">PC_VAUX_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Switch VAUX Enable  */</span>
	<span class="n">PC_VAUX_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Switch VAUX Disable */</span>
	<span class="n">PC_VCC_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Switch VCC Enable  */</span>
	<span class="n">PC_VCC_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Switch VCC Disable */</span>
	<span class="n">PC_VAUX_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Switch VAUX On  */</span>
	<span class="n">PC_VAUX_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Switch VAUX Off */</span>
	<span class="n">PC_VCC_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Switch VCC On  */</span>
	<span class="n">PC_VCC_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Switch VCC Off */</span>
<span class="p">};</span>

<span class="cm">/*	B2_IRQM_MSK 	32 bit	IRQ Moderation Mask */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">IS_ALL_MSK</span>	<span class="o">=</span> <span class="mh">0xbffffffful</span><span class="p">,</span>	<span class="cm">/* All Interrupt bits */</span>
	<span class="n">IS_HW_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">31</span><span class="p">,</span>	<span class="cm">/* Interrupt HW Error */</span>
					<span class="cm">/* Bit 30:	reserved */</span>
	<span class="n">IS_PA_TO_RX1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">29</span><span class="p">,</span>	<span class="cm">/* Packet Arb Timeout Rx1 */</span>
	<span class="n">IS_PA_TO_RX2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">28</span><span class="p">,</span>	<span class="cm">/* Packet Arb Timeout Rx2 */</span>
	<span class="n">IS_PA_TO_TX1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">27</span><span class="p">,</span>	<span class="cm">/* Packet Arb Timeout Tx1 */</span>
	<span class="n">IS_PA_TO_TX2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">26</span><span class="p">,</span>	<span class="cm">/* Packet Arb Timeout Tx2 */</span>
	<span class="n">IS_I2C_READY</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">25</span><span class="p">,</span>	<span class="cm">/* IRQ on end of I2C Tx */</span>
	<span class="n">IS_IRQ_SW</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">,</span>	<span class="cm">/* SW forced IRQ	*/</span>
	<span class="n">IS_EXT_REG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">23</span><span class="p">,</span>	<span class="cm">/* IRQ from LM80 or PHY (GENESIS only) */</span>
					<span class="cm">/* IRQ from PHY (YUKON only) */</span>
	<span class="n">IS_TIMINT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">22</span><span class="p">,</span>	<span class="cm">/* IRQ from Timer	*/</span>
	<span class="n">IS_MAC1</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">21</span><span class="p">,</span>	<span class="cm">/* IRQ from MAC 1	*/</span>
	<span class="n">IS_LNK_SYNC_M1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">20</span><span class="p">,</span>	<span class="cm">/* Link Sync Cnt wrap MAC 1 */</span>
	<span class="n">IS_MAC2</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">19</span><span class="p">,</span>	<span class="cm">/* IRQ from MAC 2	*/</span>
	<span class="n">IS_LNK_SYNC_M2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">18</span><span class="p">,</span>	<span class="cm">/* Link Sync Cnt wrap MAC 2 */</span>
<span class="cm">/* Receive Queue 1 */</span>
	<span class="n">IS_R1_B</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">,</span>	<span class="cm">/* Q_R1 End of Buffer */</span>
	<span class="n">IS_R1_F</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span>	<span class="cm">/* Q_R1 End of Frame */</span>
	<span class="n">IS_R1_C</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span>	<span class="cm">/* Q_R1 Encoding Error */</span>
<span class="cm">/* Receive Queue 2 */</span>
	<span class="n">IS_R2_B</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span>	<span class="cm">/* Q_R2 End of Buffer */</span>
	<span class="n">IS_R2_F</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span>	<span class="cm">/* Q_R2 End of Frame */</span>
	<span class="n">IS_R2_C</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span>	<span class="cm">/* Q_R2 Encoding Error */</span>
<span class="cm">/* Synchronous Transmit Queue 1 */</span>
	<span class="n">IS_XS1_B</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span>	<span class="cm">/* Q_XS1 End of Buffer */</span>
	<span class="n">IS_XS1_F</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span>	<span class="cm">/* Q_XS1 End of Frame */</span>
	<span class="n">IS_XS1_C</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>		<span class="cm">/* Q_XS1 Encoding Error */</span>
<span class="cm">/* Asynchronous Transmit Queue 1 */</span>
	<span class="n">IS_XA1_B</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>		<span class="cm">/* Q_XA1 End of Buffer */</span>
	<span class="n">IS_XA1_F</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>		<span class="cm">/* Q_XA1 End of Frame */</span>
	<span class="n">IS_XA1_C</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>		<span class="cm">/* Q_XA1 Encoding Error */</span>
<span class="cm">/* Synchronous Transmit Queue 2 */</span>
	<span class="n">IS_XS2_B</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>		<span class="cm">/* Q_XS2 End of Buffer */</span>
	<span class="n">IS_XS2_F</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>		<span class="cm">/* Q_XS2 End of Frame */</span>
	<span class="n">IS_XS2_C</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>		<span class="cm">/* Q_XS2 Encoding Error */</span>
<span class="cm">/* Asynchronous Transmit Queue 2 */</span>
	<span class="n">IS_XA2_B</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>		<span class="cm">/* Q_XA2 End of Buffer */</span>
	<span class="n">IS_XA2_F</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>		<span class="cm">/* Q_XA2 End of Frame */</span>
	<span class="n">IS_XA2_C</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>		<span class="cm">/* Q_XA2 Encoding Error */</span>

	<span class="n">IS_TO_PORT1</span>	<span class="o">=</span> <span class="n">IS_PA_TO_RX1</span> <span class="o">|</span> <span class="n">IS_PA_TO_TX1</span><span class="p">,</span>
	<span class="n">IS_TO_PORT2</span>	<span class="o">=</span> <span class="n">IS_PA_TO_RX2</span> <span class="o">|</span> <span class="n">IS_PA_TO_TX2</span><span class="p">,</span>

	<span class="n">IS_PORT_1</span>	<span class="o">=</span> <span class="n">IS_XA1_F</span><span class="o">|</span> <span class="n">IS_R1_F</span> <span class="o">|</span> <span class="n">IS_TO_PORT1</span> <span class="o">|</span> <span class="n">IS_MAC1</span><span class="p">,</span>
	<span class="n">IS_PORT_2</span>	<span class="o">=</span> <span class="n">IS_XA2_F</span><span class="o">|</span> <span class="n">IS_R2_F</span> <span class="o">|</span> <span class="n">IS_TO_PORT2</span> <span class="o">|</span> <span class="n">IS_MAC2</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/*	B2_IRQM_HWE_MSK	32 bit	IRQ Moderation HW Error Mask */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">IS_IRQ_TIST_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Time Stamp Timer Overflow (YUKON only) */</span>
	<span class="n">IS_IRQ_SENSOR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* IRQ from Sensor (YUKON only) */</span>
	<span class="n">IS_IRQ_MST_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* IRQ master error detected */</span>
	<span class="n">IS_IRQ_STAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* IRQ status exception */</span>
	<span class="n">IS_NO_STAT_M1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* No Rx Status from MAC 1 */</span>
	<span class="n">IS_NO_STAT_M2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* No Rx Status from MAC 2 */</span>
	<span class="n">IS_NO_TIST_M1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* No Time Stamp from MAC 1 */</span>
	<span class="n">IS_NO_TIST_M2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* No Time Stamp from MAC 2 */</span>
	<span class="n">IS_RAM_RD_PAR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* RAM Read  Parity Error */</span>
	<span class="n">IS_RAM_WR_PAR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* RAM Write Parity Error */</span>
	<span class="n">IS_M1_PAR_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* MAC 1 Parity Error */</span>
	<span class="n">IS_M2_PAR_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* MAC 2 Parity Error */</span>
	<span class="n">IS_R1_PAR_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Queue R1 Parity Error */</span>
	<span class="n">IS_R2_PAR_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Queue R2 Parity Error */</span>

	<span class="n">IS_ERR_MSK</span>	<span class="o">=</span> <span class="n">IS_IRQ_MST_ERR</span> <span class="o">|</span> <span class="n">IS_IRQ_STAT</span>
			<span class="o">|</span> <span class="n">IS_RAM_RD_PAR</span> <span class="o">|</span> <span class="n">IS_RAM_WR_PAR</span>
			<span class="o">|</span> <span class="n">IS_M1_PAR_ERR</span> <span class="o">|</span> <span class="n">IS_M2_PAR_ERR</span>
			<span class="o">|</span> <span class="n">IS_R1_PAR_ERR</span> <span class="o">|</span> <span class="n">IS_R2_PAR_ERR</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*	B2_TST_CTRL1	 8 bit	Test Control Register 1 */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TST_FRC_DPERR_MR</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* force DATAPERR on MST RD */</span>
	<span class="n">TST_FRC_DPERR_MW</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* force DATAPERR on MST WR */</span>
	<span class="n">TST_FRC_DPERR_TR</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* force DATAPERR on TRG RD */</span>
	<span class="n">TST_FRC_DPERR_TW</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* force DATAPERR on TRG WR */</span>
	<span class="n">TST_FRC_APERR_M</span>	 <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* force ADDRPERR on MST */</span>
	<span class="n">TST_FRC_APERR_T</span>	 <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* force ADDRPERR on TRG */</span>
	<span class="n">TST_CFG_WRITE_ON</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Enable  Config Reg WR */</span>
	<span class="n">TST_CFG_WRITE_OFF</span><span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Disable Config Reg WR */</span>
<span class="p">};</span>

<span class="cm">/*	B2_MAC_CFG		 8 bit	MAC Configuration / Chip Revision */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CFG_CHIP_R_MSK</span>	  <span class="o">=</span> <span class="mh">0xf</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit 7.. 4: Chip Revision */</span>
					<span class="cm">/* Bit 3.. 2:	reserved */</span>
	<span class="n">CFG_DIS_M2_CLK</span>	  <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Disable Clock for 2nd MAC */</span>
	<span class="n">CFG_SNG_MAC</span>	  <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* MAC Config: 0=2 MACs / 1=1 MAC*/</span>
<span class="p">};</span>

<span class="cm">/*	B2_CHIP_ID		 8 bit 	Chip Identification Number */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CHIP_ID_GENESIS</span>	   <span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="cm">/* Chip ID for GENESIS */</span>
	<span class="n">CHIP_ID_YUKON</span>	   <span class="o">=</span> <span class="mh">0xb0</span><span class="p">,</span> <span class="cm">/* Chip ID for YUKON */</span>
	<span class="n">CHIP_ID_YUKON_LITE</span> <span class="o">=</span> <span class="mh">0xb1</span><span class="p">,</span> <span class="cm">/* Chip ID for YUKON-Lite (Rev. A1-A3) */</span>
	<span class="n">CHIP_ID_YUKON_LP</span>   <span class="o">=</span> <span class="mh">0xb2</span><span class="p">,</span> <span class="cm">/* Chip ID for YUKON-LP */</span>
	<span class="n">CHIP_ID_YUKON_XL</span>   <span class="o">=</span> <span class="mh">0xb3</span><span class="p">,</span> <span class="cm">/* Chip ID for YUKON-2 XL */</span>
	<span class="n">CHIP_ID_YUKON_EC</span>   <span class="o">=</span> <span class="mh">0xb6</span><span class="p">,</span> <span class="cm">/* Chip ID for YUKON-2 EC */</span>
 	<span class="n">CHIP_ID_YUKON_FE</span>   <span class="o">=</span> <span class="mh">0xb7</span><span class="p">,</span> <span class="cm">/* Chip ID for YUKON-2 FE */</span>

	<span class="n">CHIP_REV_YU_LITE_A1</span>  <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Chip Rev. for YUKON-Lite A1,A2 */</span>
	<span class="n">CHIP_REV_YU_LITE_A3</span>  <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Chip Rev. for YUKON-Lite A3 */</span>
<span class="p">};</span>

<span class="cm">/*	B2_TI_CTRL		 8 bit	Timer control */</span>
<span class="cm">/*	B2_IRQM_CTRL	 8 bit	IRQ Moderation Timer Control */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TIM_START</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Start Timer */</span>
	<span class="n">TIM_STOP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Stop  Timer */</span>
	<span class="n">TIM_CLR_IRQ</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Clear Timer IRQ (!IRQM) */</span>
<span class="p">};</span>

<span class="cm">/*	B2_TI_TEST		 8 Bit	Timer Test */</span>
<span class="cm">/*	B2_IRQM_TEST	 8 bit	IRQ Moderation Timer Test */</span>
<span class="cm">/*	B28_DPT_TST		 8 bit	Descriptor Poll Timer Test Reg */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TIM_T_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Test mode on */</span>
	<span class="n">TIM_T_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Test mode off */</span>
	<span class="n">TIM_T_STEP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Test step */</span>
<span class="p">};</span>

<span class="cm">/*	B2_GP_IO		32 bit	General Purpose I/O Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GP_DIR_9</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">25</span><span class="p">,</span> <span class="cm">/* IO_9 direct, 0=In/1=Out */</span>
	<span class="n">GP_DIR_8</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">,</span> <span class="cm">/* IO_8 direct, 0=In/1=Out */</span>
	<span class="n">GP_DIR_7</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">23</span><span class="p">,</span> <span class="cm">/* IO_7 direct, 0=In/1=Out */</span>
	<span class="n">GP_DIR_6</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">22</span><span class="p">,</span> <span class="cm">/* IO_6 direct, 0=In/1=Out */</span>
	<span class="n">GP_DIR_5</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">21</span><span class="p">,</span> <span class="cm">/* IO_5 direct, 0=In/1=Out */</span>
	<span class="n">GP_DIR_4</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">20</span><span class="p">,</span> <span class="cm">/* IO_4 direct, 0=In/1=Out */</span>
	<span class="n">GP_DIR_3</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">19</span><span class="p">,</span> <span class="cm">/* IO_3 direct, 0=In/1=Out */</span>
	<span class="n">GP_DIR_2</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">18</span><span class="p">,</span> <span class="cm">/* IO_2 direct, 0=In/1=Out */</span>
	<span class="n">GP_DIR_1</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">,</span> <span class="cm">/* IO_1 direct, 0=In/1=Out */</span>
	<span class="n">GP_DIR_0</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span> <span class="cm">/* IO_0 direct, 0=In/1=Out */</span>

	<span class="n">GP_IO_9</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* IO_9 pin */</span>
	<span class="n">GP_IO_8</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* IO_8 pin */</span>
	<span class="n">GP_IO_7</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* IO_7 pin */</span>
	<span class="n">GP_IO_6</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* IO_6 pin */</span>
	<span class="n">GP_IO_5</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* IO_5 pin */</span>
	<span class="n">GP_IO_4</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* IO_4 pin */</span>
	<span class="n">GP_IO_3</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* IO_3 pin */</span>
	<span class="n">GP_IO_2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* IO_2 pin */</span>
	<span class="n">GP_IO_1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* IO_1 pin */</span>
	<span class="n">GP_IO_0</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* IO_0 pin */</span>
<span class="p">};</span>

<span class="cm">/* Descriptor Bit Definition */</span>
<span class="cm">/*	TxCtrl		Transmit Buffer Control Field */</span>
<span class="cm">/*	RxCtrl		Receive  Buffer Control Field */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">BMU_OWN</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">31</span><span class="p">,</span> <span class="cm">/* OWN bit: 0=host/1=BMU */</span>
	<span class="n">BMU_STF</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">30</span><span class="p">,</span> <span class="cm">/* Start of Frame */</span>
	<span class="n">BMU_EOF</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">29</span><span class="p">,</span> <span class="cm">/* End of Frame */</span>
	<span class="n">BMU_IRQ_EOB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">28</span><span class="p">,</span> <span class="cm">/* Req &quot;End of Buffer&quot; IRQ */</span>
	<span class="n">BMU_IRQ_EOF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">27</span><span class="p">,</span> <span class="cm">/* Req &quot;End of Frame&quot; IRQ */</span>
				<span class="cm">/* TxCtrl specific bits */</span>
	<span class="n">BMU_STFWD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">26</span><span class="p">,</span> <span class="cm">/* (Tx)	Store &amp; Forward Frame */</span>
	<span class="n">BMU_NO_FCS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">25</span><span class="p">,</span> <span class="cm">/* (Tx) Disable MAC FCS (CRC) generation */</span>
	<span class="n">BMU_SW</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">,</span> <span class="cm">/* (Tx)	1 bit res. for SW use */</span>
				<span class="cm">/* RxCtrl specific bits */</span>
	<span class="n">BMU_DEV_0</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">26</span><span class="p">,</span> <span class="cm">/* (Rx)	Transfer data to Dev0 */</span>
	<span class="n">BMU_STAT_VAL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">25</span><span class="p">,</span> <span class="cm">/* (Rx)	Rx Status Valid */</span>
	<span class="n">BMU_TIST_VAL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">,</span> <span class="cm">/* (Rx)	Rx TimeStamp Valid */</span>
			<span class="cm">/* Bit 23..16:	BMU Check Opcodes */</span>
	<span class="n">BMU_CHECK</span>	<span class="o">=</span> <span class="mh">0x55</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span> <span class="cm">/* Default BMU check */</span>
	<span class="n">BMU_TCP_CHECK</span>	<span class="o">=</span> <span class="mh">0x56</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span> <span class="cm">/* Descr with TCP ext */</span>
	<span class="n">BMU_UDP_CHECK</span>	<span class="o">=</span> <span class="mh">0x57</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span> <span class="cm">/* Descr with UDP ext (YUKON only) */</span>
	<span class="n">BMU_BBC</span>		<span class="o">=</span> <span class="mh">0xffffL</span><span class="p">,</span> <span class="cm">/* Bit 15.. 0:	Buffer Byte Counter */</span>
<span class="p">};</span>

<span class="cm">/*	B2_BSC_CTRL		 8 bit	Blink Source Counter Control */</span>
<span class="k">enum</span> <span class="p">{</span>
	 <span class="n">BSC_START</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Start Blink Source Counter */</span>
	 <span class="n">BSC_STOP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Stop  Blink Source Counter */</span>
<span class="p">};</span>

<span class="cm">/*	B2_BSC_STAT		 8 bit	Blink Source Counter Status */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">BSC_SRC</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Blink Source, 0=Off / 1=On */</span>
<span class="p">};</span>

<span class="cm">/*	B2_BSC_TST		16 bit	Blink Source Counter Test Reg */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">BSC_T_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Test mode on */</span>
	<span class="n">BSC_T_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Test mode off */</span>
	<span class="n">BSC_T_STEP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Test step */</span>
<span class="p">};</span>

<span class="cm">/*	B3_RAM_ADDR		32 bit	RAM Address, to read or write */</span>
					<span class="cm">/* Bit 31..19:	reserved */</span>
<span class="cp">#define RAM_ADR_RAN	0x0007ffffL	</span><span class="cm">/* Bit 18.. 0:	RAM Address Range */</span><span class="cp"></span>
<span class="cm">/* RAM Interface Registers */</span>

<span class="cm">/*	B3_RI_CTRL		16 bit	RAM Iface Control Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">RI_CLR_RD_PERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* Clear IRQ RAM Read Parity Err */</span>
	<span class="n">RI_CLR_WR_PERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Clear IRQ RAM Write Parity Err*/</span>

	<span class="n">RI_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear RAM Interface Reset */</span>
	<span class="n">RI_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Set   RAM Interface Reset */</span>
<span class="p">};</span>

<span class="cm">/* MAC Arbiter Registers */</span>
<span class="cm">/*	B3_MA_TO_CTRL	16 bit	MAC Arbiter Timeout Ctrl Reg */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MA_FOE_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* XMAC Fast Output Enable ON */</span>
	<span class="n">MA_FOE_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* XMAC Fast Output Enable OFF */</span>
	<span class="n">MA_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear MAC Arbiter Reset */</span>
	<span class="n">MA_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Set   MAC Arbiter Reset */</span>

<span class="p">};</span>

<span class="cm">/* Timeout values */</span>
<span class="cp">#define SK_MAC_TO_53	72		</span><span class="cm">/* MAC arbiter timeout */</span><span class="cp"></span>
<span class="cp">#define SK_PKT_TO_53	0x2000		</span><span class="cm">/* Packet arbiter timeout */</span><span class="cp"></span>
<span class="cp">#define SK_PKT_TO_MAX	0xffff		</span><span class="cm">/* Maximum value */</span><span class="cp"></span>
<span class="cp">#define SK_RI_TO_53	36		</span><span class="cm">/* RAM interface timeout */</span><span class="cp"></span>

<span class="cm">/* Packet Arbiter Registers */</span>
<span class="cm">/*	B3_PA_CTRL		16 bit	Packet Arbiter Ctrl Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PA_CLR_TO_TX2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span><span class="cm">/* Clear IRQ Packet Timeout TX2 */</span>
	<span class="n">PA_CLR_TO_TX1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* Clear IRQ Packet Timeout TX1 */</span>
	<span class="n">PA_CLR_TO_RX2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span><span class="cm">/* Clear IRQ Packet Timeout RX2 */</span>
	<span class="n">PA_CLR_TO_RX1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span><span class="cm">/* Clear IRQ Packet Timeout RX1 */</span>
	<span class="n">PA_ENA_TO_TX2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* Enable  Timeout Timer TX2 */</span>
	<span class="n">PA_DIS_TO_TX2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Disable Timeout Timer TX2 */</span>
	<span class="n">PA_ENA_TO_TX1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Enable  Timeout Timer TX1 */</span>
	<span class="n">PA_DIS_TO_TX1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Disable Timeout Timer TX1 */</span>
	<span class="n">PA_ENA_TO_RX2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Enable  Timeout Timer RX2 */</span>
	<span class="n">PA_DIS_TO_RX2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Disable Timeout Timer RX2 */</span>
	<span class="n">PA_ENA_TO_RX1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Enable  Timeout Timer RX1 */</span>
	<span class="n">PA_DIS_TO_RX1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Disable Timeout Timer RX1 */</span>
	<span class="n">PA_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear MAC Arbiter Reset */</span>
	<span class="n">PA_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Set   MAC Arbiter Reset */</span>
<span class="p">};</span>

<span class="cp">#define PA_ENA_TO_ALL	(PA_ENA_TO_RX1 | PA_ENA_TO_RX2 |\</span>
<span class="cp">						PA_ENA_TO_TX1 | PA_ENA_TO_TX2)</span>


<span class="cm">/* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */</span>
<span class="cm">/*	TXA_ITI_INI		32 bit	Tx Arb Interval Timer Init Val */</span>
<span class="cm">/*	TXA_ITI_VAL		32 bit	Tx Arb Interval Timer Value */</span>
<span class="cm">/*	TXA_LIM_INI		32 bit	Tx Arb Limit Counter Init Val */</span>
<span class="cm">/*	TXA_LIM_VAL		32 bit	Tx Arb Limit Counter Value */</span>

<span class="cp">#define TXA_MAX_VAL	0x00ffffffUL	</span><span class="cm">/* Bit 23.. 0:	Max TXA Timer/Cnt Val */</span><span class="cp"></span>

<span class="cm">/*	TXA_CTRL		 8 bit	Tx Arbiter Control Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TXA_ENA_FSYNC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Enable  force of sync Tx queue */</span>
	<span class="n">TXA_DIS_FSYNC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Disable force of sync Tx queue */</span>
	<span class="n">TXA_ENA_ALLOC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Enable  alloc of free bandwidth */</span>
	<span class="n">TXA_DIS_ALLOC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Disable alloc of free bandwidth */</span>
	<span class="n">TXA_START_RC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Start sync Rate Control */</span>
	<span class="n">TXA_STOP_RC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Stop  sync Rate Control */</span>
	<span class="n">TXA_ENA_ARB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Enable  Tx Arbiter */</span>
	<span class="n">TXA_DIS_ARB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Disable Tx Arbiter */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> *	Bank 4 - 5</span>
<span class="cm"> */</span>
<span class="cm">/* Transmit Arbiter Registers MAC 1 and 2, use SK_REG() to access */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TXA_ITI_INI</span>	<span class="o">=</span> <span class="mh">0x0200</span><span class="p">,</span><span class="cm">/* 32 bit	Tx Arb Interval Timer Init Val*/</span>
	<span class="n">TXA_ITI_VAL</span>	<span class="o">=</span> <span class="mh">0x0204</span><span class="p">,</span><span class="cm">/* 32 bit	Tx Arb Interval Timer Value */</span>
	<span class="n">TXA_LIM_INI</span>	<span class="o">=</span> <span class="mh">0x0208</span><span class="p">,</span><span class="cm">/* 32 bit	Tx Arb Limit Counter Init Val */</span>
	<span class="n">TXA_LIM_VAL</span>	<span class="o">=</span> <span class="mh">0x020c</span><span class="p">,</span><span class="cm">/* 32 bit	Tx Arb Limit Counter Value */</span>
	<span class="n">TXA_CTRL</span>	<span class="o">=</span> <span class="mh">0x0210</span><span class="p">,</span><span class="cm">/*  8 bit	Tx Arbiter Control Register */</span>
	<span class="n">TXA_TEST</span>	<span class="o">=</span> <span class="mh">0x0211</span><span class="p">,</span><span class="cm">/*  8 bit	Tx Arbiter Test Register */</span>
	<span class="n">TXA_STAT</span>	<span class="o">=</span> <span class="mh">0x0212</span><span class="p">,</span><span class="cm">/*  8 bit	Tx Arbiter Status Register */</span>
<span class="p">};</span>


<span class="k">enum</span> <span class="p">{</span>
	<span class="n">B6_EXT_REG</span>	<span class="o">=</span> <span class="mh">0x0300</span><span class="p">,</span><span class="cm">/* External registers (GENESIS only) */</span>
	<span class="n">B7_CFG_SPC</span>	<span class="o">=</span> <span class="mh">0x0380</span><span class="p">,</span><span class="cm">/* copy of the Configuration register */</span>
	<span class="n">B8_RQ1_REGS</span>	<span class="o">=</span> <span class="mh">0x0400</span><span class="p">,</span><span class="cm">/* Receive Queue 1 */</span>
	<span class="n">B8_RQ2_REGS</span>	<span class="o">=</span> <span class="mh">0x0480</span><span class="p">,</span><span class="cm">/* Receive Queue 2 */</span>
	<span class="n">B8_TS1_REGS</span>	<span class="o">=</span> <span class="mh">0x0600</span><span class="p">,</span><span class="cm">/* Transmit sync queue 1 */</span>
	<span class="n">B8_TA1_REGS</span>	<span class="o">=</span> <span class="mh">0x0680</span><span class="p">,</span><span class="cm">/* Transmit async queue 1 */</span>
	<span class="n">B8_TS2_REGS</span>	<span class="o">=</span> <span class="mh">0x0700</span><span class="p">,</span><span class="cm">/* Transmit sync queue 2 */</span>
	<span class="n">B8_TA2_REGS</span>	<span class="o">=</span> <span class="mh">0x0780</span><span class="p">,</span><span class="cm">/* Transmit sync queue 2 */</span>
	<span class="n">B16_RAM_REGS</span>	<span class="o">=</span> <span class="mh">0x0800</span><span class="p">,</span><span class="cm">/* RAM Buffer Registers */</span>
<span class="p">};</span>

<span class="cm">/* Queue Register Offsets, use Q_ADDR() to access */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">B8_Q_REGS</span> <span class="o">=</span> <span class="mh">0x0400</span><span class="p">,</span> <span class="cm">/* base of Queue registers */</span>
	<span class="n">Q_D</span>	<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>	<span class="cm">/* 8*32	bit	Current Descriptor */</span>
	<span class="n">Q_DA_L</span>	<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>	<span class="cm">/* 32 bit	Current Descriptor Address Low dWord */</span>
	<span class="n">Q_DA_H</span>	<span class="o">=</span> <span class="mh">0x24</span><span class="p">,</span>	<span class="cm">/* 32 bit	Current Descriptor Address High dWord */</span>
	<span class="n">Q_AC_L</span>	<span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span>	<span class="cm">/* 32 bit	Current Address Counter Low dWord */</span>
	<span class="n">Q_AC_H</span>	<span class="o">=</span> <span class="mh">0x2c</span><span class="p">,</span>	<span class="cm">/* 32 bit	Current Address Counter High dWord */</span>
	<span class="n">Q_BC</span>	<span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>	<span class="cm">/* 32 bit	Current Byte Counter */</span>
	<span class="n">Q_CSR</span>	<span class="o">=</span> <span class="mh">0x34</span><span class="p">,</span>	<span class="cm">/* 32 bit	BMU Control/Status Register */</span>
	<span class="n">Q_F</span>	<span class="o">=</span> <span class="mh">0x38</span><span class="p">,</span>	<span class="cm">/* 32 bit	Flag Register */</span>
	<span class="n">Q_T1</span>	<span class="o">=</span> <span class="mh">0x3c</span><span class="p">,</span>	<span class="cm">/* 32 bit	Test Register 1 */</span>
	<span class="n">Q_T1_TR</span>	<span class="o">=</span> <span class="mh">0x3c</span><span class="p">,</span>	<span class="cm">/*  8 bit	Test Register 1 Transfer SM */</span>
	<span class="n">Q_T1_WR</span>	<span class="o">=</span> <span class="mh">0x3d</span><span class="p">,</span>	<span class="cm">/*  8 bit	Test Register 1 Write Descriptor SM */</span>
	<span class="n">Q_T1_RD</span>	<span class="o">=</span> <span class="mh">0x3e</span><span class="p">,</span>	<span class="cm">/*  8 bit	Test Register 1 Read Descriptor SM */</span>
	<span class="n">Q_T1_SV</span>	<span class="o">=</span> <span class="mh">0x3f</span><span class="p">,</span>	<span class="cm">/*  8 bit	Test Register 1 Supervisor SM */</span>
	<span class="n">Q_T2</span>	<span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>	<span class="cm">/* 32 bit	Test Register 2	*/</span>
	<span class="n">Q_T3</span>	<span class="o">=</span> <span class="mh">0x44</span><span class="p">,</span>	<span class="cm">/* 32 bit	Test Register 3	*/</span>

<span class="p">};</span>
<span class="cp">#define Q_ADDR(reg, offs) (B8_Q_REGS + (reg) + (offs))</span>

<span class="cm">/* RAM Buffer Register Offsets */</span>
<span class="k">enum</span> <span class="p">{</span>

	<span class="n">RB_START</span><span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span><span class="cm">/* 32 bit	RAM Buffer Start Address */</span>
	<span class="n">RB_END</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span><span class="cm">/* 32 bit	RAM Buffer End Address */</span>
	<span class="n">RB_WP</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span><span class="cm">/* 32 bit	RAM Buffer Write Pointer */</span>
	<span class="n">RB_RP</span>	<span class="o">=</span> <span class="mh">0x0c</span><span class="p">,</span><span class="cm">/* 32 bit	RAM Buffer Read Pointer */</span>
	<span class="n">RB_RX_UTPP</span><span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span><span class="cm">/* 32 bit	Rx Upper Threshold, Pause Packet */</span>
	<span class="n">RB_RX_LTPP</span><span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span><span class="cm">/* 32 bit	Rx Lower Threshold, Pause Packet */</span>
	<span class="n">RB_RX_UTHP</span><span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span><span class="cm">/* 32 bit	Rx Upper Threshold, High Prio */</span>
	<span class="n">RB_RX_LTHP</span><span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span><span class="cm">/* 32 bit	Rx Lower Threshold, High Prio */</span>
	<span class="cm">/* 0x10 - 0x1f:	reserved at Tx RAM Buffer Registers */</span>
	<span class="n">RB_PC</span>	<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span><span class="cm">/* 32 bit	RAM Buffer Packet Counter */</span>
	<span class="n">RB_LEV</span>	<span class="o">=</span> <span class="mh">0x24</span><span class="p">,</span><span class="cm">/* 32 bit	RAM Buffer Level Register */</span>
	<span class="n">RB_CTRL</span>	<span class="o">=</span> <span class="mh">0x28</span><span class="p">,</span><span class="cm">/* 32 bit	RAM Buffer Control Register */</span>
	<span class="n">RB_TST1</span>	<span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span><span class="cm">/*  8 bit	RAM Buffer Test Register 1 */</span>
	<span class="n">RB_TST2</span>	<span class="o">=</span> <span class="mh">0x2a</span><span class="p">,</span><span class="cm">/*  8 bit	RAM Buffer Test Register 2 */</span>
<span class="p">};</span>

<span class="cm">/* Receive and Transmit Queues */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">Q_R1</span>	<span class="o">=</span> <span class="mh">0x0000</span><span class="p">,</span>	<span class="cm">/* Receive Queue 1 */</span>
	<span class="n">Q_R2</span>	<span class="o">=</span> <span class="mh">0x0080</span><span class="p">,</span>	<span class="cm">/* Receive Queue 2 */</span>
	<span class="n">Q_XS1</span>	<span class="o">=</span> <span class="mh">0x0200</span><span class="p">,</span>	<span class="cm">/* Synchronous Transmit Queue 1 */</span>
	<span class="n">Q_XA1</span>	<span class="o">=</span> <span class="mh">0x0280</span><span class="p">,</span>	<span class="cm">/* Asynchronous Transmit Queue 1 */</span>
	<span class="n">Q_XS2</span>	<span class="o">=</span> <span class="mh">0x0300</span><span class="p">,</span>	<span class="cm">/* Synchronous Transmit Queue 2 */</span>
	<span class="n">Q_XA2</span>	<span class="o">=</span> <span class="mh">0x0380</span><span class="p">,</span>	<span class="cm">/* Asynchronous Transmit Queue 2 */</span>
<span class="p">};</span>

<span class="cm">/* Different MAC Types */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SK_MAC_XMAC</span> <span class="o">=</span>	<span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Xaqti XMAC II */</span>
	<span class="n">SK_MAC_GMAC</span> <span class="o">=</span>	<span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Marvell GMAC */</span>
<span class="p">};</span>

<span class="cm">/* Different PHY Types */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SK_PHY_XMAC</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span><span class="cm">/* integrated in XMAC II */</span>
	<span class="n">SK_PHY_BCOM</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span><span class="cm">/* Broadcom BCM5400 */</span>
	<span class="n">SK_PHY_LONE</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span><span class="cm">/* Level One LXT1000  [not supported]*/</span>
	<span class="n">SK_PHY_NAT</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span><span class="cm">/* National DP83891  [not supported] */</span>
	<span class="n">SK_PHY_MARV_COPPER</span><span class="o">=</span> <span class="mi">4</span><span class="p">,</span><span class="cm">/* Marvell 88E1011S */</span>
	<span class="n">SK_PHY_MARV_FIBER</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span><span class="cm">/* Marvell 88E1011S working on fiber */</span>
<span class="p">};</span>

<span class="cm">/* PHY addresses (bits 12..8 of PHY address reg) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_ADDR_XMAC</span>	<span class="o">=</span> <span class="mi">0</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>
	<span class="n">PHY_ADDR_BCOM</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>

<span class="cm">/* GPHY address (bits 15..11 of SMI control reg) */</span>
	<span class="n">PHY_ADDR_MARV</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define RB_ADDR(offs, queue) ((u16)B16_RAM_REGS + (u16)(queue) + (offs))</span>

<span class="cm">/* Receive MAC FIFO, Receive LED, and Link_Sync regs (GENESIS only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">RX_MFF_EA</span>	<span class="o">=</span> <span class="mh">0x0c00</span><span class="p">,</span><span class="cm">/* 32 bit	Receive MAC FIFO End Address */</span>
	<span class="n">RX_MFF_WP</span>	<span class="o">=</span> <span class="mh">0x0c04</span><span class="p">,</span><span class="cm">/* 32 bit	Receive MAC FIFO Write Pointer */</span>

	<span class="n">RX_MFF_RP</span>	<span class="o">=</span> <span class="mh">0x0c0c</span><span class="p">,</span><span class="cm">/* 32 bit	Receive MAC FIFO Read Pointer */</span>
	<span class="n">RX_MFF_PC</span>	<span class="o">=</span> <span class="mh">0x0c10</span><span class="p">,</span><span class="cm">/* 32 bit	Receive MAC FIFO Packet Cnt */</span>
	<span class="n">RX_MFF_LEV</span>	<span class="o">=</span> <span class="mh">0x0c14</span><span class="p">,</span><span class="cm">/* 32 bit	Receive MAC FIFO Level */</span>
	<span class="n">RX_MFF_CTRL1</span>	<span class="o">=</span> <span class="mh">0x0c18</span><span class="p">,</span><span class="cm">/* 16 bit	Receive MAC FIFO Control Reg 1*/</span>
	<span class="n">RX_MFF_STAT_TO</span>	<span class="o">=</span> <span class="mh">0x0c1a</span><span class="p">,</span><span class="cm">/*  8 bit	Receive MAC Status Timeout */</span>
	<span class="n">RX_MFF_TIST_TO</span>	<span class="o">=</span> <span class="mh">0x0c1b</span><span class="p">,</span><span class="cm">/*  8 bit	Receive MAC Time Stamp Timeout */</span>
	<span class="n">RX_MFF_CTRL2</span>	<span class="o">=</span> <span class="mh">0x0c1c</span><span class="p">,</span><span class="cm">/*  8 bit	Receive MAC FIFO Control Reg 2*/</span>
	<span class="n">RX_MFF_TST1</span>	<span class="o">=</span> <span class="mh">0x0c1d</span><span class="p">,</span><span class="cm">/*  8 bit	Receive MAC FIFO Test Reg 1 */</span>
	<span class="n">RX_MFF_TST2</span>	<span class="o">=</span> <span class="mh">0x0c1e</span><span class="p">,</span><span class="cm">/*  8 bit	Receive MAC FIFO Test Reg 2 */</span>

	<span class="n">RX_LED_INI</span>	<span class="o">=</span> <span class="mh">0x0c20</span><span class="p">,</span><span class="cm">/* 32 bit	Receive LED Cnt Init Value */</span>
	<span class="n">RX_LED_VAL</span>	<span class="o">=</span> <span class="mh">0x0c24</span><span class="p">,</span><span class="cm">/* 32 bit	Receive LED Cnt Current Value */</span>
	<span class="n">RX_LED_CTRL</span>	<span class="o">=</span> <span class="mh">0x0c28</span><span class="p">,</span><span class="cm">/*  8 bit	Receive LED Cnt Control Reg */</span>
	<span class="n">RX_LED_TST</span>	<span class="o">=</span> <span class="mh">0x0c29</span><span class="p">,</span><span class="cm">/*  8 bit	Receive LED Cnt Test Register */</span>

	<span class="n">LNK_SYNC_INI</span>	<span class="o">=</span> <span class="mh">0x0c30</span><span class="p">,</span><span class="cm">/* 32 bit	Link Sync Cnt Init Value */</span>
	<span class="n">LNK_SYNC_VAL</span>	<span class="o">=</span> <span class="mh">0x0c34</span><span class="p">,</span><span class="cm">/* 32 bit	Link Sync Cnt Current Value */</span>
	<span class="n">LNK_SYNC_CTRL</span>	<span class="o">=</span> <span class="mh">0x0c38</span><span class="p">,</span><span class="cm">/*  8 bit	Link Sync Cnt Control Register */</span>
	<span class="n">LNK_SYNC_TST</span>	<span class="o">=</span> <span class="mh">0x0c39</span><span class="p">,</span><span class="cm">/*  8 bit	Link Sync Cnt Test Register */</span>
	<span class="n">LNK_LED_REG</span>	<span class="o">=</span> <span class="mh">0x0c3c</span><span class="p">,</span><span class="cm">/*  8 bit	Link LED Register */</span>
<span class="p">};</span>

<span class="cm">/* Receive and Transmit MAC FIFO Registers (GENESIS only) */</span>
<span class="cm">/*	RX_MFF_CTRL1	16 bit	Receive MAC FIFO Control Reg 1 */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MFF_ENA_RDY_PAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span>	<span class="cm">/* Enable  Ready Patch */</span>
	<span class="n">MFF_DIS_RDY_PAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span>	<span class="cm">/* Disable Ready Patch */</span>
	<span class="n">MFF_ENA_TIM_PAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span>	<span class="cm">/* Enable  Timing Patch */</span>
	<span class="n">MFF_DIS_TIM_PAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span>	<span class="cm">/* Disable Timing Patch */</span>
	<span class="n">MFF_ENA_ALM_FUL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* Enable  AlmostFull Sign */</span>
	<span class="n">MFF_DIS_ALM_FUL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Disable AlmostFull Sign */</span>
	<span class="n">MFF_ENA_PAUSE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Enable  Pause Signaling */</span>
	<span class="n">MFF_DIS_PAUSE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Disable Pause Signaling */</span>
	<span class="n">MFF_ENA_FLUSH</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Enable  Frame Flushing */</span>
	<span class="n">MFF_DIS_FLUSH</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Disable Frame Flushing */</span>
	<span class="n">MFF_ENA_TIST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Enable  Time Stamp Gener */</span>
	<span class="n">MFF_DIS_TIST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Disable Time Stamp Gener */</span>
	<span class="n">MFF_CLR_INTIST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear IRQ No Time Stamp */</span>
	<span class="n">MFF_CLR_INSTAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Clear IRQ No Status */</span>
	<span class="n">MFF_RX_CTRL_DEF</span> <span class="o">=</span> <span class="n">MFF_ENA_TIM_PAT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*	TX_MFF_CTRL1	16 bit	Transmit MAC FIFO Control Reg 1 */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MFF_CLR_PERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Clear Parity Error IRQ */</span>

	<span class="n">MFF_ENA_PKT_REC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Enable  Packet Recovery */</span>
	<span class="n">MFF_DIS_PKT_REC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Disable Packet Recovery */</span>

	<span class="n">MFF_ENA_W4E</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Enable  Wait for Empty */</span>
	<span class="n">MFF_DIS_W4E</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Disable Wait for Empty */</span>

	<span class="n">MFF_ENA_LOOPB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Enable  Loopback */</span>
	<span class="n">MFF_DIS_LOOPB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Disable Loopback */</span>
	<span class="n">MFF_CLR_MAC_RST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear XMAC Reset */</span>
	<span class="n">MFF_SET_MAC_RST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Set   XMAC Reset */</span>

	<span class="n">MFF_TX_CTRL_DEF</span>	 <span class="o">=</span> <span class="n">MFF_ENA_PKT_REC</span> <span class="o">|</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">MFF_ENA_TIM_PAT</span> <span class="o">|</span> <span class="n">MFF_ENA_FLUSH</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/*	RX_MFF_TST2	 	 8 bit	Receive MAC FIFO Test Register 2 */</span>
<span class="cm">/*	TX_MFF_TST2	 	 8 bit	Transmit MAC FIFO Test Register 2 */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MFF_WSP_T_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Tx: Write Shadow Ptr TestOn */</span>
	<span class="n">MFF_WSP_T_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Tx: Write Shadow Ptr TstOff */</span>
	<span class="n">MFF_WSP_INC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Tx: Write Shadow Ptr Increment */</span>
	<span class="n">MFF_PC_DEC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Packet Counter Decrement */</span>
	<span class="n">MFF_PC_T_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Packet Counter Test On */</span>
	<span class="n">MFF_PC_T_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Packet Counter Test Off */</span>
	<span class="n">MFF_PC_INC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Packet Counter Increment */</span>
<span class="p">};</span>

<span class="cm">/*	RX_MFF_TST1	 	 8 bit	Receive MAC FIFO Test Register 1 */</span>
<span class="cm">/*	TX_MFF_TST1	 	 8 bit	Transmit MAC FIFO Test Register 1 */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MFF_WP_T_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Write Pointer Test On */</span>
	<span class="n">MFF_WP_T_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Write Pointer Test Off */</span>
	<span class="n">MFF_WP_INC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Write Pointer Increm */</span>

	<span class="n">MFF_RP_T_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Read Pointer Test On */</span>
	<span class="n">MFF_RP_T_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Read Pointer Test Off */</span>
	<span class="n">MFF_RP_DEC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Read Pointer Decrement */</span>
<span class="p">};</span>

<span class="cm">/*	RX_MFF_CTRL2	 8 bit	Receive MAC FIFO Control Reg 2 */</span>
<span class="cm">/*	TX_MFF_CTRL2	 8 bit	Transmit MAC FIFO Control Reg 2 */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MFF_ENA_OP_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Enable  Operation Mode */</span>
	<span class="n">MFF_DIS_OP_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Disable Operation Mode */</span>
	<span class="n">MFF_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear MAC FIFO Reset */</span>
	<span class="n">MFF_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Set   MAC FIFO Reset */</span>
<span class="p">};</span>


<span class="cm">/*	Link LED Counter Registers (GENESIS only) */</span>

<span class="cm">/*	RX_LED_CTRL		 8 bit	Receive LED Cnt Control Reg */</span>
<span class="cm">/*	TX_LED_CTRL		 8 bit	Transmit LED Cnt Control Reg */</span>
<span class="cm">/*	LNK_SYNC_CTRL	 8 bit	Link Sync Cnt Control Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">LED_START</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Start Timer */</span>
	<span class="n">LED_STOP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Stop Timer */</span>
	<span class="n">LED_STATE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Rx/Tx: LED State, 1=LED on */</span>
<span class="p">};</span>

<span class="cm">/*	RX_LED_TST		 8 bit	Receive LED Cnt Test Register */</span>
<span class="cm">/*	TX_LED_TST		 8 bit	Transmit LED Cnt Test Register */</span>
<span class="cm">/*	LNK_SYNC_TST	 8 bit	Link Sync Cnt Test Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">LED_T_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* LED Counter Test mode On */</span>
	<span class="n">LED_T_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* LED Counter Test mode Off */</span>
	<span class="n">LED_T_STEP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* LED Counter Step */</span>
<span class="p">};</span>

<span class="cm">/*	LNK_LED_REG	 	 8 bit	Link LED Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">LED_BLK_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Link LED Blinking On */</span>
	<span class="n">LED_BLK_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Link LED Blinking Off */</span>
	<span class="n">LED_SYNC_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Use Sync Wire to switch LED */</span>
	<span class="n">LED_SYNC_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Disable Sync Wire Input */</span>
	<span class="n">LED_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* switch LED on */</span>
	<span class="n">LED_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* switch LED off */</span>
<span class="p">};</span>

<span class="cm">/* Receive GMAC FIFO (YUKON) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">RX_GMF_EA</span>	<span class="o">=</span> <span class="mh">0x0c40</span><span class="p">,</span><span class="cm">/* 32 bit	Rx GMAC FIFO End Address */</span>
	<span class="n">RX_GMF_AF_THR</span>	<span class="o">=</span> <span class="mh">0x0c44</span><span class="p">,</span><span class="cm">/* 32 bit	Rx GMAC FIFO Almost Full Thresh. */</span>
	<span class="n">RX_GMF_CTRL_T</span>	<span class="o">=</span> <span class="mh">0x0c48</span><span class="p">,</span><span class="cm">/* 32 bit	Rx GMAC FIFO Control/Test */</span>
	<span class="n">RX_GMF_FL_MSK</span>	<span class="o">=</span> <span class="mh">0x0c4c</span><span class="p">,</span><span class="cm">/* 32 bit	Rx GMAC FIFO Flush Mask */</span>
	<span class="n">RX_GMF_FL_THR</span>	<span class="o">=</span> <span class="mh">0x0c50</span><span class="p">,</span><span class="cm">/* 32 bit	Rx GMAC FIFO Flush Threshold */</span>
	<span class="n">RX_GMF_WP</span>	<span class="o">=</span> <span class="mh">0x0c60</span><span class="p">,</span><span class="cm">/* 32 bit	Rx GMAC FIFO Write Pointer */</span>
	<span class="n">RX_GMF_WLEV</span>	<span class="o">=</span> <span class="mh">0x0c68</span><span class="p">,</span><span class="cm">/* 32 bit	Rx GMAC FIFO Write Level */</span>
	<span class="n">RX_GMF_RP</span>	<span class="o">=</span> <span class="mh">0x0c70</span><span class="p">,</span><span class="cm">/* 32 bit	Rx GMAC FIFO Read Pointer */</span>
	<span class="n">RX_GMF_RLEV</span>	<span class="o">=</span> <span class="mh">0x0c78</span><span class="p">,</span><span class="cm">/* 32 bit	Rx GMAC FIFO Read Level */</span>
<span class="p">};</span>


<span class="cm">/*	TXA_TEST		 8 bit	Tx Arbiter Test Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TXA_INT_T_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Tx Arb Interval Timer Test On */</span>
	<span class="n">TXA_INT_T_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Tx Arb Interval Timer Test Off */</span>
	<span class="n">TXA_INT_T_STEP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Tx Arb Interval Timer Step */</span>
	<span class="n">TXA_LIM_T_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Tx Arb Limit Timer Test On */</span>
	<span class="n">TXA_LIM_T_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Tx Arb Limit Timer Test Off */</span>
	<span class="n">TXA_LIM_T_STEP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Tx Arb Limit Timer Step */</span>
<span class="p">};</span>

<span class="cm">/*	TXA_STAT		 8 bit	Tx Arbiter Status Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TXA_PRIO_XS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* sync queue has prio to send */</span>
<span class="p">};</span>


<span class="cm">/*	Q_BC			32 bit	Current Byte Counter */</span>

<span class="cm">/* BMU Control Status Registers */</span>
<span class="cm">/*	B0_R1_CSR		32 bit	BMU Ctrl/Stat Rx Queue 1 */</span>
<span class="cm">/*	B0_R2_CSR		32 bit	BMU Ctrl/Stat Rx Queue 2 */</span>
<span class="cm">/*	B0_XA1_CSR		32 bit	BMU Ctrl/Stat Sync Tx Queue 1 */</span>
<span class="cm">/*	B0_XS1_CSR		32 bit	BMU Ctrl/Stat Async Tx Queue 1 */</span>
<span class="cm">/*	B0_XA2_CSR		32 bit	BMU Ctrl/Stat Sync Tx Queue 2 */</span>
<span class="cm">/*	B0_XS2_CSR		32 bit	BMU Ctrl/Stat Async Tx Queue 2 */</span>
<span class="cm">/*	Q_CSR			32 bit	BMU Control/Status Register */</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CSR_SV_IDLE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">,</span>	<span class="cm">/* BMU SM Idle */</span>

	<span class="n">CSR_DESC_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">21</span><span class="p">,</span>	<span class="cm">/* Clear Reset for Descr */</span>
	<span class="n">CSR_DESC_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">20</span><span class="p">,</span>	<span class="cm">/* Set   Reset for Descr */</span>
	<span class="n">CSR_FIFO_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">19</span><span class="p">,</span>	<span class="cm">/* Clear Reset for FIFO */</span>
	<span class="n">CSR_FIFO_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">18</span><span class="p">,</span>	<span class="cm">/* Set   Reset for FIFO */</span>
	<span class="n">CSR_HPI_RUN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">,</span>	<span class="cm">/* Release HPI SM */</span>
	<span class="n">CSR_HPI_RST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span>	<span class="cm">/* Reset   HPI SM to Idle */</span>
	<span class="n">CSR_SV_RUN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span>	<span class="cm">/* Release Supervisor SM */</span>
	<span class="n">CSR_SV_RST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span>	<span class="cm">/* Reset   Supervisor SM */</span>
	<span class="n">CSR_DREAD_RUN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span>	<span class="cm">/* Release Descr Read SM */</span>
	<span class="n">CSR_DREAD_RST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span>	<span class="cm">/* Reset   Descr Read SM */</span>
	<span class="n">CSR_DWRITE_RUN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span>	<span class="cm">/* Release Descr Write SM */</span>
	<span class="n">CSR_DWRITE_RST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span>	<span class="cm">/* Reset   Descr Write SM */</span>
	<span class="n">CSR_TRANS_RUN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>		<span class="cm">/* Release Transfer SM */</span>
	<span class="n">CSR_TRANS_RST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>		<span class="cm">/* Reset   Transfer SM */</span>
	<span class="n">CSR_ENA_POL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>		<span class="cm">/* Enable  Descr Polling */</span>
	<span class="n">CSR_DIS_POL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>		<span class="cm">/* Disable Descr Polling */</span>
	<span class="n">CSR_STOP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>		<span class="cm">/* Stop  Rx/Tx Queue */</span>
	<span class="n">CSR_START</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>		<span class="cm">/* Start Rx/Tx Queue */</span>
	<span class="n">CSR_IRQ_CL_P</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>		<span class="cm">/* (Rx)	Clear Parity IRQ */</span>
	<span class="n">CSR_IRQ_CL_B</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>		<span class="cm">/* Clear EOB IRQ */</span>
	<span class="n">CSR_IRQ_CL_F</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>		<span class="cm">/* Clear EOF IRQ */</span>
	<span class="n">CSR_IRQ_CL_C</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>		<span class="cm">/* Clear ERR IRQ */</span>
<span class="p">};</span>

<span class="cp">#define CSR_SET_RESET	(CSR_DESC_SET | CSR_FIFO_SET | CSR_HPI_RST |\</span>
<span class="cp">			CSR_SV_RST | CSR_DREAD_RST | CSR_DWRITE_RST |\</span>
<span class="cp">			CSR_TRANS_RST)</span>
<span class="cp">#define CSR_CLR_RESET	(CSR_DESC_CLR | CSR_FIFO_CLR | CSR_HPI_RUN |\</span>
<span class="cp">			CSR_SV_RUN | CSR_DREAD_RUN | CSR_DWRITE_RUN |\</span>
<span class="cp">			CSR_TRANS_RUN)</span>

<span class="cm">/*	Q_F				32 bit	Flag Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">F_ALM_FULL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">27</span><span class="p">,</span>	<span class="cm">/* Rx FIFO: almost full */</span>
	<span class="n">F_EMPTY</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">27</span><span class="p">,</span>	<span class="cm">/* Tx FIFO: empty flag */</span>
	<span class="n">F_FIFO_EOF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">26</span><span class="p">,</span>	<span class="cm">/* Tag (EOF Flag) bit in FIFO */</span>
	<span class="n">F_WM_REACHED</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">25</span><span class="p">,</span>	<span class="cm">/* Watermark reached */</span>

	<span class="n">F_FIFO_LEVEL</span>	<span class="o">=</span> <span class="mh">0x1fL</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span>	<span class="cm">/* Bit 23..16:	# of Qwords in FIFO */</span>
	<span class="n">F_WATER_MARK</span>	<span class="o">=</span> <span class="mh">0x0007ffL</span><span class="p">,</span>	<span class="cm">/* Bit 10.. 0:	Watermark */</span>
<span class="p">};</span>

<span class="cm">/* RAM Buffer Register Offsets, use RB_ADDR(Queue, Offs) to access */</span>
<span class="cm">/*	RB_START		32 bit	RAM Buffer Start Address */</span>
<span class="cm">/*	RB_END			32 bit	RAM Buffer End Address */</span>
<span class="cm">/*	RB_WP			32 bit	RAM Buffer Write Pointer */</span>
<span class="cm">/*	RB_RP			32 bit	RAM Buffer Read Pointer */</span>
<span class="cm">/*	RB_RX_UTPP		32 bit	Rx Upper Threshold, Pause Pack */</span>
<span class="cm">/*	RB_RX_LTPP		32 bit	Rx Lower Threshold, Pause Pack */</span>
<span class="cm">/*	RB_RX_UTHP		32 bit	Rx Upper Threshold, High Prio */</span>
<span class="cm">/*	RB_RX_LTHP		32 bit	Rx Lower Threshold, High Prio */</span>
<span class="cm">/*	RB_PC			32 bit	RAM Buffer Packet Counter */</span>
<span class="cm">/*	RB_LEV			32 bit	RAM Buffer Level Register */</span>

<span class="cp">#define RB_MSK	0x0007ffff	</span><span class="cm">/* Bit 18.. 0:	RAM Buffer Pointer Bits */</span><span class="cp"></span>
<span class="cm">/*	RB_TST2			 8 bit	RAM Buffer Test Register 2 */</span>
<span class="cm">/*	RB_TST1			 8 bit	RAM Buffer Test Register 1 */</span>

<span class="cm">/*	RB_CTRL			 8 bit	RAM Buffer Control Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">RB_ENA_STFWD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Enable  Store &amp; Forward */</span>
	<span class="n">RB_DIS_STFWD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Disable Store &amp; Forward */</span>
	<span class="n">RB_ENA_OP_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Enable  Operation Mode */</span>
	<span class="n">RB_DIS_OP_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Disable Operation Mode */</span>
	<span class="n">RB_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear RAM Buf STM Reset */</span>
	<span class="n">RB_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Set   RAM Buf STM Reset */</span>
<span class="p">};</span>

<span class="cm">/* Transmit MAC FIFO and Transmit LED Registers (GENESIS only), */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TX_MFF_EA</span>	<span class="o">=</span> <span class="mh">0x0d00</span><span class="p">,</span><span class="cm">/* 32 bit	Transmit MAC FIFO End Address */</span>
	<span class="n">TX_MFF_WP</span>	<span class="o">=</span> <span class="mh">0x0d04</span><span class="p">,</span><span class="cm">/* 32 bit	Transmit MAC FIFO WR Pointer */</span>
	<span class="n">TX_MFF_WSP</span>	<span class="o">=</span> <span class="mh">0x0d08</span><span class="p">,</span><span class="cm">/* 32 bit	Transmit MAC FIFO WR Shadow Ptr */</span>
	<span class="n">TX_MFF_RP</span>	<span class="o">=</span> <span class="mh">0x0d0c</span><span class="p">,</span><span class="cm">/* 32 bit	Transmit MAC FIFO RD Pointer */</span>
	<span class="n">TX_MFF_PC</span>	<span class="o">=</span> <span class="mh">0x0d10</span><span class="p">,</span><span class="cm">/* 32 bit	Transmit MAC FIFO Packet Cnt */</span>
	<span class="n">TX_MFF_LEV</span>	<span class="o">=</span> <span class="mh">0x0d14</span><span class="p">,</span><span class="cm">/* 32 bit	Transmit MAC FIFO Level */</span>
	<span class="n">TX_MFF_CTRL1</span>	<span class="o">=</span> <span class="mh">0x0d18</span><span class="p">,</span><span class="cm">/* 16 bit	Transmit MAC FIFO Ctrl Reg 1 */</span>
	<span class="n">TX_MFF_WAF</span>	<span class="o">=</span> <span class="mh">0x0d1a</span><span class="p">,</span><span class="cm">/*  8 bit	Transmit MAC Wait after flush */</span>

	<span class="n">TX_MFF_CTRL2</span>	<span class="o">=</span> <span class="mh">0x0d1c</span><span class="p">,</span><span class="cm">/*  8 bit	Transmit MAC FIFO Ctrl Reg 2 */</span>
	<span class="n">TX_MFF_TST1</span>	<span class="o">=</span> <span class="mh">0x0d1d</span><span class="p">,</span><span class="cm">/*  8 bit	Transmit MAC FIFO Test Reg 1 */</span>
	<span class="n">TX_MFF_TST2</span>	<span class="o">=</span> <span class="mh">0x0d1e</span><span class="p">,</span><span class="cm">/*  8 bit	Transmit MAC FIFO Test Reg 2 */</span>

	<span class="n">TX_LED_INI</span>	<span class="o">=</span> <span class="mh">0x0d20</span><span class="p">,</span><span class="cm">/* 32 bit	Transmit LED Cnt Init Value */</span>
	<span class="n">TX_LED_VAL</span>	<span class="o">=</span> <span class="mh">0x0d24</span><span class="p">,</span><span class="cm">/* 32 bit	Transmit LED Cnt Current Val */</span>
	<span class="n">TX_LED_CTRL</span>	<span class="o">=</span> <span class="mh">0x0d28</span><span class="p">,</span><span class="cm">/*  8 bit	Transmit LED Cnt Control Reg */</span>
	<span class="n">TX_LED_TST</span>	<span class="o">=</span> <span class="mh">0x0d29</span><span class="p">,</span><span class="cm">/*  8 bit	Transmit LED Cnt Test Reg */</span>
<span class="p">};</span>

<span class="cm">/* Counter and Timer constants, for a host clock of 62.5 MHz */</span>
<span class="cp">#define SK_XMIT_DUR		0x002faf08UL	</span><span class="cm">/*  50 ms */</span><span class="cp"></span>
<span class="cp">#define SK_BLK_DUR		0x01dcd650UL	</span><span class="cm">/* 500 ms */</span><span class="cp"></span>

<span class="cp">#define SK_DPOLL_DEF	0x00ee6b28UL	</span><span class="cm">/* 250 ms at 62.5 MHz */</span><span class="cp"></span>

<span class="cp">#define SK_DPOLL_MAX	0x00ffffffUL	</span><span class="cm">/* 268 ms at 62.5 MHz */</span><span class="cp"></span>
					<span class="cm">/* 215 ms at 78.12 MHz */</span>

<span class="cp">#define SK_FACT_62		100	</span><span class="cm">/* is given in percent */</span><span class="cp"></span>
<span class="cp">#define SK_FACT_53		 85     </span><span class="cm">/* on GENESIS:	53.12 MHz */</span><span class="cp"></span>
<span class="cp">#define SK_FACT_78		125	</span><span class="cm">/* on YUKON:	78.12 MHz */</span><span class="cp"></span>


<span class="cm">/* Transmit GMAC FIFO (YUKON only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">TX_GMF_EA</span>	<span class="o">=</span> <span class="mh">0x0d40</span><span class="p">,</span><span class="cm">/* 32 bit	Tx GMAC FIFO End Address */</span>
	<span class="n">TX_GMF_AE_THR</span>	<span class="o">=</span> <span class="mh">0x0d44</span><span class="p">,</span><span class="cm">/* 32 bit	Tx GMAC FIFO Almost Empty Thresh.*/</span>
	<span class="n">TX_GMF_CTRL_T</span>	<span class="o">=</span> <span class="mh">0x0d48</span><span class="p">,</span><span class="cm">/* 32 bit	Tx GMAC FIFO Control/Test */</span>

	<span class="n">TX_GMF_WP</span>	<span class="o">=</span> <span class="mh">0x0d60</span><span class="p">,</span><span class="cm">/* 32 bit 	Tx GMAC FIFO Write Pointer */</span>
	<span class="n">TX_GMF_WSP</span>	<span class="o">=</span> <span class="mh">0x0d64</span><span class="p">,</span><span class="cm">/* 32 bit 	Tx GMAC FIFO Write Shadow Ptr. */</span>
	<span class="n">TX_GMF_WLEV</span>	<span class="o">=</span> <span class="mh">0x0d68</span><span class="p">,</span><span class="cm">/* 32 bit 	Tx GMAC FIFO Write Level */</span>

	<span class="n">TX_GMF_RP</span>	<span class="o">=</span> <span class="mh">0x0d70</span><span class="p">,</span><span class="cm">/* 32 bit 	Tx GMAC FIFO Read Pointer */</span>
	<span class="n">TX_GMF_RSTP</span>	<span class="o">=</span> <span class="mh">0x0d74</span><span class="p">,</span><span class="cm">/* 32 bit 	Tx GMAC FIFO Restart Pointer */</span>
	<span class="n">TX_GMF_RLEV</span>	<span class="o">=</span> <span class="mh">0x0d78</span><span class="p">,</span><span class="cm">/* 32 bit 	Tx GMAC FIFO Read Level */</span>

	<span class="cm">/* Descriptor Poll Timer Registers */</span>
	<span class="n">B28_DPT_INI</span>	<span class="o">=</span> <span class="mh">0x0e00</span><span class="p">,</span><span class="cm">/* 24 bit	Descriptor Poll Timer Init Val */</span>
	<span class="n">B28_DPT_VAL</span>	<span class="o">=</span> <span class="mh">0x0e04</span><span class="p">,</span><span class="cm">/* 24 bit	Descriptor Poll Timer Curr Val */</span>
	<span class="n">B28_DPT_CTRL</span>	<span class="o">=</span> <span class="mh">0x0e08</span><span class="p">,</span><span class="cm">/*  8 bit	Descriptor Poll Timer Ctrl Reg */</span>

	<span class="n">B28_DPT_TST</span>	<span class="o">=</span> <span class="mh">0x0e0a</span><span class="p">,</span><span class="cm">/*  8 bit	Descriptor Poll Timer Test Reg */</span>

	<span class="cm">/* Time Stamp Timer Registers (YUKON only) */</span>
	<span class="n">GMAC_TI_ST_VAL</span>	<span class="o">=</span> <span class="mh">0x0e14</span><span class="p">,</span><span class="cm">/* 32 bit	Time Stamp Timer Curr Val */</span>
	<span class="n">GMAC_TI_ST_CTRL</span>	<span class="o">=</span> <span class="mh">0x0e18</span><span class="p">,</span><span class="cm">/*  8 bit	Time Stamp Timer Ctrl Reg */</span>
	<span class="n">GMAC_TI_ST_TST</span>	<span class="o">=</span> <span class="mh">0x0e1a</span><span class="p">,</span><span class="cm">/*  8 bit	Time Stamp Timer Test Reg */</span>
<span class="p">};</span>


<span class="k">enum</span> <span class="p">{</span>
	<span class="n">LINKLED_OFF</span> 	     <span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">LINKLED_ON</span>  	     <span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">LINKLED_LINKSYNC_OFF</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">LINKLED_LINKSYNC_ON</span>  <span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">LINKLED_BLINK_OFF</span>    <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="n">LINKLED_BLINK_ON</span>     <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* GMAC and GPHY Control Registers (YUKON only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GMAC_CTRL</span>	<span class="o">=</span> <span class="mh">0x0f00</span><span class="p">,</span><span class="cm">/* 32 bit	GMAC Control Reg */</span>
	<span class="n">GPHY_CTRL</span>	<span class="o">=</span> <span class="mh">0x0f04</span><span class="p">,</span><span class="cm">/* 32 bit	GPHY Control Reg */</span>
	<span class="n">GMAC_IRQ_SRC</span>	<span class="o">=</span> <span class="mh">0x0f08</span><span class="p">,</span><span class="cm">/*  8 bit	GMAC Interrupt Source Reg */</span>
	<span class="n">GMAC_IRQ_MSK</span>	<span class="o">=</span> <span class="mh">0x0f0c</span><span class="p">,</span><span class="cm">/*  8 bit	GMAC Interrupt Mask Reg */</span>
	<span class="n">GMAC_LINK_CTRL</span>	<span class="o">=</span> <span class="mh">0x0f10</span><span class="p">,</span><span class="cm">/* 16 bit	Link Control Reg */</span>

<span class="cm">/* Wake-up Frame Pattern Match Control Registers (YUKON only) */</span>

	<span class="n">WOL_REG_OFFS</span>	<span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span><span class="cm">/* HW-Bug: Address is + 0x20 against spec. */</span>

	<span class="n">WOL_CTRL_STAT</span>	<span class="o">=</span> <span class="mh">0x0f20</span><span class="p">,</span><span class="cm">/* 16 bit	WOL Control/Status Reg */</span>
	<span class="n">WOL_MATCH_CTL</span>	<span class="o">=</span> <span class="mh">0x0f22</span><span class="p">,</span><span class="cm">/*  8 bit	WOL Match Control Reg */</span>
	<span class="n">WOL_MATCH_RES</span>	<span class="o">=</span> <span class="mh">0x0f23</span><span class="p">,</span><span class="cm">/*  8 bit	WOL Match Result Reg */</span>
	<span class="n">WOL_MAC_ADDR</span>	<span class="o">=</span> <span class="mh">0x0f24</span><span class="p">,</span><span class="cm">/* 32 bit	WOL MAC Address */</span>
	<span class="n">WOL_PATT_RPTR</span>	<span class="o">=</span> <span class="mh">0x0f2c</span><span class="p">,</span><span class="cm">/*  8 bit	WOL Pattern Read Pointer */</span>

<span class="cm">/* WOL Pattern Length Registers (YUKON only) */</span>

	<span class="n">WOL_PATT_LEN_LO</span>	<span class="o">=</span> <span class="mh">0x0f30</span><span class="p">,</span><span class="cm">/* 32 bit	WOL Pattern Length 3..0 */</span>
	<span class="n">WOL_PATT_LEN_HI</span>	<span class="o">=</span> <span class="mh">0x0f34</span><span class="p">,</span><span class="cm">/* 24 bit	WOL Pattern Length 6..4 */</span>

<span class="cm">/* WOL Pattern Counter Registers (YUKON only) */</span>

	<span class="n">WOL_PATT_CNT_0</span>	<span class="o">=</span> <span class="mh">0x0f38</span><span class="p">,</span><span class="cm">/* 32 bit	WOL Pattern Counter 3..0 */</span>
	<span class="n">WOL_PATT_CNT_4</span>	<span class="o">=</span> <span class="mh">0x0f3c</span><span class="p">,</span><span class="cm">/* 24 bit	WOL Pattern Counter 6..4 */</span>
<span class="p">};</span>
<span class="cp">#define WOL_REGS(port, x)	(x + (port)*0x80)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">WOL_PATT_RAM_1</span>	<span class="o">=</span> <span class="mh">0x1000</span><span class="p">,</span><span class="cm">/*  WOL Pattern RAM Link 1 */</span>
	<span class="n">WOL_PATT_RAM_2</span>	<span class="o">=</span> <span class="mh">0x1400</span><span class="p">,</span><span class="cm">/*  WOL Pattern RAM Link 2 */</span>
<span class="p">};</span>
<span class="cp">#define WOL_PATT_RAM_BASE(port)	(WOL_PATT_RAM_1 + (port)*0x400)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">BASE_XMAC_1</span>	<span class="o">=</span> <span class="mh">0x2000</span><span class="p">,</span><span class="cm">/* XMAC 1 registers */</span>
	<span class="n">BASE_GMAC_1</span>	<span class="o">=</span> <span class="mh">0x2800</span><span class="p">,</span><span class="cm">/* GMAC 1 registers */</span>
	<span class="n">BASE_XMAC_2</span>	<span class="o">=</span> <span class="mh">0x3000</span><span class="p">,</span><span class="cm">/* XMAC 2 registers */</span>
	<span class="n">BASE_GMAC_2</span>	<span class="o">=</span> <span class="mh">0x3800</span><span class="p">,</span><span class="cm">/* GMAC 2 registers */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Receive Frame Status Encoding</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XMR_FS_LEN</span>	<span class="o">=</span> <span class="mh">0x3fff</span><span class="o">&lt;&lt;</span><span class="mi">18</span><span class="p">,</span>	<span class="cm">/* Bit 31..18:	Rx Frame Length */</span>
	<span class="n">XMR_FS_LEN_SHIFT</span> <span class="o">=</span> <span class="mi">18</span><span class="p">,</span>
	<span class="n">XMR_FS_2L_VLAN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">,</span> <span class="cm">/* Bit 17:	tagged wh 2Lev VLAN ID*/</span>
	<span class="n">XMR_FS_1_VLAN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span> <span class="cm">/* Bit 16:	tagged wh 1ev VLAN ID*/</span>
	<span class="n">XMR_FS_BC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Broadcast Frame */</span>
	<span class="n">XMR_FS_MC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Multicast Frame */</span>
	<span class="n">XMR_FS_UC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Unicast Frame */</span>

	<span class="n">XMR_FS_BURST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Burst Mode */</span>
	<span class="n">XMR_FS_CEX_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Carrier Ext. Error */</span>
	<span class="n">XMR_FS_802_3</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Bit  9:	802.3 Frame */</span>
	<span class="n">XMR_FS_COL_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit  8:	Collision Error */</span>
	<span class="n">XMR_FS_CAR_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  7:	Carrier Event Error */</span>
	<span class="n">XMR_FS_LEN_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit  6:	In-Range Length Error */</span>
	<span class="n">XMR_FS_FRA_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit  5:	Framing Error */</span>
	<span class="n">XMR_FS_RUNT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  4:	Runt Frame */</span>
	<span class="n">XMR_FS_LNG_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Bit  3:	Giant (Jumbo) Frame */</span>
	<span class="n">XMR_FS_FCS_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* Bit  2:	Frame Check Sequ Err */</span>
	<span class="n">XMR_FS_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Bit  1:	Frame Error */</span>
	<span class="n">XMR_FS_MCTRL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Bit  0:	MAC Control Packet */</span>

<span class="cm">/*</span>
<span class="cm"> * XMR_FS_ERR will be set if</span>
<span class="cm"> *	XMR_FS_FCS_ERR, XMR_FS_LNG_ERR, XMR_FS_RUNT,</span>
<span class="cm"> *	XMR_FS_FRA_ERR, XMR_FS_LEN_ERR, or XMR_FS_CEX_ERR</span>
<span class="cm"> * is set. XMR_FS_LNG_ERR and XMR_FS_LEN_ERR will issue</span>
<span class="cm"> * XMR_FS_ERR unless the corresponding bit in the Receive Command</span>
<span class="cm"> * Register is set.</span>
<span class="cm"> */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm">,* XMAC-PHY Registers, indirect addressed over the XMAC</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_XMAC_CTRL</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span><span class="cm">/* 16 bit r/w	PHY Control Register */</span>
	<span class="n">PHY_XMAC_STAT</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span><span class="cm">/* 16 bit r/w	PHY Status Register */</span>
	<span class="n">PHY_XMAC_ID0</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY ID0 Register */</span>
	<span class="n">PHY_XMAC_ID1</span>		<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY ID1 Register */</span>
	<span class="n">PHY_XMAC_AUNE_ADV</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Auto-Neg. Advertisement */</span>
	<span class="n">PHY_XMAC_AUNE_LP</span>	<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Link Partner Abi Reg */</span>
	<span class="n">PHY_XMAC_AUNE_EXP</span>	<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Auto-Neg. Expansion Reg */</span>
	<span class="n">PHY_XMAC_NEPG</span>		<span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Next Page Register */</span>
	<span class="n">PHY_XMAC_NEPG_LP</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Next Page Link Partner */</span>

	<span class="n">PHY_XMAC_EXT_STAT</span>	<span class="o">=</span> <span class="mh">0x0f</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Ext Status Register */</span>
	<span class="n">PHY_XMAC_RES_ABI</span>	<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY Resolved Ability */</span>
<span class="p">};</span>
<span class="cm">/*</span>
<span class="cm"> * Broadcom-PHY Registers, indirect addressed over XMAC</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_BCOM_CTRL</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span><span class="cm">/* 16 bit r/w	PHY Control Register */</span>
	<span class="n">PHY_BCOM_STAT</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY Status Register */</span>
	<span class="n">PHY_BCOM_ID0</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY ID0 Register */</span>
	<span class="n">PHY_BCOM_ID1</span>		<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY ID1 Register */</span>
	<span class="n">PHY_BCOM_AUNE_ADV</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Auto-Neg. Advertisement */</span>
	<span class="n">PHY_BCOM_AUNE_LP</span>	<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Link Part Ability Reg */</span>
	<span class="n">PHY_BCOM_AUNE_EXP</span>	<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Auto-Neg. Expansion Reg */</span>
	<span class="n">PHY_BCOM_NEPG</span>		<span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Next Page Register */</span>
	<span class="n">PHY_BCOM_NEPG_LP</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Next Page Link Partner */</span>
	<span class="cm">/* Broadcom-specific registers */</span>
	<span class="n">PHY_BCOM_1000T_CTRL</span>	<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span><span class="cm">/* 16 bit r/w	1000Base-T Control Reg */</span>
	<span class="n">PHY_BCOM_1000T_STAT</span>	<span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span><span class="cm">/* 16 bit r/o	1000Base-T Status Reg */</span>
	<span class="n">PHY_BCOM_EXT_STAT</span>	<span class="o">=</span> <span class="mh">0x0f</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Extended Status Reg */</span>
	<span class="n">PHY_BCOM_P_EXT_CTRL</span>	<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span><span class="cm">/* 16 bit r/w	PHY Extended Ctrl Reg */</span>
	<span class="n">PHY_BCOM_P_EXT_STAT</span>	<span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY Extended Stat Reg */</span>
	<span class="n">PHY_BCOM_RE_CTR</span>		<span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Receive Error Counter */</span>
	<span class="n">PHY_BCOM_FC_CTR</span>		<span class="o">=</span> <span class="mh">0x13</span><span class="p">,</span><span class="cm">/* 16 bit r/w	False Carrier Sense Cnt */</span>
	<span class="n">PHY_BCOM_RNO_CTR</span>	<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Receiver NOT_OK Cnt */</span>

	<span class="n">PHY_BCOM_AUX_CTRL</span>	<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Auxiliary Control Reg */</span>
	<span class="n">PHY_BCOM_AUX_STAT</span>	<span class="o">=</span> <span class="mh">0x19</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Auxiliary Stat Summary */</span>
	<span class="n">PHY_BCOM_INT_STAT</span>	<span class="o">=</span> <span class="mh">0x1a</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Interrupt Status Reg */</span>
	<span class="n">PHY_BCOM_INT_MASK</span>	<span class="o">=</span> <span class="mh">0x1b</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Interrupt Mask Reg */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Marvel-PHY Registers, indirect addressed over GMAC</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_MARV_CTRL</span>		<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span><span class="cm">/* 16 bit r/w	PHY Control Register */</span>
	<span class="n">PHY_MARV_STAT</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY Status Register */</span>
	<span class="n">PHY_MARV_ID0</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY ID0 Register */</span>
	<span class="n">PHY_MARV_ID1</span>		<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY ID1 Register */</span>
	<span class="n">PHY_MARV_AUNE_ADV</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Auto-Neg. Advertisement */</span>
	<span class="n">PHY_MARV_AUNE_LP</span>	<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Link Part Ability Reg */</span>
	<span class="n">PHY_MARV_AUNE_EXP</span>	<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Auto-Neg. Expansion Reg */</span>
	<span class="n">PHY_MARV_NEPG</span>		<span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Next Page Register */</span>
	<span class="n">PHY_MARV_NEPG_LP</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Next Page Link Partner */</span>
	<span class="cm">/* Marvel-specific registers */</span>
	<span class="n">PHY_MARV_1000T_CTRL</span>	<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span><span class="cm">/* 16 bit r/w	1000Base-T Control Reg */</span>
	<span class="n">PHY_MARV_1000T_STAT</span>	<span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span><span class="cm">/* 16 bit r/o	1000Base-T Status Reg */</span>
	<span class="n">PHY_MARV_EXT_STAT</span>	<span class="o">=</span> <span class="mh">0x0f</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Extended Status Reg */</span>
	<span class="n">PHY_MARV_PHY_CTRL</span>	<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span><span class="cm">/* 16 bit r/w	PHY Specific Ctrl Reg */</span>
	<span class="n">PHY_MARV_PHY_STAT</span>	<span class="o">=</span> <span class="mh">0x11</span><span class="p">,</span><span class="cm">/* 16 bit r/o	PHY Specific Stat Reg */</span>
	<span class="n">PHY_MARV_INT_MASK</span>	<span class="o">=</span> <span class="mh">0x12</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Interrupt Mask Reg */</span>
	<span class="n">PHY_MARV_INT_STAT</span>	<span class="o">=</span> <span class="mh">0x13</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Interrupt Status Reg */</span>
	<span class="n">PHY_MARV_EXT_CTRL</span>	<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Ext. PHY Specific Ctrl */</span>
	<span class="n">PHY_MARV_RXE_CNT</span>	<span class="o">=</span> <span class="mh">0x15</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Receive Error Counter */</span>
	<span class="n">PHY_MARV_EXT_ADR</span>	<span class="o">=</span> <span class="mh">0x16</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Ext. Ad. for Cable Diag. */</span>
	<span class="n">PHY_MARV_PORT_IRQ</span>	<span class="o">=</span> <span class="mh">0x17</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Port 0 IRQ (88E1111 only) */</span>
	<span class="n">PHY_MARV_LED_CTRL</span>	<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span><span class="cm">/* 16 bit r/w	LED Control Reg */</span>
	<span class="n">PHY_MARV_LED_OVER</span>	<span class="o">=</span> <span class="mh">0x19</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Manual LED Override Reg */</span>
	<span class="n">PHY_MARV_EXT_CTRL_2</span>	<span class="o">=</span> <span class="mh">0x1a</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Ext. PHY Specific Ctrl 2 */</span>
	<span class="n">PHY_MARV_EXT_P_STAT</span>	<span class="o">=</span> <span class="mh">0x1b</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Ext. PHY Spec. Stat Reg */</span>
	<span class="n">PHY_MARV_CABLE_DIAG</span>	<span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span><span class="cm">/* 16 bit r/o	Cable Diagnostic Reg */</span>
	<span class="n">PHY_MARV_PAGE_ADDR</span>	<span class="o">=</span> <span class="mh">0x1d</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Extended Page Address Reg */</span>
	<span class="n">PHY_MARV_PAGE_DATA</span>	<span class="o">=</span> <span class="mh">0x1e</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Extended Page Data Reg */</span>

<span class="cm">/* for 10/100 Fast Ethernet PHY (88E3082 only) */</span>
	<span class="n">PHY_MARV_FE_LED_PAR</span>	<span class="o">=</span> <span class="mh">0x16</span><span class="p">,</span><span class="cm">/* 16 bit r/w	LED Parallel Select Reg. */</span>
	<span class="n">PHY_MARV_FE_LED_SER</span>	<span class="o">=</span> <span class="mh">0x17</span><span class="p">,</span><span class="cm">/* 16 bit r/w	LED Stream Select S. LED */</span>
	<span class="n">PHY_MARV_FE_VCT_TX</span>	<span class="o">=</span> <span class="mh">0x1a</span><span class="p">,</span><span class="cm">/* 16 bit r/w	VCT Reg. for TXP/N Pins */</span>
	<span class="n">PHY_MARV_FE_VCT_RX</span>	<span class="o">=</span> <span class="mh">0x1b</span><span class="p">,</span><span class="cm">/* 16 bit r/o	VCT Reg. for RXP/N Pins */</span>
	<span class="n">PHY_MARV_FE_SPEC_2</span>	<span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span><span class="cm">/* 16 bit r/w	Specific Control Reg. 2 */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_CT_RESET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15: (sc)	clear all PHY related regs */</span>
	<span class="n">PHY_CT_LOOP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	enable Loopback over PHY */</span>
	<span class="n">PHY_CT_SPS_LSB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Speed select, lower bit */</span>
	<span class="n">PHY_CT_ANE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Auto-Negotiation Enabled */</span>
	<span class="n">PHY_CT_PDOWN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Power Down Mode */</span>
	<span class="n">PHY_CT_ISOL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Isolate Mode */</span>
	<span class="n">PHY_CT_RE_CFG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Bit  9:	(sc) Restart Auto-Negotiation */</span>
	<span class="n">PHY_CT_DUP_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit  8:	Duplex Mode */</span>
	<span class="n">PHY_CT_COL_TST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  7:	Collision Test enabled */</span>
	<span class="n">PHY_CT_SPS_MSB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit  6:	Speed select, upper bit */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_CT_SP1000</span>	<span class="o">=</span> <span class="n">PHY_CT_SPS_MSB</span><span class="p">,</span> <span class="cm">/* enable speed of 1000 Mbps */</span>
	<span class="n">PHY_CT_SP100</span>	<span class="o">=</span> <span class="n">PHY_CT_SPS_LSB</span><span class="p">,</span> <span class="cm">/* enable speed of  100 Mbps */</span>
	<span class="n">PHY_CT_SP10</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>		  <span class="cm">/* enable speed of   10 Mbps */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_ST_EXT_ST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit  8:	Extended Status Present */</span>

	<span class="n">PHY_ST_PRE_SUP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit  6:	Preamble Suppression */</span>
	<span class="n">PHY_ST_AN_OVER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit  5:	Auto-Negotiation Over */</span>
	<span class="n">PHY_ST_REM_FLT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  4:	Remote Fault Condition Occurred */</span>
	<span class="n">PHY_ST_AN_CAP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Bit  3:	Auto-Negotiation Capability */</span>
	<span class="n">PHY_ST_LSYNC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* Bit  2:	Link Synchronized */</span>
	<span class="n">PHY_ST_JAB_DET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Bit  1:	Jabber Detected */</span>
	<span class="n">PHY_ST_EXT_REG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Bit  0:	Extended Register available */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_I1_OUI_MSK</span>	<span class="o">=</span> <span class="mh">0x3f</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 15..10:	Organization Unique ID */</span>
	<span class="n">PHY_I1_MOD_NUM</span>	<span class="o">=</span> <span class="mh">0x3f</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  9.. 4:	Model Number */</span>
	<span class="n">PHY_I1_REV_MSK</span>	<span class="o">=</span> <span class="mh">0xf</span><span class="p">,</span> <span class="cm">/* Bit  3.. 0:	Revision Number */</span>
<span class="p">};</span>

<span class="cm">/* different Broadcom PHY Ids */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_BCOM_ID1_A1</span>	<span class="o">=</span> <span class="mh">0x6041</span><span class="p">,</span>
	<span class="n">PHY_BCOM_ID1_B2</span> <span class="o">=</span> <span class="mh">0x6043</span><span class="p">,</span>
	<span class="n">PHY_BCOM_ID1_C0</span>	<span class="o">=</span> <span class="mh">0x6044</span><span class="p">,</span>
	<span class="n">PHY_BCOM_ID1_C5</span>	<span class="o">=</span> <span class="mh">0x6047</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* different Marvell PHY Ids */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_MARV_ID0_VAL</span><span class="o">=</span> <span class="mh">0x0141</span><span class="p">,</span> <span class="cm">/* Marvell Unique Identifier */</span>
	<span class="n">PHY_MARV_ID1_B0</span>	<span class="o">=</span> <span class="mh">0x0C23</span><span class="p">,</span> <span class="cm">/* Yukon (PHY 88E1011) */</span>
	<span class="n">PHY_MARV_ID1_B2</span>	<span class="o">=</span> <span class="mh">0x0C25</span><span class="p">,</span> <span class="cm">/* Yukon-Plus (PHY 88E1011) */</span>
	<span class="n">PHY_MARV_ID1_C2</span>	<span class="o">=</span> <span class="mh">0x0CC2</span><span class="p">,</span> <span class="cm">/* Yukon-EC (PHY 88E1111) */</span>
	<span class="n">PHY_MARV_ID1_Y2</span>	<span class="o">=</span> <span class="mh">0x0C91</span><span class="p">,</span> <span class="cm">/* Yukon-2 (PHY 88E1112) */</span>
<span class="p">};</span>

<span class="cm">/* Advertisement register bits */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_AN_NXT_PG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Request Next Page */</span>
	<span class="n">PHY_AN_ACK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	(ro) Acknowledge Received */</span>
	<span class="n">PHY_AN_RF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Remote Fault Bits */</span>

	<span class="n">PHY_AN_PAUSE_ASYM</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span><span class="cm">/* Bit 11:	Try for asymmetric */</span>
	<span class="n">PHY_AN_PAUSE_CAP</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Try for pause */</span>
	<span class="n">PHY_AN_100BASE4</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Bit 9:	Try for 100mbps 4k packets */</span>
	<span class="n">PHY_AN_100FULL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit 8:	Try for 100mbps full-duplex */</span>
	<span class="n">PHY_AN_100HALF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit 7:	Try for 100mbps half-duplex */</span>
	<span class="n">PHY_AN_10FULL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit 6:	Try for 10mbps full-duplex */</span>
	<span class="n">PHY_AN_10HALF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit 5:	Try for 10mbps half-duplex */</span>
	<span class="n">PHY_AN_CSMA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Bit 0:	Only selector supported */</span>
	<span class="n">PHY_AN_SEL</span>	<span class="o">=</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="cm">/* Bit 4..0:	Selector Field, 00001=Ethernet*/</span>
	<span class="n">PHY_AN_FULL</span>	<span class="o">=</span> <span class="n">PHY_AN_100FULL</span> <span class="o">|</span> <span class="n">PHY_AN_10FULL</span> <span class="o">|</span> <span class="n">PHY_AN_CSMA</span><span class="p">,</span>
	<span class="n">PHY_AN_ALL</span>	<span class="o">=</span> <span class="n">PHY_AN_10HALF</span> <span class="o">|</span> <span class="n">PHY_AN_10FULL</span> <span class="o">|</span>
		  	  <span class="n">PHY_AN_100HALF</span> <span class="o">|</span> <span class="n">PHY_AN_100FULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Xmac Specific */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_X_AN_NXT_PG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Request Next Page */</span>
	<span class="n">PHY_X_AN_ACK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	(ro) Acknowledge Received */</span>
	<span class="n">PHY_X_AN_RFB</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* Bit 13..12:	Remote Fault Bits */</span>

	<span class="n">PHY_X_AN_PAUSE</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span><span class="cm">/* Bit  8.. 7:	Pause Bits */</span>
	<span class="n">PHY_X_AN_HD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit  6:	Half Duplex */</span>
	<span class="n">PHY_X_AN_FD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit  5:	Full Duplex */</span>
<span class="p">};</span>

<span class="cm">/* Pause Bits (PHY_X_AN_PAUSE and PHY_X_RS_PAUSE) encoding */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_X_P_NO_PAUSE</span><span class="o">=</span> <span class="mi">0</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span><span class="cm">/* Bit  8..7:	no Pause Mode */</span>
	<span class="n">PHY_X_P_SYM_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  8..7:	symmetric Pause Mode */</span>
	<span class="n">PHY_X_P_ASYM_MD</span>	<span class="o">=</span> <span class="mi">2</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span><span class="cm">/* Bit  8..7:	asymmetric Pause Mode */</span>
	<span class="n">PHY_X_P_BOTH_MD</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span><span class="cm">/* Bit  8..7:	both Pause Mode */</span>
<span class="p">};</span>


<span class="cm">/*****  PHY_XMAC_EXT_STAT	16 bit r/w	Extended Status Register *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_X_EX_FD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Device Supports Full Duplex */</span>
	<span class="n">PHY_X_EX_HD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Device Supports Half Duplex */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_XMAC_RES_ABI	16 bit r/o	PHY Resolved Ability *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_X_RS_PAUSE</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Bit  8..7:	selected Pause Mode */</span>
	<span class="n">PHY_X_RS_HD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Bit  6:	Half Duplex Mode selected */</span>
	<span class="n">PHY_X_RS_FD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5:	Full Duplex Mode selected */</span>
	<span class="n">PHY_X_RS_ABLMIS</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4:	duplex or pause cap mismatch */</span>
	<span class="n">PHY_X_RS_PAUMIS</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Bit  3:	pause capability mismatch */</span>
<span class="p">};</span>

<span class="cm">/* Remote Fault Bits (PHY_X_AN_RFB) encoding */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">X_RFB_OK</span>	<span class="o">=</span> <span class="mi">0</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* Bit 13..12	No errors, Link OK */</span>
	<span class="n">X_RFB_LF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* Bit 13..12	Link Failure */</span>
	<span class="n">X_RFB_OFF</span>	<span class="o">=</span> <span class="mi">2</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* Bit 13..12	Offline */</span>
	<span class="n">X_RFB_AN_ERR</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* Bit 13..12	Auto-Negotiation Error */</span>
<span class="p">};</span>

<span class="cm">/* Broadcom-Specific */</span>
<span class="cm">/*****  PHY_BCOM_1000T_CTRL	16 bit r/w	1000Base-T Control Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_1000C_TEST</span>	<span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span><span class="cm">/* Bit 15..13:	Test Modes */</span>
	<span class="n">PHY_B_1000C_MSE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Master/Slave Enable */</span>
	<span class="n">PHY_B_1000C_MSC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	M/S Configuration */</span>
	<span class="n">PHY_B_1000C_RD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Repeater/DTE */</span>
	<span class="n">PHY_B_1000C_AFD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Bit  9:	Advertise Full Duplex */</span>
	<span class="n">PHY_B_1000C_AHD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit  8:	Advertise Half Duplex */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_BCOM_1000T_STAT	16 bit r/o	1000Base-T Status Reg *****/</span>
<span class="cm">/*****  PHY_MARV_1000T_STAT	16 bit r/o	1000Base-T Status Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_1000S_MSF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Master/Slave Fault */</span>
	<span class="n">PHY_B_1000S_MSR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Master/Slave Result */</span>
	<span class="n">PHY_B_1000S_LRS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Local Receiver Status */</span>
	<span class="n">PHY_B_1000S_RRS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Remote Receiver Status */</span>
	<span class="n">PHY_B_1000S_LP_FD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Link Partner can FD */</span>
	<span class="n">PHY_B_1000S_LP_HD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Link Partner can HD */</span>
									<span class="cm">/* Bit  9..8:	reserved */</span>
	<span class="n">PHY_B_1000S_IEC</span>	<span class="o">=</span> <span class="mh">0xff</span><span class="p">,</span> <span class="cm">/* Bit  7..0:	Idle Error Count */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_BCOM_EXT_STAT	16 bit r/o	Extended Status Register *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_ES_X_FD_CAP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	1000Base-X FD capable */</span>
	<span class="n">PHY_B_ES_X_HD_CAP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	1000Base-X HD capable */</span>
	<span class="n">PHY_B_ES_T_FD_CAP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	1000Base-T FD capable */</span>
	<span class="n">PHY_B_ES_T_HD_CAP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	1000Base-T HD capable */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_BCOM_P_EXT_CTRL	16 bit r/w	PHY Extended Control Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_PEC_MAC_PHY</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	10BIT/GMI-Interface */</span>
	<span class="n">PHY_B_PEC_DIS_CROSS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Disable MDI Crossover */</span>
	<span class="n">PHY_B_PEC_TX_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Tx output Disabled */</span>
	<span class="n">PHY_B_PEC_INT_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Interrupts Disabled */</span>
	<span class="n">PHY_B_PEC_F_INT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Force Interrupt */</span>
	<span class="n">PHY_B_PEC_BY_45</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Bypass 4B5B-Decoder */</span>
	<span class="n">PHY_B_PEC_BY_SCR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Bit  9:	Bypass Scrambler */</span>
	<span class="n">PHY_B_PEC_BY_MLT3</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit  8:	Bypass MLT3 Encoder */</span>
	<span class="n">PHY_B_PEC_BY_RXA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  7:	Bypass Rx Alignm. */</span>
	<span class="n">PHY_B_PEC_RES_SCR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit  6:	Reset Scrambler */</span>
	<span class="n">PHY_B_PEC_EN_LTR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit  5:	Ena LED Traffic Mode */</span>
	<span class="n">PHY_B_PEC_LED_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  4:	Force LED&#39;s on */</span>
	<span class="n">PHY_B_PEC_LED_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Bit  3:	Force LED&#39;s off */</span>
	<span class="n">PHY_B_PEC_EX_IPG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* Bit  2:	Extend Tx IPG Mode */</span>
	<span class="n">PHY_B_PEC_3_LED</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Bit  1:	Three Link LED mode */</span>
	<span class="n">PHY_B_PEC_HIGH_LA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Bit  0:	GMII FIFO Elasticy */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_BCOM_P_EXT_STAT	16 bit r/o	PHY Extended Status Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_PES_CROSS_STAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	MDI Crossover Status */</span>
	<span class="n">PHY_B_PES_INT_STAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Interrupt Status */</span>
	<span class="n">PHY_B_PES_RRS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Remote Receiver Stat. */</span>
	<span class="n">PHY_B_PES_LRS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Local Receiver Stat. */</span>
	<span class="n">PHY_B_PES_LOCKED</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Bit  9:	Locked */</span>
	<span class="n">PHY_B_PES_LS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit  8:	Link Status */</span>
	<span class="n">PHY_B_PES_RF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  7:	Remote Fault */</span>
	<span class="n">PHY_B_PES_CE_ER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit  6:	Carrier Ext Error */</span>
	<span class="n">PHY_B_PES_BAD_SSD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit  5:	Bad SSD */</span>
	<span class="n">PHY_B_PES_BAD_ESD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  4:	Bad ESD */</span>
	<span class="n">PHY_B_PES_RX_ER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Bit  3:	Receive Error */</span>
	<span class="n">PHY_B_PES_TX_ER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* Bit  2:	Transmit Error */</span>
	<span class="n">PHY_B_PES_LOCK_ER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Bit  1:	Lock Error */</span>
	<span class="n">PHY_B_PES_MLT3_ER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Bit  0:	MLT3 code Error */</span>
<span class="p">};</span>

<span class="cm">/*  PHY_BCOM_AUNE_ADV	16 bit r/w	Auto-Negotiation Advertisement *****/</span>
<span class="cm">/*  PHY_BCOM_AUNE_LP	16 bit r/o	Link Partner Ability Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_AN_RF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Remote Fault */</span>

	<span class="n">PHY_B_AN_ASP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Asymmetric Pause */</span>
	<span class="n">PHY_B_AN_PC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Pause Capable */</span>
<span class="p">};</span>


<span class="cm">/*****  PHY_BCOM_FC_CTR		16 bit r/w	False Carrier Counter *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_FC_CTR</span>	<span class="o">=</span> <span class="mh">0xff</span><span class="p">,</span> <span class="cm">/* Bit  7..0:	False Carrier Counter */</span>

<span class="cm">/*****  PHY_BCOM_RNO_CTR	16 bit r/w	Receive NOT_OK Counter *****/</span>
	<span class="n">PHY_B_RC_LOC_MSK</span>	<span class="o">=</span> <span class="mh">0xff00</span><span class="p">,</span> <span class="cm">/* Bit 15..8:	Local Rx NOT_OK cnt */</span>
	<span class="n">PHY_B_RC_REM_MSK</span>	<span class="o">=</span> <span class="mh">0x00ff</span><span class="p">,</span> <span class="cm">/* Bit  7..0:	Remote Rx NOT_OK cnt */</span>

<span class="cm">/*****  PHY_BCOM_AUX_CTRL	16 bit r/w	Auxiliary Control Reg *****/</span>
	<span class="n">PHY_B_AC_L_SQE</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Low Squelch */</span>
	<span class="n">PHY_B_AC_LONG_PACK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Rx Long Packets */</span>
	<span class="n">PHY_B_AC_ER_CTRL</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* Bit 13..12:	Edgerate Control */</span>
									<span class="cm">/* Bit 11:	reserved */</span>
	<span class="n">PHY_B_AC_TX_TST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Tx test bit, always 1 */</span>
									<span class="cm">/* Bit  9.. 8:	reserved */</span>
	<span class="n">PHY_B_AC_DIS_PRF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  7:	dis part resp filter */</span>
									<span class="cm">/* Bit  6:	reserved */</span>
	<span class="n">PHY_B_AC_DIS_PM</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit  5:	dis power management */</span>
									<span class="cm">/* Bit  4:	reserved */</span>
	<span class="n">PHY_B_AC_DIAG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Bit  3:	Diagnostic Mode */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_BCOM_AUX_STAT	16 bit r/o	Auxiliary Status Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_AS_AN_C</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	AutoNeg complete */</span>
	<span class="n">PHY_B_AS_AN_CA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	AN Complete Ack */</span>
	<span class="n">PHY_B_AS_ANACK_D</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	AN Ack Detect */</span>
	<span class="n">PHY_B_AS_ANAB_D</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	AN Ability Detect */</span>
	<span class="n">PHY_B_AS_NPW</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	AN Next Page Wait */</span>
	<span class="n">PHY_B_AS_AN_RES_MSK</span>	<span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span><span class="cm">/* Bit 10..8:	AN HDC */</span>
	<span class="n">PHY_B_AS_PDF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  7:	Parallel Detect. Fault */</span>
	<span class="n">PHY_B_AS_RF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit  6:	Remote Fault */</span>
	<span class="n">PHY_B_AS_ANP_R</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit  5:	AN Page Received */</span>
	<span class="n">PHY_B_AS_LP_ANAB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  4:	LP AN Ability */</span>
	<span class="n">PHY_B_AS_LP_NPAB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Bit  3:	LP Next Page Ability */</span>
	<span class="n">PHY_B_AS_LS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* Bit  2:	Link Status */</span>
	<span class="n">PHY_B_AS_PRR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Bit  1:	Pause Resolution-Rx */</span>
	<span class="n">PHY_B_AS_PRT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Bit  0:	Pause Resolution-Tx */</span>
<span class="p">};</span>
<span class="cp">#define PHY_B_AS_PAUSE_MSK	(PHY_B_AS_PRR | PHY_B_AS_PRT)</span>

<span class="cm">/*****  PHY_BCOM_INT_STAT	16 bit r/o	Interrupt Status Reg *****/</span>
<span class="cm">/*****  PHY_BCOM_INT_MASK	16 bit r/w	Interrupt Mask Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_IS_PSE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Pair Swap Error */</span>
	<span class="n">PHY_B_IS_MDXI_SC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	MDIX Status Change */</span>
	<span class="n">PHY_B_IS_HCT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	counter above 32k */</span>
	<span class="n">PHY_B_IS_LCT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	counter above 128 */</span>
	<span class="n">PHY_B_IS_AN_PR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Page Received */</span>
	<span class="n">PHY_B_IS_NO_HDCL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Bit  9:	No HCD Link */</span>
	<span class="n">PHY_B_IS_NO_HDC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit  8:	No HCD */</span>
	<span class="n">PHY_B_IS_NEG_USHDC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  7:	Negotiated Unsup. HCD */</span>
	<span class="n">PHY_B_IS_SCR_S_ER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit  6:	Scrambler Sync Error */</span>
	<span class="n">PHY_B_IS_RRS_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit  5:	Remote Rx Stat Change */</span>
	<span class="n">PHY_B_IS_LRS_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  4:	Local Rx Stat Change */</span>
	<span class="n">PHY_B_IS_DUP_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Bit  3:	Duplex Mode Change */</span>
	<span class="n">PHY_B_IS_LSP_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* Bit  2:	Link Speed Change */</span>
	<span class="n">PHY_B_IS_LST_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Bit  1:	Link Status Changed */</span>
	<span class="n">PHY_B_IS_CRC_ER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Bit  0:	CRC Error */</span>
<span class="p">};</span>
<span class="cp">#define PHY_B_DEF_MSK	\</span>
<span class="cp">	(~(PHY_B_IS_PSE | PHY_B_IS_AN_PR | PHY_B_IS_DUP_CHANGE | \</span>
<span class="cp">	    PHY_B_IS_LSP_CHANGE | PHY_B_IS_LST_CHANGE))</span>

<span class="cm">/* Pause Bits (PHY_B_AN_ASP and PHY_B_AN_PC) encoding */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_P_NO_PAUSE</span>	<span class="o">=</span> <span class="mi">0</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span><span class="cm">/* Bit 11..10:	no Pause Mode */</span>
	<span class="n">PHY_B_P_SYM_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 11..10:	symmetric Pause Mode */</span>
	<span class="n">PHY_B_P_ASYM_MD</span>	<span class="o">=</span> <span class="mi">2</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span><span class="cm">/* Bit 11..10:	asymmetric Pause Mode */</span>
	<span class="n">PHY_B_P_BOTH_MD</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span><span class="cm">/* Bit 11..10:	both Pause Mode */</span>
<span class="p">};</span>
<span class="cm">/*</span>
<span class="cm"> * Resolved Duplex mode and Capabilities (Aux Status Summary Reg)</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_B_RES_1000FD</span>	<span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span><span class="cm">/* Bit 10..8:	1000Base-T Full Dup. */</span>
	<span class="n">PHY_B_RES_1000HD</span>	<span class="o">=</span> <span class="mi">6</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span><span class="cm">/* Bit 10..8:	1000Base-T Half Dup. */</span>
<span class="p">};</span>

<span class="cm">/** Marvell-Specific */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_AN_NXT_PG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Request Next Page */</span>
	<span class="n">PHY_M_AN_ACK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* (ro)	Acknowledge Received */</span>
	<span class="n">PHY_M_AN_RF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Remote Fault */</span>

	<span class="n">PHY_M_AN_ASP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Asymmetric Pause */</span>
	<span class="n">PHY_M_AN_PC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* MAC Pause implemented */</span>
	<span class="n">PHY_M_AN_100_T4</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Not cap. 100Base-T4 (always 0) */</span>
	<span class="n">PHY_M_AN_100_FD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Advertise 100Base-TX Full Duplex */</span>
	<span class="n">PHY_M_AN_100_HD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Advertise 100Base-TX Half Duplex */</span>
	<span class="n">PHY_M_AN_10_FD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Advertise 10Base-TX Full Duplex */</span>
	<span class="n">PHY_M_AN_10_HD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Advertise 10Base-TX Half Duplex */</span>
	<span class="n">PHY_M_AN_SEL_MSK</span> <span class="o">=</span><span class="mh">0x1f</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4.. 0: Selector Field Mask */</span>
<span class="p">};</span>

<span class="cm">/* special defines for FIBER (88E1011S only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_AN_ASP_X</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Asymmetric Pause */</span>
	<span class="n">PHY_M_AN_PC_X</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* MAC Pause implemented */</span>
	<span class="n">PHY_M_AN_1000X_AHD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Advertise 10000Base-X Half Duplex */</span>
	<span class="n">PHY_M_AN_1000X_AFD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Advertise 10000Base-X Full Duplex */</span>
<span class="p">};</span>

<span class="cm">/* Pause Bits (PHY_M_AN_ASP_X and PHY_M_AN_PC_X) encoding */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_P_NO_PAUSE_X</span>	<span class="o">=</span> <span class="mi">0</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span><span class="cm">/* Bit  8.. 7:	no Pause Mode */</span>
	<span class="n">PHY_M_P_SYM_MD_X</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  8.. 7:	symmetric Pause Mode */</span>
	<span class="n">PHY_M_P_ASYM_MD_X</span>	<span class="o">=</span> <span class="mi">2</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span><span class="cm">/* Bit  8.. 7:	asymmetric Pause Mode */</span>
	<span class="n">PHY_M_P_BOTH_MD_X</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span><span class="cm">/* Bit  8.. 7:	both Pause Mode */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_MARV_1000T_CTRL	16 bit r/w	1000Base-T Control Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_1000C_TEST</span><span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span><span class="cm">/* Bit 15..13:	Test Modes */</span>
	<span class="n">PHY_M_1000C_MSE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Manual Master/Slave Enable */</span>
	<span class="n">PHY_M_1000C_MSC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* M/S Configuration (1=Master) */</span>
	<span class="n">PHY_M_1000C_MPD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Multi-Port Device */</span>
	<span class="n">PHY_M_1000C_AFD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Advertise Full Duplex */</span>
	<span class="n">PHY_M_1000C_AHD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Advertise Half Duplex */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_MARV_PHY_CTRL	16 bit r/w	PHY Specific Ctrl Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_PC_TX_FFD_MSK</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span><span class="cm">/* Bit 15..14: Tx FIFO Depth Mask */</span>
	<span class="n">PHY_M_PC_RX_FFD_MSK</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* Bit 13..12: Rx FIFO Depth Mask */</span>
	<span class="n">PHY_M_PC_ASS_CRS_TX</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Assert CRS on Transmit */</span>
	<span class="n">PHY_M_PC_FL_GOOD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Force Link Good */</span>
	<span class="n">PHY_M_PC_EN_DET_MSK</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span><span class="cm">/* Bit  9.. 8: Energy Detect Mask */</span>
	<span class="n">PHY_M_PC_ENA_EXT_D</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Enable Ext. Distance (10BT) */</span>
	<span class="n">PHY_M_PC_MDIX_MSK</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span><span class="cm">/* Bit  6.. 5: MDI/MDIX Config. Mask */</span>
	<span class="n">PHY_M_PC_DIS_125CLK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Disable 125 CLK */</span>
	<span class="n">PHY_M_PC_MAC_POW_UP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* MAC Power up */</span>
	<span class="n">PHY_M_PC_SQE_T_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* SQE Test Enabled */</span>
	<span class="n">PHY_M_PC_POL_R_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Polarity Reversal Disabled */</span>
	<span class="n">PHY_M_PC_DIS_JABBER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Disable Jabber */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_PC_EN_DET</span>		<span class="o">=</span> <span class="mi">2</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Energy Detect (Mode 1) */</span>
	<span class="n">PHY_M_PC_EN_DET_PLUS</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Energy Detect Plus (Mode 2) */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_PC_MAN_MDI</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 00 = Manual MDI configuration */</span>
	<span class="n">PHY_M_PC_MAN_MDIX</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* 01 = Manual MDIX configuration */</span>
	<span class="n">PHY_M_PC_ENA_AUTO</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="cm">/* 11 = Enable Automatic Crossover */</span>
<span class="p">};</span>

<span class="cm">/* for 10/100 Fast Ethernet PHY (88E3082 only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_PC_ENA_DTE_DT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Enable Data Terminal Equ. (DTE) Detect */</span>
	<span class="n">PHY_M_PC_ENA_ENE_DT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Enable Energy Detect (sense &amp; pulse) */</span>
	<span class="n">PHY_M_PC_DIS_NLP_CK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Disable Normal Link Puls (NLP) Check */</span>
	<span class="n">PHY_M_PC_ENA_LIP_NP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Enable Link Partner Next Page Reg. */</span>
	<span class="n">PHY_M_PC_DIS_NLP_GN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Disable Normal Link Puls Generation */</span>

	<span class="n">PHY_M_PC_DIS_SCRAMB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Disable Scrambler */</span>
	<span class="n">PHY_M_PC_DIS_FEFI</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Disable Far End Fault Indic. (FEFI) */</span>

	<span class="n">PHY_M_PC_SH_TP_SEL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Shielded Twisted Pair Select */</span>
	<span class="n">PHY_M_PC_RX_FD_MSK</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span><span class="cm">/* Bit  3.. 2: Rx FIFO Depth Mask */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_MARV_PHY_STAT	16 bit r/o	PHY Specific Status Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_PS_SPEED_MSK</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 15..14: Speed Mask */</span>
	<span class="n">PHY_M_PS_SPEED_1000</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/*		10 = 1000 Mbps */</span>
	<span class="n">PHY_M_PS_SPEED_100</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/*		01 =  100 Mbps */</span>
	<span class="n">PHY_M_PS_SPEED_10</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	 <span class="cm">/*		00 =   10 Mbps */</span>
	<span class="n">PHY_M_PS_FULL_DUP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Full Duplex */</span>
	<span class="n">PHY_M_PS_PAGE_REC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Page Received */</span>
	<span class="n">PHY_M_PS_SPDUP_RES</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Speed &amp; Duplex Resolved */</span>
	<span class="n">PHY_M_PS_LINK_UP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Link Up */</span>
	<span class="n">PHY_M_PS_CABLE_MSK</span>	<span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>  <span class="cm">/* Bit  9.. 7: Cable Length Mask */</span>
	<span class="n">PHY_M_PS_MDI_X_STAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>  <span class="cm">/* MDI Crossover Stat (1=MDIX) */</span>
	<span class="n">PHY_M_PS_DOWNS_STAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>  <span class="cm">/* Downshift Status (1=downsh.) */</span>
	<span class="n">PHY_M_PS_ENDET_STAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>  <span class="cm">/* Energy Detect Status (1=act) */</span>
	<span class="n">PHY_M_PS_TX_P_EN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>  <span class="cm">/* Tx Pause Enabled */</span>
	<span class="n">PHY_M_PS_RX_P_EN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>  <span class="cm">/* Rx Pause Enabled */</span>
	<span class="n">PHY_M_PS_POL_REV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>  <span class="cm">/* Polarity Reversed */</span>
	<span class="n">PHY_M_PS_JABBER</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>  <span class="cm">/* Jabber */</span>
<span class="p">};</span>

<span class="cp">#define PHY_M_PS_PAUSE_MSK	(PHY_M_PS_TX_P_EN | PHY_M_PS_RX_P_EN)</span>

<span class="cm">/* for 10/100 Fast Ethernet PHY (88E3082 only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_PS_DTE_DETECT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Data Terminal Equipment (DTE) Detected */</span>
	<span class="n">PHY_M_PS_RES_SPEED</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Resolved Speed (1=100 Mbps, 0=10 Mbps */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_IS_AN_ERROR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Auto-Negotiation Error */</span>
	<span class="n">PHY_M_IS_LSP_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Link Speed Changed */</span>
	<span class="n">PHY_M_IS_DUP_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Duplex Mode Changed */</span>
	<span class="n">PHY_M_IS_AN_PR</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Page Received */</span>
	<span class="n">PHY_M_IS_AN_COMPL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Auto-Negotiation Completed */</span>
	<span class="n">PHY_M_IS_LST_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Link Status Changed */</span>
	<span class="n">PHY_M_IS_SYMB_ERROR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Symbol Error */</span>
	<span class="n">PHY_M_IS_FALSE_CARR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* False Carrier */</span>
	<span class="n">PHY_M_IS_FIFO_ERROR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* FIFO Overflow/Underrun Error */</span>
	<span class="n">PHY_M_IS_MDI_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* MDI Crossover Changed */</span>
	<span class="n">PHY_M_IS_DOWNSH_DET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Downshift Detected */</span>
	<span class="n">PHY_M_IS_END_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Energy Detect Changed */</span>

	<span class="n">PHY_M_IS_DTE_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* DTE Power Det. Status Changed */</span>
	<span class="n">PHY_M_IS_POL_CHANGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Polarity Changed */</span>
	<span class="n">PHY_M_IS_JABBER</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Jabber */</span>

	<span class="n">PHY_M_IS_DEF_MSK</span>	<span class="o">=</span> <span class="n">PHY_M_IS_AN_ERROR</span> <span class="o">|</span> <span class="n">PHY_M_IS_LSP_CHANGE</span> <span class="o">|</span>
				  <span class="n">PHY_M_IS_LST_CHANGE</span> <span class="o">|</span> <span class="n">PHY_M_IS_FIFO_ERROR</span><span class="p">,</span>

	<span class="n">PHY_M_IS_AN_MSK</span>		<span class="o">=</span> <span class="n">PHY_M_IS_AN_ERROR</span> <span class="o">|</span> <span class="n">PHY_M_IS_AN_COMPL</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_MARV_EXT_CTRL	16 bit r/w	Ext. PHY Specific Ctrl *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_EC_ENA_BC_EXT</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Enable Block Carr. Ext. (88E1111 only) */</span>
	<span class="n">PHY_M_EC_ENA_LIN_LB</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Enable Line Loopback (88E1111 only) */</span>

	<span class="n">PHY_M_EC_DIS_LINK_P</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Disable Link Pulses (88E1111 only) */</span>
	<span class="n">PHY_M_EC_M_DSC_MSK</span>  <span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 11..10:	Master Downshift Counter */</span>
					<span class="cm">/* (88E1011 only) */</span>
	<span class="n">PHY_M_EC_S_DSC_MSK</span>  <span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>  <span class="cm">/* Bit  9.. 8:	Slave  Downshift Counter */</span>
				       <span class="cm">/* (88E1011 only) */</span>
	<span class="n">PHY_M_EC_M_DSC_MSK2</span>  <span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Bit 11.. 9:	Master Downshift Counter */</span>
					<span class="cm">/* (88E1111 only) */</span>
	<span class="n">PHY_M_EC_DOWN_S_ENA</span>  <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Downshift Enable (88E1111 only) */</span>
					<span class="cm">/* !!! Errata in spec. (1 = disable) */</span>
	<span class="n">PHY_M_EC_RX_TIM_CT</span>   <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* RGMII Rx Timing Control*/</span>
	<span class="n">PHY_M_EC_MAC_S_MSK</span>   <span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  6.. 4:	Def. MAC interface speed */</span>
	<span class="n">PHY_M_EC_FIB_AN_ENA</span>  <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Fiber Auto-Neg. Enable (88E1011S only) */</span>
	<span class="n">PHY_M_EC_DTE_D_ENA</span>   <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* DTE Detect Enable (88E1111 only) */</span>
	<span class="n">PHY_M_EC_TX_TIM_CT</span>   <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* RGMII Tx Timing Control */</span>
	<span class="n">PHY_M_EC_TRANS_DIS</span>   <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Transmitter Disable (88E1111 only) */</span><span class="p">};</span>

<span class="cp">#define PHY_M_EC_M_DSC(x)	((u16)(x)&lt;&lt;10) </span><span class="cm">/* 00=1x; 01=2x; 10=3x; 11=4x */</span><span class="cp"></span>
<span class="cp">#define PHY_M_EC_S_DSC(x)	((u16)(x)&lt;&lt;8) </span><span class="cm">/* 00=dis; 01=1x; 10=2x; 11=3x */</span><span class="cp"></span>
<span class="cp">#define PHY_M_EC_MAC_S(x)	((u16)(x)&lt;&lt;4) </span><span class="cm">/* 01X=0; 110=2.5; 111=25 (MHz) */</span><span class="cp"></span>

<span class="cp">#define PHY_M_EC_M_DSC_2(x)	((u16)(x)&lt;&lt;9) </span><span class="cm">/* 000=1x; 001=2x; 010=3x; 011=4x */</span><span class="cp"></span>
											<span class="cm">/* 100=5x; 101=6x; 110=7x; 111=8x */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MAC_TX_CLK_0_MHZ</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">MAC_TX_CLK_2_5_MHZ</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">MAC_TX_CLK_25_MHZ</span> 	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_MARV_LED_CTRL	16 bit r/w	LED Control Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_LEDC_DIS_LED</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Disable LED */</span>
	<span class="n">PHY_M_LEDC_PULS_MSK</span>	<span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span><span class="cm">/* Bit 14..12: Pulse Stretch Mask */</span>
	<span class="n">PHY_M_LEDC_F_INT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Force Interrupt */</span>
	<span class="n">PHY_M_LEDC_BL_R_MSK</span>	<span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span><span class="cm">/* Bit 10.. 8: Blink Rate Mask */</span>
	<span class="n">PHY_M_LEDC_DP_C_LSB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Duplex Control (LSB, 88E1111 only) */</span>
	<span class="n">PHY_M_LEDC_TX_C_LSB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Tx Control (LSB, 88E1111 only) */</span>
	<span class="n">PHY_M_LEDC_LK_C_MSK</span>	<span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span><span class="cm">/* Bit  5.. 3: Link Control Mask */</span>
					<span class="cm">/* (88E1111 only) */</span>
<span class="p">};</span>
<span class="cp">#define PHY_M_LED_PULS_DUR(x)	(((u16)(x)&lt;&lt;12) &amp; PHY_M_LEDC_PULS_MSK)</span>
<span class="cp">#define PHY_M_LED_BLINK_RT(x)	(((u16)(x)&lt;&lt;8) &amp; PHY_M_LEDC_BL_R_MSK)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_LEDC_LINK_MSK</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Bit  4.. 3: Link Control Mask */</span>
					<span class="cm">/* (88E1011 only) */</span>
	<span class="n">PHY_M_LEDC_DP_CTRL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* Duplex Control */</span>
	<span class="n">PHY_M_LEDC_DP_C_MSB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* Duplex Control (MSB, 88E1111 only) */</span>
	<span class="n">PHY_M_LEDC_RX_CTRL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Rx Activity / Link */</span>
	<span class="n">PHY_M_LEDC_TX_CTRL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Tx Activity / Link */</span>
	<span class="n">PHY_M_LEDC_TX_C_MSB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Tx Control (MSB, 88E1111 only) */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PULS_NO_STR</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* no pulse stretching */</span>
	<span class="n">PULS_21MS</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* 21 ms to 42 ms */</span>
	<span class="n">PULS_42MS</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* 42 ms to 84 ms */</span>
	<span class="n">PULS_84MS</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="cm">/* 84 ms to 170 ms */</span>
	<span class="n">PULS_170MS</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* 170 ms to 340 ms */</span>
	<span class="n">PULS_340MS</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="cm">/* 340 ms to 670 ms */</span>
	<span class="n">PULS_670MS</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="cm">/* 670 ms to 1.3 s */</span>
	<span class="n">PULS_1300MS</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="cm">/* 1.3 s to 2.7 s */</span>
<span class="p">};</span>


<span class="k">enum</span> <span class="p">{</span>
	<span class="n">BLINK_42MS</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* 42 ms */</span>
	<span class="n">BLINK_84MS</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* 84 ms */</span>
	<span class="n">BLINK_170MS</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* 170 ms */</span>
	<span class="n">BLINK_340MS</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="cm">/* 340 ms */</span>
	<span class="n">BLINK_670MS</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* 670 ms */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_MARV_LED_OVER	16 bit r/w	Manual LED Override Reg *****/</span>
<span class="cp">#define PHY_M_LED_MO_SGMII(x)	((x)&lt;&lt;14) </span><span class="cm">/* Bit 15..14:  SGMII AN Timer */</span><span class="cp"></span>
										<span class="cm">/* Bit 13..12:	reserved */</span>
<span class="cp">#define PHY_M_LED_MO_DUP(x)	((x)&lt;&lt;10) </span><span class="cm">/* Bit 11..10:  Duplex */</span><span class="cp"></span>
<span class="cp">#define PHY_M_LED_MO_10(x)	((x)&lt;&lt;8) </span><span class="cm">/* Bit  9.. 8:  Link 10 */</span><span class="cp"></span>
<span class="cp">#define PHY_M_LED_MO_100(x)	((x)&lt;&lt;6) </span><span class="cm">/* Bit  7.. 6:  Link 100 */</span><span class="cp"></span>
<span class="cp">#define PHY_M_LED_MO_1000(x)	((x)&lt;&lt;4) </span><span class="cm">/* Bit  5.. 4:  Link 1000 */</span><span class="cp"></span>
<span class="cp">#define PHY_M_LED_MO_RX(x)	((x)&lt;&lt;2) </span><span class="cm">/* Bit  3.. 2:  Rx */</span><span class="cp"></span>
<span class="cp">#define PHY_M_LED_MO_TX(x)	((x)&lt;&lt;0) </span><span class="cm">/* Bit  1.. 0:  Tx */</span><span class="cp"></span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">MO_LED_NORM</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MO_LED_BLINK</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MO_LED_OFF</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">MO_LED_ON</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_MARV_EXT_CTRL_2	16 bit r/w	Ext. PHY Specific Ctrl 2 *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_EC2_FI_IMPED</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Fiber Input  Impedance */</span>
	<span class="n">PHY_M_EC2_FO_IMPED</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Fiber Output Impedance */</span>
	<span class="n">PHY_M_EC2_FO_M_CLK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Fiber Mode Clock Enable */</span>
	<span class="n">PHY_M_EC2_FO_BOOST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Fiber Output Boost */</span>
	<span class="n">PHY_M_EC2_FO_AM_MSK</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  2.. 0:	Fiber Output Amplitude */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_MARV_EXT_P_STAT 16 bit r/w	Ext. PHY Specific Status *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_FC_AUTO_SEL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Fiber/Copper Auto Sel. Dis. */</span>
	<span class="n">PHY_M_FC_AN_REG_ACC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Fiber/Copper AN Reg. Access */</span>
	<span class="n">PHY_M_FC_RESOLUTION</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Fiber/Copper Resolution */</span>
	<span class="n">PHY_M_SER_IF_AN_BP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Ser. IF AN Bypass Enable */</span>
	<span class="n">PHY_M_SER_IF_BP_ST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Ser. IF AN Bypass Status */</span>
	<span class="n">PHY_M_IRQ_POLARITY</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* IRQ polarity */</span>
	<span class="n">PHY_M_DIS_AUT_MED</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Disable Aut. Medium Reg. Selection */</span>
									<span class="cm">/* (88E1111 only) */</span>
								<span class="cm">/* Bit  9.. 4: reserved (88E1011 only) */</span>
	<span class="n">PHY_M_UNDOC1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* undocumented bit !! */</span>
	<span class="n">PHY_M_DTE_POW_STAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* DTE Power Status (88E1111 only) */</span>
	<span class="n">PHY_M_MODE_MASK</span>	<span class="o">=</span> <span class="mh">0xf</span><span class="p">,</span> <span class="cm">/* Bit  3.. 0: copy of HWCFG MODE[3:0] */</span>
<span class="p">};</span>

<span class="cm">/*****  PHY_MARV_CABLE_DIAG	16 bit r/o	Cable Diagnostic Reg *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_CABD_ENA_TEST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Enable Test (Page 0) */</span>
	<span class="n">PHY_M_CABD_DIS_WAIT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Disable Waiting Period (Page 1) */</span>
					<span class="cm">/* (88E1111 only) */</span>
	<span class="n">PHY_M_CABD_STAT_MSK</span>	<span class="o">=</span> <span class="mi">3</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 14..13: Status Mask */</span>
	<span class="n">PHY_M_CABD_AMPL_MSK</span>	<span class="o">=</span> <span class="mh">0x1f</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit 12.. 8: Amplitude Mask */</span>
					<span class="cm">/* (88E1111 only) */</span>
	<span class="n">PHY_M_CABD_DIST_MSK</span>	<span class="o">=</span> <span class="mh">0xff</span><span class="p">,</span> <span class="cm">/* Bit  7.. 0: Distance Mask */</span>
<span class="p">};</span>

<span class="cm">/* values for Cable Diagnostic Status (11=fail; 00=OK; 10=open; 01=short) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">CABD_STAT_NORMAL</span><span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">CABD_STAT_SHORT</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">CABD_STAT_OPEN</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">CABD_STAT_FAIL</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* for 10/100 Fast Ethernet PHY (88E3082 only) */</span>
<span class="cm">/*****  PHY_MARV_FE_LED_PAR		16 bit r/w	LED Parallel Select Reg. *****/</span>
									<span class="cm">/* Bit 15..12: reserved (used internally) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_FELP_LED2_MSK</span> <span class="o">=</span> <span class="mh">0xf</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Bit 11.. 8: LED2 Mask (LINK) */</span>
	<span class="n">PHY_M_FELP_LED1_MSK</span> <span class="o">=</span> <span class="mh">0xf</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  7.. 4: LED1 Mask (ACT) */</span>
	<span class="n">PHY_M_FELP_LED0_MSK</span> <span class="o">=</span> <span class="mh">0xf</span><span class="p">,</span> <span class="cm">/* Bit  3.. 0: LED0 Mask (SPEED) */</span>
<span class="p">};</span>

<span class="cp">#define PHY_M_FELP_LED2_CTRL(x)	(((x)&lt;&lt;8) &amp; PHY_M_FELP_LED2_MSK)</span>
<span class="cp">#define PHY_M_FELP_LED1_CTRL(x)	(((x)&lt;&lt;4) &amp; PHY_M_FELP_LED1_MSK)</span>
<span class="cp">#define PHY_M_FELP_LED0_CTRL(x)	(((x)&lt;&lt;0) &amp; PHY_M_FELP_LED0_MSK)</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">LED_PAR_CTRL_COLX</span>	<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_ERROR</span>	<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_DUPLEX</span>	<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_DP_COL</span>	<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_SPEED</span>	<span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_LINK</span>	<span class="o">=</span> <span class="mh">0x05</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_TX</span>		<span class="o">=</span> <span class="mh">0x06</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_RX</span>		<span class="o">=</span> <span class="mh">0x07</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_ACT</span>	<span class="o">=</span> <span class="mh">0x08</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_LNK_RX</span>	<span class="o">=</span> <span class="mh">0x09</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_LNK_AC</span>	<span class="o">=</span> <span class="mh">0x0a</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_ACT_BL</span>	<span class="o">=</span> <span class="mh">0x0b</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_TX_BL</span>	<span class="o">=</span> <span class="mh">0x0c</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_RX_BL</span>	<span class="o">=</span> <span class="mh">0x0d</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_COL_BL</span>	<span class="o">=</span> <span class="mh">0x0e</span><span class="p">,</span>
	<span class="n">LED_PAR_CTRL_INACT</span>	<span class="o">=</span> <span class="mh">0x0f</span>
<span class="p">};</span>

<span class="cm">/*****,PHY_MARV_FE_SPEC_2		16 bit r/w	Specific Control Reg. 2 *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_FESC_DIS_WAIT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span> <span class="cm">/* Disable TDR Waiting Period */</span>
	<span class="n">PHY_M_FESC_ENA_MCLK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Enable MAC Rx Clock in sleep mode */</span>
	<span class="n">PHY_M_FESC_SEL_CL_A</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Select Class A driver (100B-TX) */</span>
<span class="p">};</span>


<span class="cm">/*****  PHY_MARV_PHY_CTRL (page 3)		16 bit r/w	LED Control Reg. *****/</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PHY_M_LEDC_LOS_MSK</span>	<span class="o">=</span> <span class="mh">0xf</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 15..12: LOS LED Ctrl. Mask */</span>
	<span class="n">PHY_M_LEDC_INIT_MSK</span>	<span class="o">=</span> <span class="mh">0xf</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit 11.. 8: INIT LED Ctrl. Mask */</span>
	<span class="n">PHY_M_LEDC_STA1_MSK</span>	<span class="o">=</span> <span class="mh">0xf</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  7.. 4: STAT1 LED Ctrl. Mask */</span>
	<span class="n">PHY_M_LEDC_STA0_MSK</span>	<span class="o">=</span> <span class="mh">0xf</span><span class="p">,</span> <span class="cm">/* Bit  3.. 0: STAT0 LED Ctrl. Mask */</span>
<span class="p">};</span>

<span class="cp">#define PHY_M_LEDC_LOS_CTRL(x)	(((x)&lt;&lt;12) &amp; PHY_M_LEDC_LOS_MSK)</span>
<span class="cp">#define PHY_M_LEDC_INIT_CTRL(x)	(((x)&lt;&lt;8) &amp; PHY_M_LEDC_INIT_MSK)</span>
<span class="cp">#define PHY_M_LEDC_STA1_CTRL(x)	(((x)&lt;&lt;4) &amp; PHY_M_LEDC_STA1_MSK)</span>
<span class="cp">#define PHY_M_LEDC_STA0_CTRL(x)	(((x)&lt;&lt;0) &amp; PHY_M_LEDC_STA0_MSK)</span>

<span class="cm">/* GMAC registers  */</span>
<span class="cm">/* Port Registers */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_GP_STAT</span>	<span class="o">=</span> <span class="mh">0x0000</span><span class="p">,</span>	<span class="cm">/* 16 bit r/o	General Purpose Status */</span>
	<span class="n">GM_GP_CTRL</span>	<span class="o">=</span> <span class="mh">0x0004</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	General Purpose Control */</span>
	<span class="n">GM_TX_CTRL</span>	<span class="o">=</span> <span class="mh">0x0008</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Transmit Control Reg. */</span>
	<span class="n">GM_RX_CTRL</span>	<span class="o">=</span> <span class="mh">0x000c</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Receive Control Reg. */</span>
	<span class="n">GM_TX_FLOW_CTRL</span>	<span class="o">=</span> <span class="mh">0x0010</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Transmit Flow-Control */</span>
	<span class="n">GM_TX_PARAM</span>	<span class="o">=</span> <span class="mh">0x0014</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Transmit Parameter Reg. */</span>
	<span class="n">GM_SERIAL_MODE</span>	<span class="o">=</span> <span class="mh">0x0018</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Serial Mode Register */</span>
<span class="cm">/* Source Address Registers */</span>
	<span class="n">GM_SRC_ADDR_1L</span>	<span class="o">=</span> <span class="mh">0x001c</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Source Address 1 (low) */</span>
	<span class="n">GM_SRC_ADDR_1M</span>	<span class="o">=</span> <span class="mh">0x0020</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Source Address 1 (middle) */</span>
	<span class="n">GM_SRC_ADDR_1H</span>	<span class="o">=</span> <span class="mh">0x0024</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Source Address 1 (high) */</span>
	<span class="n">GM_SRC_ADDR_2L</span>	<span class="o">=</span> <span class="mh">0x0028</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Source Address 2 (low) */</span>
	<span class="n">GM_SRC_ADDR_2M</span>	<span class="o">=</span> <span class="mh">0x002c</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Source Address 2 (middle) */</span>
	<span class="n">GM_SRC_ADDR_2H</span>	<span class="o">=</span> <span class="mh">0x0030</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Source Address 2 (high) */</span>

<span class="cm">/* Multicast Address Hash Registers */</span>
	<span class="n">GM_MC_ADDR_H1</span>	<span class="o">=</span> <span class="mh">0x0034</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Multicast Address Hash 1 */</span>
	<span class="n">GM_MC_ADDR_H2</span>	<span class="o">=</span> <span class="mh">0x0038</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Multicast Address Hash 2 */</span>
	<span class="n">GM_MC_ADDR_H3</span>	<span class="o">=</span> <span class="mh">0x003c</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Multicast Address Hash 3 */</span>
	<span class="n">GM_MC_ADDR_H4</span>	<span class="o">=</span> <span class="mh">0x0040</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Multicast Address Hash 4 */</span>

<span class="cm">/* Interrupt Source Registers */</span>
	<span class="n">GM_TX_IRQ_SRC</span>	<span class="o">=</span> <span class="mh">0x0044</span><span class="p">,</span>	<span class="cm">/* 16 bit r/o	Tx Overflow IRQ Source */</span>
	<span class="n">GM_RX_IRQ_SRC</span>	<span class="o">=</span> <span class="mh">0x0048</span><span class="p">,</span>	<span class="cm">/* 16 bit r/o	Rx Overflow IRQ Source */</span>
	<span class="n">GM_TR_IRQ_SRC</span>	<span class="o">=</span> <span class="mh">0x004c</span><span class="p">,</span>	<span class="cm">/* 16 bit r/o	Tx/Rx Over. IRQ Source */</span>

<span class="cm">/* Interrupt Mask Registers */</span>
	<span class="n">GM_TX_IRQ_MSK</span>	<span class="o">=</span> <span class="mh">0x0050</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Tx Overflow IRQ Mask */</span>
	<span class="n">GM_RX_IRQ_MSK</span>	<span class="o">=</span> <span class="mh">0x0054</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Rx Overflow IRQ Mask */</span>
	<span class="n">GM_TR_IRQ_MSK</span>	<span class="o">=</span> <span class="mh">0x0058</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	Tx/Rx Over. IRQ Mask */</span>

<span class="cm">/* Serial Management Interface (SMI) Registers */</span>
	<span class="n">GM_SMI_CTRL</span>	<span class="o">=</span> <span class="mh">0x0080</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	SMI Control Register */</span>
	<span class="n">GM_SMI_DATA</span>	<span class="o">=</span> <span class="mh">0x0084</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	SMI Data Register */</span>
	<span class="n">GM_PHY_ADDR</span>	<span class="o">=</span> <span class="mh">0x0088</span><span class="p">,</span>	<span class="cm">/* 16 bit r/w	GPHY Address Register */</span>
<span class="p">};</span>

<span class="cm">/* MIB Counters */</span>
<span class="cp">#define GM_MIB_CNT_BASE	0x0100		</span><span class="cm">/* Base Address of MIB Counters */</span><span class="cp"></span>
<span class="cp">#define GM_MIB_CNT_SIZE	44		</span><span class="cm">/* Number of MIB Counters */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * MIB Counters base address definitions (low word) -</span>
<span class="cm"> * use offset 4 for access to high word	(32 bit r/o)</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_RXF_UC_OK</span>  <span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Unicast Frames Received OK */</span>
	<span class="n">GM_RXF_BC_OK</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Broadcast Frames Received OK */</span>
	<span class="n">GM_RXF_MPAUSE</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">16</span><span class="p">,</span>	<span class="cm">/* Pause MAC Ctrl Frames Received */</span>
	<span class="n">GM_RXF_MC_OK</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">24</span><span class="p">,</span>	<span class="cm">/* Multicast Frames Received OK */</span>
	<span class="n">GM_RXF_FCS_ERR</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">32</span><span class="p">,</span>	<span class="cm">/* Rx Frame Check Seq. Error */</span>
	<span class="cm">/* GM_MIB_CNT_BASE + 40:	reserved */</span>
	<span class="n">GM_RXO_OK_LO</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">48</span><span class="p">,</span>	<span class="cm">/* Octets Received OK Low */</span>
	<span class="n">GM_RXO_OK_HI</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">56</span><span class="p">,</span>	<span class="cm">/* Octets Received OK High */</span>
	<span class="n">GM_RXO_ERR_LO</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">64</span><span class="p">,</span>	<span class="cm">/* Octets Received Invalid Low */</span>
	<span class="n">GM_RXO_ERR_HI</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">72</span><span class="p">,</span>	<span class="cm">/* Octets Received Invalid High */</span>
	<span class="n">GM_RXF_SHT</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">80</span><span class="p">,</span>	<span class="cm">/* Frames &lt;64 Byte Received OK */</span>
	<span class="n">GM_RXE_FRAG</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">88</span><span class="p">,</span>	<span class="cm">/* Frames &lt;64 Byte Received with FCS Err */</span>
	<span class="n">GM_RXF_64B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">96</span><span class="p">,</span>	<span class="cm">/* 64 Byte Rx Frame */</span>
	<span class="n">GM_RXF_127B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">104</span><span class="p">,</span>	<span class="cm">/* 65-127 Byte Rx Frame */</span>
	<span class="n">GM_RXF_255B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">112</span><span class="p">,</span>	<span class="cm">/* 128-255 Byte Rx Frame */</span>
	<span class="n">GM_RXF_511B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">120</span><span class="p">,</span>	<span class="cm">/* 256-511 Byte Rx Frame */</span>
	<span class="n">GM_RXF_1023B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">128</span><span class="p">,</span>	<span class="cm">/* 512-1023 Byte Rx Frame */</span>
	<span class="n">GM_RXF_1518B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">136</span><span class="p">,</span>	<span class="cm">/* 1024-1518 Byte Rx Frame */</span>
	<span class="n">GM_RXF_MAX_SZ</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">144</span><span class="p">,</span>	<span class="cm">/* 1519-MaxSize Byte Rx Frame */</span>
	<span class="n">GM_RXF_LNG_ERR</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">152</span><span class="p">,</span>	<span class="cm">/* Rx Frame too Long Error */</span>
	<span class="n">GM_RXF_JAB_PKT</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">160</span><span class="p">,</span>	<span class="cm">/* Rx Jabber Packet Frame */</span>
	<span class="cm">/* GM_MIB_CNT_BASE + 168:	reserved */</span>
	<span class="n">GM_RXE_FIFO_OV</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">176</span><span class="p">,</span>	<span class="cm">/* Rx FIFO overflow Event */</span>
	<span class="cm">/* GM_MIB_CNT_BASE + 184:	reserved */</span>
	<span class="n">GM_TXF_UC_OK</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">192</span><span class="p">,</span>	<span class="cm">/* Unicast Frames Xmitted OK */</span>
	<span class="n">GM_TXF_BC_OK</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">200</span><span class="p">,</span>	<span class="cm">/* Broadcast Frames Xmitted OK */</span>
	<span class="n">GM_TXF_MPAUSE</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">208</span><span class="p">,</span>	<span class="cm">/* Pause MAC Ctrl Frames Xmitted */</span>
	<span class="n">GM_TXF_MC_OK</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">216</span><span class="p">,</span>	<span class="cm">/* Multicast Frames Xmitted OK */</span>
	<span class="n">GM_TXO_OK_LO</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">224</span><span class="p">,</span>	<span class="cm">/* Octets Transmitted OK Low */</span>
	<span class="n">GM_TXO_OK_HI</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">232</span><span class="p">,</span>	<span class="cm">/* Octets Transmitted OK High */</span>
	<span class="n">GM_TXF_64B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">240</span><span class="p">,</span>	<span class="cm">/* 64 Byte Tx Frame */</span>
	<span class="n">GM_TXF_127B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">248</span><span class="p">,</span>	<span class="cm">/* 65-127 Byte Tx Frame */</span>
	<span class="n">GM_TXF_255B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">256</span><span class="p">,</span>	<span class="cm">/* 128-255 Byte Tx Frame */</span>
	<span class="n">GM_TXF_511B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">264</span><span class="p">,</span>	<span class="cm">/* 256-511 Byte Tx Frame */</span>
	<span class="n">GM_TXF_1023B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">272</span><span class="p">,</span>	<span class="cm">/* 512-1023 Byte Tx Frame */</span>
	<span class="n">GM_TXF_1518B</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">280</span><span class="p">,</span>	<span class="cm">/* 1024-1518 Byte Tx Frame */</span>
	<span class="n">GM_TXF_MAX_SZ</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">288</span><span class="p">,</span>	<span class="cm">/* 1519-MaxSize Byte Tx Frame */</span>

	<span class="n">GM_TXF_COL</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">304</span><span class="p">,</span>	<span class="cm">/* Tx Collision */</span>
	<span class="n">GM_TXF_LAT_COL</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">312</span><span class="p">,</span>	<span class="cm">/* Tx Late Collision */</span>
	<span class="n">GM_TXF_ABO_COL</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">320</span><span class="p">,</span>	<span class="cm">/* Tx aborted due to Exces. Col. */</span>
	<span class="n">GM_TXF_MUL_COL</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">328</span><span class="p">,</span>	<span class="cm">/* Tx Multiple Collision */</span>
	<span class="n">GM_TXF_SNG_COL</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">336</span><span class="p">,</span>	<span class="cm">/* Tx Single Collision */</span>
	<span class="n">GM_TXE_FIFO_UR</span>	<span class="o">=</span> <span class="n">GM_MIB_CNT_BASE</span> <span class="o">+</span> <span class="mi">344</span><span class="p">,</span>	<span class="cm">/* Tx FIFO Underrun Event */</span>
<span class="p">};</span>

<span class="cm">/* GMAC Bit Definitions */</span>
<span class="cm">/*	GM_GP_STAT	16 bit r/o	General Purpose Status Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_GPSR_SPEED</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Port Speed (1 = 100 Mbps) */</span>
	<span class="n">GM_GPSR_DUPLEX</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Duplex Mode (1 = Full) */</span>
	<span class="n">GM_GPSR_FC_TX_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Tx Flow-Control Mode Disabled */</span>
	<span class="n">GM_GPSR_LINK_UP</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Link Up Status */</span>
	<span class="n">GM_GPSR_PAUSE</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Pause State */</span>
	<span class="n">GM_GPSR_TX_ACTIVE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Tx in Progress */</span>
	<span class="n">GM_GPSR_EXC_COL</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* Bit  9:	Excessive Collisions Occurred */</span>
	<span class="n">GM_GPSR_LAT_COL</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Bit  8:	Late Collisions Occurred */</span>

	<span class="n">GM_GPSR_PHY_ST_CH</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5:	PHY Status Change */</span>
	<span class="n">GM_GPSR_GIG_SPEED</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4:	Gigabit Speed (1 = 1000 Mbps) */</span>
	<span class="n">GM_GPSR_PART_MODE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Bit  3:	Partition mode */</span>
	<span class="n">GM_GPSR_FC_RX_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Bit  2:	Rx Flow-Control Mode Disabled */</span>
	<span class="n">GM_GPSR_PROM_EN</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Bit  1:	Promiscuous Mode Enabled */</span>
<span class="p">};</span>

<span class="cm">/*	GM_GP_CTRL	16 bit r/w	General Purpose Control Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_GPCR_PROM_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span>	<span class="cm">/* Bit 14:	Enable Promiscuous Mode */</span>
	<span class="n">GM_GPCR_FC_TX_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Disable Tx Flow-Control Mode */</span>
	<span class="n">GM_GPCR_TX_ENA</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Enable Transmit */</span>
	<span class="n">GM_GPCR_RX_ENA</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Enable Receive */</span>
	<span class="n">GM_GPCR_BURST_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Enable Burst Mode */</span>
	<span class="n">GM_GPCR_LOOP_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* Bit  9:	Enable MAC Loopback Mode */</span>
	<span class="n">GM_GPCR_PART_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Bit  8:	Enable Partition Mode */</span>
	<span class="n">GM_GPCR_GIGS_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Bit  7:	Gigabit Speed (1000 Mbps) */</span>
	<span class="n">GM_GPCR_FL_PASS</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Bit  6:	Force Link Pass */</span>
	<span class="n">GM_GPCR_DUP_FULL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5:	Full Duplex Mode */</span>
	<span class="n">GM_GPCR_FC_RX_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4:	Disable Rx Flow-Control Mode */</span>
	<span class="n">GM_GPCR_SPEED_100</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>   <span class="cm">/* Bit  3:	Port Speed 100 Mbps */</span>
	<span class="n">GM_GPCR_AU_DUP_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Bit  2:	Disable Auto-Update Duplex */</span>
	<span class="n">GM_GPCR_AU_FCT_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Bit  1:	Disable Auto-Update Flow-C. */</span>
	<span class="n">GM_GPCR_AU_SPD_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Bit  0:	Disable Auto-Update Speed */</span>
<span class="p">};</span>

<span class="cp">#define GM_GPCR_SPEED_1000	(GM_GPCR_GIGS_ENA | GM_GPCR_SPEED_100)</span>
<span class="cp">#define GM_GPCR_AU_ALL_DIS	(GM_GPCR_AU_DUP_DIS | GM_GPCR_AU_FCT_DIS|GM_GPCR_AU_SPD_DIS)</span>

<span class="cm">/*	GM_TX_CTRL			16 bit r/w	Transmit Control Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_TXCR_FORCE_JAM</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Force Jam / Flow-Control */</span>
	<span class="n">GM_TXCR_CRC_DIS</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Disable insertion of CRC */</span>
	<span class="n">GM_TXCR_PAD_DIS</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Disable padding of packets */</span>
	<span class="n">GM_TXCR_COL_THR_MSK</span>	<span class="o">=</span> <span class="mi">7</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 12..10:	Collision Threshold */</span>
<span class="p">};</span>

<span class="cp">#define TX_COL_THR(x)		(((x)&lt;&lt;10) &amp; GM_TXCR_COL_THR_MSK)</span>
<span class="cp">#define TX_COL_DEF		0x04	</span><span class="cm">/* late collision after 64 byte */</span><span class="cp"></span>

<span class="cm">/*	GM_RX_CTRL			16 bit r/w	Receive Control Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_RXCR_UCF_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Enable Unicast filtering */</span>
	<span class="n">GM_RXCR_MCF_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Enable Multicast filtering */</span>
	<span class="n">GM_RXCR_CRC_DIS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Remove 4-byte CRC */</span>
	<span class="n">GM_RXCR_PASS_FC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Pass FC packets to FIFO */</span>
<span class="p">};</span>

<span class="cm">/*	GM_TX_PARAM		16 bit r/w	Transmit Parameter Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_TXPA_JAMLEN_MSK</span>	<span class="o">=</span> <span class="mh">0x03</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span>	<span class="cm">/* Bit 15..14:	Jam Length */</span>
	<span class="n">GM_TXPA_JAMIPG_MSK</span>	<span class="o">=</span> <span class="mh">0x1f</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* Bit 13..9:	Jam IPG */</span>
	<span class="n">GM_TXPA_JAMDAT_MSK</span>	<span class="o">=</span> <span class="mh">0x1f</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  8..4:	IPG Jam to Data */</span>

	<span class="n">TX_JAM_LEN_DEF</span>		<span class="o">=</span> <span class="mh">0x03</span><span class="p">,</span>
	<span class="n">TX_JAM_IPG_DEF</span>		<span class="o">=</span> <span class="mh">0x0b</span><span class="p">,</span>
	<span class="n">TX_IPG_JAM_DEF</span>		<span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define TX_JAM_LEN_VAL(x)	(((x)&lt;&lt;14) &amp; GM_TXPA_JAMLEN_MSK)</span>
<span class="cp">#define TX_JAM_IPG_VAL(x)	(((x)&lt;&lt;9)  &amp; GM_TXPA_JAMIPG_MSK)</span>
<span class="cp">#define TX_IPG_JAM_DATA(x)	(((x)&lt;&lt;4)  &amp; GM_TXPA_JAMDAT_MSK)</span>


<span class="cm">/*	GM_SERIAL_MODE			16 bit r/w	Serial Mode Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_SMOD_DATABL_MSK</span>	<span class="o">=</span> <span class="mh">0x1f</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 15..11:	Data Blinder (r/o) */</span>
	<span class="n">GM_SMOD_LIMIT_4</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	4 consecutive Tx trials */</span>
	<span class="n">GM_SMOD_VLAN_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* Bit  9:	Enable VLAN  (Max. Frame Len) */</span>
	<span class="n">GM_SMOD_JUMBO_ENA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Bit  8:	Enable Jumbo (Max. Frame Len) */</span>
	 <span class="n">GM_SMOD_IPG_MSK</span>	<span class="o">=</span> <span class="mh">0x1f</span>	<span class="cm">/* Bit 4..0:	Inter-Packet Gap (IPG) */</span>
<span class="p">};</span>

<span class="cp">#define DATA_BLIND_VAL(x)	(((x)&lt;&lt;11) &amp; GM_SMOD_DATABL_MSK)</span>
<span class="cp">#define DATA_BLIND_DEF		0x04</span>

<span class="cp">#define IPG_DATA_VAL(x)		(x &amp; GM_SMOD_IPG_MSK)</span>
<span class="cp">#define IPG_DATA_DEF		0x1e</span>

<span class="cm">/*	GM_SMI_CTRL			16 bit r/w	SMI Control Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_SMI_CT_PHY_A_MSK</span>	<span class="o">=</span> <span class="mh">0x1f</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 15..11:	PHY Device Address */</span>
	<span class="n">GM_SMI_CT_REG_A_MSK</span>	<span class="o">=</span> <span class="mh">0x1f</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit 10.. 6:	PHY Register Address */</span>
	<span class="n">GM_SMI_CT_OP_RD</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5:	OpCode Read (0=Write)*/</span>
	<span class="n">GM_SMI_CT_RD_VAL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4:	Read Valid (Read completed) */</span>
	<span class="n">GM_SMI_CT_BUSY</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Bit  3:	Busy (Operation in progress) */</span>
<span class="p">};</span>

<span class="cp">#define GM_SMI_CT_PHY_AD(x)	(((x)&lt;&lt;11) &amp; GM_SMI_CT_PHY_A_MSK)</span>
<span class="cp">#define GM_SMI_CT_REG_AD(x)	(((x)&lt;&lt;6) &amp; GM_SMI_CT_REG_A_MSK)</span>

<span class="cm">/*	GM_PHY_ADDR				16 bit r/w	GPHY Address Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_PAR_MIB_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5:	Set MIB Clear Counter Mode */</span>
	<span class="n">GM_PAR_MIB_TST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4:	MIB Load Counter (Test Mode) */</span>
<span class="p">};</span>

<span class="cm">/* Receive Frame Status Encoding */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GMR_FS_LEN</span>	<span class="o">=</span> <span class="mh">0xffff</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span> <span class="cm">/* Bit 31..16:	Rx Frame Length */</span>
	<span class="n">GMR_FS_LEN_SHIFT</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">GMR_FS_VLAN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	VLAN Packet */</span>
	<span class="n">GMR_FS_JABBER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Jabber Packet */</span>
	<span class="n">GMR_FS_UN_SIZE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Undersize Packet */</span>
	<span class="n">GMR_FS_MC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Multicast Packet */</span>
	<span class="n">GMR_FS_BC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span> <span class="cm">/* Bit  9:	Broadcast Packet */</span>
	<span class="n">GMR_FS_RX_OK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="cm">/* Bit  8:	Receive OK (Good Packet) */</span>
	<span class="n">GMR_FS_GOOD_FC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span> <span class="cm">/* Bit  7:	Good Flow-Control Packet */</span>
	<span class="n">GMR_FS_BAD_FC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span> <span class="cm">/* Bit  6:	Bad  Flow-Control Packet */</span>
	<span class="n">GMR_FS_MII_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span> <span class="cm">/* Bit  5:	MII Error */</span>
	<span class="n">GMR_FS_LONG_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span> <span class="cm">/* Bit  4:	Too Long Packet */</span>
	<span class="n">GMR_FS_FRAGMENT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span> <span class="cm">/* Bit  3:	Fragment */</span>

	<span class="n">GMR_FS_CRC_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span> <span class="cm">/* Bit  1:	CRC Error */</span>
	<span class="n">GMR_FS_RX_FF_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span> <span class="cm">/* Bit  0:	Rx FIFO Overflow */</span>

<span class="cm">/*</span>
<span class="cm"> * GMR_FS_ANY_ERR (analogous to XMR_FS_ANY_ERR)</span>
<span class="cm"> */</span>
	<span class="n">GMR_FS_ANY_ERR</span>	<span class="o">=</span> <span class="n">GMR_FS_CRC_ERR</span> <span class="o">|</span> <span class="n">GMR_FS_LONG_ERR</span> <span class="o">|</span>
		  	  <span class="n">GMR_FS_MII_ERR</span> <span class="o">|</span> <span class="n">GMR_FS_BAD_FC</span> <span class="o">|</span> <span class="n">GMR_FS_GOOD_FC</span> <span class="o">|</span>
			  <span class="n">GMR_FS_JABBER</span><span class="p">,</span>
<span class="cm">/* Rx GMAC FIFO Flush Mask (default) */</span>
	<span class="n">RX_FF_FL_DEF_MSK</span> <span class="o">=</span> <span class="n">GMR_FS_CRC_ERR</span> <span class="o">|</span> <span class="n">GMR_FS_RX_FF_OV</span> <span class="o">|</span><span class="n">GMR_FS_MII_ERR</span> <span class="o">|</span>
			   <span class="n">GMR_FS_BAD_FC</span> <span class="o">|</span>  <span class="n">GMR_FS_UN_SIZE</span> <span class="o">|</span> <span class="n">GMR_FS_JABBER</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*	RX_GMF_CTRL_T	32 bit	Rx GMAC FIFO Control/Test */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GMF_WP_TST_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span>	<span class="cm">/* Write Pointer Test On */</span>
	<span class="n">GMF_WP_TST_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span>	<span class="cm">/* Write Pointer Test Off */</span>
	<span class="n">GMF_WP_STEP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span>	<span class="cm">/* Write Pointer Step/Increment */</span>

	<span class="n">GMF_RP_TST_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span>	<span class="cm">/* Read Pointer Test On */</span>
	<span class="n">GMF_RP_TST_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>		<span class="cm">/* Read Pointer Test Off */</span>
	<span class="n">GMF_RP_STEP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>		<span class="cm">/* Read Pointer Step/Increment */</span>
	<span class="n">GMF_RX_F_FL_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>		<span class="cm">/* Rx FIFO Flush Mode On */</span>
	<span class="n">GMF_RX_F_FL_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>		<span class="cm">/* Rx FIFO Flush Mode Off */</span>
	<span class="n">GMF_CLI_RX_FO</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>		<span class="cm">/* Clear IRQ Rx FIFO Overrun */</span>
	<span class="n">GMF_CLI_RX_FC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>		<span class="cm">/* Clear IRQ Rx Frame Complete */</span>
	<span class="n">GMF_OPER_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>		<span class="cm">/* Operational Mode On */</span>
	<span class="n">GMF_OPER_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>		<span class="cm">/* Operational Mode Off */</span>
	<span class="n">GMF_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>		<span class="cm">/* Clear GMAC FIFO Reset */</span>
	<span class="n">GMF_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>		<span class="cm">/* Set   GMAC FIFO Reset */</span>

	<span class="n">RX_GMF_FL_THR_DEF</span> <span class="o">=</span> <span class="mh">0xa</span><span class="p">,</span>	<span class="cm">/* flush threshold (default) */</span>
<span class="p">};</span>


<span class="cm">/*	TX_GMF_CTRL_T	32 bit	Tx GMAC FIFO Control/Test */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GMF_WSP_TST_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">18</span><span class="p">,</span> <span class="cm">/* Write Shadow Pointer Test On */</span>
	<span class="n">GMF_WSP_TST_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">,</span> <span class="cm">/* Write Shadow Pointer Test Off */</span>
	<span class="n">GMF_WSP_STEP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span> <span class="cm">/* Write Shadow Pointer Step/Increment */</span>

	<span class="n">GMF_CLI_TX_FU</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Clear IRQ Tx FIFO Underrun */</span>
	<span class="n">GMF_CLI_TX_FC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Clear IRQ Tx Frame Complete */</span>
	<span class="n">GMF_CLI_TX_PE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Clear IRQ Tx Parity Error */</span>
<span class="p">};</span>

<span class="cm">/*	GMAC_TI_ST_CTRL	 8 bit	Time Stamp Timer Ctrl Reg (YUKON only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GMT_ST_START</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Start Time Stamp Timer */</span>
	<span class="n">GMT_ST_STOP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Stop  Time Stamp Timer */</span>
	<span class="n">GMT_ST_CLR_IRQ</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Clear Time Stamp Timer IRQ */</span>
<span class="p">};</span>

<span class="cm">/*	GMAC_CTRL		32 bit	GMAC Control Reg (YUKON only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GMC_H_BURST_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Half Duplex Burst Mode On */</span>
	<span class="n">GMC_H_BURST_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Half Duplex Burst Mode Off */</span>
	<span class="n">GMC_F_LOOPB_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* FIFO Loopback On */</span>
	<span class="n">GMC_F_LOOPB_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* FIFO Loopback Off */</span>
	<span class="n">GMC_PAUSE_ON</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Pause On */</span>
	<span class="n">GMC_PAUSE_OFF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Pause Off */</span>
	<span class="n">GMC_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear GMAC Reset */</span>
	<span class="n">GMC_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Set   GMAC Reset */</span>
<span class="p">};</span>

<span class="cm">/*	GPHY_CTRL		32 bit	GPHY Control Reg (YUKON only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GPC_SEL_BDT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">28</span><span class="p">,</span> <span class="cm">/* Select Bi-Dir. Transfer for MDC/MDIO */</span>
	<span class="n">GPC_INT_POL_HI</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">27</span><span class="p">,</span> <span class="cm">/* IRQ Polarity is Active HIGH */</span>
	<span class="n">GPC_75_OHM</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">26</span><span class="p">,</span> <span class="cm">/* Use 75 Ohm Termination instead of 50 */</span>
	<span class="n">GPC_DIS_FC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">25</span><span class="p">,</span> <span class="cm">/* Disable Automatic Fiber/Copper Detection */</span>
	<span class="n">GPC_DIS_SLEEP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">,</span> <span class="cm">/* Disable Energy Detect */</span>
	<span class="n">GPC_HWCFG_M_3</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">23</span><span class="p">,</span> <span class="cm">/* HWCFG_MODE[3] */</span>
	<span class="n">GPC_HWCFG_M_2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">22</span><span class="p">,</span> <span class="cm">/* HWCFG_MODE[2] */</span>
	<span class="n">GPC_HWCFG_M_1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">21</span><span class="p">,</span> <span class="cm">/* HWCFG_MODE[1] */</span>
	<span class="n">GPC_HWCFG_M_0</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">20</span><span class="p">,</span> <span class="cm">/* HWCFG_MODE[0] */</span>
	<span class="n">GPC_ANEG_0</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">19</span><span class="p">,</span> <span class="cm">/* ANEG[0] */</span>
	<span class="n">GPC_ENA_XC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">18</span><span class="p">,</span> <span class="cm">/* Enable MDI crossover */</span>
	<span class="n">GPC_DIS_125</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">,</span> <span class="cm">/* Disable 125 MHz clock */</span>
	<span class="n">GPC_ANEG_3</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span> <span class="cm">/* ANEG[3] */</span>
	<span class="n">GPC_ANEG_2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* ANEG[2] */</span>
	<span class="n">GPC_ANEG_1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* ANEG[1] */</span>
	<span class="n">GPC_ENA_PAUSE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Enable Pause (SYM_OR_REM) */</span>
	<span class="n">GPC_PHYADDR_4</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 4 of Phy Addr */</span>
	<span class="n">GPC_PHYADDR_3</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 3 of Phy Addr */</span>
	<span class="n">GPC_PHYADDR_2</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 2 of Phy Addr */</span>
	<span class="n">GPC_PHYADDR_1</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	 <span class="cm">/* Bit 1 of Phy Addr */</span>
	<span class="n">GPC_PHYADDR_0</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	 <span class="cm">/* Bit 0 of Phy Addr */</span>
						<span class="cm">/* Bits  7..2:	reserved */</span>
	<span class="n">GPC_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear GPHY Reset */</span>
	<span class="n">GPC_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Set   GPHY Reset */</span>
<span class="p">};</span>

<span class="cp">#define GPC_HWCFG_GMII_COP (GPC_HWCFG_M_3|GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0)</span>
<span class="cp">#define GPC_HWCFG_GMII_FIB (GPC_HWCFG_M_2 | GPC_HWCFG_M_1 | GPC_HWCFG_M_0)</span>
<span class="cp">#define GPC_ANEG_ADV_ALL_M  (GPC_ANEG_3 | GPC_ANEG_2 | GPC_ANEG_1 | GPC_ANEG_0)</span>

<span class="cm">/* forced speed and duplex mode (don&#39;t mix with other ANEG bits) */</span>
<span class="cp">#define GPC_FRC10MBIT_HALF	0</span>
<span class="cp">#define GPC_FRC10MBIT_FULL	GPC_ANEG_0</span>
<span class="cp">#define GPC_FRC100MBIT_HALF	GPC_ANEG_1</span>
<span class="cp">#define GPC_FRC100MBIT_FULL	(GPC_ANEG_0 | GPC_ANEG_1)</span>

<span class="cm">/* auto-negotiation with limited advertised speeds */</span>
<span class="cm">/* mix only with master/slave settings (for copper) */</span>
<span class="cp">#define GPC_ADV_1000_HALF	GPC_ANEG_2</span>
<span class="cp">#define GPC_ADV_1000_FULL	GPC_ANEG_3</span>
<span class="cp">#define GPC_ADV_ALL		(GPC_ANEG_2 | GPC_ANEG_3)</span>

<span class="cm">/* master/slave settings */</span>
<span class="cm">/* only for copper with 1000 Mbps */</span>
<span class="cp">#define GPC_FORCE_MASTER	0</span>
<span class="cp">#define GPC_FORCE_SLAVE		GPC_ANEG_0</span>
<span class="cp">#define GPC_PREF_MASTER		GPC_ANEG_1</span>
<span class="cp">#define GPC_PREF_SLAVE		(GPC_ANEG_1 | GPC_ANEG_0)</span>

<span class="cm">/*	GMAC_IRQ_SRC	 8 bit	GMAC Interrupt Source Reg (YUKON only) */</span>
<span class="cm">/*	GMAC_IRQ_MSK	 8 bit	GMAC Interrupt Mask   Reg (YUKON only) */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">GM_IS_TX_CO_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Transmit Counter Overflow IRQ */</span>
	<span class="n">GM_IS_RX_CO_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Receive Counter Overflow IRQ */</span>
	<span class="n">GM_IS_TX_FF_UR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Transmit FIFO Underrun */</span>
	<span class="n">GM_IS_TX_COMPL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Frame Transmission Complete */</span>
	<span class="n">GM_IS_RX_FF_OR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Receive FIFO Overrun */</span>
	<span class="n">GM_IS_RX_COMPL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Frame Reception Complete */</span>

<span class="cp">#define GMAC_DEF_MSK	(GM_IS_RX_FF_OR | GM_IS_TX_FF_UR)</span>

<span class="cm">/*	GMAC_LINK_CTRL	16 bit	GMAC Link Control Reg (YUKON only) */</span>
						<span class="cm">/* Bits 15.. 2:	reserved */</span>
	<span class="n">GMLC_RST_CLR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Clear GMAC Link Reset */</span>
	<span class="n">GMLC_RST_SET</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Set   GMAC Link Reset */</span>


<span class="cm">/*	WOL_CTRL_STAT	16 bit	WOL Control/Status Reg */</span>
	<span class="n">WOL_CTL_LINK_CHG_OCC</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span>
	<span class="n">WOL_CTL_MAGIC_PKT_OCC</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span>
	<span class="n">WOL_CTL_PATTERN_OCC</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span>
	<span class="n">WOL_CTL_CLEAR_RESULT</span>		<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span>
	<span class="n">WOL_CTL_ENA_PME_ON_LINK_CHG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span>
	<span class="n">WOL_CTL_DIS_PME_ON_LINK_CHG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span>
	<span class="n">WOL_CTL_ENA_PME_ON_MAGIC_PKT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>
	<span class="n">WOL_CTL_DIS_PME_ON_MAGIC_PKT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>
	<span class="n">WOL_CTL_ENA_PME_ON_PATTERN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>
	<span class="n">WOL_CTL_DIS_PME_ON_PATTERN</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>
	<span class="n">WOL_CTL_ENA_LINK_CHG_UNIT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>
	<span class="n">WOL_CTL_DIS_LINK_CHG_UNIT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>
	<span class="n">WOL_CTL_ENA_MAGIC_PKT_UNIT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>
	<span class="n">WOL_CTL_DIS_MAGIC_PKT_UNIT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>
	<span class="n">WOL_CTL_ENA_PATTERN_UNIT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>
	<span class="n">WOL_CTL_DIS_PATTERN_UNIT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define WOL_CTL_DEFAULT				\</span>
<span class="cp">	(WOL_CTL_DIS_PME_ON_LINK_CHG |	\</span>
<span class="cp">	WOL_CTL_DIS_PME_ON_PATTERN |	\</span>
<span class="cp">	WOL_CTL_DIS_PME_ON_MAGIC_PKT |	\</span>
<span class="cp">	WOL_CTL_DIS_LINK_CHG_UNIT |		\</span>
<span class="cp">	WOL_CTL_DIS_PATTERN_UNIT |		\</span>
<span class="cp">	WOL_CTL_DIS_MAGIC_PKT_UNIT)</span>

<span class="cm">/*	WOL_MATCH_CTL	 8 bit	WOL Match Control Reg */</span>
<span class="cp">#define WOL_CTL_PATT_ENA(x)	(1 &lt;&lt; (x))</span>


<span class="cm">/* XMAC II registers				      */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_MMU_CMD</span>	<span class="o">=</span> <span class="mh">0x0000</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	MMU Command Register */</span>
	<span class="n">XM_POFF</span>		<span class="o">=</span> <span class="mh">0x0008</span><span class="p">,</span> <span class="cm">/* 32 bit r/w	Packet Offset Register */</span>
	<span class="n">XM_BURST</span>	<span class="o">=</span> <span class="mh">0x000c</span><span class="p">,</span> <span class="cm">/* 32 bit r/w	Burst Register for half duplex*/</span>
	<span class="n">XM_1L_VLAN_TAG</span>	<span class="o">=</span> <span class="mh">0x0010</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	One Level VLAN Tag ID */</span>
	<span class="n">XM_2L_VLAN_TAG</span>	<span class="o">=</span> <span class="mh">0x0014</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Two Level VLAN Tag ID */</span>
	<span class="n">XM_TX_CMD</span>	<span class="o">=</span> <span class="mh">0x0020</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Transmit Command Register */</span>
	<span class="n">XM_TX_RT_LIM</span>	<span class="o">=</span> <span class="mh">0x0024</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Transmit Retry Limit Register */</span>
	<span class="n">XM_TX_STIME</span>	<span class="o">=</span> <span class="mh">0x0028</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Transmit Slottime Register */</span>
	<span class="n">XM_TX_IPG</span>	<span class="o">=</span> <span class="mh">0x002c</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Transmit Inter Packet Gap */</span>
	<span class="n">XM_RX_CMD</span>	<span class="o">=</span> <span class="mh">0x0030</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Receive Command Register */</span>
	<span class="n">XM_PHY_ADDR</span>	<span class="o">=</span> <span class="mh">0x0034</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	PHY Address Register */</span>
	<span class="n">XM_PHY_DATA</span>	<span class="o">=</span> <span class="mh">0x0038</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	PHY Data Register */</span>
	<span class="n">XM_GP_PORT</span>	<span class="o">=</span> <span class="mh">0x0040</span><span class="p">,</span> <span class="cm">/* 32 bit r/w	General Purpose Port Register */</span>
	<span class="n">XM_IMSK</span>		<span class="o">=</span> <span class="mh">0x0044</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Interrupt Mask Register */</span>
	<span class="n">XM_ISRC</span>		<span class="o">=</span> <span class="mh">0x0048</span><span class="p">,</span> <span class="cm">/* 16 bit r/o	Interrupt Status Register */</span>
	<span class="n">XM_HW_CFG</span>	<span class="o">=</span> <span class="mh">0x004c</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Hardware Config Register */</span>
	<span class="n">XM_TX_LO_WM</span>	<span class="o">=</span> <span class="mh">0x0060</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Tx FIFO Low Water Mark */</span>
	<span class="n">XM_TX_HI_WM</span>	<span class="o">=</span> <span class="mh">0x0062</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Tx FIFO High Water Mark */</span>
	<span class="n">XM_TX_THR</span>	<span class="o">=</span> <span class="mh">0x0064</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Tx Request Threshold */</span>
	<span class="n">XM_HT_THR</span>	<span class="o">=</span> <span class="mh">0x0066</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Host Request Threshold */</span>
	<span class="n">XM_PAUSE_DA</span>	<span class="o">=</span> <span class="mh">0x0068</span><span class="p">,</span> <span class="cm">/* NA reg r/w	Pause Destination Address */</span>
	<span class="n">XM_CTL_PARA</span>	<span class="o">=</span> <span class="mh">0x0070</span><span class="p">,</span> <span class="cm">/* 32 bit r/w	Control Parameter Register */</span>
	<span class="n">XM_MAC_OPCODE</span>	<span class="o">=</span> <span class="mh">0x0074</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Opcode for MAC control frames */</span>
	<span class="n">XM_MAC_PTIME</span>	<span class="o">=</span> <span class="mh">0x0076</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Pause time for MAC ctrl frames*/</span>
	<span class="n">XM_TX_STAT</span>	<span class="o">=</span> <span class="mh">0x0078</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Status LIFO Register */</span>

	<span class="n">XM_EXM_START</span>	<span class="o">=</span> <span class="mh">0x0080</span><span class="p">,</span> <span class="cm">/* r/w	Start Address of the EXM Regs */</span>
<span class="cp">#define XM_EXM(reg)	(XM_EXM_START + ((reg) &lt;&lt; 3))</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_SRC_CHK</span>	<span class="o">=</span> <span class="mh">0x0100</span><span class="p">,</span> <span class="cm">/* NA reg r/w	Source Check Address Register */</span>
	<span class="n">XM_SA</span>		<span class="o">=</span> <span class="mh">0x0108</span><span class="p">,</span> <span class="cm">/* NA reg r/w	Station Address Register */</span>
	<span class="n">XM_HSM</span>		<span class="o">=</span> <span class="mh">0x0110</span><span class="p">,</span> <span class="cm">/* 64 bit r/w	Hash Match Address Registers */</span>
	<span class="n">XM_RX_LO_WM</span>	<span class="o">=</span> <span class="mh">0x0118</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Receive Low Water Mark */</span>
	<span class="n">XM_RX_HI_WM</span>	<span class="o">=</span> <span class="mh">0x011a</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Receive High Water Mark */</span>
	<span class="n">XM_RX_THR</span>	<span class="o">=</span> <span class="mh">0x011c</span><span class="p">,</span> <span class="cm">/* 32 bit r/w	Receive Request Threshold */</span>
	<span class="n">XM_DEV_ID</span>	<span class="o">=</span> <span class="mh">0x0120</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Device ID Register */</span>
	<span class="n">XM_MODE</span>		<span class="o">=</span> <span class="mh">0x0124</span><span class="p">,</span> <span class="cm">/* 32 bit r/w	Mode Register */</span>
	<span class="n">XM_LSA</span>		<span class="o">=</span> <span class="mh">0x0128</span><span class="p">,</span> <span class="cm">/* NA reg r/o	Last Source Register */</span>
	<span class="n">XM_TS_READ</span>	<span class="o">=</span> <span class="mh">0x0130</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Time Stamp Read Register */</span>
	<span class="n">XM_TS_LOAD</span>	<span class="o">=</span> <span class="mh">0x0134</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Time Stamp Load Value */</span>
	<span class="n">XM_STAT_CMD</span>	<span class="o">=</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="cm">/* 16 bit r/w	Statistics Command Register */</span>
	<span class="n">XM_RX_CNT_EV</span>	<span class="o">=</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Counter Event Register */</span>
	<span class="n">XM_TX_CNT_EV</span>	<span class="o">=</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Counter Event Register */</span>
	<span class="n">XM_RX_EV_MSK</span>	<span class="o">=</span> <span class="mh">0x020c</span><span class="p">,</span> <span class="cm">/* 32 bit r/w	Rx Counter Event Mask */</span>
	<span class="n">XM_TX_EV_MSK</span>	<span class="o">=</span> <span class="mh">0x0210</span><span class="p">,</span> <span class="cm">/* 32 bit r/w	Tx Counter Event Mask */</span>
	<span class="n">XM_TXF_OK</span>	<span class="o">=</span> <span class="mh">0x0280</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Frames Transmitted OK Conuter */</span>
	<span class="n">XM_TXO_OK_HI</span>	<span class="o">=</span> <span class="mh">0x0284</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Octets Transmitted OK High Cnt*/</span>
	<span class="n">XM_TXO_OK_LO</span>	<span class="o">=</span> <span class="mh">0x0288</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Octets Transmitted OK Low Cnt */</span>
	<span class="n">XM_TXF_BC_OK</span>	<span class="o">=</span> <span class="mh">0x028c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Broadcast Frames Xmitted OK */</span>
	<span class="n">XM_TXF_MC_OK</span>	<span class="o">=</span> <span class="mh">0x0290</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Multicast Frames Xmitted OK */</span>
	<span class="n">XM_TXF_UC_OK</span>	<span class="o">=</span> <span class="mh">0x0294</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Unicast Frames Xmitted OK */</span>
	<span class="n">XM_TXF_LONG</span>	<span class="o">=</span> <span class="mh">0x0298</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Long Frame Counter */</span>
	<span class="n">XM_TXE_BURST</span>	<span class="o">=</span> <span class="mh">0x029c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Burst Event Counter */</span>
	<span class="n">XM_TXF_MPAUSE</span>	<span class="o">=</span> <span class="mh">0x02a0</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Pause MAC Ctrl Frame Cnt */</span>
	<span class="n">XM_TXF_MCTRL</span>	<span class="o">=</span> <span class="mh">0x02a4</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx MAC Ctrl Frame Counter */</span>
	<span class="n">XM_TXF_SNG_COL</span>	<span class="o">=</span> <span class="mh">0x02a8</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Single Collision Counter */</span>
	<span class="n">XM_TXF_MUL_COL</span>	<span class="o">=</span> <span class="mh">0x02ac</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Multiple Collision Counter */</span>
	<span class="n">XM_TXF_ABO_COL</span>	<span class="o">=</span> <span class="mh">0x02b0</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx aborted due to Exces. Col. */</span>
	<span class="n">XM_TXF_LAT_COL</span>	<span class="o">=</span> <span class="mh">0x02b4</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Late Collision Counter */</span>
	<span class="n">XM_TXF_DEF</span>	<span class="o">=</span> <span class="mh">0x02b8</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Deferred Frame Counter */</span>
	<span class="n">XM_TXF_EX_DEF</span>	<span class="o">=</span> <span class="mh">0x02bc</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Excessive Deferall Counter */</span>
	<span class="n">XM_TXE_FIFO_UR</span>	<span class="o">=</span> <span class="mh">0x02c0</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx FIFO Underrun Event Cnt */</span>
	<span class="n">XM_TXE_CS_ERR</span>	<span class="o">=</span> <span class="mh">0x02c4</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Carrier Sense Error Cnt */</span>
	<span class="n">XM_TXP_UTIL</span>	<span class="o">=</span> <span class="mh">0x02c8</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Tx Utilization in % */</span>
	<span class="n">XM_TXF_64B</span>	<span class="o">=</span> <span class="mh">0x02d0</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	64 Byte Tx Frame Counter */</span>
	<span class="n">XM_TXF_127B</span>	<span class="o">=</span> <span class="mh">0x02d4</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	65-127 Byte Tx Frame Counter */</span>
	<span class="n">XM_TXF_255B</span>	<span class="o">=</span> <span class="mh">0x02d8</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	128-255 Byte Tx Frame Counter */</span>
	<span class="n">XM_TXF_511B</span>	<span class="o">=</span> <span class="mh">0x02dc</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	256-511 Byte Tx Frame Counter */</span>
	<span class="n">XM_TXF_1023B</span>	<span class="o">=</span> <span class="mh">0x02e0</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	512-1023 Byte Tx Frame Counter*/</span>
	<span class="n">XM_TXF_MAX_SZ</span>	<span class="o">=</span> <span class="mh">0x02e4</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	1024-MaxSize Byte Tx Frame Cnt*/</span>
	<span class="n">XM_RXF_OK</span>	<span class="o">=</span> <span class="mh">0x0300</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Frames Received OK */</span>
	<span class="n">XM_RXO_OK_HI</span>	<span class="o">=</span> <span class="mh">0x0304</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Octets Received OK High Cnt */</span>
	<span class="n">XM_RXO_OK_LO</span>	<span class="o">=</span> <span class="mh">0x0308</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Octets Received OK Low Counter*/</span>
	<span class="n">XM_RXF_BC_OK</span>	<span class="o">=</span> <span class="mh">0x030c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Broadcast Frames Received OK */</span>
	<span class="n">XM_RXF_MC_OK</span>	<span class="o">=</span> <span class="mh">0x0310</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Multicast Frames Received OK */</span>
	<span class="n">XM_RXF_UC_OK</span>	<span class="o">=</span> <span class="mh">0x0314</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Unicast Frames Received OK */</span>
	<span class="n">XM_RXF_MPAUSE</span>	<span class="o">=</span> <span class="mh">0x0318</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Pause MAC Ctrl Frame Cnt */</span>
	<span class="n">XM_RXF_MCTRL</span>	<span class="o">=</span> <span class="mh">0x031c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx MAC Ctrl Frame Counter */</span>
	<span class="n">XM_RXF_INV_MP</span>	<span class="o">=</span> <span class="mh">0x0320</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx invalid Pause Frame Cnt */</span>
	<span class="n">XM_RXF_INV_MOC</span>	<span class="o">=</span> <span class="mh">0x0324</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Frames with inv. MAC Opcode*/</span>
	<span class="n">XM_RXE_BURST</span>	<span class="o">=</span> <span class="mh">0x0328</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Burst Event Counter */</span>
	<span class="n">XM_RXE_FMISS</span>	<span class="o">=</span> <span class="mh">0x032c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Missed Frames Event Cnt */</span>
	<span class="n">XM_RXF_FRA_ERR</span>	<span class="o">=</span> <span class="mh">0x0330</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Framing Error Counter */</span>
	<span class="n">XM_RXE_FIFO_OV</span>	<span class="o">=</span> <span class="mh">0x0334</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx FIFO overflow Event Cnt */</span>
	<span class="n">XM_RXF_JAB_PKT</span>	<span class="o">=</span> <span class="mh">0x0338</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Jabber Packet Frame Cnt */</span>
	<span class="n">XM_RXE_CAR_ERR</span>	<span class="o">=</span> <span class="mh">0x033c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Carrier Event Error Cnt */</span>
	<span class="n">XM_RXF_LEN_ERR</span>	<span class="o">=</span> <span class="mh">0x0340</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx in Range Length Error */</span>
	<span class="n">XM_RXE_SYM_ERR</span>	<span class="o">=</span> <span class="mh">0x0344</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Symbol Error Counter */</span>
	<span class="n">XM_RXE_SHT_ERR</span>	<span class="o">=</span> <span class="mh">0x0348</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Short Event Error Cnt */</span>
	<span class="n">XM_RXE_RUNT</span>	<span class="o">=</span> <span class="mh">0x034c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Runt Event Counter */</span>
	<span class="n">XM_RXF_LNG_ERR</span>	<span class="o">=</span> <span class="mh">0x0350</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Frame too Long Error Cnt */</span>
	<span class="n">XM_RXF_FCS_ERR</span>	<span class="o">=</span> <span class="mh">0x0354</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Frame Check Seq. Error Cnt */</span>
	<span class="n">XM_RXF_CEX_ERR</span>	<span class="o">=</span> <span class="mh">0x035c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Carrier Ext Error Frame Cnt*/</span>
	<span class="n">XM_RXP_UTIL</span>	<span class="o">=</span> <span class="mh">0x0360</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	Rx Utilization in % */</span>
	<span class="n">XM_RXF_64B</span>	<span class="o">=</span> <span class="mh">0x0368</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	64 Byte Rx Frame Counter */</span>
	<span class="n">XM_RXF_127B</span>	<span class="o">=</span> <span class="mh">0x036c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	65-127 Byte Rx Frame Counter */</span>
	<span class="n">XM_RXF_255B</span>	<span class="o">=</span> <span class="mh">0x0370</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	128-255 Byte Rx Frame Counter */</span>
	<span class="n">XM_RXF_511B</span>	<span class="o">=</span> <span class="mh">0x0374</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	256-511 Byte Rx Frame Counter */</span>
	<span class="n">XM_RXF_1023B</span>	<span class="o">=</span> <span class="mh">0x0378</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	512-1023 Byte Rx Frame Counter*/</span>
	<span class="n">XM_RXF_MAX_SZ</span>	<span class="o">=</span> <span class="mh">0x037c</span><span class="p">,</span> <span class="cm">/* 32 bit r/o	1024-MaxSize Byte Rx Frame Cnt*/</span>
<span class="p">};</span>

<span class="cm">/*	XM_MMU_CMD	16 bit r/w	MMU Command Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_MMU_PHY_RDY</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	PHY Read Ready */</span>
	<span class="n">XM_MMU_PHY_BUSY</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	PHY Busy */</span>
	<span class="n">XM_MMU_IGN_PF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Ignore Pause Frame */</span>
	<span class="n">XM_MMU_MAC_LB</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	 <span class="cm">/* Bit  9:	Enable MAC Loopback */</span>
	<span class="n">XM_MMU_FRC_COL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	 <span class="cm">/* Bit  7:	Force Collision */</span>
	<span class="n">XM_MMU_SIM_COL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	 <span class="cm">/* Bit  6:	Simulate Collision */</span>
	<span class="n">XM_MMU_NO_PRE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	 <span class="cm">/* Bit  5:	No MDIO Preamble */</span>
	<span class="n">XM_MMU_GMII_FD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	 <span class="cm">/* Bit  4:	GMII uses Full Duplex */</span>
	<span class="n">XM_MMU_RAT_CTRL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	 <span class="cm">/* Bit  3:	Enable Rate Control */</span>
	<span class="n">XM_MMU_GMII_LOOP</span><span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	 <span class="cm">/* Bit  2:	PHY is in Loopback Mode */</span>
	<span class="n">XM_MMU_ENA_RX</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	 <span class="cm">/* Bit  1:	Enable Receiver */</span>
	<span class="n">XM_MMU_ENA_TX</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	 <span class="cm">/* Bit  0:	Enable Transmitter */</span>
<span class="p">};</span>


<span class="cm">/*	XM_TX_CMD	16 bit r/w	Transmit Command Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_TX_BK2BK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Bit  6:	Ignor Carrier Sense (Tx Bk2Bk)*/</span>
	<span class="n">XM_TX_ENC_BYP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5:	Set Encoder in Bypass Mode */</span>
	<span class="n">XM_TX_SAM_LINE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4: (sc)	Start utilization calculation */</span>
	<span class="n">XM_TX_NO_GIG_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Bit  3:	Disable Carrier Extension */</span>
	<span class="n">XM_TX_NO_PRE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Bit  2:	Disable Preamble Generation */</span>
	<span class="n">XM_TX_NO_CRC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Bit  1:	Disable CRC Generation */</span>
	<span class="n">XM_TX_AUTO_PAD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Bit  0:	Enable Automatic Padding */</span>
<span class="p">};</span>

<span class="cm">/*	XM_TX_RT_LIM	16 bit r/w	Transmit Retry Limit Register */</span>
<span class="cp">#define XM_RT_LIM_MSK	0x1f	</span><span class="cm">/* Bit  4..0:	Tx Retry Limit */</span><span class="cp"></span>


<span class="cm">/*	XM_TX_STIME	16 bit r/w	Transmit Slottime Register */</span>
<span class="cp">#define XM_STIME_MSK	0x7f	</span><span class="cm">/* Bit  6..0:	Tx Slottime bits */</span><span class="cp"></span>


<span class="cm">/*	XM_TX_IPG	16 bit r/w	Transmit Inter Packet Gap */</span>
<span class="cp">#define XM_IPG_MSK		0xff	</span><span class="cm">/* Bit  7..0:	IPG value bits */</span><span class="cp"></span>


<span class="cm">/*	XM_RX_CMD	16 bit r/w	Receive Command Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_RX_LENERR_OK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Bit  8	don&#39;t set Rx Err bit for */</span>
				<span class="cm">/*		inrange error packets */</span>
	<span class="n">XM_RX_BIG_PK_OK</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Bit  7	don&#39;t set Rx Err bit for */</span>
				<span class="cm">/*		jumbo packets */</span>
	<span class="n">XM_RX_IPG_CAP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Bit  6	repl. type field with IPG */</span>
	<span class="n">XM_RX_TP_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5:	Enable transparent Mode */</span>
	<span class="n">XM_RX_STRIP_FCS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4:	Enable FCS Stripping */</span>
	<span class="n">XM_RX_SELF_RX</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Bit  3: 	Enable Rx of own packets */</span>
	<span class="n">XM_RX_SAM_LINE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Bit  2: (sc)	Start utilization calculation */</span>
	<span class="n">XM_RX_STRIP_PAD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Bit  1:	Strip pad bytes of Rx frames */</span>
	<span class="n">XM_RX_DIS_CEXT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Bit  0:	Disable carrier ext. check */</span>
<span class="p">};</span>


<span class="cm">/*	XM_GP_PORT	32 bit r/w	General Purpose Port Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_GP_ANIP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Bit  6: (ro)	Auto-Neg. in progress */</span>
	<span class="n">XM_GP_FRC_INT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5: (sc)	Force Interrupt */</span>
	<span class="n">XM_GP_RES_MAC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Bit  3: (sc)	Reset MAC and FIFOs */</span>
	<span class="n">XM_GP_RES_STAT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Bit  2: (sc)	Reset the statistics module */</span>
	<span class="n">XM_GP_INP_ASS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Bit  0: (ro) GP Input Pin asserted */</span>
<span class="p">};</span>


<span class="cm">/*	XM_IMSK		16 bit r/w	Interrupt Mask Register */</span>
<span class="cm">/*	XM_ISRC		16 bit r/o	Interrupt Status Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_IS_LNK_AE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Link Asynchronous Event */</span>
	<span class="n">XM_IS_TX_ABORT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Transmit Abort, late Col. etc */</span>
	<span class="n">XM_IS_FRC_INT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Force INT bit set in GP */</span>
	<span class="n">XM_IS_INP_ASS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Input Asserted, GP bit 0 set */</span>
	<span class="n">XM_IS_LIPA_RC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Link Partner requests config */</span>
	<span class="n">XM_IS_RX_PAGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>	<span class="cm">/* Bit  9:	Page Received */</span>
	<span class="n">XM_IS_TX_PAGE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>	<span class="cm">/* Bit  8:	Next Page Loaded for Transmit */</span>
	<span class="n">XM_IS_AND</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Bit  7:	Auto-Negotiation Done */</span>
	<span class="n">XM_IS_TSC_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Bit  6:	Time Stamp Counter Overflow */</span>
	<span class="n">XM_IS_RXC_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5:	Rx Counter Event Overflow */</span>
	<span class="n">XM_IS_TXC_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4:	Tx Counter Event Overflow */</span>
	<span class="n">XM_IS_RXF_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Bit  3:	Receive FIFO Overflow */</span>
	<span class="n">XM_IS_TXF_UR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Bit  2:	Transmit FIFO Underrun */</span>
	<span class="n">XM_IS_TX_COMP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Bit  1:	Frame Tx Complete */</span>
	<span class="n">XM_IS_RX_COMP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Bit  0:	Frame Rx Complete */</span>

	<span class="n">XM_IMSK_DISABLE</span>	<span class="o">=</span> <span class="mh">0xffff</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*	XM_HW_CFG	16 bit r/w	Hardware Config Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_HW_GEN_EOP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Bit  3:	generate End of Packet pulse */</span>
	<span class="n">XM_HW_COM4SIG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Bit  2:	use Comma Detect for Sig. Det.*/</span>
	<span class="n">XM_HW_GMII_MD</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Bit  0:	GMII Interface selected */</span>
<span class="p">};</span>


<span class="cm">/*	XM_TX_LO_WM	16 bit r/w	Tx FIFO Low Water Mark */</span>
<span class="cm">/*	XM_TX_HI_WM	16 bit r/w	Tx FIFO High Water Mark */</span>
<span class="cp">#define XM_TX_WM_MSK	0x01ff	</span><span class="cm">/* Bit  9.. 0	Tx FIFO Watermark bits */</span><span class="cp"></span>

<span class="cm">/*	XM_TX_THR	16 bit r/w	Tx Request Threshold */</span>
<span class="cm">/*	XM_HT_THR	16 bit r/w	Host Request Threshold */</span>
<span class="cm">/*	XM_RX_THR	16 bit r/w	Rx Request Threshold */</span>
<span class="cp">#define XM_THR_MSK		0x03ff	</span><span class="cm">/* Bit 10.. 0	Rx/Tx Request Threshold bits */</span><span class="cp"></span>


<span class="cm">/*	XM_TX_STAT	32 bit r/o	Tx Status LIFO Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_ST_VALID</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">1UL</span><span class="o">&lt;&lt;</span><span class="mi">31</span><span class="p">),</span>	<span class="cm">/* Bit 31:	Status Valid */</span>
	<span class="n">XM_ST_BYTE_CNT</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x3fffL</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">),</span>	<span class="cm">/* Bit 30..17:	Tx frame Length */</span>
	<span class="n">XM_ST_RETRY_CNT</span>	<span class="o">=</span> <span class="p">(</span><span class="mh">0x1fL</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">),</span>	<span class="cm">/* Bit 16..12:	Retry Count */</span>
	<span class="n">XM_ST_EX_COL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span>	<span class="cm">/* Bit 11:	Excessive Collisions */</span>
	<span class="n">XM_ST_EX_DEF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span>	<span class="cm">/* Bit 10:	Excessive Deferral */</span>
	<span class="n">XM_ST_BURST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>		<span class="cm">/* Bit  9:	p. xmitted in burst md*/</span>
	<span class="n">XM_ST_DEFER</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>		<span class="cm">/* Bit  8:	packet was defered */</span>
	<span class="n">XM_ST_BC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>		<span class="cm">/* Bit  7:	Broadcast packet */</span>
	<span class="n">XM_ST_MC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>		<span class="cm">/* Bit  6:	Multicast packet */</span>
	<span class="n">XM_ST_UC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>		<span class="cm">/* Bit  5:	Unicast packet */</span>
	<span class="n">XM_ST_TX_UR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>		<span class="cm">/* Bit  4:	FIFO Underrun occurred */</span>
	<span class="n">XM_ST_CS_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>		<span class="cm">/* Bit  3:	Carrier Sense Error */</span>
	<span class="n">XM_ST_LAT_COL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>		<span class="cm">/* Bit  2:	Late Collision Error */</span>
	<span class="n">XM_ST_MUL_COL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>		<span class="cm">/* Bit  1:	Multiple Collisions */</span>
	<span class="n">XM_ST_SGN_COL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>		<span class="cm">/* Bit  0:	Single Collision */</span>
<span class="p">};</span>

<span class="cm">/*	XM_RX_LO_WM	16 bit r/w	Receive Low Water Mark */</span>
<span class="cm">/*	XM_RX_HI_WM	16 bit r/w	Receive High Water Mark */</span>
<span class="cp">#define XM_RX_WM_MSK	0x03ff		</span><span class="cm">/* Bit 11.. 0:	Rx FIFO Watermark bits */</span><span class="cp"></span>


<span class="cm">/*	XM_DEV_ID	32 bit r/o	Device ID Register */</span>
<span class="cp">#define XM_DEV_OUI	(0x00ffffffUL&lt;&lt;8)	</span><span class="cm">/* Bit 31..8:	Device OUI */</span><span class="cp"></span>
<span class="cp">#define XM_DEV_REV	(0x07L &lt;&lt; 5)		</span><span class="cm">/* Bit  7..5:	Chip Rev Num */</span><span class="cp"></span>


<span class="cm">/*	XM_MODE		32 bit r/w	Mode Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_MD_ENA_REJ</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">26</span><span class="p">,</span> <span class="cm">/* Bit 26:	Enable Frame Reject */</span>
	<span class="n">XM_MD_SPOE_E</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">25</span><span class="p">,</span> <span class="cm">/* Bit 25:	Send Pause on Edge */</span>
									<span class="cm">/* 		extern generated */</span>
	<span class="n">XM_MD_TX_REP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">,</span> <span class="cm">/* Bit 24:	Transmit Repeater Mode */</span>
	<span class="n">XM_MD_SPOFF_I</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">23</span><span class="p">,</span> <span class="cm">/* Bit 23:	Send Pause on FIFO full */</span>
									<span class="cm">/*		intern generated */</span>
	<span class="n">XM_MD_LE_STW</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">22</span><span class="p">,</span> <span class="cm">/* Bit 22:	Rx Stat Word in Little Endian */</span>
	<span class="n">XM_MD_TX_CONT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">21</span><span class="p">,</span> <span class="cm">/* Bit 21:	Send Continuous */</span>
	<span class="n">XM_MD_TX_PAUSE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">20</span><span class="p">,</span> <span class="cm">/* Bit 20: (sc)	Send Pause Frame */</span>
	<span class="n">XM_MD_ATS</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">19</span><span class="p">,</span> <span class="cm">/* Bit 19:	Append Time Stamp */</span>
	<span class="n">XM_MD_SPOL_I</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">18</span><span class="p">,</span> <span class="cm">/* Bit 18:	Send Pause on Low */</span>
									<span class="cm">/*		intern generated */</span>
	<span class="n">XM_MD_SPOH_I</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">,</span> <span class="cm">/* Bit 17:	Send Pause on High */</span>
									<span class="cm">/*		intern generated */</span>
	<span class="n">XM_MD_CAP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span> <span class="cm">/* Bit 16:	Check Address Pair */</span>
	<span class="n">XM_MD_ENA_HASH</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Enable Hashing */</span>
	<span class="n">XM_MD_CSA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Check Station Address */</span>
	<span class="n">XM_MD_CAA</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Check Address Array */</span>
	<span class="n">XM_MD_RX_MCTRL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Rx MAC Control Frame */</span>
	<span class="n">XM_MD_RX_RUNT</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Rx Runt Frames */</span>
	<span class="n">XM_MD_RX_IRLE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Rx in Range Len Err Frame */</span>
	<span class="n">XM_MD_RX_LONG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>  <span class="cm">/* Bit  9:	Rx Long Frame */</span>
	<span class="n">XM_MD_RX_CRCE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>  <span class="cm">/* Bit  8:	Rx CRC Error Frame */</span>
	<span class="n">XM_MD_RX_ERR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>  <span class="cm">/* Bit  7:	Rx Error Frame */</span>
	<span class="n">XM_MD_DIS_UC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>  <span class="cm">/* Bit  6:	Disable Rx Unicast */</span>
	<span class="n">XM_MD_DIS_MC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>  <span class="cm">/* Bit  5:	Disable Rx Multicast */</span>
	<span class="n">XM_MD_DIS_BC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>  <span class="cm">/* Bit  4:	Disable Rx Broadcast */</span>
	<span class="n">XM_MD_ENA_PROM</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>  <span class="cm">/* Bit  3:	Enable Promiscuous */</span>
	<span class="n">XM_MD_ENA_BE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>  <span class="cm">/* Bit  2:	Enable Big Endian */</span>
	<span class="n">XM_MD_FTF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>  <span class="cm">/* Bit  1: (sc)	Flush Tx FIFO */</span>
	<span class="n">XM_MD_FRF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>  <span class="cm">/* Bit  0: (sc)	Flush Rx FIFO */</span>
<span class="p">};</span>

<span class="cp">#define XM_PAUSE_MODE	(XM_MD_SPOE_E | XM_MD_SPOL_I | XM_MD_SPOH_I)</span>
<span class="cp">#define XM_DEF_MODE	(XM_MD_RX_RUNT | XM_MD_RX_IRLE | XM_MD_RX_LONG |\</span>
<span class="cp">			 XM_MD_RX_CRCE | XM_MD_RX_ERR | XM_MD_CSA)</span>

<span class="cm">/*	XM_STAT_CMD	16 bit r/w	Statistics Command Register */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XM_SC_SNP_RXC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Bit  5: (sc)	Snap Rx Counters */</span>
	<span class="n">XM_SC_SNP_TXC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Bit  4: (sc)	Snap Tx Counters */</span>
	<span class="n">XM_SC_CP_RXC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Bit  3: 	Copy Rx Counters Continuously */</span>
	<span class="n">XM_SC_CP_TXC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>	<span class="cm">/* Bit  2:	Copy Tx Counters Continuously */</span>
	<span class="n">XM_SC_CLR_RXC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Bit  1: (sc)	Clear Rx Counters */</span>
	<span class="n">XM_SC_CLR_TXC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Bit  0: (sc) Clear Tx Counters */</span>
<span class="p">};</span>


<span class="cm">/*	XM_RX_CNT_EV	32 bit r/o	Rx Counter Event Register */</span>
<span class="cm">/*	XM_RX_EV_MSK	32 bit r/w	Rx Counter Event Mask */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XMR_MAX_SZ_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">31</span><span class="p">,</span> <span class="cm">/* Bit 31:	1024-MaxSize Rx Cnt Ov*/</span>
	<span class="n">XMR_1023B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">30</span><span class="p">,</span> <span class="cm">/* Bit 30:	512-1023Byte Rx Cnt Ov*/</span>
	<span class="n">XMR_511B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">29</span><span class="p">,</span> <span class="cm">/* Bit 29:	256-511 Byte Rx Cnt Ov*/</span>
	<span class="n">XMR_255B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">28</span><span class="p">,</span> <span class="cm">/* Bit 28:	128-255 Byte Rx Cnt Ov*/</span>
	<span class="n">XMR_127B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">27</span><span class="p">,</span> <span class="cm">/* Bit 27:	65-127 Byte Rx Cnt Ov */</span>
	<span class="n">XMR_64B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">26</span><span class="p">,</span> <span class="cm">/* Bit 26:	64 Byte Rx Cnt Ov */</span>
	<span class="n">XMR_UTIL_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">25</span><span class="p">,</span> <span class="cm">/* Bit 25:	Rx Util Cnt Overflow */</span>
	<span class="n">XMR_UTIL_UR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">,</span> <span class="cm">/* Bit 24:	Rx Util Cnt Underrun */</span>
	<span class="n">XMR_CEX_ERR_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">23</span><span class="p">,</span> <span class="cm">/* Bit 23:	CEXT Err Cnt Ov */</span>
	<span class="n">XMR_FCS_ERR_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">21</span><span class="p">,</span> <span class="cm">/* Bit 21:	Rx FCS Error Cnt Ov */</span>
	<span class="n">XMR_LNG_ERR_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">20</span><span class="p">,</span> <span class="cm">/* Bit 20:	Rx too Long Err Cnt Ov*/</span>
	<span class="n">XMR_RUNT_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">19</span><span class="p">,</span> <span class="cm">/* Bit 19:	Runt Event Cnt Ov */</span>
	<span class="n">XMR_SHT_ERR_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">18</span><span class="p">,</span> <span class="cm">/* Bit 18:	Rx Short Ev Err Cnt Ov*/</span>
	<span class="n">XMR_SYM_ERR_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">,</span> <span class="cm">/* Bit 17:	Rx Sym Err Cnt Ov */</span>
	<span class="n">XMR_CAR_ERR_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span> <span class="cm">/* Bit 15:	Rx Carr Ev Err Cnt Ov */</span>
	<span class="n">XMR_JAB_PKT_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span> <span class="cm">/* Bit 14:	Rx Jabb Packet Cnt Ov */</span>
	<span class="n">XMR_FIFO_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span> <span class="cm">/* Bit 13:	Rx FIFO Ov Ev Cnt Ov */</span>
	<span class="n">XMR_FRA_ERR_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span> <span class="cm">/* Bit 12:	Rx Framing Err Cnt Ov */</span>
	<span class="n">XMR_FMISS_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span> <span class="cm">/* Bit 11:	Rx Missed Ev Cnt Ov */</span>
	<span class="n">XMR_BURST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span> <span class="cm">/* Bit 10:	Rx Burst Event Cnt Ov */</span>
	<span class="n">XMR_INV_MOC</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>  <span class="cm">/* Bit  9:	Rx with inv. MAC OC Ov*/</span>
	<span class="n">XMR_INV_MP</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>  <span class="cm">/* Bit  8:	Rx inv Pause Frame Ov */</span>
	<span class="n">XMR_MCTRL_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>  <span class="cm">/* Bit  7:	Rx MAC Ctrl-F Cnt Ov */</span>
	<span class="n">XMR_MPAUSE_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>  <span class="cm">/* Bit  6:	Rx Pause MAC Ctrl-F Ov*/</span>
	<span class="n">XMR_UC_OK_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>  <span class="cm">/* Bit  5:	Rx Unicast Frame CntOv*/</span>
	<span class="n">XMR_MC_OK_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>  <span class="cm">/* Bit  4:	Rx Multicast Cnt Ov */</span>
	<span class="n">XMR_BC_OK_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>  <span class="cm">/* Bit  3:	Rx Broadcast Cnt Ov */</span>
	<span class="n">XMR_OK_LO_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>  <span class="cm">/* Bit  2:	Octets Rx OK Low CntOv*/</span>
	<span class="n">XMR_OK_HI_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>  <span class="cm">/* Bit  1:	Octets Rx OK Hi Cnt Ov*/</span>
	<span class="n">XMR_OK_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>  <span class="cm">/* Bit  0:	Frames Received Ok Ov */</span>
<span class="p">};</span>

<span class="cp">#define XMR_DEF_MSK		(XMR_OK_LO_OV | XMR_OK_HI_OV)</span>

<span class="cm">/*	XM_TX_CNT_EV	32 bit r/o	Tx Counter Event Register */</span>
<span class="cm">/*	XM_TX_EV_MSK	32 bit r/w	Tx Counter Event Mask */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XMT_MAX_SZ_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">25</span><span class="p">,</span>	<span class="cm">/* Bit 25:	1024-MaxSize Tx Cnt Ov*/</span>
	<span class="n">XMT_1023B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">,</span>	<span class="cm">/* Bit 24:	512-1023Byte Tx Cnt Ov*/</span>
	<span class="n">XMT_511B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">23</span><span class="p">,</span>	<span class="cm">/* Bit 23:	256-511 Byte Tx Cnt Ov*/</span>
	<span class="n">XMT_255B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">22</span><span class="p">,</span>	<span class="cm">/* Bit 22:	128-255 Byte Tx Cnt Ov*/</span>
	<span class="n">XMT_127B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">21</span><span class="p">,</span>	<span class="cm">/* Bit 21:	65-127 Byte Tx Cnt Ov */</span>
	<span class="n">XMT_64B_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">20</span><span class="p">,</span>	<span class="cm">/* Bit 20:	64 Byte Tx Cnt Ov */</span>
	<span class="n">XMT_UTIL_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">19</span><span class="p">,</span>	<span class="cm">/* Bit 19:	Tx Util Cnt Overflow */</span>
	<span class="n">XMT_UTIL_UR</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">18</span><span class="p">,</span>	<span class="cm">/* Bit 18:	Tx Util Cnt Underrun */</span>
	<span class="n">XMT_CS_ERR_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">17</span><span class="p">,</span>	<span class="cm">/* Bit 17:	Tx Carr Sen Err Cnt Ov*/</span>
	<span class="n">XMT_FIFO_UR_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">,</span>	<span class="cm">/* Bit 16:	Tx FIFO Ur Ev Cnt Ov */</span>
	<span class="n">XMT_EX_DEF_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">15</span><span class="p">,</span>	<span class="cm">/* Bit 15:	Tx Ex Deferall Cnt Ov */</span>
	<span class="n">XMT_DEF</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">14</span><span class="p">,</span>	<span class="cm">/* Bit 14:	Tx Deferred Cnt Ov */</span>
	<span class="n">XMT_LAT_COL_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">13</span><span class="p">,</span>	<span class="cm">/* Bit 13:	Tx Late Col Cnt Ov */</span>
	<span class="n">XMT_ABO_COL_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">12</span><span class="p">,</span>	<span class="cm">/* Bit 12:	Tx abo dueto Ex Col Ov*/</span>
	<span class="n">XMT_MUL_COL_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">11</span><span class="p">,</span>	<span class="cm">/* Bit 11:	Tx Mult Col Cnt Ov */</span>
	<span class="n">XMT_SNG_COL</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">10</span><span class="p">,</span>	<span class="cm">/* Bit 10:	Tx Single Col Cnt Ov */</span>
	<span class="n">XMT_MCTRL_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">9</span><span class="p">,</span>		<span class="cm">/* Bit  9:	Tx MAC Ctrl Counter Ov*/</span>
	<span class="n">XMT_MPAUSE</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span>		<span class="cm">/* Bit  8:	Tx Pause MAC Ctrl-F Ov*/</span>
	<span class="n">XMT_BURST</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">7</span><span class="p">,</span>		<span class="cm">/* Bit  7:	Tx Burst Event Cnt Ov */</span>
	<span class="n">XMT_LONG</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">6</span><span class="p">,</span>		<span class="cm">/* Bit  6:	Tx Long Frame Cnt Ov */</span>
	<span class="n">XMT_UC_OK_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">5</span><span class="p">,</span>		<span class="cm">/* Bit  5:	Tx Unicast Cnt Ov */</span>
	<span class="n">XMT_MC_OK_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">4</span><span class="p">,</span>		<span class="cm">/* Bit  4:	Tx Multicast Cnt Ov */</span>
	<span class="n">XMT_BC_OK_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">3</span><span class="p">,</span>		<span class="cm">/* Bit  3:	Tx Broadcast Cnt Ov */</span>
	<span class="n">XMT_OK_LO_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">,</span>		<span class="cm">/* Bit  2:	Octets Tx OK Low CntOv*/</span>
	<span class="n">XMT_OK_HI_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">1</span><span class="p">,</span>		<span class="cm">/* Bit  1:	Octets Tx OK Hi Cnt Ov*/</span>
	<span class="n">XMT_OK_OV</span>	<span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">0</span><span class="p">,</span>		<span class="cm">/* Bit  0:	Frames Tx Ok Ov */</span>
<span class="p">};</span>

<span class="cp">#define XMT_DEF_MSK		(XMT_OK_LO_OV | XMT_OK_HI_OV)</span>

<span class="k">struct</span> <span class="n">skge_rx_desc</span> <span class="p">{</span>
	<span class="n">u32</span>		<span class="n">control</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">next_offset</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">dma_lo</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">dma_hi</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">status</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">timestamp</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">csum2</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">csum1</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">csum2_start</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">csum1_start</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">skge_tx_desc</span> <span class="p">{</span>
	<span class="n">u32</span>		<span class="n">control</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">next_offset</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">dma_lo</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">dma_hi</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">status</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">csum_offs</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">csum_write</span><span class="p">;</span>
	<span class="n">u16</span>		<span class="n">csum_start</span><span class="p">;</span>
	<span class="n">u32</span>		<span class="n">rsvd</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">skge_element</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">skge_element</span>	<span class="o">*</span><span class="n">next</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span>  	<span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="n">DEFINE_DMA_UNMAP_ADDR</span><span class="p">(</span><span class="n">mapaddr</span><span class="p">);</span>
	<span class="n">DEFINE_DMA_UNMAP_LEN</span><span class="p">(</span><span class="n">maplen</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">skge_ring</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">skge_element</span> <span class="o">*</span><span class="n">to_clean</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">skge_element</span> <span class="o">*</span><span class="n">to_use</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">skge_element</span> <span class="o">*</span><span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	    <span class="n">count</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">skge_hw</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>  	     <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>	     <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="n">spinlock_t</span>	     <span class="n">hw_lock</span><span class="p">;</span>
	<span class="n">u32</span>		     <span class="n">intr_mask</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span>    <span class="o">*</span><span class="n">dev</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">u8</span>	     	     <span class="n">chip_id</span><span class="p">;</span>
	<span class="n">u8</span>		     <span class="n">chip_rev</span><span class="p">;</span>
	<span class="n">u8</span>		     <span class="n">copper</span><span class="p">;</span>
	<span class="n">u8</span>		     <span class="n">ports</span><span class="p">;</span>
	<span class="n">u8</span>		     <span class="n">phy_type</span><span class="p">;</span>

	<span class="n">u32</span>	     	     <span class="n">ram_size</span><span class="p">;</span>
	<span class="n">u32</span>	     	     <span class="n">ram_offset</span><span class="p">;</span>
	<span class="n">u16</span>		     <span class="n">phy_addr</span><span class="p">;</span>
	<span class="n">spinlock_t</span>	     <span class="n">phy_lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span> <span class="n">phy_task</span><span class="p">;</span>

	<span class="kt">char</span>		     <span class="n">irq_name</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span> <span class="cm">/* skge@pci:000:04:00.0 */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">pause_control</span> <span class="p">{</span>
	<span class="n">FLOW_MODE_NONE</span> 		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* No Flow-Control */</span>
	<span class="n">FLOW_MODE_LOC_SEND</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* Local station sends PAUSE */</span>
	<span class="n">FLOW_MODE_SYMMETRIC</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="cm">/* Both stations may send PAUSE */</span>
	<span class="n">FLOW_MODE_SYM_OR_REM</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* Both stations may send PAUSE or</span>
<span class="cm">				      * just the remote station may send PAUSE</span>
<span class="cm">				      */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">pause_status</span> <span class="p">{</span>
	<span class="n">FLOW_STAT_INDETERMINATED</span><span class="o">=</span><span class="mi">0</span><span class="p">,</span>	<span class="cm">/* indeterminated */</span>
	<span class="n">FLOW_STAT_NONE</span><span class="p">,</span>			<span class="cm">/* No Flow Control */</span>
	<span class="n">FLOW_STAT_REM_SEND</span><span class="p">,</span>		<span class="cm">/* Remote Station sends PAUSE */</span>
	<span class="n">FLOW_STAT_LOC_SEND</span><span class="p">,</span>		<span class="cm">/* Local station sends PAUSE */</span>
	<span class="n">FLOW_STAT_SYMMETRIC</span><span class="p">,</span>		<span class="cm">/* Both station may send PAUSE */</span>
<span class="p">};</span>


<span class="k">struct</span> <span class="n">skge_port</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">skge_hw</span>	     <span class="o">*</span><span class="n">hw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span>    <span class="o">*</span><span class="n">netdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">napi_struct</span>   <span class="n">napi</span><span class="p">;</span>
	<span class="kt">int</span>		     <span class="n">port</span><span class="p">;</span>
	<span class="n">u32</span>		     <span class="n">msg_enable</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">skge_ring</span>     <span class="n">tx_ring</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">skge_ring</span>     <span class="n">rx_ring</span> <span class="n">____cacheline_aligned_in_smp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	     <span class="n">rx_buf_size</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">timer_list</span>    <span class="n">link_timer</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">pause_control</span>   <span class="n">flow_control</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">pause_status</span>    <span class="n">flow_status</span><span class="p">;</span>
	<span class="n">u8</span>		     <span class="n">blink_on</span><span class="p">;</span>
	<span class="n">u8</span>		     <span class="n">wol</span><span class="p">;</span>
	<span class="n">u8</span>		     <span class="n">autoneg</span><span class="p">;</span>	<span class="cm">/* AUTONEG_ENABLE, AUTONEG_DISABLE */</span>
	<span class="n">u8</span>		     <span class="n">duplex</span><span class="p">;</span>	<span class="cm">/* DUPLEX_HALF, DUPLEX_FULL */</span>
	<span class="n">u16</span>		     <span class="n">speed</span><span class="p">;</span>	<span class="cm">/* SPEED_1000, SPEED_100, ... */</span>
	<span class="n">u32</span>		     <span class="n">advertising</span><span class="p">;</span>

	<span class="kt">void</span>		     <span class="o">*</span><span class="n">mem</span><span class="p">;</span>	<span class="cm">/* PCI memory for rings */</span>
	<span class="n">dma_addr_t</span>	     <span class="n">dma</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	     <span class="n">mem_size</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_SKGE_DEBUG</span>
	<span class="k">struct</span> <span class="n">dentry</span>	     <span class="o">*</span><span class="n">debugfs</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>


<span class="cm">/* Register accessor for memory mapped device */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">skge_read32</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">skge_read16</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readw</span><span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u8</span> <span class="nf">skge_read8</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readb</span><span class="p">(</span><span class="n">hw</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">skge_write32</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">skge_write16</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u16</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">skge_write8</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">hw</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* MAC Related Registers inside the device. */</span>
<span class="cp">#define SK_REG(port,reg)	(((port)&lt;&lt;7)+(u16)(reg))</span>
<span class="cp">#define SK_XMAC_REG(port, reg) \</span>
<span class="cp">	((BASE_XMAC_1 + (port) * (BASE_XMAC_2 - BASE_XMAC_1)) | (reg) &lt;&lt; 1)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">xm_read32</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">=</span> <span class="n">skge_read16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_XMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="p">));</span>
	<span class="n">v</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">skge_read16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_XMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">2</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">v</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">xm_read16</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">skge_read16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_XMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span><span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xm_write32</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">u32</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">skge_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_XMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span><span class="n">r</span><span class="p">),</span> <span class="n">v</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">);</span>
	<span class="n">skge_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_XMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span><span class="n">r</span><span class="o">+</span><span class="mi">2</span><span class="p">),</span> <span class="n">v</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xm_write16</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">u16</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">skge_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_XMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span><span class="n">r</span><span class="p">),</span> <span class="n">v</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xm_outhash</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				   <span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">hash</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">xm_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>   <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">hash</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">hash</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">xm_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">hash</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">hash</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">xm_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">4</span><span class="p">,</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">hash</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">hash</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">xm_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">6</span><span class="p">,</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">hash</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">hash</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xm_outaddr</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				   <span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">xm_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>   <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">xm_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">2</span><span class="p">,</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">xm_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">4</span><span class="p">,</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span><span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#define SK_GMAC_REG(port,reg) \</span>
<span class="cp">	(BASE_GMAC_1 + (port) * (BASE_GMAC_2-BASE_GMAC_1) + (reg))</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u16</span> <span class="nf">gma_read16</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">skge_read16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_GMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span><span class="n">reg</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">gma_read32</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">skge_read16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_GMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span><span class="n">reg</span><span class="p">))</span>
		<span class="o">|</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">skge_read16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_GMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span><span class="n">reg</span><span class="o">+</span><span class="mi">4</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">gma_write16</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">r</span><span class="p">,</span> <span class="n">u16</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">skge_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">SK_GMAC_REG</span><span class="p">(</span><span class="n">port</span><span class="p">,</span><span class="n">r</span><span class="p">),</span> <span class="n">v</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">gma_set_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">skge_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
				    <span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">gma_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span>  <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">gma_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">4</span><span class="p">,(</span><span class="n">u16</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
	<span class="n">gma_write16</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">port</span><span class="p">,</span> <span class="n">reg</span><span class="o">+</span><span class="mi">8</span><span class="p">,(</span><span class="n">u16</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u16</span><span class="p">)</span> <span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
