<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Scheduler_DdrTiming</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Scheduler_DdrTiming</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html">Component : ALT_NOC_MPU_DDR_T_SCHED</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>ddr timing definition.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[5:0] </td><td align="left">RW </td><td align="left">0x1c </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> </td></tr>
<tr>
<td align="left">[11:6] </td><td align="left">RW </td><td align="left">0x13 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> </td></tr>
<tr>
<td align="left">[17:12] </td><td align="left">RW </td><td align="left">0x21 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> </td></tr>
<tr>
<td align="left">[20:18] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> </td></tr>
<tr>
<td align="left">[25:21] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> </td></tr>
<tr>
<td align="left">[30:26] </td><td align="left">RW </td><td align="left">0xb </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ACTTOACT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp68eaee5b3f06e24199395c3c044efed8"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT"></a></p>
<p>Minimum number of scheduler clock cycles between two consecutive DRAM Activate commands on the same bank.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6b0628c55b0f6ba36b76d679594f0f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga6b0628c55b0f6ba36b76d679594f0f8b">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6b0628c55b0f6ba36b76d679594f0f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1665498251b7784cd0b57ab89459a7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga1665498251b7784cd0b57ab89459a7c6">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga1665498251b7784cd0b57ab89459a7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddda98f93916f9d8377bb891b97e586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gadddda98f93916f9d8377bb891b97e586">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gadddda98f93916f9d8377bb891b97e586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb795cff7e68d987827732d08dbb074f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gabb795cff7e68d987827732d08dbb074f">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_SET_MSK</a>&#160;&#160;&#160;0x0000003f</td></tr>
<tr class="separator:gabb795cff7e68d987827732d08dbb074f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239005dc2b3ca5979592473a7245c9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga239005dc2b3ca5979592473a7245c9e7">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_CLR_MSK</a>&#160;&#160;&#160;0xffffffc0</td></tr>
<tr class="separator:ga239005dc2b3ca5979592473a7245c9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4cdca22d63777dfe0edcd2b6f25ca0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gae4cdca22d63777dfe0edcd2b6f25ca0b">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_RESET</a>&#160;&#160;&#160;0x1c</td></tr>
<tr class="separator:gae4cdca22d63777dfe0edcd2b6f25ca0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419aaf9e5c6dec8a2f15cdabff5cdefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga419aaf9e5c6dec8a2f15cdabff5cdefc">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga419aaf9e5c6dec8a2f15cdabff5cdefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7093519a085c03848cc16bcef17403d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga7093519a085c03848cc16bcef17403d9">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td></tr>
<tr class="separator:ga7093519a085c03848cc16bcef17403d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : RDTOMISS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbe0b6f778871afb32589179afd10359c"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS"></a></p>
<p>Minimum number of scheduler clock cycles between the last DRAM Read command and a new Read or Write command in another page of the same bank.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0cb0b8b202342e562dfd0ba1e565bf1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga0cb0b8b202342e562dfd0ba1e565bf1d">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0cb0b8b202342e562dfd0ba1e565bf1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f00b06aae1a0caa7aec197669b7318f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga1f00b06aae1a0caa7aec197669b7318f">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga1f00b06aae1a0caa7aec197669b7318f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2997ef44f27d95a6ec307d2bffe11858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga2997ef44f27d95a6ec307d2bffe11858">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga2997ef44f27d95a6ec307d2bffe11858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786c257dd2f9fad323c79e03e3bd0063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga786c257dd2f9fad323c79e03e3bd0063">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_SET_MSK</a>&#160;&#160;&#160;0x00000fc0</td></tr>
<tr class="separator:ga786c257dd2f9fad323c79e03e3bd0063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a0d581a3d4c27a9e25deacbbe65bda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gad8a0d581a3d4c27a9e25deacbbe65bda">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_CLR_MSK</a>&#160;&#160;&#160;0xfffff03f</td></tr>
<tr class="separator:gad8a0d581a3d4c27a9e25deacbbe65bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906d404bd6fd714f160cd609c3679d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga906d404bd6fd714f160cd609c3679d53">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_RESET</a>&#160;&#160;&#160;0x13</td></tr>
<tr class="separator:ga906d404bd6fd714f160cd609c3679d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0ec6adb396449bd038959918306e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga7a0ec6adb396449bd038959918306e02">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga7a0ec6adb396449bd038959918306e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c9947ab6043e6a89a64e7809e24108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga76c9947ab6043e6a89a64e7809e24108">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td></tr>
<tr class="separator:ga76c9947ab6043e6a89a64e7809e24108"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : WRTOMISS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5285a14d42039850796f1e3362cff8e2"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS"></a></p>
<p>Minimum number of scheduler clock cycles between the last DRAM Write command and a new Read or Write command in another page of the same bank.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3b468ea67ce326efb9e84a0d2f4aaffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga3b468ea67ce326efb9e84a0d2f4aaffb">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga3b468ea67ce326efb9e84a0d2f4aaffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815364e9e6194b9a6caa81087e64e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga815364e9e6194b9a6caa81087e64e5ca">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga815364e9e6194b9a6caa81087e64e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228b3eda0038ffd3974c8f6c58d6ec6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga228b3eda0038ffd3974c8f6c58d6ec6e">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga228b3eda0038ffd3974c8f6c58d6ec6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3eef0940eddd7271b234ef2290f018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaff3eef0940eddd7271b234ef2290f018">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_SET_MSK</a>&#160;&#160;&#160;0x0003f000</td></tr>
<tr class="separator:gaff3eef0940eddd7271b234ef2290f018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5334f828112243445109fdf10dc89ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gae5334f828112243445109fdf10dc89ad">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_CLR_MSK</a>&#160;&#160;&#160;0xfffc0fff</td></tr>
<tr class="separator:gae5334f828112243445109fdf10dc89ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4c78d97a8af3293cca2ee2df0fa8e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaf4c78d97a8af3293cca2ee2df0fa8e8b">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_RESET</a>&#160;&#160;&#160;0x21</td></tr>
<tr class="separator:gaf4c78d97a8af3293cca2ee2df0fa8e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83da306576ea138534055b26572e9b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga83da306576ea138534055b26572e9b9a">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga83da306576ea138534055b26572e9b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b72c2bf65d6d749e1d977663959d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gac4b72c2bf65d6d749e1d977663959d2e">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td></tr>
<tr class="separator:gac4b72c2bf65d6d749e1d977663959d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : BURSTLEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpca684e9ab6d014f62d0a9f951fa202f9"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN"></a></p>
<p>DRAM burst duration on the DRAM data bus in scheduler clock cycles. Also equal to scheduler clock cycles between two DRAM commands.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga25b48890355cf15c7fcd75a793d514d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga25b48890355cf15c7fcd75a793d514d1">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga25b48890355cf15c7fcd75a793d514d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56eb754d9b35b358890cb84ad94ad666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga56eb754d9b35b358890cb84ad94ad666">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga56eb754d9b35b358890cb84ad94ad666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9b9caa266bec7fb7b5ec630f89fbf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaba9b9caa266bec7fb7b5ec630f89fbf3">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaba9b9caa266bec7fb7b5ec630f89fbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b606f9abdfc3f5ba78d6c9758518f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga3b606f9abdfc3f5ba78d6c9758518f33">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_SET_MSK</a>&#160;&#160;&#160;0x001c0000</td></tr>
<tr class="separator:ga3b606f9abdfc3f5ba78d6c9758518f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga956105938ee5fda42d4bb18055fe8d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga956105938ee5fda42d4bb18055fe8d55">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_CLR_MSK</a>&#160;&#160;&#160;0xffe3ffff</td></tr>
<tr class="separator:ga956105938ee5fda42d4bb18055fe8d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7eb891165f6af2217f5bf3a36d135dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaf7eb891165f6af2217f5bf3a36d135dc">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gaf7eb891165f6af2217f5bf3a36d135dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0973f7c70b334f856ac2dd1ca94ef058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga0973f7c70b334f856ac2dd1ca94ef058">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x001c0000) &gt;&gt; 18)</td></tr>
<tr class="separator:ga0973f7c70b334f856ac2dd1ca94ef058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28943ec39e6864003565bb8a02a6a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gad28943ec39e6864003565bb8a02a6a62">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x001c0000)</td></tr>
<tr class="separator:gad28943ec39e6864003565bb8a02a6a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : RDTOWR </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp776941614463af0966b6307d31e2ddf5"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR"></a></p>
<p>Minimum number of scheduler clock cycles between the last DRAM Read command and a Write command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gada0c2680b3236505c4b21f6f6d2cd4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gada0c2680b3236505c4b21f6f6d2cd4d3">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_LSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gada0c2680b3236505c4b21f6f6d2cd4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959a571bac54143a4628b1bf25d69fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga959a571bac54143a4628b1bf25d69fc5">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_MSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga959a571bac54143a4628b1bf25d69fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49bb59a2c4850a794df30c80beeec7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gab49bb59a2c4850a794df30c80beeec7c">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gab49bb59a2c4850a794df30c80beeec7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3252f5cc00b99f92bb7fd44b67e7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga6c3252f5cc00b99f92bb7fd44b67e7e3">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_SET_MSK</a>&#160;&#160;&#160;0x03e00000</td></tr>
<tr class="separator:ga6c3252f5cc00b99f92bb7fd44b67e7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea304af05d0fd0d79336175d57547ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaea304af05d0fd0d79336175d57547ddd">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_CLR_MSK</a>&#160;&#160;&#160;0xfc1fffff</td></tr>
<tr class="separator:gaea304af05d0fd0d79336175d57547ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e4d3f99ee0fa6f13ad5755b4ac6402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga32e4d3f99ee0fa6f13ad5755b4ac6402">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga32e4d3f99ee0fa6f13ad5755b4ac6402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51c97dc9d7a8fc9971b016a076d9f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gad51c97dc9d7a8fc9971b016a076d9f3a">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x03e00000) &gt;&gt; 21)</td></tr>
<tr class="separator:gad51c97dc9d7a8fc9971b016a076d9f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3f4684bf9073f1abafe35aefcbf9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaed3f4684bf9073f1abafe35aefcbf9da">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x03e00000)</td></tr>
<tr class="separator:gaed3f4684bf9073f1abafe35aefcbf9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : WRTORD </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2538edca1594c1ab2af9824f8befb823"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD"></a></p>
<p>Minimum number of scheduler clock cycles between the last DRAM Write command and a Read command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7f103f91510fa8ff5e281a864596e925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga7f103f91510fa8ff5e281a864596e925">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_LSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga7f103f91510fa8ff5e281a864596e925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3588fb08f848c96ed707229e8a31a5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga3588fb08f848c96ed707229e8a31a5e9">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga3588fb08f848c96ed707229e8a31a5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9129516b76ef8d6f44c4b60e999df21c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga9129516b76ef8d6f44c4b60e999df21c">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga9129516b76ef8d6f44c4b60e999df21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b78627646116ef7beb19df39c3cadc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga6b78627646116ef7beb19df39c3cadc0">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_SET_MSK</a>&#160;&#160;&#160;0x7c000000</td></tr>
<tr class="separator:ga6b78627646116ef7beb19df39c3cadc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e30733f13be0cb290c5b837ea000d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga0e30733f13be0cb290c5b837ea000d9f">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_CLR_MSK</a>&#160;&#160;&#160;0x83ffffff</td></tr>
<tr class="separator:ga0e30733f13be0cb290c5b837ea000d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276e5c26cb63ffa0f16d123d3515cb1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga276e5c26cb63ffa0f16d123d3515cb1d">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_RESET</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:ga276e5c26cb63ffa0f16d123d3515cb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed9155cc4226f6220cdbbf8596f8662e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaed9155cc4226f6220cdbbf8596f8662e">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7c000000) &gt;&gt; 26)</td></tr>
<tr class="separator:gaed9155cc4226f6220cdbbf8596f8662e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4b697ad5934cbb888488b517c2f6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga5a4b697ad5934cbb888488b517c2f6fd">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x7c000000)</td></tr>
<tr class="separator:ga5a4b697ad5934cbb888488b517c2f6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : BWRATIO </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9ce10da0b8296cba1887715035e52ead"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO"></a></p>
<p>Number of cycle minus 1 the DDR chip needs to process one Generic socket word.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga709e858651f5443333661f7c6c83ba48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga709e858651f5443333661f7c6c83ba48">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_LSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga709e858651f5443333661f7c6c83ba48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac59c37ddacf29b2e3b0500318d7466a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gac59c37ddacf29b2e3b0500318d7466a8">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:gac59c37ddacf29b2e3b0500318d7466a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5d8146ddf63c39b15a13400f8a2fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gafb5d8146ddf63c39b15a13400f8a2fd0">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafb5d8146ddf63c39b15a13400f8a2fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439329bc11151fd7638ce88adfa4f0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga439329bc11151fd7638ce88adfa4f0a5">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_SET_MSK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:ga439329bc11151fd7638ce88adfa4f0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c372a2cf5946468a32f00bb29555131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga2c372a2cf5946468a32f00bb29555131">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_CLR_MSK</a>&#160;&#160;&#160;0x7fffffff</td></tr>
<tr class="separator:ga2c372a2cf5946468a32f00bb29555131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77ce2ac3890d07ed436e497e31686ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gae77ce2ac3890d07ed436e497e31686ea">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae77ce2ac3890d07ed436e497e31686ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2e43755efa48e3468726a9736c2403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga2f2e43755efa48e3468726a9736c2403">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x80000000) &gt;&gt; 31)</td></tr>
<tr class="separator:ga2f2e43755efa48e3468726a9736c2403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef8e24526b2f4475139eaa0f66e2359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga9ef8e24526b2f4475139eaa0f66e2359">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 31) &amp; 0x80000000)</td></tr>
<tr class="separator:ga9ef8e24526b2f4475139eaa0f66e2359"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4beca5e52c80f72da7634d1de623f900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga4beca5e52c80f72da7634d1de623f900">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RESET</a>&#160;&#160;&#160;0xac2a14dc</td></tr>
<tr class="separator:ga4beca5e52c80f72da7634d1de623f900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e8125f7b14e4846e57e039cc1e6a603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga0e8125f7b14e4846e57e039cc1e6a603">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_OFST</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:ga0e8125f7b14e4846e57e039cc1e6a603"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3da52dee3750315d37446fe01e710b87"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga3da52dee3750315d37446fe01e710b87">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_t</a></td></tr>
<tr class="separator:ga3da52dee3750315d37446fe01e710b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6b1efb684acc1dbe4683657053c8dec8"></a>uint32_t</td>
<td class="fieldname">
ACTTOACT: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6ace0ac44e402751b45dfaf85d1c56d6"></a>uint32_t</td>
<td class="fieldname">
RDTOMISS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa9845a4c2062ddf0e7700a691ed1dbc9"></a>uint32_t</td>
<td class="fieldname">
WRTOMISS: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afeb719af1a6840491a735bec1c6178b0"></a>uint32_t</td>
<td class="fieldname">
BURSTLEN: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acda98a2a3eb11e0fa734854d5537efe9"></a>uint32_t</td>
<td class="fieldname">
RDTOWR: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad9a9973c30a3bbc83b6c0379eeb3a980"></a>uint32_t</td>
<td class="fieldname">
WRTORD: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a44dd03bb11e64a1a8040999fe208e211"></a>uint32_t</td>
<td class="fieldname">
BWRATIO: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga6b0628c55b0f6ba36b76d679594f0f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1665498251b7784cd0b57ab89459a7c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadddda98f93916f9d8377bb891b97e586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb795cff7e68d987827732d08dbb074f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_SET_MSK&#160;&#160;&#160;0x0000003f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga239005dc2b3ca5979592473a7245c9e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_CLR_MSK&#160;&#160;&#160;0xffffffc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae4cdca22d63777dfe0edcd2b6f25ca0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_RESET&#160;&#160;&#160;0x1c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga419aaf9e5c6dec8a2f15cdabff5cdefc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7093519a085c03848cc16bcef17403d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0cb0b8b202342e562dfd0ba1e565bf1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1f00b06aae1a0caa7aec197669b7318f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2997ef44f27d95a6ec307d2bffe11858"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga786c257dd2f9fad323c79e03e3bd0063"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_SET_MSK&#160;&#160;&#160;0x00000fc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad8a0d581a3d4c27a9e25deacbbe65bda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_CLR_MSK&#160;&#160;&#160;0xfffff03f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga906d404bd6fd714f160cd609c3679d53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_RESET&#160;&#160;&#160;0x13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7a0ec6adb396449bd038959918306e02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga76c9947ab6043e6a89a64e7809e24108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3b468ea67ce326efb9e84a0d2f4aaffb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga815364e9e6194b9a6caa81087e64e5ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga228b3eda0038ffd3974c8f6c58d6ec6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff3eef0940eddd7271b234ef2290f018"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_SET_MSK&#160;&#160;&#160;0x0003f000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae5334f828112243445109fdf10dc89ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_CLR_MSK&#160;&#160;&#160;0xfffc0fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf4c78d97a8af3293cca2ee2df0fa8e8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_RESET&#160;&#160;&#160;0x21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83da306576ea138534055b26572e9b9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac4b72c2bf65d6d749e1d977663959d2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga25b48890355cf15c7fcd75a793d514d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga56eb754d9b35b358890cb84ad94ad666"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaba9b9caa266bec7fb7b5ec630f89fbf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b606f9abdfc3f5ba78d6c9758518f33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_SET_MSK&#160;&#160;&#160;0x001c0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga956105938ee5fda42d4bb18055fe8d55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_CLR_MSK&#160;&#160;&#160;0xffe3ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf7eb891165f6af2217f5bf3a36d135dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0973f7c70b334f856ac2dd1ca94ef058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x001c0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad28943ec39e6864003565bb8a02a6a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x001c0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gada0c2680b3236505c4b21f6f6d2cd4d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_LSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga959a571bac54143a4628b1bf25d69fc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_MSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab49bb59a2c4850a794df30c80beeec7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6c3252f5cc00b99f92bb7fd44b67e7e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_SET_MSK&#160;&#160;&#160;0x03e00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaea304af05d0fd0d79336175d57547ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_CLR_MSK&#160;&#160;&#160;0xfc1fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga32e4d3f99ee0fa6f13ad5755b4ac6402"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad51c97dc9d7a8fc9971b016a076d9f3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x03e00000) &gt;&gt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaed3f4684bf9073f1abafe35aefcbf9da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x03e00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7f103f91510fa8ff5e281a864596e925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_LSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3588fb08f848c96ed707229e8a31a5e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9129516b76ef8d6f44c4b60e999df21c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b78627646116ef7beb19df39c3cadc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_SET_MSK&#160;&#160;&#160;0x7c000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0e30733f13be0cb290c5b837ea000d9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_CLR_MSK&#160;&#160;&#160;0x83ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga276e5c26cb63ffa0f16d123d3515cb1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_RESET&#160;&#160;&#160;0xb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaed9155cc4226f6220cdbbf8596f8662e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7c000000) &gt;&gt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5a4b697ad5934cbb888488b517c2f6fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x7c000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga709e858651f5443333661f7c6c83ba48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_LSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac59c37ddacf29b2e3b0500318d7466a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb5d8146ddf63c39b15a13400f8a2fd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga439329bc11151fd7638ce88adfa4f0a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_SET_MSK&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2c372a2cf5946468a32f00bb29555131"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_CLR_MSK&#160;&#160;&#160;0x7fffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae77ce2ac3890d07ed436e497e31686ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2f2e43755efa48e3468726a9736c2403"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x80000000) &gt;&gt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9ef8e24526b2f4475139eaa0f66e2359"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 31) &amp; 0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4beca5e52c80f72da7634d1de623f900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RESET&#160;&#160;&#160;0xac2a14dc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING</a> register. </p>

</div>
</div>
<a class="anchor" id="ga0e8125f7b14e4846e57e039cc1e6a603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_OFST&#160;&#160;&#160;0xc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga3da52dee3750315d37446fe01e710b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga3da52dee3750315d37446fe01e710b87">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
