
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c158  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a1c  0800c308  0800c308  0001c308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cd24  0800cd24  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800cd24  0800cd24  0001cd24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cd2c  0800cd2c  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cd2c  0800cd2c  0001cd2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cd30  0800cd30  0001cd30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800cd34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          00000e3c  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ed0  20000ed0  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   000267e9  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000535d  00000000  00000000  000468ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f18  00000000  00000000  0004bc10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001d78  00000000  00000000  0004db28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b13c  00000000  00000000  0004f8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027b3b  00000000  00000000  0007a9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eda10  00000000  00000000  000a2517  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0018ff27  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008c9c  00000000  00000000  0018ff78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000094 	.word	0x20000094
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c2f0 	.word	0x0800c2f0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000098 	.word	0x20000098
 80001ec:	0800c2f0 	.word	0x0800c2f0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059a:	f002 f82f 	bl	80025fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059e:	f000 f895 	bl	80006cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a2:	f000 fb2f 	bl	8000c04 <MX_GPIO_Init>
  MX_CRC_Init();
 80005a6:	f000 f8fd 	bl	80007a4 <MX_CRC_Init>
  MX_DMA2D_Init();
 80005aa:	f000 f90f 	bl	80007cc <MX_DMA2D_Init>
  MX_FMC_Init();
 80005ae:	f000 fad9 	bl	8000b64 <MX_FMC_Init>
  MX_I2C3_Init();
 80005b2:	f000 f93d 	bl	8000830 <MX_I2C3_Init>
  MX_LTDC_Init();
 80005b6:	f000 f97b 	bl	80008b0 <MX_LTDC_Init>
  MX_SPI5_Init();
 80005ba:	f000 f9f9 	bl	80009b0 <MX_SPI5_Init>
  MX_TIM1_Init();
 80005be:	f000 fa2d 	bl	8000a1c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80005c2:	f000 faa5 	bl	8000b10 <MX_USART1_UART_Init>
  MX_USB_HOST_Init();
 80005c6:	f00a fb3f 	bl	800ac48 <MX_USB_HOST_Init>
  MX_UART5_Init();
 80005ca:	f000 fa77 	bl	8000abc <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 80005ce:	2201      	movs	r2, #1
 80005d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005d4:	4833      	ldr	r0, [pc, #204]	; (80006a4 <main+0x110>)
 80005d6:	f003 f82d 	bl	8003634 <HAL_GPIO_WritePin>
  printf("Starting Bootloader (%d.%d)\r\n", BL_Version[0], BL_Version[1]);
 80005da:	2300      	movs	r3, #0
 80005dc:	2201      	movs	r2, #1
 80005de:	4619      	mov	r1, r3
 80005e0:	4831      	ldr	r0, [pc, #196]	; (80006a8 <main+0x114>)
 80005e2:	f00a ff61 	bl	800b4a8 <iprintf>

  OTA_GNRL_CFG_ *cfg = (OTA_GNRL_CFG_ *)OTA_CFG_FLASH_ADDR;
 80005e6:	4b31      	ldr	r3, [pc, #196]	; (80006ac <main+0x118>)
 80005e8:	60bb      	str	r3, [r7, #8]
  bool goto_ota_mode = false;
 80005ea:	2300      	movs	r3, #0
 80005ec:	73fb      	strb	r3, [r7, #15]

  switch(cfg->reboot_cause)
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005f6:	d00c      	beq.n	8000612 <main+0x7e>
 80005f8:	f1b3 3fef 	cmp.w	r3, #4025479151	; 0xefefefef
 80005fc:	d019      	beq.n	8000632 <main+0x9e>
 80005fe:	f1b3 3fef 	cmp.w	r3, #4025479151	; 0xefefefef
 8000602:	d825      	bhi.n	8000650 <main+0xbc>
 8000604:	f1b3 3fab 	cmp.w	r3, #2880154539	; 0xabababab
 8000608:	d009      	beq.n	800061e <main+0x8a>
 800060a:	f1b3 3fcd 	cmp.w	r3, #3452816845	; 0xcdcdcdcd
 800060e:	d00a      	beq.n	8000626 <main+0x92>
 8000610:	e01e      	b.n	8000650 <main+0xbc>
  {
	  case OTA_FIRST_TIME_BOOT:
	  {
		  printf("First Time Boot\r\nNo Configuration was found\r\n");
 8000612:	4827      	ldr	r0, [pc, #156]	; (80006b0 <main+0x11c>)
 8000614:	f00a ffce 	bl	800b5b4 <puts>
		  goto_ota_mode = true;
 8000618:	2301      	movs	r3, #1
 800061a:	73fb      	strb	r3, [r7, #15]
	  }
	  break;
 800061c:	e018      	b.n	8000650 <main+0xbc>

	  case OTA_NORMAL_BOOT:
	  {
		  printf("Normal Boot\r\n");
 800061e:	4825      	ldr	r0, [pc, #148]	; (80006b4 <main+0x120>)
 8000620:	f00a ffc8 	bl	800b5b4 <puts>
	  }
	  break;
 8000624:	e014      	b.n	8000650 <main+0xbc>

	  case OTA_UPDATE_APP:
	  {
		  printf("New Firmware was found!\r\n");
 8000626:	4824      	ldr	r0, [pc, #144]	; (80006b8 <main+0x124>)
 8000628:	f00a ffc4 	bl	800b5b4 <puts>
		  goto_ota_mode = true;
 800062c:	2301      	movs	r3, #1
 800062e:	73fb      	strb	r3, [r7, #15]
	  }
	  break;
 8000630:	e00e      	b.n	8000650 <main+0xbc>

	  case OTA_LOAD_PREV_APP:
	  {
		  HAL_StatusTypeDef ret;
		  printf("Update Unsuccessful, Back to previous APP if Available\r\n");
 8000632:	4822      	ldr	r0, [pc, #136]	; (80006bc <main+0x128>)
 8000634:	f00a ffbe 	bl	800b5b4 <puts>
		  ret = restore_old_version();
 8000638:	f001 f95a 	bl	80018f0 <restore_old_version>
 800063c:	4603      	mov	r3, r0
 800063e:	71fb      	strb	r3, [r7, #7]
		  if (ret == HAL_OK)
 8000640:	79fb      	ldrb	r3, [r7, #7]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d103      	bne.n	800064e <main+0xba>
		  {
			  printf("Updated Successfully!!!Rebooting...");
 8000646:	481e      	ldr	r0, [pc, #120]	; (80006c0 <main+0x12c>)
 8000648:	f00a ff2e 	bl	800b4a8 <iprintf>
		  }



	  }
	  break;
 800064c:	e000      	b.n	8000650 <main+0xbc>
			  while(1);
 800064e:	e7fe      	b.n	800064e <main+0xba>
  }

  do
  {
	  if (goto_ota_mode){
 8000650:	7bfb      	ldrb	r3, [r7, #15]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d01f      	beq.n	8000696 <main+0x102>
		printf("OTA Update Requested...\r\n");
 8000656:	481b      	ldr	r0, [pc, #108]	; (80006c4 <main+0x130>)
 8000658:	f00a ffac 	bl	800b5b4 <puts>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 800065c:	2201      	movs	r2, #1
 800065e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000662:	4810      	ldr	r0, [pc, #64]	; (80006a4 <main+0x110>)
 8000664:	f002 ffe6 	bl	8003634 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800066e:	480d      	ldr	r0, [pc, #52]	; (80006a4 <main+0x110>)
 8000670:	f002 ffe0 	bl	8003634 <HAL_GPIO_WritePin>
		go_to_ota_app(&huart5);
 8000674:	4814      	ldr	r0, [pc, #80]	; (80006c8 <main+0x134>)
 8000676:	f000 fc47 	bl	8000f08 <go_to_ota_app>
		HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000680:	4808      	ldr	r0, [pc, #32]	; (80006a4 <main+0x110>)
 8000682:	f002 ffd7 	bl	8003634 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000686:	2200      	movs	r2, #0
 8000688:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800068c:	4805      	ldr	r0, [pc, #20]	; (80006a4 <main+0x110>)
 800068e:	f002 ffd1 	bl	8003634 <HAL_GPIO_WritePin>
		goto_ota_mode = false;
 8000692:	2300      	movs	r3, #0
 8000694:	73fb      	strb	r3, [r7, #15]
	  }
  }while(false);

  // Validate application
  app_validation();
 8000696:	f001 f82f 	bl	80016f8 <app_validation>

  // Jump to Application
  go_to_application();
 800069a:	f000 fbd5 	bl	8000e48 <go_to_application>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800069e:	f00a faf9 	bl	800ac94 <MX_USB_HOST_Process>
 80006a2:	e7fc      	b.n	800069e <main+0x10a>
 80006a4:	40021800 	.word	0x40021800
 80006a8:	0800c308 	.word	0x0800c308
 80006ac:	08010000 	.word	0x08010000
 80006b0:	0800c328 	.word	0x0800c328
 80006b4:	0800c358 	.word	0x0800c358
 80006b8:	0800c368 	.word	0x0800c368
 80006bc:	0800c384 	.word	0x0800c384
 80006c0:	0800c3bc 	.word	0x0800c3bc
 80006c4:	0800c3e0 	.word	0x0800c3e0
 80006c8:	20000294 	.word	0x20000294

080006cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b094      	sub	sp, #80	; 0x50
 80006d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d2:	f107 0320 	add.w	r3, r7, #32
 80006d6:	2230      	movs	r2, #48	; 0x30
 80006d8:	2100      	movs	r1, #0
 80006da:	4618      	mov	r0, r3
 80006dc:	f00a fdfc 	bl	800b2d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e0:	f107 030c 	add.w	r3, r7, #12
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f0:	2300      	movs	r3, #0
 80006f2:	60bb      	str	r3, [r7, #8]
 80006f4:	4b29      	ldr	r3, [pc, #164]	; (800079c <SystemClock_Config+0xd0>)
 80006f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f8:	4a28      	ldr	r2, [pc, #160]	; (800079c <SystemClock_Config+0xd0>)
 80006fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006fe:	6413      	str	r3, [r2, #64]	; 0x40
 8000700:	4b26      	ldr	r3, [pc, #152]	; (800079c <SystemClock_Config+0xd0>)
 8000702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000704:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000708:	60bb      	str	r3, [r7, #8]
 800070a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800070c:	2300      	movs	r3, #0
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	4b23      	ldr	r3, [pc, #140]	; (80007a0 <SystemClock_Config+0xd4>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000718:	4a21      	ldr	r2, [pc, #132]	; (80007a0 <SystemClock_Config+0xd4>)
 800071a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071e:	6013      	str	r3, [r2, #0]
 8000720:	4b1f      	ldr	r3, [pc, #124]	; (80007a0 <SystemClock_Config+0xd4>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000728:	607b      	str	r3, [r7, #4]
 800072a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800072c:	2301      	movs	r3, #1
 800072e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000730:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000736:	2302      	movs	r3, #2
 8000738:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800073a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800073e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000740:	2310      	movs	r3, #16
 8000742:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000744:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000748:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800074a:	2302      	movs	r3, #2
 800074c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800074e:	2307      	movs	r3, #7
 8000750:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000752:	f107 0320 	add.w	r3, r7, #32
 8000756:	4618      	mov	r0, r3
 8000758:	f005 f8b8 	bl	80058cc <HAL_RCC_OscConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000762:	f000 fbcb 	bl	8000efc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000766:	230f      	movs	r3, #15
 8000768:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076a:	2302      	movs	r3, #2
 800076c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076e:	2300      	movs	r3, #0
 8000770:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000772:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000776:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8000778:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800077c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800077e:	f107 030c 	add.w	r3, r7, #12
 8000782:	2102      	movs	r1, #2
 8000784:	4618      	mov	r0, r3
 8000786:	f005 fb19 	bl	8005dbc <HAL_RCC_ClockConfig>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000790:	f000 fbb4 	bl	8000efc <Error_Handler>
  }
}
 8000794:	bf00      	nop
 8000796:	3750      	adds	r7, #80	; 0x50
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40023800 	.word	0x40023800
 80007a0:	40007000 	.word	0x40007000

080007a4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80007a8:	4b06      	ldr	r3, [pc, #24]	; (80007c4 <MX_CRC_Init+0x20>)
 80007aa:	4a07      	ldr	r2, [pc, #28]	; (80007c8 <MX_CRC_Init+0x24>)
 80007ac:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80007ae:	4805      	ldr	r0, [pc, #20]	; (80007c4 <MX_CRC_Init+0x20>)
 80007b0:	f002 f887 	bl	80028c2 <HAL_CRC_Init>
 80007b4:	4603      	mov	r3, r0
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d001      	beq.n	80007be <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80007ba:	f000 fb9f 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	200000b0 	.word	0x200000b0
 80007c8:	40023000 	.word	0x40023000

080007cc <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80007d0:	4b15      	ldr	r3, [pc, #84]	; (8000828 <MX_DMA2D_Init+0x5c>)
 80007d2:	4a16      	ldr	r2, [pc, #88]	; (800082c <MX_DMA2D_Init+0x60>)
 80007d4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80007d6:	4b14      	ldr	r3, [pc, #80]	; (8000828 <MX_DMA2D_Init+0x5c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80007dc:	4b12      	ldr	r3, [pc, #72]	; (8000828 <MX_DMA2D_Init+0x5c>)
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80007e2:	4b11      	ldr	r3, [pc, #68]	; (8000828 <MX_DMA2D_Init+0x5c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <MX_DMA2D_Init+0x5c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <MX_DMA2D_Init+0x5c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <MX_DMA2D_Init+0x5c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <MX_DMA2D_Init+0x5c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000800:	4809      	ldr	r0, [pc, #36]	; (8000828 <MX_DMA2D_Init+0x5c>)
 8000802:	f002 f87a 	bl	80028fa <HAL_DMA2D_Init>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 800080c:	f000 fb76 	bl	8000efc <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000810:	2101      	movs	r1, #1
 8000812:	4805      	ldr	r0, [pc, #20]	; (8000828 <MX_DMA2D_Init+0x5c>)
 8000814:	f002 f9ca 	bl	8002bac <HAL_DMA2D_ConfigLayer>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800081e:	f000 fb6d 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200000b8 	.word	0x200000b8
 800082c:	4002b000 	.word	0x4002b000

08000830 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000834:	4b1b      	ldr	r3, [pc, #108]	; (80008a4 <MX_I2C3_Init+0x74>)
 8000836:	4a1c      	ldr	r2, [pc, #112]	; (80008a8 <MX_I2C3_Init+0x78>)
 8000838:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800083a:	4b1a      	ldr	r3, [pc, #104]	; (80008a4 <MX_I2C3_Init+0x74>)
 800083c:	4a1b      	ldr	r2, [pc, #108]	; (80008ac <MX_I2C3_Init+0x7c>)
 800083e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000840:	4b18      	ldr	r3, [pc, #96]	; (80008a4 <MX_I2C3_Init+0x74>)
 8000842:	2200      	movs	r2, #0
 8000844:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000846:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <MX_I2C3_Init+0x74>)
 8000848:	2200      	movs	r2, #0
 800084a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800084c:	4b15      	ldr	r3, [pc, #84]	; (80008a4 <MX_I2C3_Init+0x74>)
 800084e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000852:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000854:	4b13      	ldr	r3, [pc, #76]	; (80008a4 <MX_I2C3_Init+0x74>)
 8000856:	2200      	movs	r2, #0
 8000858:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800085a:	4b12      	ldr	r3, [pc, #72]	; (80008a4 <MX_I2C3_Init+0x74>)
 800085c:	2200      	movs	r2, #0
 800085e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000860:	4b10      	ldr	r3, [pc, #64]	; (80008a4 <MX_I2C3_Init+0x74>)
 8000862:	2200      	movs	r2, #0
 8000864:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000866:	4b0f      	ldr	r3, [pc, #60]	; (80008a4 <MX_I2C3_Init+0x74>)
 8000868:	2200      	movs	r2, #0
 800086a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800086c:	480d      	ldr	r0, [pc, #52]	; (80008a4 <MX_I2C3_Init+0x74>)
 800086e:	f004 fb05 	bl	8004e7c <HAL_I2C_Init>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8000878:	f000 fb40 	bl	8000efc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800087c:	2100      	movs	r1, #0
 800087e:	4809      	ldr	r0, [pc, #36]	; (80008a4 <MX_I2C3_Init+0x74>)
 8000880:	f004 fc40 	bl	8005104 <HAL_I2CEx_ConfigAnalogFilter>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800088a:	f000 fb37 	bl	8000efc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800088e:	2100      	movs	r1, #0
 8000890:	4804      	ldr	r0, [pc, #16]	; (80008a4 <MX_I2C3_Init+0x74>)
 8000892:	f004 fc73 	bl	800517c <HAL_I2CEx_ConfigDigitalFilter>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 800089c:	f000 fb2e 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80008a0:	bf00      	nop
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	200000f8 	.word	0x200000f8
 80008a8:	40005c00 	.word	0x40005c00
 80008ac:	000186a0 	.word	0x000186a0

080008b0 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b08e      	sub	sp, #56	; 0x38
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	2234      	movs	r2, #52	; 0x34
 80008ba:	2100      	movs	r1, #0
 80008bc:	4618      	mov	r0, r3
 80008be:	f00a fd0b 	bl	800b2d8 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80008c2:	4b39      	ldr	r3, [pc, #228]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008c4:	4a39      	ldr	r2, [pc, #228]	; (80009ac <MX_LTDC_Init+0xfc>)
 80008c6:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80008c8:	4b37      	ldr	r3, [pc, #220]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80008ce:	4b36      	ldr	r3, [pc, #216]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80008d4:	4b34      	ldr	r3, [pc, #208]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80008da:	4b33      	ldr	r3, [pc, #204]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008dc:	2200      	movs	r2, #0
 80008de:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80008e0:	4b31      	ldr	r3, [pc, #196]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008e2:	2209      	movs	r2, #9
 80008e4:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80008e6:	4b30      	ldr	r3, [pc, #192]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80008ec:	4b2e      	ldr	r3, [pc, #184]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008ee:	221d      	movs	r2, #29
 80008f0:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80008f2:	4b2d      	ldr	r3, [pc, #180]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008f4:	2203      	movs	r2, #3
 80008f6:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80008f8:	4b2b      	ldr	r3, [pc, #172]	; (80009a8 <MX_LTDC_Init+0xf8>)
 80008fa:	f240 120d 	movw	r2, #269	; 0x10d
 80008fe:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 8000900:	4b29      	ldr	r3, [pc, #164]	; (80009a8 <MX_LTDC_Init+0xf8>)
 8000902:	f240 1243 	movw	r2, #323	; 0x143
 8000906:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8000908:	4b27      	ldr	r3, [pc, #156]	; (80009a8 <MX_LTDC_Init+0xf8>)
 800090a:	f240 1217 	movw	r2, #279	; 0x117
 800090e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 8000910:	4b25      	ldr	r3, [pc, #148]	; (80009a8 <MX_LTDC_Init+0xf8>)
 8000912:	f240 1247 	movw	r2, #327	; 0x147
 8000916:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000918:	4b23      	ldr	r3, [pc, #140]	; (80009a8 <MX_LTDC_Init+0xf8>)
 800091a:	2200      	movs	r2, #0
 800091c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000920:	4b21      	ldr	r3, [pc, #132]	; (80009a8 <MX_LTDC_Init+0xf8>)
 8000922:	2200      	movs	r2, #0
 8000924:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000928:	4b1f      	ldr	r3, [pc, #124]	; (80009a8 <MX_LTDC_Init+0xf8>)
 800092a:	2200      	movs	r2, #0
 800092c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000930:	481d      	ldr	r0, [pc, #116]	; (80009a8 <MX_LTDC_Init+0xf8>)
 8000932:	f004 fc63 	bl	80051fc <HAL_LTDC_Init>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800093c:	f000 fade 	bl	8000efc <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8000944:	23f0      	movs	r3, #240	; 0xf0
 8000946:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000948:	2300      	movs	r3, #0
 800094a:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 800094c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000950:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000952:	2302      	movs	r3, #2
 8000954:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000956:	23ff      	movs	r3, #255	; 0xff
 8000958:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800095e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000962:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000964:	2307      	movs	r3, #7
 8000966:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8000968:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 800096c:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 800096e:	23f0      	movs	r3, #240	; 0xf0
 8000970:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 8000972:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000976:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000978:	2300      	movs	r3, #0
 800097a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800097e:	2300      	movs	r3, #0
 8000980:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000984:	2300      	movs	r3, #0
 8000986:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800098a:	1d3b      	adds	r3, r7, #4
 800098c:	2200      	movs	r2, #0
 800098e:	4619      	mov	r1, r3
 8000990:	4805      	ldr	r0, [pc, #20]	; (80009a8 <MX_LTDC_Init+0xf8>)
 8000992:	f004 fdc5 	bl	8005520 <HAL_LTDC_ConfigLayer>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 800099c:	f000 faae 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80009a0:	bf00      	nop
 80009a2:	3738      	adds	r7, #56	; 0x38
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	2000014c 	.word	0x2000014c
 80009ac:	40016800 	.word	0x40016800

080009b0 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80009b4:	4b17      	ldr	r3, [pc, #92]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009b6:	4a18      	ldr	r2, [pc, #96]	; (8000a18 <MX_SPI5_Init+0x68>)
 80009b8:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80009ba:	4b16      	ldr	r3, [pc, #88]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009c0:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80009c2:	4b14      	ldr	r3, [pc, #80]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80009c8:	4b12      	ldr	r3, [pc, #72]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009ce:	4b11      	ldr	r3, [pc, #68]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009d4:	4b0f      	ldr	r3, [pc, #60]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80009da:	4b0e      	ldr	r3, [pc, #56]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009e0:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80009e2:	4b0c      	ldr	r3, [pc, #48]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009e4:	2218      	movs	r2, #24
 80009e6:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009e8:	4b0a      	ldr	r3, [pc, #40]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ee:	4b09      	ldr	r3, [pc, #36]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009f4:	4b07      	ldr	r3, [pc, #28]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80009fa:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <MX_SPI5_Init+0x64>)
 80009fc:	220a      	movs	r2, #10
 80009fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000a00:	4804      	ldr	r0, [pc, #16]	; (8000a14 <MX_SPI5_Init+0x64>)
 8000a02:	f005 ff19 	bl	8006838 <HAL_SPI_Init>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8000a0c:	f000 fa76 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	200001f4 	.word	0x200001f4
 8000a18:	40015000 	.word	0x40015000

08000a1c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b086      	sub	sp, #24
 8000a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a22:	f107 0308 	add.w	r3, r7, #8
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a30:	463b      	mov	r3, r7
 8000a32:	2200      	movs	r2, #0
 8000a34:	601a      	str	r2, [r3, #0]
 8000a36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a38:	4b1e      	ldr	r3, [pc, #120]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a3a:	4a1f      	ldr	r2, [pc, #124]	; (8000ab8 <MX_TIM1_Init+0x9c>)
 8000a3c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000a3e:	4b1d      	ldr	r3, [pc, #116]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a44:	4b1b      	ldr	r3, [pc, #108]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000a4a:	4b1a      	ldr	r3, [pc, #104]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000a50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a52:	4b18      	ldr	r3, [pc, #96]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a58:	4b16      	ldr	r3, [pc, #88]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a5e:	4b15      	ldr	r3, [pc, #84]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a64:	4813      	ldr	r0, [pc, #76]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a66:	f005 ff70 	bl	800694a <HAL_TIM_Base_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000a70:	f000 fa44 	bl	8000efc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a7a:	f107 0308 	add.w	r3, r7, #8
 8000a7e:	4619      	mov	r1, r3
 8000a80:	480c      	ldr	r0, [pc, #48]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a82:	f006 f929 	bl	8006cd8 <HAL_TIM_ConfigClockSource>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000a8c:	f000 fa36 	bl	8000efc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a90:	2300      	movs	r3, #0
 8000a92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a94:	2300      	movs	r3, #0
 8000a96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a98:	463b      	mov	r3, r7
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4805      	ldr	r0, [pc, #20]	; (8000ab4 <MX_TIM1_Init+0x98>)
 8000a9e:	f006 fb45 	bl	800712c <HAL_TIMEx_MasterConfigSynchronization>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000aa8:	f000 fa28 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000aac:	bf00      	nop
 8000aae:	3718      	adds	r7, #24
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	2000024c 	.word	0x2000024c
 8000ab8:	40010000 	.word	0x40010000

08000abc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000ac0:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <MX_UART5_Init+0x4c>)
 8000ac2:	4a12      	ldr	r2, [pc, #72]	; (8000b0c <MX_UART5_Init+0x50>)
 8000ac4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000ac6:	4b10      	ldr	r3, [pc, #64]	; (8000b08 <MX_UART5_Init+0x4c>)
 8000ac8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000acc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000ace:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <MX_UART5_Init+0x4c>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	; (8000b08 <MX_UART5_Init+0x4c>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000ada:	4b0b      	ldr	r3, [pc, #44]	; (8000b08 <MX_UART5_Init+0x4c>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000ae0:	4b09      	ldr	r3, [pc, #36]	; (8000b08 <MX_UART5_Init+0x4c>)
 8000ae2:	220c      	movs	r2, #12
 8000ae4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ae6:	4b08      	ldr	r3, [pc, #32]	; (8000b08 <MX_UART5_Init+0x4c>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aec:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <MX_UART5_Init+0x4c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000af2:	4805      	ldr	r0, [pc, #20]	; (8000b08 <MX_UART5_Init+0x4c>)
 8000af4:	f006 fbaa 	bl	800724c <HAL_UART_Init>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8000afe:	f000 f9fd 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	20000294 	.word	0x20000294
 8000b0c:	40005000 	.word	0x40005000

08000b10 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b14:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b16:	4a12      	ldr	r2, [pc, #72]	; (8000b60 <MX_USART1_UART_Init+0x50>)
 8000b18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b20:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b22:	4b0e      	ldr	r3, [pc, #56]	; (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b2e:	4b0b      	ldr	r3, [pc, #44]	; (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b34:	4b09      	ldr	r3, [pc, #36]	; (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b36:	220c      	movs	r2, #12
 8000b38:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b3a:	4b08      	ldr	r3, [pc, #32]	; (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b40:	4b06      	ldr	r3, [pc, #24]	; (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b46:	4805      	ldr	r0, [pc, #20]	; (8000b5c <MX_USART1_UART_Init+0x4c>)
 8000b48:	f006 fb80 	bl	800724c <HAL_UART_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b52:	f000 f9d3 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b56:	bf00      	nop
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	200002d8 	.word	0x200002d8
 8000b60:	40011000 	.word	0x40011000

08000b64 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b088      	sub	sp, #32
 8000b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
 8000b78:	615a      	str	r2, [r3, #20]
 8000b7a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000b7c:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <MX_FMC_Init+0x98>)
 8000b7e:	4a20      	ldr	r2, [pc, #128]	; (8000c00 <MX_FMC_Init+0x9c>)
 8000b80:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000b82:	4b1e      	ldr	r3, [pc, #120]	; (8000bfc <MX_FMC_Init+0x98>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000b88:	4b1c      	ldr	r3, [pc, #112]	; (8000bfc <MX_FMC_Init+0x98>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000b8e:	4b1b      	ldr	r3, [pc, #108]	; (8000bfc <MX_FMC_Init+0x98>)
 8000b90:	2204      	movs	r2, #4
 8000b92:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000b94:	4b19      	ldr	r3, [pc, #100]	; (8000bfc <MX_FMC_Init+0x98>)
 8000b96:	2210      	movs	r2, #16
 8000b98:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000b9a:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <MX_FMC_Init+0x98>)
 8000b9c:	2240      	movs	r2, #64	; 0x40
 8000b9e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000ba0:	4b16      	ldr	r3, [pc, #88]	; (8000bfc <MX_FMC_Init+0x98>)
 8000ba2:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000ba6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000ba8:	4b14      	ldr	r3, [pc, #80]	; (8000bfc <MX_FMC_Init+0x98>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000bae:	4b13      	ldr	r3, [pc, #76]	; (8000bfc <MX_FMC_Init+0x98>)
 8000bb0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bb4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000bb6:	4b11      	ldr	r3, [pc, #68]	; (8000bfc <MX_FMC_Init+0x98>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000bbc:	4b0f      	ldr	r3, [pc, #60]	; (8000bfc <MX_FMC_Init+0x98>)
 8000bbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bc2:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000bc8:	2307      	movs	r3, #7
 8000bca:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000bcc:	2304      	movs	r3, #4
 8000bce:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8000bd0:	2307      	movs	r3, #7
 8000bd2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000bd4:	2303      	movs	r3, #3
 8000bd6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	4619      	mov	r1, r3
 8000be4:	4805      	ldr	r0, [pc, #20]	; (8000bfc <MX_FMC_Init+0x98>)
 8000be6:	f005 fdf3 	bl	80067d0 <HAL_SDRAM_Init>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8000bf0:	f000 f984 	bl	8000efc <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000bf4:	bf00      	nop
 8000bf6:	3720      	adds	r7, #32
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	2000031c 	.word	0x2000031c
 8000c00:	a0000140 	.word	0xa0000140

08000c04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08e      	sub	sp, #56	; 0x38
 8000c08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 8000c12:	605a      	str	r2, [r3, #4]
 8000c14:	609a      	str	r2, [r3, #8]
 8000c16:	60da      	str	r2, [r3, #12]
 8000c18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	623b      	str	r3, [r7, #32]
 8000c1e:	4b7b      	ldr	r3, [pc, #492]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	4a7a      	ldr	r2, [pc, #488]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c24:	f043 0304 	orr.w	r3, r3, #4
 8000c28:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2a:	4b78      	ldr	r3, [pc, #480]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	f003 0304 	and.w	r3, r3, #4
 8000c32:	623b      	str	r3, [r7, #32]
 8000c34:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
 8000c3a:	4b74      	ldr	r3, [pc, #464]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	4a73      	ldr	r2, [pc, #460]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c40:	f043 0320 	orr.w	r3, r3, #32
 8000c44:	6313      	str	r3, [r2, #48]	; 0x30
 8000c46:	4b71      	ldr	r3, [pc, #452]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	f003 0320 	and.w	r3, r3, #32
 8000c4e:	61fb      	str	r3, [r7, #28]
 8000c50:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	61bb      	str	r3, [r7, #24]
 8000c56:	4b6d      	ldr	r3, [pc, #436]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5a:	4a6c      	ldr	r2, [pc, #432]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c60:	6313      	str	r3, [r2, #48]	; 0x30
 8000c62:	4b6a      	ldr	r3, [pc, #424]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c6a:	61bb      	str	r3, [r7, #24]
 8000c6c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	617b      	str	r3, [r7, #20]
 8000c72:	4b66      	ldr	r3, [pc, #408]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c76:	4a65      	ldr	r2, [pc, #404]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c78:	f043 0301 	orr.w	r3, r3, #1
 8000c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7e:	4b63      	ldr	r3, [pc, #396]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	617b      	str	r3, [r7, #20]
 8000c88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	4b5f      	ldr	r3, [pc, #380]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	4a5e      	ldr	r2, [pc, #376]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c94:	f043 0302 	orr.w	r3, r3, #2
 8000c98:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9a:	4b5c      	ldr	r3, [pc, #368]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	f003 0302 	and.w	r3, r3, #2
 8000ca2:	613b      	str	r3, [r7, #16]
 8000ca4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	4b58      	ldr	r3, [pc, #352]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4a57      	ldr	r2, [pc, #348]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000cb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4b55      	ldr	r3, [pc, #340]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	4b51      	ldr	r3, [pc, #324]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	4a50      	ldr	r2, [pc, #320]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000ccc:	f043 0310 	orr.w	r3, r3, #16
 8000cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd2:	4b4e      	ldr	r3, [pc, #312]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	f003 0310 	and.w	r3, r3, #16
 8000cda:	60bb      	str	r3, [r7, #8]
 8000cdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	607b      	str	r3, [r7, #4]
 8000ce2:	4b4a      	ldr	r3, [pc, #296]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a49      	ldr	r2, [pc, #292]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000ce8:	f043 0308 	orr.w	r3, r3, #8
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4b47      	ldr	r3, [pc, #284]	; (8000e0c <MX_GPIO_Init+0x208>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0308 	and.w	r3, r3, #8
 8000cf6:	607b      	str	r3, [r7, #4]
 8000cf8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2116      	movs	r1, #22
 8000cfe:	4844      	ldr	r0, [pc, #272]	; (8000e10 <MX_GPIO_Init+0x20c>)
 8000d00:	f002 fc98 	bl	8003634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2180      	movs	r1, #128	; 0x80
 8000d08:	4842      	ldr	r0, [pc, #264]	; (8000e14 <MX_GPIO_Init+0x210>)
 8000d0a:	f002 fc93 	bl	8003634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000d14:	4840      	ldr	r0, [pc, #256]	; (8000e18 <MX_GPIO_Init+0x214>)
 8000d16:	f002 fc8d 	bl	8003634 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000d20:	483e      	ldr	r0, [pc, #248]	; (8000e1c <MX_GPIO_Init+0x218>)
 8000d22:	f002 fc87 	bl	8003634 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000d26:	2316      	movs	r3, #22
 8000d28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2300      	movs	r3, #0
 8000d34:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4834      	ldr	r0, [pc, #208]	; (8000e10 <MX_GPIO_Init+0x20c>)
 8000d3e:	f002 facd 	bl	80032dc <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000d42:	f248 0307 	movw	r3, #32775	; 0x8007
 8000d46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d48:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d52:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d56:	4619      	mov	r1, r3
 8000d58:	482e      	ldr	r0, [pc, #184]	; (8000e14 <MX_GPIO_Init+0x210>)
 8000d5a:	f002 fabf 	bl	80032dc <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000d5e:	2380      	movs	r3, #128	; 0x80
 8000d60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d62:	2301      	movs	r3, #1
 8000d64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d66:	2300      	movs	r3, #0
 8000d68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000d6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d72:	4619      	mov	r1, r3
 8000d74:	4827      	ldr	r0, [pc, #156]	; (8000e14 <MX_GPIO_Init+0x210>)
 8000d76:	f002 fab1 	bl	80032dc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000d7a:	2320      	movs	r3, #32
 8000d7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000d7e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000d82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000d88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	4820      	ldr	r0, [pc, #128]	; (8000e10 <MX_GPIO_Init+0x20c>)
 8000d90:	f002 faa4 	bl	80032dc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000d94:	2304      	movs	r3, #4
 8000d96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000da0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000da4:	4619      	mov	r1, r3
 8000da6:	481e      	ldr	r0, [pc, #120]	; (8000e20 <MX_GPIO_Init+0x21c>)
 8000da8:	f002 fa98 	bl	80032dc <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000dac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db2:	2300      	movs	r3, #0
 8000db4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000dba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4815      	ldr	r0, [pc, #84]	; (8000e18 <MX_GPIO_Init+0x214>)
 8000dc2:	f002 fa8b 	bl	80032dc <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000dc6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000dca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ddc:	4619      	mov	r1, r3
 8000dde:	480e      	ldr	r0, [pc, #56]	; (8000e18 <MX_GPIO_Init+0x214>)
 8000de0:	f002 fa7c 	bl	80032dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000de4:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000de8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2300      	movs	r3, #0
 8000df4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000df6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4807      	ldr	r0, [pc, #28]	; (8000e1c <MX_GPIO_Init+0x218>)
 8000dfe:	f002 fa6d 	bl	80032dc <HAL_GPIO_Init>

}
 8000e02:	bf00      	nop
 8000e04:	3738      	adds	r7, #56	; 0x38
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40023800 	.word	0x40023800
 8000e10:	40020800 	.word	0x40020800
 8000e14:	40020000 	.word	0x40020000
 8000e18:	40020c00 	.word	0x40020c00
 8000e1c:	40021800 	.word	0x40021800
 8000e20:	40020400 	.word	0x40020400

08000e24 <__io_putchar>:
int __io_putchar(int ch)

#else
int fputc(int ch, FILE *f)
#endif
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000e2c:	1d39      	adds	r1, r7, #4
 8000e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e32:	2201      	movs	r2, #1
 8000e34:	4803      	ldr	r0, [pc, #12]	; (8000e44 <__io_putchar+0x20>)
 8000e36:	f006 fa56 	bl	80072e6 <HAL_UART_Transmit>
	return ch;
 8000e3a:	687b      	ldr	r3, [r7, #4]
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3708      	adds	r7, #8
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	200002d8 	.word	0x200002d8

08000e48 <go_to_application>:

static void go_to_application (void){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
	printf("Gonna Jump to Application ...\n");
 8000e4e:	481c      	ldr	r0, [pc, #112]	; (8000ec0 <go_to_application+0x78>)
 8000e50:	f00a fbb0 	bl	800b5b4 <puts>
	HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e5a:	481a      	ldr	r0, [pc, #104]	; (8000ec4 <go_to_application+0x7c>)
 8000e5c:	f002 fbea 	bl	8003634 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e60:	b672      	cpsid	i
}
 8000e62:	bf00      	nop

	/* Disable all interrupts */
	__disable_irq();

	/* Disable Systick timer */
	SysTick->CTRL = 0;
 8000e64:	4b18      	ldr	r3, [pc, #96]	; (8000ec8 <go_to_application+0x80>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]

	/* Set the clock to the default state */
	HAL_RCC_DeInit();
 8000e6a:	f005 fbb9 	bl	80065e0 <HAL_RCC_DeInit>

	/* Clear Interrupt Enable Register & Interrupt Pending Register */
	for (uint8_t i = 0; i < (MCU_IRQS + 31u) / 32; i++)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	73fb      	strb	r3, [r7, #15]
 8000e72:	e010      	b.n	8000e96 <go_to_application+0x4e>
	{
		NVIC->ICER[i]=0xFFFFFFFF;
 8000e74:	4a15      	ldr	r2, [pc, #84]	; (8000ecc <go_to_application+0x84>)
 8000e76:	7bfb      	ldrb	r3, [r7, #15]
 8000e78:	3320      	adds	r3, #32
 8000e7a:	f04f 31ff 	mov.w	r1, #4294967295
 8000e7e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		NVIC->ICPR[i]=0xFFFFFFFF;
 8000e82:	4a12      	ldr	r2, [pc, #72]	; (8000ecc <go_to_application+0x84>)
 8000e84:	7bfb      	ldrb	r3, [r7, #15]
 8000e86:	3360      	adds	r3, #96	; 0x60
 8000e88:	f04f 31ff 	mov.w	r1, #4294967295
 8000e8c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint8_t i = 0; i < (MCU_IRQS + 31u) / 32; i++)
 8000e90:	7bfb      	ldrb	r3, [r7, #15]
 8000e92:	3301      	adds	r3, #1
 8000e94:	73fb      	strb	r3, [r7, #15]
 8000e96:	7bfb      	ldrb	r3, [r7, #15]
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d9eb      	bls.n	8000e74 <go_to_application+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
 8000e9c:	b662      	cpsie	i
}
 8000e9e:	bf00      	nop
	}

	/* Re-enable all interrupts */
	__enable_irq();

	void (*app_reset_handler) (void) = (void*) (*(volatile uint32_t *) (OTA_APP_FLASH_ADDR + 4));
 8000ea0:	4b0b      	ldr	r3, [pc, #44]	; (8000ed0 <go_to_application+0x88>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	60bb      	str	r3, [r7, #8]

	__set_MSP((*(volatile uint32_t *) (OTA_APP_FLASH_ADDR)));
 8000ea6:	4b0b      	ldr	r3, [pc, #44]	; (8000ed4 <go_to_application+0x8c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f383 8808 	msr	MSP, r3
}
 8000eb2:	bf00      	nop


	app_reset_handler();
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	4798      	blx	r3
}
 8000eb8:	bf00      	nop
 8000eba:	3710      	adds	r7, #16
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	0800c3fc 	.word	0x0800c3fc
 8000ec4:	40021800 	.word	0x40021800
 8000ec8:	e000e010 	.word	0xe000e010
 8000ecc:	e000e100 	.word	0xe000e100
 8000ed0:	08020004 	.word	0x08020004
 8000ed4:	08020000 	.word	0x08020000

08000ed8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a04      	ldr	r2, [pc, #16]	; (8000ef8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d101      	bne.n	8000eee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000eea:	f001 fba9 	bl	8002640 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40001000 	.word	0x40001000

08000efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f00:	b672      	cpsid	i
}
 8000f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f04:	e7fe      	b.n	8000f04 <Error_Handler+0x8>
	...

08000f08 <go_to_ota_app>:
 * @param hurat uart handler receive ota
 * @param backup should back up?
 * @retval None
 */
void go_to_ota_app(UART_HandleTypeDef *huart)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  /*Start the Firmware or Application update */
    printf("Starting Firmware Download!!!\r\n");
 8000f10:	480d      	ldr	r0, [pc, #52]	; (8000f48 <go_to_ota_app+0x40>)
 8000f12:	f00a fb4f 	bl	800b5b4 <puts>
    if( ota_download_and_flash(huart) != OTA_EX_OK )
 8000f16:	6878      	ldr	r0, [r7, #4]
 8000f18:	f000 f81e 	bl	8000f58 <ota_download_and_flash>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d008      	beq.n	8000f34 <go_to_ota_app+0x2c>
    {
      /* Error. Don't process. */
      printf("OTA Update : ERROR!!! HALT!!!\r\n");
 8000f22:	480a      	ldr	r0, [pc, #40]	; (8000f4c <go_to_ota_app+0x44>)
 8000f24:	f00a fb46 	bl	800b5b4 <puts>
      printf("Reboot...\r\n");
 8000f28:	4809      	ldr	r0, [pc, #36]	; (8000f50 <go_to_ota_app+0x48>)
 8000f2a:	f00a fb43 	bl	800b5b4 <puts>
      HAL_NVIC_SystemReset();
 8000f2e:	f001 fcc4 	bl	80028ba <HAL_NVIC_SystemReset>
    {
      /* Reset to load the new application */
      printf("Firmware update is done!!! Rebooting...\r\n");
      HAL_NVIC_SystemReset();
    }
}
 8000f32:	e004      	b.n	8000f3e <go_to_ota_app+0x36>
      printf("Firmware update is done!!! Rebooting...\r\n");
 8000f34:	4807      	ldr	r0, [pc, #28]	; (8000f54 <go_to_ota_app+0x4c>)
 8000f36:	f00a fb3d 	bl	800b5b4 <puts>
      HAL_NVIC_SystemReset();
 8000f3a:	f001 fcbe 	bl	80028ba <HAL_NVIC_SystemReset>
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	0800c41c 	.word	0x0800c41c
 8000f4c:	0800c43c 	.word	0x0800c43c
 8000f50:	0800c45c 	.word	0x0800c45c
 8000f54:	0800c468 	.word	0x0800c468

08000f58 <ota_download_and_flash>:
  * @param huart uart handler
  * @retval ETX_OTA_EX_
  */

OTA_EX_ ota_download_and_flash(UART_HandleTypeDef *huart)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
	OTA_EX_ ret  = OTA_EX_OK;
 8000f60:	2300      	movs	r3, #0
 8000f62:	73fb      	strb	r3, [r7, #15]
	uint16_t    len;

	printf("Waiting for the OTA data\r\n");
 8000f64:	4820      	ldr	r0, [pc, #128]	; (8000fe8 <ota_download_and_flash+0x90>)
 8000f66:	f00a fb25 	bl	800b5b4 <puts>

	/* Reset the variables */
	ota_fw_total_size		= 0u;
 8000f6a:	4b20      	ldr	r3, [pc, #128]	; (8000fec <ota_download_and_flash+0x94>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
	ota_fw_received_size	= 0u;
 8000f70:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <ota_download_and_flash+0x98>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
	ota_fw_crc				= 0u;
 8000f76:	4b1f      	ldr	r3, [pc, #124]	; (8000ff4 <ota_download_and_flash+0x9c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
	ota_state				= OTA_STATE_START;
 8000f7c:	4b1e      	ldr	r3, [pc, #120]	; (8000ff8 <ota_download_and_flash+0xa0>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	701a      	strb	r2, [r3, #0]

	do
	{
		// clear the buffer
		memset(Rx_Buffer, 0, OTA_PACKET_MAX_SIZE);
 8000f82:	f240 4209 	movw	r2, #1033	; 0x409
 8000f86:	2100      	movs	r1, #0
 8000f88:	481c      	ldr	r0, [pc, #112]	; (8000ffc <ota_download_and_flash+0xa4>)
 8000f8a:	f00a f9a5 	bl	800b2d8 <memset>
		len = ota_receive_chunk(huart, Rx_Buffer, OTA_PACKET_MAX_SIZE);
 8000f8e:	f240 4209 	movw	r2, #1033	; 0x409
 8000f92:	491a      	ldr	r1, [pc, #104]	; (8000ffc <ota_download_and_flash+0xa4>)
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f000 f835 	bl	8001004 <ota_receive_chunk>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	81bb      	strh	r3, [r7, #12]

		if (len != 0)
 8000f9e:	89bb      	ldrh	r3, [r7, #12]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d007      	beq.n	8000fb4 <ota_download_and_flash+0x5c>
		{
			ret = ota_process_data(Rx_Buffer, len);
 8000fa4:	89bb      	ldrh	r3, [r7, #12]
 8000fa6:	4619      	mov	r1, r3
 8000fa8:	4814      	ldr	r0, [pc, #80]	; (8000ffc <ota_download_and_flash+0xa4>)
 8000faa:	f000 f90d 	bl	80011c8 <ota_process_data>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	73fb      	strb	r3, [r7, #15]
 8000fb2:	e001      	b.n	8000fb8 <ota_download_and_flash+0x60>
		}
		else
		{
			// didn't received data or received more than expected. break
			ret = OTA_EX_ERR;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	73fb      	strb	r3, [r7, #15]
		}

		// Send ACK or NACK
		if( ret != OTA_EX_OK)
 8000fb8:	7bfb      	ldrb	r3, [r7, #15]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d007      	beq.n	8000fce <ota_download_and_flash+0x76>
		{
			printf("Sending NACK\r\n");
 8000fbe:	4810      	ldr	r0, [pc, #64]	; (8001000 <ota_download_and_flash+0xa8>)
 8000fc0:	f00a faf8 	bl	800b5b4 <puts>
			ota_send_resp(huart, OTA_NACK);
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f000 fd5c 	bl	8001a84 <ota_send_resp>
			break;
 8000fcc:	e007      	b.n	8000fde <ota_download_and_flash+0x86>
		}
		else
		{
			ota_send_resp(huart, OTA_ACK);
 8000fce:	2100      	movs	r1, #0
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f000 fd57 	bl	8001a84 <ota_send_resp>
		}


	}while( ota_state != OTA_STATE_IDLE);
 8000fd6:	4b08      	ldr	r3, [pc, #32]	; (8000ff8 <ota_download_and_flash+0xa0>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1d1      	bne.n	8000f82 <ota_download_and_flash+0x2a>

	return ret;
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	0800c494 	.word	0x0800c494
 8000fec:	20000354 	.word	0x20000354
 8000ff0:	2000035c 	.word	0x2000035c
 8000ff4:	20000358 	.word	0x20000358
 8000ff8:	20000350 	.word	0x20000350
 8000ffc:	20000360 	.word	0x20000360
 8001000:	0800c4b0 	.word	0x0800c4b0

08001004 <ota_receive_chunk>:
  * @param buf buffer to store the received data
  * @param max_len maximum length to receive
  * @retval OTA_EX_
  */
static uint16_t ota_receive_chunk(UART_HandleTypeDef *huart, uint8_t *buf, uint16_t max_len )
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	; 0x28
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	4613      	mov	r3, r2
 8001010:	80fb      	strh	r3, [r7, #6]
	int16_t  ret;
	uint16_t index		  =	0u;
 8001012:	2300      	movs	r3, #0
 8001014:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t data_len;
	uint32_t cal_data_crc = 0u;
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
	uint32_t rec_data_crc = 0u;
 800101a:	2300      	movs	r3, #0
 800101c:	61bb      	str	r3, [r7, #24]

	do
	{
		// Receive SOF byte(1 byte)
		ret = HAL_UART_Receive(huart, &buf[index], 1, HAL_MAX_DELAY);
 800101e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001020:	68ba      	ldr	r2, [r7, #8]
 8001022:	18d1      	adds	r1, r2, r3
 8001024:	f04f 33ff 	mov.w	r3, #4294967295
 8001028:	2201      	movs	r2, #1
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f006 f9ed 	bl	800740a <HAL_UART_Receive>
 8001030:	4603      	mov	r3, r0
 8001032:	84fb      	strh	r3, [r7, #38]	; 0x26
		if( ret != HAL_OK)
 8001034:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001038:	2b00      	cmp	r3, #0
 800103a:	f040 809c 	bne.w	8001176 <ota_receive_chunk+0x172>
		{
			break;
		}

		if (buf[index++] != OTA_SOF)
 800103e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001040:	1c5a      	adds	r2, r3, #1
 8001042:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001044:	461a      	mov	r2, r3
 8001046:	68bb      	ldr	r3, [r7, #8]
 8001048:	4413      	add	r3, r2
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2baa      	cmp	r3, #170	; 0xaa
 800104e:	f040 8094 	bne.w	800117a <ota_receive_chunk+0x176>
			// Not received start of frame
			break;
		}

		// Received the packet type (1 byte)
		ret = HAL_UART_Receive(huart, &buf[index++], 1, HAL_MAX_DELAY);
 8001052:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001054:	1c5a      	adds	r2, r3, #1
 8001056:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001058:	461a      	mov	r2, r3
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	1899      	adds	r1, r3, r2
 800105e:	f04f 33ff 	mov.w	r3, #4294967295
 8001062:	2201      	movs	r2, #1
 8001064:	68f8      	ldr	r0, [r7, #12]
 8001066:	f006 f9d0 	bl	800740a <HAL_UART_Receive>
 800106a:	4603      	mov	r3, r0
 800106c:	84fb      	strh	r3, [r7, #38]	; 0x26
		if ( ret != HAL_OK)
 800106e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001072:	2b00      	cmp	r3, #0
 8001074:	f040 8083 	bne.w	800117e <ota_receive_chunk+0x17a>
			// doesn't received anything
			break;
		}

		// Get the data length (2 byte)
		ret = HAL_UART_Receive(huart, &buf[index], 2, HAL_MAX_DELAY);
 8001078:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800107a:	68ba      	ldr	r2, [r7, #8]
 800107c:	18d1      	adds	r1, r2, r3
 800107e:	f04f 33ff 	mov.w	r3, #4294967295
 8001082:	2202      	movs	r2, #2
 8001084:	68f8      	ldr	r0, [r7, #12]
 8001086:	f006 f9c0 	bl	800740a <HAL_UART_Receive>
 800108a:	4603      	mov	r3, r0
 800108c:	84fb      	strh	r3, [r7, #38]	; 0x26
		if ( ret != HAL_OK)
 800108e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001092:	2b00      	cmp	r3, #0
 8001094:	d175      	bne.n	8001182 <ota_receive_chunk+0x17e>
		{
			// doesn't received anything
			break;
		}
		data_len = *(uint16_t *)&buf[index];
 8001096:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001098:	68ba      	ldr	r2, [r7, #8]
 800109a:	4413      	add	r3, r2
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	82fb      	strh	r3, [r7, #22]
		index += 2u;
 80010a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010a2:	3302      	adds	r3, #2
 80010a4:	84bb      	strh	r3, [r7, #36]	; 0x24

		for(uint16_t i = 0u; i < data_len; i++){
 80010a6:	2300      	movs	r3, #0
 80010a8:	847b      	strh	r3, [r7, #34]	; 0x22
 80010aa:	e014      	b.n	80010d6 <ota_receive_chunk+0xd2>
			ret = HAL_UART_Receive(huart, &buf[index++], 1, HAL_MAX_DELAY);
 80010ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010ae:	1c5a      	adds	r2, r3, #1
 80010b0:	84ba      	strh	r2, [r7, #36]	; 0x24
 80010b2:	461a      	mov	r2, r3
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	1899      	adds	r1, r3, r2
 80010b8:	f04f 33ff 	mov.w	r3, #4294967295
 80010bc:	2201      	movs	r2, #1
 80010be:	68f8      	ldr	r0, [r7, #12]
 80010c0:	f006 f9a3 	bl	800740a <HAL_UART_Receive>
 80010c4:	4603      	mov	r3, r0
 80010c6:	84fb      	strh	r3, [r7, #38]	; 0x26
			if ( ret != HAL_OK)
 80010c8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d107      	bne.n	80010e0 <ota_receive_chunk+0xdc>
		for(uint16_t i = 0u; i < data_len; i++){
 80010d0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80010d2:	3301      	adds	r3, #1
 80010d4:	847b      	strh	r3, [r7, #34]	; 0x22
 80010d6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80010d8:	8afb      	ldrh	r3, [r7, #22]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d3e6      	bcc.n	80010ac <ota_receive_chunk+0xa8>
 80010de:	e000      	b.n	80010e2 <ota_receive_chunk+0xde>
			{
				// doesn't received anything
				break;
 80010e0:	bf00      	nop
			}
		}

		if ( ret != HAL_OK)
 80010e2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d14d      	bne.n	8001186 <ota_receive_chunk+0x182>
			// doesn't received anything
			break;
		}

		// Get the CRC (4 byte)
		ret = HAL_UART_Receive(huart, &buf[index], 4, HAL_MAX_DELAY);
 80010ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010ec:	68ba      	ldr	r2, [r7, #8]
 80010ee:	18d1      	adds	r1, r2, r3
 80010f0:	f04f 33ff 	mov.w	r3, #4294967295
 80010f4:	2204      	movs	r2, #4
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f006 f987 	bl	800740a <HAL_UART_Receive>
 80010fc:	4603      	mov	r3, r0
 80010fe:	84fb      	strh	r3, [r7, #38]	; 0x26
		if ( ret != HAL_OK)
 8001100:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001104:	2b00      	cmp	r3, #0
 8001106:	d140      	bne.n	800118a <ota_receive_chunk+0x186>
		{
			// doesn't received anything
			break;
		}
		rec_data_crc = *(uint32_t *)&buf[index];
 8001108:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800110a:	68ba      	ldr	r2, [r7, #8]
 800110c:	4413      	add	r3, r2
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	61bb      	str	r3, [r7, #24]
		index +=4u;
 8001112:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001114:	3304      	adds	r3, #4
 8001116:	84bb      	strh	r3, [r7, #36]	; 0x24

		// Receive EOF byte (1 byte)
		ret = HAL_UART_Receive(huart, &buf[index], 1, HAL_MAX_DELAY);
 8001118:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	18d1      	adds	r1, r2, r3
 800111e:	f04f 33ff 	mov.w	r3, #4294967295
 8001122:	2201      	movs	r2, #1
 8001124:	68f8      	ldr	r0, [r7, #12]
 8001126:	f006 f970 	bl	800740a <HAL_UART_Receive>
 800112a:	4603      	mov	r3, r0
 800112c:	84fb      	strh	r3, [r7, #38]	; 0x26
		if ( ret != HAL_OK)
 800112e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001132:	2b00      	cmp	r3, #0
 8001134:	d12b      	bne.n	800118e <ota_receive_chunk+0x18a>
		{
			// doesn't received anything
			break;
		}

		if(buf[index++] != OTA_EOF)
 8001136:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001138:	1c5a      	adds	r2, r3, #1
 800113a:	84ba      	strh	r2, [r7, #36]	; 0x24
 800113c:	461a      	mov	r2, r3
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	4413      	add	r3, r2
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2bbb      	cmp	r3, #187	; 0xbb
 8001146:	d002      	beq.n	800114e <ota_receive_chunk+0x14a>
		{
			// NOT received EOF
			ret = OTA_EX_ERR;
 8001148:	2301      	movs	r3, #1
 800114a:	84fb      	strh	r3, [r7, #38]	; 0x26
			break;
 800114c:	e020      	b.n	8001190 <ota_receive_chunk+0x18c>
		}

		//calculate the received data's CRC
		cal_data_crc = ota_calcCRC(&buf[OTA_DATA_STARTBYTES], data_len);
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	3304      	adds	r3, #4
 8001152:	8afa      	ldrh	r2, [r7, #22]
 8001154:	4611      	mov	r1, r2
 8001156:	4618      	mov	r0, r3
 8001158:	f000 fcc0 	bl	8001adc <ota_calcCRC>
 800115c:	61f8      	str	r0, [r7, #28]

		// Verify the CRC
		if( cal_data_crc != rec_data_crc )
 800115e:	69fa      	ldr	r2, [r7, #28]
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	429a      	cmp	r2, r3
 8001164:	d014      	beq.n	8001190 <ota_receive_chunk+0x18c>
		{
			printf("Chunk's CRC mismatch [Calc CRC = 0x%08lX] [Rec CRC = 0x%08lX]\r\n",
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	69f9      	ldr	r1, [r7, #28]
 800116a:	4815      	ldr	r0, [pc, #84]	; (80011c0 <ota_receive_chunk+0x1bc>)
 800116c:	f00a f99c 	bl	800b4a8 <iprintf>
			                                                   cal_data_crc, rec_data_crc );
			ret = OTA_EX_ERR;
 8001170:	2301      	movs	r3, #1
 8001172:	84fb      	strh	r3, [r7, #38]	; 0x26
			break;
 8001174:	e00c      	b.n	8001190 <ota_receive_chunk+0x18c>
			break;
 8001176:	bf00      	nop
 8001178:	e00a      	b.n	8001190 <ota_receive_chunk+0x18c>
			break;
 800117a:	bf00      	nop
 800117c:	e008      	b.n	8001190 <ota_receive_chunk+0x18c>
			break;
 800117e:	bf00      	nop
 8001180:	e006      	b.n	8001190 <ota_receive_chunk+0x18c>
			break;
 8001182:	bf00      	nop
 8001184:	e004      	b.n	8001190 <ota_receive_chunk+0x18c>
			break;
 8001186:	bf00      	nop
 8001188:	e002      	b.n	8001190 <ota_receive_chunk+0x18c>
			break;
 800118a:	bf00      	nop
 800118c:	e000      	b.n	8001190 <ota_receive_chunk+0x18c>
			break;
 800118e:	bf00      	nop
		}

	}while(false);

	if( ret != HAL_OK )
 8001190:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <ota_receive_chunk+0x198>
	{
		//clear the index if error
		index = 0u;
 8001198:	2300      	movs	r3, #0
 800119a:	84bb      	strh	r3, [r7, #36]	; 0x24
	}

	if( index > max_len )
 800119c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	429a      	cmp	r2, r3
 80011a2:	d907      	bls.n	80011b4 <ota_receive_chunk+0x1b0>
	{
		printf("Received more data than expected. Expected = %d, Received = %d\r\n",
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80011a8:	4619      	mov	r1, r3
 80011aa:	4806      	ldr	r0, [pc, #24]	; (80011c4 <ota_receive_chunk+0x1c0>)
 80011ac:	f00a f97c 	bl	800b4a8 <iprintf>
															  	  max_len, index );
		index = 0u;
 80011b0:	2300      	movs	r3, #0
 80011b2:	84bb      	strh	r3, [r7, #36]	; 0x24
	}

	return index;
 80011b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3728      	adds	r7, #40	; 0x28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	0800c4c0 	.word	0x0800c4c0
 80011c4:	0800c500 	.word	0x0800c500

080011c8 <ota_process_data>:
  * @param buf buffer to store the received data
  * @param max_len maximum length to receive
  * @retval OTA_EX_
  */
static OTA_EX_ ota_process_data( uint8_t *buf, uint16_t len )
{
 80011c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011ca:	b097      	sub	sp, #92	; 0x5c
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	460b      	mov	r3, r1
 80011d2:	807b      	strh	r3, [r7, #2]
	OTA_EX_ ret = OTA_EX_ERR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	do
	{
		if( (buf== NULL) || (len == 0u))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	f000 8154 	beq.w	800148a <ota_process_data+0x2c2>
 80011e2:	887b      	ldrh	r3, [r7, #2]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	f000 8150 	beq.w	800148a <ota_process_data+0x2c2>
		{
			break;
		}

		//Check OTA Abort Command
		OTA_COMMAND_ *cmd = (OTA_COMMAND_ *)buf;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	653b      	str	r3, [r7, #80]	; 0x50
		if (cmd->packet_type == OTA_PACKET_TYPE_CMD){
 80011ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80011f0:	785b      	ldrb	r3, [r3, #1]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d104      	bne.n	8001200 <ota_process_data+0x38>
			if(cmd->cmd == OTA_CMD_ABORT){
 80011f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80011f8:	791b      	ldrb	r3, [r3, #4]
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	f000 8147 	beq.w	800148e <ota_process_data+0x2c6>
				// received OTA Abort Command stop process
				break;
			}
		}

		switch (ota_state)
 8001200:	4bac      	ldr	r3, [pc, #688]	; (80014b4 <ota_process_data+0x2ec>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b04      	cmp	r3, #4
 8001206:	f200 813c 	bhi.w	8001482 <ota_process_data+0x2ba>
 800120a:	a201      	add	r2, pc, #4	; (adr r2, 8001210 <ota_process_data+0x48>)
 800120c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001210:	08001225 	.word	0x08001225
 8001214:	08001233 	.word	0x08001233
 8001218:	0800125f 	.word	0x0800125f
 800121c:	0800129b 	.word	0x0800129b
 8001220:	080013cf 	.word	0x080013cf
		{
			case OTA_STATE_IDLE:
			{
				printf("OTA_STATE_IDLE....\r\n");
 8001224:	48a4      	ldr	r0, [pc, #656]	; (80014b8 <ota_process_data+0x2f0>)
 8001226:	f00a f9c5 	bl	800b5b4 <puts>
				ret = OTA_EX_OK;
 800122a:	2300      	movs	r3, #0
 800122c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			break;
 8001230:	e13a      	b.n	80014a8 <ota_process_data+0x2e0>

			case OTA_STATE_START:
			{
				OTA_COMMAND_ *cmd = (OTA_COMMAND_*)buf;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	63bb      	str	r3, [r7, #56]	; 0x38
				if( cmd->packet_type == OTA_PACKET_TYPE_CMD )
 8001236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001238:	785b      	ldrb	r3, [r3, #1]
 800123a:	2b00      	cmp	r3, #0
 800123c:	f040 8129 	bne.w	8001492 <ota_process_data+0x2ca>
				{
					if( cmd->cmd == OTA_CMD_START)
 8001240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001242:	791b      	ldrb	r3, [r3, #4]
 8001244:	2b00      	cmp	r3, #0
 8001246:	f040 8124 	bne.w	8001492 <ota_process_data+0x2ca>
					{
						printf("Received OTA Start command\r\n");
 800124a:	489c      	ldr	r0, [pc, #624]	; (80014bc <ota_process_data+0x2f4>)
 800124c:	f00a f9b2 	bl	800b5b4 <puts>
						ota_state = OTA_STATE_HEADER;
 8001250:	4b98      	ldr	r3, [pc, #608]	; (80014b4 <ota_process_data+0x2ec>)
 8001252:	2202      	movs	r2, #2
 8001254:	701a      	strb	r2, [r3, #0]
						ret = OTA_EX_OK;
 8001256:	2300      	movs	r3, #0
 8001258:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					}
				}
			}
			break;
 800125c:	e119      	b.n	8001492 <ota_process_data+0x2ca>

			case OTA_STATE_HEADER:
			{
				OTA_HEADER_ *header = (OTA_HEADER_ *)buf;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	63fb      	str	r3, [r7, #60]	; 0x3c

				if( header->packet_type == OTA_PACKET_TYPE_HEADER )
 8001262:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001264:	785b      	ldrb	r3, [r3, #1]
 8001266:	2b02      	cmp	r3, #2
 8001268:	f040 8115 	bne.w	8001496 <ota_process_data+0x2ce>
				{
					ota_fw_total_size = header->meta_data.package_size;
 800126c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	4a93      	ldr	r2, [pc, #588]	; (80014c0 <ota_process_data+0x2f8>)
 8001272:	6013      	str	r3, [r2, #0]
					ota_fw_crc 		  = header->meta_data.package_crc;
 8001274:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	4a92      	ldr	r2, [pc, #584]	; (80014c4 <ota_process_data+0x2fc>)
 800127a:	6013      	str	r3, [r2, #0]
					printf("Received OTA Header. FW size = %ld, FW crc = [0x%08lX]\r\n",
 800127c:	4b90      	ldr	r3, [pc, #576]	; (80014c0 <ota_process_data+0x2f8>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a90      	ldr	r2, [pc, #576]	; (80014c4 <ota_process_data+0x2fc>)
 8001282:	6812      	ldr	r2, [r2, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	4890      	ldr	r0, [pc, #576]	; (80014c8 <ota_process_data+0x300>)
 8001288:	f00a f90e 	bl	800b4a8 <iprintf>
													ota_fw_total_size, ota_fw_crc);

					ota_state = OTA_STATE_DATA;
 800128c:	4b89      	ldr	r3, [pc, #548]	; (80014b4 <ota_process_data+0x2ec>)
 800128e:	2203      	movs	r2, #3
 8001290:	701a      	strb	r2, [r3, #0]
					ret = OTA_EX_OK;
 8001292:	2300      	movs	r3, #0
 8001294:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

				}
			}
			break;
 8001298:	e0fd      	b.n	8001496 <ota_process_data+0x2ce>

			case OTA_STATE_DATA:
			{
				OTA_DATA_	 		*data 	 = (OTA_DATA_ *)buf;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	647b      	str	r3, [r7, #68]	; 0x44
				uint16_t			data_len = data->data_len;
 800129e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012a0:	789a      	ldrb	r2, [r3, #2]
 80012a2:	78db      	ldrb	r3, [r3, #3]
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	4313      	orrs	r3, r2
 80012a8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
				HAL_StatusTypeDef	ex		 = HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41

				if( data->packet_type == OTA_PACKET_TYPE_DATA ){
 80012b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80012b4:	785b      	ldrb	r3, [r3, #1]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	f040 80ef 	bne.w	800149a <ota_process_data+0x2d2>

					bool is_first_block = false;
 80012bc:	2300      	movs	r3, #0
 80012be:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

					if( ota_fw_received_size == 0){
 80012c2:	4b82      	ldr	r3, [pc, #520]	; (80014cc <ota_process_data+0x304>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d15a      	bne.n	8001380 <ota_process_data+0x1b8>
						// This is the first block
						is_first_block = true;
 80012ca:	2301      	movs	r3, #1
 80012cc:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

						/* Read the configuration */
						OTA_GNRL_CFG_ cfg;
						memcpy(&cfg, cfg_flash, sizeof(OTA_GNRL_CFG_));
 80012d0:	4b7f      	ldr	r3, [pc, #508]	; (80014d0 <ota_process_data+0x308>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	461c      	mov	r4, r3
 80012d6:	f107 0608 	add.w	r6, r7, #8
 80012da:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 80012de:	4635      	mov	r5, r6
 80012e0:	4623      	mov	r3, r4
 80012e2:	6818      	ldr	r0, [r3, #0]
 80012e4:	6859      	ldr	r1, [r3, #4]
 80012e6:	689a      	ldr	r2, [r3, #8]
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80012ec:	3410      	adds	r4, #16
 80012ee:	3610      	adds	r6, #16
 80012f0:	4564      	cmp	r4, ip
 80012f2:	d1f4      	bne.n	80012de <ota_process_data+0x116>

						cfg.backup_table.is_this_slot_not_valid = 1u;
 80012f4:	2301      	movs	r3, #1
 80012f6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
						cfg.backup_table.is_this_slot_active 	= 0u;
 80012fa:	2300      	movs	r3, #0
 80012fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
						/* write back the updated config */
			            ret = write_cfg_to_flash( &cfg );
 8001300:	f107 0308 	add.w	r3, r7, #8
 8001304:	4618      	mov	r0, r3
 8001306:	f000 f97b 	bl	8001600 <write_cfg_to_flash>
 800130a:	4603      	mov	r3, r0
 800130c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			            if( ret != OTA_EX_OK )
 8001310:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001314:	2b00      	cmp	r3, #0
 8001316:	f040 80c2 	bne.w	800149e <ota_process_data+0x2d6>
			            {
			              break;
			            }

						if( cfg.reboot_cause == OTA_UPDATE_APP)
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	f1b3 3fcd 	cmp.w	r3, #3452816845	; 0xcdcdcdcd
 8001320:	d112      	bne.n	8001348 <ota_process_data+0x180>
						{
							printf("Backing up from previous FW version\r\n");
 8001322:	486c      	ldr	r0, [pc, #432]	; (80014d4 <ota_process_data+0x30c>)
 8001324:	f00a f946 	bl	800b5b4 <puts>
							ex = backup_old_version();
 8001328:	f000 fa66 	bl	80017f8 <backup_old_version>
 800132c:	4603      	mov	r3, r0
 800132e:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41

							if (ex != HAL_OK){
 8001332:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <ota_process_data+0x17a>
								printf("Unsuccessful Backup \r\n");
 800133a:	4867      	ldr	r0, [pc, #412]	; (80014d8 <ota_process_data+0x310>)
 800133c:	f00a f93a 	bl	800b5b4 <puts>
								break;
 8001340:	e0b2      	b.n	80014a8 <ota_process_data+0x2e0>
							}
							printf("Done!!!\r\n");
 8001342:	4866      	ldr	r0, [pc, #408]	; (80014dc <ota_process_data+0x314>)
 8001344:	f00a f936 	bl	800b5b4 <puts>
						}

						cfg.backup_table.fw_crc 				= cfg.app_table.fw_crc;
 8001348:	f8d7 3012 	ldr.w	r3, [r7, #18]
 800134c:	62bb      	str	r3, [r7, #40]	; 0x28
						cfg.backup_table.fw_size				= cfg.app_table.fw_size;
 800134e:	f8d7 300e 	ldr.w	r3, [r7, #14]
 8001352:	627b      	str	r3, [r7, #36]	; 0x24
						cfg.backup_table.is_this_slot_active 	= 1u;
 8001354:	2301      	movs	r3, #1
 8001356:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
						cfg.backup_table.is_this_slot_not_valid = 0u;
 800135a:	2300      	movs	r3, #0
 800135c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

						/* Reboot cause set to LOAD_PREV_APP so that if an error occurs*/
						cfg.reboot_cause = OTA_LOAD_PREV_APP;
 8001360:	f04f 33ef 	mov.w	r3, #4025479151	; 0xefefefef
 8001364:	60bb      	str	r3, [r7, #8]

						/* write back the updated configuration */
			            ret = write_cfg_to_flash( &cfg );
 8001366:	f107 0308 	add.w	r3, r7, #8
 800136a:	4618      	mov	r0, r3
 800136c:	f000 f948 	bl	8001600 <write_cfg_to_flash>
 8001370:	4603      	mov	r3, r0
 8001372:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			            if( ret != OTA_EX_OK )
 8001376:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800137a:	2b00      	cmp	r3, #0
 800137c:	f040 8091 	bne.w	80014a2 <ota_process_data+0x2da>
			            }

					}

					/* Write the chunk to the Flash */
					ex = write_data_to_flash(buf+4, data_len, is_first_block);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3304      	adds	r3, #4
 8001384:	f8b7 1042 	ldrh.w	r1, [r7, #66]	; 0x42
 8001388:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 800138c:	4618      	mov	r0, r3
 800138e:	f000 f8b3 	bl	80014f8 <write_data_to_flash>
 8001392:	4603      	mov	r3, r0
 8001394:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
					if( ex == HAL_OK)
 8001398:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 800139c:	2b00      	cmp	r3, #0
 800139e:	d17c      	bne.n	800149a <ota_process_data+0x2d2>
					{
						printf("[%ld/%ld]\r\n", ota_fw_received_size/OTA_DATA_MAX_SIZE,
 80013a0:	4b4a      	ldr	r3, [pc, #296]	; (80014cc <ota_process_data+0x304>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	0a99      	lsrs	r1, r3, #10
 80013a6:	4b46      	ldr	r3, [pc, #280]	; (80014c0 <ota_process_data+0x2f8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	0a9b      	lsrs	r3, r3, #10
 80013ac:	461a      	mov	r2, r3
 80013ae:	484c      	ldr	r0, [pc, #304]	; (80014e0 <ota_process_data+0x318>)
 80013b0:	f00a f87a 	bl	800b4a8 <iprintf>
												ota_fw_total_size/OTA_DATA_MAX_SIZE);

						if( ota_fw_received_size >= ota_fw_total_size)
 80013b4:	4b45      	ldr	r3, [pc, #276]	; (80014cc <ota_process_data+0x304>)
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	4b41      	ldr	r3, [pc, #260]	; (80014c0 <ota_process_data+0x2f8>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d302      	bcc.n	80013c6 <ota_process_data+0x1fe>
						{
							// receive all data, move to end
							ota_state = OTA_STATE_END;
 80013c0:	4b3c      	ldr	r3, [pc, #240]	; (80014b4 <ota_process_data+0x2ec>)
 80013c2:	2204      	movs	r2, #4
 80013c4:	701a      	strb	r2, [r3, #0]
						}
						ret = OTA_EX_OK;
 80013c6:	2300      	movs	r3, #0
 80013c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					}
				}
			}
			break;
 80013cc:	e065      	b.n	800149a <ota_process_data+0x2d2>

			case OTA_STATE_END:
			{
				OTA_COMMAND_ *cmd = (OTA_COMMAND_ *)buf;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	64fb      	str	r3, [r7, #76]	; 0x4c

				if( cmd->packet_type == OTA_PACKET_TYPE_CMD )
 80013d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013d4:	785b      	ldrb	r3, [r3, #1]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d165      	bne.n	80014a6 <ota_process_data+0x2de>
				{
					if( cmd->cmd )
 80013da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80013dc:	791b      	ldrb	r3, [r3, #4]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d061      	beq.n	80014a6 <ota_process_data+0x2de>
					{
						printf("Received OTA END COMMAND\r\n");
 80013e2:	4840      	ldr	r0, [pc, #256]	; (80014e4 <ota_process_data+0x31c>)
 80013e4:	f00a f8e6 	bl	800b5b4 <puts>

						printf("Validating the received Binary....\r\n");
 80013e8:	483f      	ldr	r0, [pc, #252]	; (80014e8 <ota_process_data+0x320>)
 80013ea:	f00a f8e3 	bl	800b5b4 <puts>

						uint32_t cal_crc = ota_calcCRC((uint8_t *) OTA_APP_FLASH_ADDR
 80013ee:	4b34      	ldr	r3, [pc, #208]	; (80014c0 <ota_process_data+0x2f8>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4619      	mov	r1, r3
 80013f4:	483d      	ldr	r0, [pc, #244]	; (80014ec <ota_process_data+0x324>)
 80013f6:	f000 fb71 	bl	8001adc <ota_calcCRC>
 80013fa:	64b8      	str	r0, [r7, #72]	; 0x48
																, ota_fw_total_size);

						if(cal_crc != ota_fw_crc)
 80013fc:	4b31      	ldr	r3, [pc, #196]	; (80014c4 <ota_process_data+0x2fc>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001402:	429a      	cmp	r2, r3
 8001404:	d007      	beq.n	8001416 <ota_process_data+0x24e>
						{
							printf("ERROR: FW CRC Mismatch: calculated: [0x%08lx] received: [0x%08lx]\r\n",
 8001406:	4b2f      	ldr	r3, [pc, #188]	; (80014c4 <ota_process_data+0x2fc>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	461a      	mov	r2, r3
 800140c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800140e:	4838      	ldr	r0, [pc, #224]	; (80014f0 <ota_process_data+0x328>)
 8001410:	f00a f84a 	bl	800b4a8 <iprintf>
 8001414:	e048      	b.n	80014a8 <ota_process_data+0x2e0>
																			cal_crc, ota_fw_crc);
							break;
						}

						printf("Validated Successfully!\r\n");
 8001416:	4837      	ldr	r0, [pc, #220]	; (80014f4 <ota_process_data+0x32c>)
 8001418:	f00a f8cc 	bl	800b5b4 <puts>


						OTA_GNRL_CFG_ cfg;
						memcpy(&cfg, cfg_flash, sizeof(OTA_GNRL_CFG_));
 800141c:	4b2c      	ldr	r3, [pc, #176]	; (80014d0 <ota_process_data+0x308>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	461c      	mov	r4, r3
 8001422:	f107 0608 	add.w	r6, r7, #8
 8001426:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 800142a:	4635      	mov	r5, r6
 800142c:	4623      	mov	r3, r4
 800142e:	6818      	ldr	r0, [r3, #0]
 8001430:	6859      	ldr	r1, [r3, #4]
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001438:	3410      	adds	r4, #16
 800143a:	3610      	adds	r6, #16
 800143c:	4564      	cmp	r4, ip
 800143e:	d1f4      	bne.n	800142a <ota_process_data+0x262>

						// update information
						cfg.app_table.fw_crc					= cal_crc;
 8001440:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001442:	f8c7 3012 	str.w	r3, [r7, #18]
						cfg.app_table.fw_size					= ota_fw_total_size;
 8001446:	4b1e      	ldr	r3, [pc, #120]	; (80014c0 <ota_process_data+0x2f8>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f8c7 300e 	str.w	r3, [r7, #14]
						cfg.app_table.is_this_slot_not_valid	= 0u;
 800144e:	2300      	movs	r3, #0
 8001450:	733b      	strb	r3, [r7, #12]
						cfg.app_table.is_this_slot_active		= 0u;
 8001452:	2300      	movs	r3, #0
 8001454:	737b      	strb	r3, [r7, #13]

						// update the reboot reason
						cfg.reboot_cause = OTA_NORMAL_BOOT;
 8001456:	f04f 33ab 	mov.w	r3, #2880154539	; 0xabababab
 800145a:	60bb      	str	r3, [r7, #8]

						// Write config to flash
						ret = write_cfg_to_flash( &cfg );
 800145c:	f107 0308 	add.w	r3, r7, #8
 8001460:	4618      	mov	r0, r3
 8001462:	f000 f8cd 	bl	8001600 <write_cfg_to_flash>
 8001466:	4603      	mov	r3, r0
 8001468:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						if( ret == OTA_EX_OK )
 800146c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001470:	2b00      	cmp	r3, #0
 8001472:	d118      	bne.n	80014a6 <ota_process_data+0x2de>
						{
							ota_state = OTA_STATE_IDLE;
 8001474:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <ota_process_data+0x2ec>)
 8001476:	2200      	movs	r2, #0
 8001478:	701a      	strb	r2, [r3, #0]
							ret = OTA_EX_OK;
 800147a:	2300      	movs	r3, #0
 800147c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						}
					}
				}
			}
			break;
 8001480:	e011      	b.n	80014a6 <ota_process_data+0x2de>

			default:
			{
				ret = OTA_EX_ERR;
 8001482:	2301      	movs	r3, #1
 8001484:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			break;
 8001488:	e00e      	b.n	80014a8 <ota_process_data+0x2e0>
		};
 800148a:	bf00      	nop
 800148c:	e00c      	b.n	80014a8 <ota_process_data+0x2e0>
				break;
 800148e:	bf00      	nop
 8001490:	e00a      	b.n	80014a8 <ota_process_data+0x2e0>
			break;
 8001492:	bf00      	nop
 8001494:	e008      	b.n	80014a8 <ota_process_data+0x2e0>
			break;
 8001496:	bf00      	nop
 8001498:	e006      	b.n	80014a8 <ota_process_data+0x2e0>
			break;
 800149a:	bf00      	nop
 800149c:	e004      	b.n	80014a8 <ota_process_data+0x2e0>
			              break;
 800149e:	bf00      	nop
 80014a0:	e002      	b.n	80014a8 <ota_process_data+0x2e0>
			              break;
 80014a2:	bf00      	nop
 80014a4:	e000      	b.n	80014a8 <ota_process_data+0x2e0>
			break;
 80014a6:	bf00      	nop
	}while(false);

	return ret;
 80014a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	375c      	adds	r7, #92	; 0x5c
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014b4:	20000350 	.word	0x20000350
 80014b8:	0800c544 	.word	0x0800c544
 80014bc:	0800c558 	.word	0x0800c558
 80014c0:	20000354 	.word	0x20000354
 80014c4:	20000358 	.word	0x20000358
 80014c8:	0800c574 	.word	0x0800c574
 80014cc:	2000035c 	.word	0x2000035c
 80014d0:	20000000 	.word	0x20000000
 80014d4:	0800c5b0 	.word	0x0800c5b0
 80014d8:	0800c5d8 	.word	0x0800c5d8
 80014dc:	0800c5f0 	.word	0x0800c5f0
 80014e0:	0800c5fc 	.word	0x0800c5fc
 80014e4:	0800c608 	.word	0x0800c608
 80014e8:	0800c624 	.word	0x0800c624
 80014ec:	08020000 	.word	0x08020000
 80014f0:	0800c648 	.word	0x0800c648
 80014f4:	0800c68c 	.word	0x0800c68c

080014f8 <write_data_to_flash>:
 * @retval HAL_StatusTypeDef
 */
static HAL_StatusTypeDef write_data_to_flash(uint8_t *data,
											uint32_t data_len,
											bool is_first_block)
{
 80014f8:	b5b0      	push	{r4, r5, r7, lr}
 80014fa:	b08e      	sub	sp, #56	; 0x38
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	4613      	mov	r3, r2
 8001504:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	do
	{
		// Unlock Flash
		ret = HAL_FLASH_Unlock();
 800150c:	f001 fc34 	bl	8002d78 <HAL_FLASH_Unlock>
 8001510:	4603      	mov	r3, r0
 8001512:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if ( ret != HAL_OK )
 8001516:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800151a:	2b00      	cmp	r3, #0
 800151c:	d15d      	bne.n	80015da <write_data_to_flash+0xe2>
		{
			break;
		}

		// Erase Only on First Block
		if( is_first_block )
 800151e:	79fb      	ldrb	r3, [r7, #7]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d01f      	beq.n	8001564 <write_data_to_flash+0x6c>
		{
			printf("Erasing The Slot Flash memory....\r\n");
 8001524:	4831      	ldr	r0, [pc, #196]	; (80015ec <write_data_to_flash+0xf4>)
 8001526:	f00a f845 	bl	800b5b4 <puts>
			// Erase The Flash
			FLASH_EraseInitTypeDef EraseInitStruct;
			uint32_t SectorError;

			EraseInitStruct.TypeErase			= FLASH_TYPEERASE_SECTORS;
 800152a:	2300      	movs	r3, #0
 800152c:	61bb      	str	r3, [r7, #24]
			EraseInitStruct.Sector				= OTA_APP_SECTOR;
 800152e:	2305      	movs	r3, #5
 8001530:	623b      	str	r3, [r7, #32]
			EraseInitStruct.NbSectors			= OTA_APP_NB_SECTOR;
 8001532:	2307      	movs	r3, #7
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
			EraseInitStruct.VoltageRange		= FLASH_VOLTAGE_RANGE_3;
 8001536:	2302      	movs	r3, #2
 8001538:	62bb      	str	r3, [r7, #40]	; 0x28

			ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800153a:	f107 0214 	add.w	r2, r7, #20
 800153e:	f107 0318 	add.w	r3, r7, #24
 8001542:	4611      	mov	r1, r2
 8001544:	4618      	mov	r0, r3
 8001546:	f001 fd89 	bl	800305c <HAL_FLASHEx_Erase>
 800154a:	4603      	mov	r3, r0
 800154c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			if( ret != HAL_OK ){
 8001550:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001554:	2b00      	cmp	r3, #0
 8001556:	d005      	beq.n	8001564 <write_data_to_flash+0x6c>
				printf("Flash Erase Error On Sector 0x%08lx\r\n",SectorError);
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	4619      	mov	r1, r3
 800155c:	4824      	ldr	r0, [pc, #144]	; (80015f0 <write_data_to_flash+0xf8>)
 800155e:	f009 ffa3 	bl	800b4a8 <iprintf>
 8001562:	e03d      	b.n	80015e0 <write_data_to_flash+0xe8>
				break;
			}
		}

		uint32_t flash_addr = OTA_APP_FLASH_ADDR;
 8001564:	4b23      	ldr	r3, [pc, #140]	; (80015f4 <write_data_to_flash+0xfc>)
 8001566:	62fb      	str	r3, [r7, #44]	; 0x2c

		for( int i = 0; i < data_len; i++)
 8001568:	2300      	movs	r3, #0
 800156a:	633b      	str	r3, [r7, #48]	; 0x30
 800156c:	e024      	b.n	80015b8 <write_data_to_flash+0xc0>
		{
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 800156e:	4b22      	ldr	r3, [pc, #136]	; (80015f8 <write_data_to_flash+0x100>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001574:	18d1      	adds	r1, r2, r3
									(flash_addr + ota_fw_received_size),
									data[i]);
 8001576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001578:	68fa      	ldr	r2, [r7, #12]
 800157a:	4413      	add	r3, r2
 800157c:	781b      	ldrb	r3, [r3, #0]
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2200      	movs	r2, #0
 8001582:	461c      	mov	r4, r3
 8001584:	4615      	mov	r5, r2
 8001586:	4622      	mov	r2, r4
 8001588:	462b      	mov	r3, r5
 800158a:	2000      	movs	r0, #0
 800158c:	f001 fba0 	bl	8002cd0 <HAL_FLASH_Program>
 8001590:	4603      	mov	r3, r0
 8001592:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			if ( ret == HAL_OK )
 8001596:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800159a:	2b00      	cmp	r3, #0
 800159c:	d105      	bne.n	80015aa <write_data_to_flash+0xb2>
			{
				//update the data count
				ota_fw_received_size +=1;
 800159e:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <write_data_to_flash+0x100>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	3301      	adds	r3, #1
 80015a4:	4a14      	ldr	r2, [pc, #80]	; (80015f8 <write_data_to_flash+0x100>)
 80015a6:	6013      	str	r3, [r2, #0]
 80015a8:	e003      	b.n	80015b2 <write_data_to_flash+0xba>
			}
			else
			{
				printf("Flash Write Error\r\n");
 80015aa:	4814      	ldr	r0, [pc, #80]	; (80015fc <write_data_to_flash+0x104>)
 80015ac:	f00a f802 	bl	800b5b4 <puts>
				break;
 80015b0:	e006      	b.n	80015c0 <write_data_to_flash+0xc8>
		for( int i = 0; i < data_len; i++)
 80015b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015b4:	3301      	adds	r3, #1
 80015b6:	633b      	str	r3, [r7, #48]	; 0x30
 80015b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015ba:	68ba      	ldr	r2, [r7, #8]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d8d6      	bhi.n	800156e <write_data_to_flash+0x76>
			}
		}

		if( ret != HAL_OK )
 80015c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d10a      	bne.n	80015de <write_data_to_flash+0xe6>
			break;
		}


		// Lock Flash
		ret = HAL_FLASH_Lock();
 80015c8:	f001 fbf8 	bl	8002dbc <HAL_FLASH_Lock>
 80015cc:	4603      	mov	r3, r0
 80015ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if( ret != HAL_OK )
 80015d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	e002      	b.n	80015e0 <write_data_to_flash+0xe8>
			break;
 80015da:	bf00      	nop
 80015dc:	e000      	b.n	80015e0 <write_data_to_flash+0xe8>
			break;
 80015de:	bf00      	nop
		{
			break;
		}
	}while(false);

	return ret;
 80015e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3738      	adds	r7, #56	; 0x38
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bdb0      	pop	{r4, r5, r7, pc}
 80015ec:	0800c6a8 	.word	0x0800c6a8
 80015f0:	0800c6cc 	.word	0x0800c6cc
 80015f4:	08020000 	.word	0x08020000
 80015f8:	2000035c 	.word	0x2000035c
 80015fc:	0800c6f4 	.word	0x0800c6f4

08001600 <write_cfg_to_flash>:
  * @brief Write the configuration to flash
  * @param cfg config structure
  * @retval none
  */
static HAL_StatusTypeDef write_cfg_to_flash( OTA_GNRL_CFG_ *cfg )
{
 8001600:	b5b0      	push	{r4, r5, r7, lr}
 8001602:	b08c      	sub	sp, #48	; 0x30
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	do
	{
		if( cfg == NULL )
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d05f      	beq.n	80016d4 <write_cfg_to_flash+0xd4>
		{
			break;
		}

		ret = HAL_FLASH_Unlock();
 8001614:	f001 fbb0 	bl	8002d78 <HAL_FLASH_Unlock>
 8001618:	4603      	mov	r3, r0
 800161a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if( ret != HAL_OK )
 800161e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001622:	2b00      	cmp	r3, #0
 8001624:	d158      	bne.n	80016d8 <write_cfg_to_flash+0xd8>
		{
			break;
		}

		// Check if the FLASH_FLAG_BSY
		FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 8001626:	f04f 30ff 	mov.w	r0, #4294967295
 800162a:	f001 fbd7 	bl	8002ddc <FLASH_WaitForLastOperation>

		// Erase the flash configuration sector
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t SectorError;

		EraseInitStruct.TypeErase		= FLASH_TYPEERASE_SECTORS;
 800162e:	2300      	movs	r3, #0
 8001630:	613b      	str	r3, [r7, #16]
		EraseInitStruct.Sector			= OTA_CFG_SECTOR;
 8001632:	2304      	movs	r3, #4
 8001634:	61bb      	str	r3, [r7, #24]
		EraseInitStruct.NbSectors		= 1u;
 8001636:	2301      	movs	r3, #1
 8001638:	61fb      	str	r3, [r7, #28]
		EraseInitStruct.VoltageRange	= FLASH_VOLTAGE_RANGE_3;
 800163a:	2302      	movs	r3, #2
 800163c:	623b      	str	r3, [r7, #32]

		// clear all flags before you write it to flash
		    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 800163e:	4b2c      	ldr	r3, [pc, #176]	; (80016f0 <write_cfg_to_flash+0xf0>)
 8001640:	2273      	movs	r2, #115	; 0x73
 8001642:	60da      	str	r2, [r3, #12]
		                FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

		ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8001644:	f107 020c 	add.w	r2, r7, #12
 8001648:	f107 0310 	add.w	r3, r7, #16
 800164c:	4611      	mov	r1, r2
 800164e:	4618      	mov	r0, r3
 8001650:	f001 fd04 	bl	800305c <HAL_FLASHEx_Erase>
 8001654:	4603      	mov	r3, r0
 8001656:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if( ret != HAL_OK )
 800165a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800165e:	2b00      	cmp	r3, #0
 8001660:	d13c      	bne.n	80016dc <write_cfg_to_flash+0xdc>
		{
			break;
		}

		// Write the configuration
		uint8_t *data = (uint8_t*) cfg;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	627b      	str	r3, [r7, #36]	; 0x24
		for( uint32_t i = 0u; i<sizeof(OTA_GNRL_CFG_); i++ )
 8001666:	2300      	movs	r3, #0
 8001668:	62bb      	str	r3, [r7, #40]	; 0x28
 800166a:	e01f      	b.n	80016ac <write_cfg_to_flash+0xac>
		{
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 800166c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800166e:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 8001672:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
									OTA_CFG_FLASH_ADDR + i,
									data[i]);
 8001676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800167a:	4413      	add	r3, r2
 800167c:	781b      	ldrb	r3, [r3, #0]
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 800167e:	b2db      	uxtb	r3, r3
 8001680:	2200      	movs	r2, #0
 8001682:	461c      	mov	r4, r3
 8001684:	4615      	mov	r5, r2
 8001686:	4622      	mov	r2, r4
 8001688:	462b      	mov	r3, r5
 800168a:	2000      	movs	r0, #0
 800168c:	f001 fb20 	bl	8002cd0 <HAL_FLASH_Program>
 8001690:	4603      	mov	r3, r0
 8001692:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if( ret != HAL_OK )
 8001696:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <write_cfg_to_flash+0xa6>
			{
				printf("Slot table Flash Write Error\r\n");
 800169e:	4815      	ldr	r0, [pc, #84]	; (80016f4 <write_cfg_to_flash+0xf4>)
 80016a0:	f009 ff88 	bl	800b5b4 <puts>
				break;
 80016a4:	e005      	b.n	80016b2 <write_cfg_to_flash+0xb2>
		for( uint32_t i = 0u; i<sizeof(OTA_GNRL_CFG_); i++ )
 80016a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016a8:	3301      	adds	r3, #1
 80016aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80016ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016ae:	2b2f      	cmp	r3, #47	; 0x2f
 80016b0:	d9dc      	bls.n	800166c <write_cfg_to_flash+0x6c>
			}
		}

	    //Check if the FLASH_FLAG_BSY.
	    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 80016b2:	f04f 30ff 	mov.w	r0, #4294967295
 80016b6:	f001 fb91 	bl	8002ddc <FLASH_WaitForLastOperation>

	    if( ret != HAL_OK )
 80016ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d10e      	bne.n	80016e0 <write_cfg_to_flash+0xe0>
	    {
	      break;
	    }

	    ret = HAL_FLASH_Lock();
 80016c2:	f001 fb7b 	bl	8002dbc <HAL_FLASH_Lock>
 80016c6:	4603      	mov	r3, r0
 80016c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	    if( ret != HAL_OK )
 80016cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	e006      	b.n	80016e2 <write_cfg_to_flash+0xe2>
			break;
 80016d4:	bf00      	nop
 80016d6:	e004      	b.n	80016e2 <write_cfg_to_flash+0xe2>
			break;
 80016d8:	bf00      	nop
 80016da:	e002      	b.n	80016e2 <write_cfg_to_flash+0xe2>
			break;
 80016dc:	bf00      	nop
 80016de:	e000      	b.n	80016e2 <write_cfg_to_flash+0xe2>
	      break;
 80016e0:	bf00      	nop
	    {
	      break;
	    }
	}while(false);

	return ret;
 80016e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3730      	adds	r7, #48	; 0x30
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bdb0      	pop	{r4, r5, r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40023c00 	.word	0x40023c00
 80016f4:	0800c708 	.word	0x0800c708

080016f8 <app_validation>:
 * @brief Validate Current APP in APP SLOT
 * @param none
 * @retval none
 */
void app_validation()
{
 80016f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fa:	b091      	sub	sp, #68	; 0x44
 80016fc:	af00      	add	r7, sp, #0
	bool is_app_updated = false;
 80016fe:	2300      	movs	r3, #0
 8001700:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	HAL_StatusTypeDef ret;

	/* read configuration */
	OTA_GNRL_CFG_ cfg;
	memcpy(&cfg, cfg_flash, sizeof(OTA_GNRL_CFG_));
 8001704:	4b35      	ldr	r3, [pc, #212]	; (80017dc <app_validation+0xe4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	461c      	mov	r4, r3
 800170a:	1d3e      	adds	r6, r7, #4
 800170c:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 8001710:	4635      	mov	r5, r6
 8001712:	4623      	mov	r3, r4
 8001714:	6818      	ldr	r0, [r3, #0]
 8001716:	6859      	ldr	r1, [r3, #4]
 8001718:	689a      	ldr	r2, [r3, #8]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800171e:	3410      	adds	r4, #16
 8001720:	3610      	adds	r6, #16
 8001722:	4564      	cmp	r4, ip
 8001724:	d1f4      	bne.n	8001710 <app_validation+0x18>

	if(cfg.app_table.is_this_slot_active == 0)
 8001726:	7a7b      	ldrb	r3, [r7, #9]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d105      	bne.n	8001738 <app_validation+0x40>
	{
		printf("New Application found!\r\n");
 800172c:	482c      	ldr	r0, [pc, #176]	; (80017e0 <app_validation+0xe8>)
 800172e:	f009 ff41 	bl	800b5b4 <puts>
		is_app_updated = true;
 8001732:	2301      	movs	r3, #1
 8001734:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	}

	// Validating
	printf("Validating...\r\n");
 8001738:	482a      	ldr	r0, [pc, #168]	; (80017e4 <app_validation+0xec>)
 800173a:	f009 ff3b 	bl	800b5b4 <puts>

	FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 800173e:	f04f 30ff 	mov.w	r0, #4294967295
 8001742:	f001 fb4b 	bl	8002ddc <FLASH_WaitForLastOperation>

	// Check CRC
	uint32_t cal_data_crc = ota_calcCRC((uint8_t *)OTA_APP_FLASH_ADDR, cfg.app_table.fw_size);
 8001746:	f8d7 300a 	ldr.w	r3, [r7, #10]
 800174a:	4619      	mov	r1, r3
 800174c:	4826      	ldr	r0, [pc, #152]	; (80017e8 <app_validation+0xf0>)
 800174e:	f000 f9c5 	bl	8001adc <ota_calcCRC>
 8001752:	63b8      	str	r0, [r7, #56]	; 0x38

	FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 8001754:	f04f 30ff 	mov.w	r0, #4294967295
 8001758:	f001 fb40 	bl	8002ddc <FLASH_WaitForLastOperation>

	// Verify the CRC
	if( cal_data_crc != cfg.app_table.fw_crc)
 800175c:	f8d7 300e 	ldr.w	r3, [r7, #14]
 8001760:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001762:	429a      	cmp	r2, r3
 8001764:	d01c      	beq.n	80017a0 <app_validation+0xa8>
	{
		printf("CRC Mismatch!!! calc_crc = [0x%08lx], rec_crc = [0x%08lx]\r\nHALT...\r\n",
 8001766:	f8d7 300e 	ldr.w	r3, [r7, #14]
 800176a:	461a      	mov	r2, r3
 800176c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800176e:	481f      	ldr	r0, [pc, #124]	; (80017ec <app_validation+0xf4>)
 8001770:	f009 fe9a 	bl	800b4a8 <iprintf>
										cal_data_crc, cfg.app_table.fw_crc);

		cfg.app_table.is_this_slot_not_valid = 1u;
 8001774:	2301      	movs	r3, #1
 8001776:	723b      	strb	r3, [r7, #8]
		cfg.reboot_cause = OTA_LOAD_PREV_APP;
 8001778:	f04f 33ef 	mov.w	r3, #4025479151	; 0xefefefef
 800177c:	607b      	str	r3, [r7, #4]

		ret = write_cfg_to_flash( &cfg );
 800177e:	1d3b      	adds	r3, r7, #4
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff ff3d 	bl	8001600 <write_cfg_to_flash>
 8001786:	4603      	mov	r3, r0
 8001788:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if( ret != HAL_OK )
 800178c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8001790:	2b00      	cmp	r3, #0
 8001792:	d003      	beq.n	800179c <app_validation+0xa4>
		{
			printf("Configuration Flash write Error\r\n");
 8001794:	4816      	ldr	r0, [pc, #88]	; (80017f0 <app_validation+0xf8>)
 8001796:	f009 ff0d 	bl	800b5b4 <puts>
			// HALT
			while(1);
 800179a:	e7fe      	b.n	800179a <app_validation+0xa2>
		}

		// reset for loading previous app
		HAL_NVIC_SystemReset();
 800179c:	f001 f88d 	bl	80028ba <HAL_NVIC_SystemReset>

	}
	printf("Validation DONE!!!\r\n");
 80017a0:	4814      	ldr	r0, [pc, #80]	; (80017f4 <app_validation+0xfc>)
 80017a2:	f009 ff07 	bl	800b5b4 <puts>

	if( is_app_updated ){
 80017a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d011      	beq.n	80017d2 <app_validation+0xda>
		cfg.app_table.is_this_slot_active = 1u;
 80017ae:	2301      	movs	r3, #1
 80017b0:	727b      	strb	r3, [r7, #9]
		cfg.app_table.is_this_slot_not_valid = 0u;
 80017b2:	2300      	movs	r3, #0
 80017b4:	723b      	strb	r3, [r7, #8]

		ret = write_cfg_to_flash( &cfg );
 80017b6:	1d3b      	adds	r3, r7, #4
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff21 	bl	8001600 <write_cfg_to_flash>
 80017be:	4603      	mov	r3, r0
 80017c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if( ret != HAL_OK )
 80017c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d002      	beq.n	80017d2 <app_validation+0xda>
		{
			printf("Configuration Flash write Error\r\n");
 80017cc:	4808      	ldr	r0, [pc, #32]	; (80017f0 <app_validation+0xf8>)
 80017ce:	f009 fef1 	bl	800b5b4 <puts>
		}

	}

}
 80017d2:	bf00      	nop
 80017d4:	3744      	adds	r7, #68	; 0x44
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000000 	.word	0x20000000
 80017e0:	0800c728 	.word	0x0800c728
 80017e4:	0800c740 	.word	0x0800c740
 80017e8:	08020000 	.word	0x08020000
 80017ec:	0800c750 	.word	0x0800c750
 80017f0:	0800c798 	.word	0x0800c798
 80017f4:	0800c7bc 	.word	0x0800c7bc

080017f8 <backup_old_version>:
 * @brief backup current APP slot to backup Slot
 * @param none
 * @retval HAL_StatusTypeDef
 */
static HAL_StatusTypeDef backup_old_version()
{
 80017f8:	b5b0      	push	{r4, r5, r7, lr}
 80017fa:	b08a      	sub	sp, #40	; 0x28
 80017fc:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret = HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	do
	{
		ret = HAL_FLASH_Unlock();
 8001804:	f001 fab8 	bl	8002d78 <HAL_FLASH_Unlock>
 8001808:	4603      	mov	r3, r0
 800180a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if( ret != HAL_OK )
 800180e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001812:	2b00      	cmp	r3, #0
 8001814:	d159      	bne.n	80018ca <backup_old_version+0xd2>
		{
			break;
		}

		// Check if the FLASH_FLAG_BSY
		FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 8001816:	f04f 30ff 	mov.w	r0, #4294967295
 800181a:	f001 fadf 	bl	8002ddc <FLASH_WaitForLastOperation>

		// Erase the flash backup sector
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t SectorError;

		EraseInitStruct.TypeErase		= FLASH_TYPEERASE_SECTORS;
 800181e:	2300      	movs	r3, #0
 8001820:	607b      	str	r3, [r7, #4]
		EraseInitStruct.Sector			= OTA_SLOT_SECTOR;
 8001822:	2311      	movs	r3, #17
 8001824:	60fb      	str	r3, [r7, #12]
		EraseInitStruct.NbSectors		= OTA_SLOT_NB_SECTOR;
 8001826:	2307      	movs	r3, #7
 8001828:	613b      	str	r3, [r7, #16]
		EraseInitStruct.VoltageRange	= FLASH_VOLTAGE_RANGE_3;
 800182a:	2302      	movs	r3, #2
 800182c:	617b      	str	r3, [r7, #20]

		// clear all flags before you write it to flash
		    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 800182e:	4b2c      	ldr	r3, [pc, #176]	; (80018e0 <backup_old_version+0xe8>)
 8001830:	2273      	movs	r2, #115	; 0x73
 8001832:	60da      	str	r2, [r3, #12]
		                FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

		ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8001834:	463a      	mov	r2, r7
 8001836:	1d3b      	adds	r3, r7, #4
 8001838:	4611      	mov	r1, r2
 800183a:	4618      	mov	r0, r3
 800183c:	f001 fc0e 	bl	800305c <HAL_FLASHEx_Erase>
 8001840:	4603      	mov	r3, r0
 8001842:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if( ret != HAL_OK )
 8001846:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800184a:	2b00      	cmp	r3, #0
 800184c:	d13f      	bne.n	80018ce <backup_old_version+0xd6>
			break;
		}

		// TODO: Find a solution to write sector instead of byte
		// Write the old app
		OTA_GNRL_CFG_ *cfg = (OTA_GNRL_CFG_ *)OTA_CFG_FLASH_ADDR;
 800184e:	4b25      	ldr	r3, [pc, #148]	; (80018e4 <backup_old_version+0xec>)
 8001850:	61fb      	str	r3, [r7, #28]
		uint8_t *data = (uint8_t *) OTA_APP_FLASH_ADDR;
 8001852:	4b25      	ldr	r3, [pc, #148]	; (80018e8 <backup_old_version+0xf0>)
 8001854:	61bb      	str	r3, [r7, #24]
		for( uint32_t i = 0u; i<cfg->app_table.fw_size; i++ )
 8001856:	2300      	movs	r3, #0
 8001858:	623b      	str	r3, [r7, #32]
 800185a:	e01f      	b.n	800189c <backup_old_version+0xa4>
		{
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 800185c:	6a3b      	ldr	r3, [r7, #32]
 800185e:	f103 6101 	add.w	r1, r3, #135266304	; 0x8100000
 8001862:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
									OTA_SLOT_FLASH_ADDR + i,
									data[i]);
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	6a3b      	ldr	r3, [r7, #32]
 800186a:	4413      	add	r3, r2
 800186c:	781b      	ldrb	r3, [r3, #0]
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2200      	movs	r2, #0
 8001872:	461c      	mov	r4, r3
 8001874:	4615      	mov	r5, r2
 8001876:	4622      	mov	r2, r4
 8001878:	462b      	mov	r3, r5
 800187a:	2000      	movs	r0, #0
 800187c:	f001 fa28 	bl	8002cd0 <HAL_FLASH_Program>
 8001880:	4603      	mov	r3, r0
 8001882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if( ret != HAL_OK )
 8001886:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800188a:	2b00      	cmp	r3, #0
 800188c:	d003      	beq.n	8001896 <backup_old_version+0x9e>
			{
				printf("Slot Flash Write Error\r\n");
 800188e:	4817      	ldr	r0, [pc, #92]	; (80018ec <backup_old_version+0xf4>)
 8001890:	f009 fe90 	bl	800b5b4 <puts>
				break;
 8001894:	e008      	b.n	80018a8 <backup_old_version+0xb0>
		for( uint32_t i = 0u; i<cfg->app_table.fw_size; i++ )
 8001896:	6a3b      	ldr	r3, [r7, #32]
 8001898:	3301      	adds	r3, #1
 800189a:	623b      	str	r3, [r7, #32]
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	f8d3 3006 	ldr.w	r3, [r3, #6]
 80018a2:	6a3a      	ldr	r2, [r7, #32]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d3d9      	bcc.n	800185c <backup_old_version+0x64>
			}
		}

	    //Check if the FLASH_FLAG_BSY.
	    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 80018a8:	f04f 30ff 	mov.w	r0, #4294967295
 80018ac:	f001 fa96 	bl	8002ddc <FLASH_WaitForLastOperation>

	    if( ret != HAL_OK )
 80018b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d10c      	bne.n	80018d2 <backup_old_version+0xda>
	    {
	      break;
	    }

	    ret = HAL_FLASH_Lock();
 80018b8:	f001 fa80 	bl	8002dbc <HAL_FLASH_Lock>
 80018bc:	4603      	mov	r3, r0
 80018be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	    if( ret != HAL_OK )
 80018c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	e004      	b.n	80018d4 <backup_old_version+0xdc>
			break;
 80018ca:	bf00      	nop
 80018cc:	e002      	b.n	80018d4 <backup_old_version+0xdc>
			break;
 80018ce:	bf00      	nop
 80018d0:	e000      	b.n	80018d4 <backup_old_version+0xdc>
	      break;
 80018d2:	bf00      	nop
	    }


	}while(false);

	return ret;
 80018d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80018d8:	4618      	mov	r0, r3
 80018da:	3728      	adds	r7, #40	; 0x28
 80018dc:	46bd      	mov	sp, r7
 80018de:	bdb0      	pop	{r4, r5, r7, pc}
 80018e0:	40023c00 	.word	0x40023c00
 80018e4:	08010000 	.word	0x08010000
 80018e8:	08020000 	.word	0x08020000
 80018ec:	0800c7d0 	.word	0x0800c7d0

080018f0 <restore_old_version>:
/**
 * @brief Restore APP in backup slot
 */

HAL_StatusTypeDef restore_old_version()
{
 80018f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018f4:	b097      	sub	sp, #92	; 0x5c
 80018f6:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret = HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	do
	{
		OTA_GNRL_CFG_ cfg;
		memcpy(&cfg, cfg_flash, sizeof(OTA_GNRL_CFG_));
 80018fe:	4b59      	ldr	r3, [pc, #356]	; (8001a64 <restore_old_version+0x174>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	461c      	mov	r4, r3
 8001904:	463e      	mov	r6, r7
 8001906:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 800190a:	4635      	mov	r5, r6
 800190c:	4623      	mov	r3, r4
 800190e:	6818      	ldr	r0, [r3, #0]
 8001910:	6859      	ldr	r1, [r3, #4]
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001918:	3410      	adds	r4, #16
 800191a:	3610      	adds	r6, #16
 800191c:	4564      	cmp	r4, ip
 800191e:	d1f4      	bne.n	800190a <restore_old_version+0x1a>

		if(cfg.app_table.is_this_slot_active != 1u)
 8001920:	797b      	ldrb	r3, [r7, #5]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d003      	beq.n	800192e <restore_old_version+0x3e>
		{
			printf("No backup FW found\r\n");
 8001926:	4850      	ldr	r0, [pc, #320]	; (8001a68 <restore_old_version+0x178>)
 8001928:	f009 fe44 	bl	800b5b4 <puts>
			break;
 800192c:	e093      	b.n	8001a56 <restore_old_version+0x166>
		}

		//Validate Backup
		printf("Validation DONE!!!\r\n");
 800192e:	484f      	ldr	r0, [pc, #316]	; (8001a6c <restore_old_version+0x17c>)
 8001930:	f009 fe40 	bl	800b5b4 <puts>
		uint32_t cal_crc = ota_calcCRC((uint8_t *) OTA_SLOT_FLASH_ADDR,
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	4619      	mov	r1, r3
 8001938:	484d      	ldr	r0, [pc, #308]	; (8001a70 <restore_old_version+0x180>)
 800193a:	f000 f8cf 	bl	8001adc <ota_calcCRC>
 800193e:	64f8      	str	r0, [r7, #76]	; 0x4c
				 	 	 	 	 	 	 	 	 cfg.backup_table.fw_size);

		if( cal_crc != cfg.backup_table.fw_crc)
 8001940:	6a3b      	ldr	r3, [r7, #32]
 8001942:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001944:	429a      	cmp	r2, r3
 8001946:	d006      	beq.n	8001956 <restore_old_version+0x66>
		{
			printf("CRC Mismatch!!! cal_crc = [0x%08lx], rec_CRC = [0x%08lx]\r\n",
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	461a      	mov	r2, r3
 800194c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800194e:	4849      	ldr	r0, [pc, #292]	; (8001a74 <restore_old_version+0x184>)
 8001950:	f009 fdaa 	bl	800b4a8 <iprintf>
												cal_crc,
												cfg.backup_table.fw_size);
			break;
 8001954:	e07f      	b.n	8001a56 <restore_old_version+0x166>
		}

		printf("Validation DONE!!!\r\nRestore...\r\n");
 8001956:	4848      	ldr	r0, [pc, #288]	; (8001a78 <restore_old_version+0x188>)
 8001958:	f009 fe2c 	bl	800b5b4 <puts>

		ret = HAL_FLASH_Unlock();
 800195c:	f001 fa0c 	bl	8002d78 <HAL_FLASH_Unlock>
 8001960:	4603      	mov	r3, r0
 8001962:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if( ret != HAL_OK )
 8001966:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800196a:	2b00      	cmp	r3, #0
 800196c:	d16c      	bne.n	8001a48 <restore_old_version+0x158>
		{
			break;
		}

		// Check if the FLASH_FLAG_BSY
		FLASH_WaitForLastOperation(HAL_MAX_DELAY);
 800196e:	f04f 30ff 	mov.w	r0, #4294967295
 8001972:	f001 fa33 	bl	8002ddc <FLASH_WaitForLastOperation>

		// Erase the flash backup sector
		FLASH_EraseInitTypeDef EraseInitStruct;
		uint32_t SectorError;

		EraseInitStruct.TypeErase		= FLASH_TYPEERASE_SECTORS;
 8001976:	2300      	movs	r3, #0
 8001978:	637b      	str	r3, [r7, #52]	; 0x34
		EraseInitStruct.Sector			= OTA_APP_SECTOR;
 800197a:	2305      	movs	r3, #5
 800197c:	63fb      	str	r3, [r7, #60]	; 0x3c
		EraseInitStruct.NbSectors		= OTA_APP_NB_SECTOR;
 800197e:	2307      	movs	r3, #7
 8001980:	643b      	str	r3, [r7, #64]	; 0x40
		EraseInitStruct.VoltageRange	= FLASH_VOLTAGE_RANGE_3;
 8001982:	2302      	movs	r3, #2
 8001984:	647b      	str	r3, [r7, #68]	; 0x44

		// clear all flags before you write it to flash
		    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_OPERR |
 8001986:	4b3d      	ldr	r3, [pc, #244]	; (8001a7c <restore_old_version+0x18c>)
 8001988:	2273      	movs	r2, #115	; 0x73
 800198a:	60da      	str	r2, [r3, #12]
		                FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR);

		ret = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 800198c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001990:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001994:	4611      	mov	r1, r2
 8001996:	4618      	mov	r0, r3
 8001998:	f001 fb60 	bl	800305c <HAL_FLASHEx_Erase>
 800199c:	4603      	mov	r3, r0
 800199e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if( ret != HAL_OK )
 80019a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d150      	bne.n	8001a4c <restore_old_version+0x15c>
			break;
		}

		// TODO: Find a solution to write sector instead of byte
		// Write the old app
		uint8_t *data = (uint8_t *) OTA_SLOT_FLASH_ADDR;
 80019aa:	4b31      	ldr	r3, [pc, #196]	; (8001a70 <restore_old_version+0x180>)
 80019ac:	64bb      	str	r3, [r7, #72]	; 0x48
		for( uint32_t i = 0u; i<cfg.backup_table.fw_size; i++ )
 80019ae:	2300      	movs	r3, #0
 80019b0:	653b      	str	r3, [r7, #80]	; 0x50
 80019b2:	e01f      	b.n	80019f4 <restore_old_version+0x104>
		{
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 80019b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019b6:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 80019ba:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
									OTA_APP_FLASH_ADDR + i,
									data[i]);
 80019be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80019c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019c2:	4413      	add	r3, r2
 80019c4:	781b      	ldrb	r3, [r3, #0]
			ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	2200      	movs	r2, #0
 80019ca:	4698      	mov	r8, r3
 80019cc:	4691      	mov	r9, r2
 80019ce:	4642      	mov	r2, r8
 80019d0:	464b      	mov	r3, r9
 80019d2:	2000      	movs	r0, #0
 80019d4:	f001 f97c 	bl	8002cd0 <HAL_FLASH_Program>
 80019d8:	4603      	mov	r3, r0
 80019da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if( ret != HAL_OK )
 80019de:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <restore_old_version+0xfe>
			{
				printf("APP Flash Write Error\r\n");
 80019e6:	4826      	ldr	r0, [pc, #152]	; (8001a80 <restore_old_version+0x190>)
 80019e8:	f009 fde4 	bl	800b5b4 <puts>
				break;
 80019ec:	e006      	b.n	80019fc <restore_old_version+0x10c>
		for( uint32_t i = 0u; i<cfg.backup_table.fw_size; i++ )
 80019ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019f0:	3301      	adds	r3, #1
 80019f2:	653b      	str	r3, [r7, #80]	; 0x50
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d3db      	bcc.n	80019b4 <restore_old_version+0xc4>
			}
		}

	    //Check if the FLASH_FLAG_BSY.
	    FLASH_WaitForLastOperation( HAL_MAX_DELAY );
 80019fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001a00:	f001 f9ec 	bl	8002ddc <FLASH_WaitForLastOperation>

	    if( ret != HAL_OK )
 8001a04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d121      	bne.n	8001a50 <restore_old_version+0x160>
	    {
	      break;
	    }

	    ret = HAL_FLASH_Lock();
 8001a0c:	f001 f9d6 	bl	8002dbc <HAL_FLASH_Lock>
 8001a10:	4603      	mov	r3, r0
 8001a12:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	    if( ret != HAL_OK )
 8001a16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d11a      	bne.n	8001a54 <restore_old_version+0x164>
	    }

	    // UPDATE APP Configuration

		// update information
		cfg.app_table.fw_crc					= cal_crc;
 8001a1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a20:	f8c7 300a 	str.w	r3, [r7, #10]
		cfg.app_table.fw_size					= cfg.backup_table.fw_size;
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	f8c7 3006 	str.w	r3, [r7, #6]
		cfg.app_table.is_this_slot_not_valid	= 0u;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	713b      	strb	r3, [r7, #4]
		cfg.app_table.is_this_slot_active		= 0u;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	717b      	strb	r3, [r7, #5]

		// update the reboot reason
		cfg.reboot_cause = OTA_NORMAL_BOOT;
 8001a32:	f04f 33ab 	mov.w	r3, #2880154539	; 0xabababab
 8001a36:	603b      	str	r3, [r7, #0]

		// Write configuration to flash
		ret = write_cfg_to_flash( &cfg );
 8001a38:	463b      	mov	r3, r7
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f7ff fde0 	bl	8001600 <write_cfg_to_flash>
 8001a40:	4603      	mov	r3, r0
 8001a42:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8001a46:	e006      	b.n	8001a56 <restore_old_version+0x166>
			break;
 8001a48:	bf00      	nop
 8001a4a:	e004      	b.n	8001a56 <restore_old_version+0x166>
			break;
 8001a4c:	bf00      	nop
 8001a4e:	e002      	b.n	8001a56 <restore_old_version+0x166>
	      break;
 8001a50:	bf00      	nop
 8001a52:	e000      	b.n	8001a56 <restore_old_version+0x166>
	      break;
 8001a54:	bf00      	nop

	}while(false);

	return ret;
 8001a56:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	375c      	adds	r7, #92	; 0x5c
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a64:	20000000 	.word	0x20000000
 8001a68:	0800c7e8 	.word	0x0800c7e8
 8001a6c:	0800c7bc 	.word	0x0800c7bc
 8001a70:	08120000 	.word	0x08120000
 8001a74:	0800c7fc 	.word	0x0800c7fc
 8001a78:	0800c838 	.word	0x0800c838
 8001a7c:	40023c00 	.word	0x40023c00
 8001a80:	0800c858 	.word	0x0800c858

08001a84 <ota_send_resp>:
 * @brief send response to host
 * @param huart uart handler
 * @param rsp ACK or NACK response
 * @retval none
 */
static void ota_send_resp(UART_HandleTypeDef *huart, uint8_t rsp){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	70fb      	strb	r3, [r7, #3]
	OTA_RESP_ pack =
 8001a90:	f107 030c 	add.w	r3, r7, #12
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
 8001a98:	605a      	str	r2, [r3, #4]
 8001a9a:	811a      	strh	r2, [r3, #8]
 8001a9c:	23aa      	movs	r3, #170	; 0xaa
 8001a9e:	733b      	strb	r3, [r7, #12]
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	737b      	strb	r3, [r7, #13]
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	81fb      	strh	r3, [r7, #14]
 8001aa8:	78fb      	ldrb	r3, [r7, #3]
 8001aaa:	743b      	strb	r3, [r7, #16]
 8001aac:	23bb      	movs	r3, #187	; 0xbb
 8001aae:	757b      	strb	r3, [r7, #21]
	  .data_len		= 1u,
	  .status		= rsp,
	  .eof			= OTA_EOF
	};

	pack.crc = ota_calcCRC(&pack.status, 1);
 8001ab0:	f107 030c 	add.w	r3, r7, #12
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 f80f 	bl	8001adc <ota_calcCRC>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	f8c7 3011 	str.w	r3, [r7, #17]

	//send respond
	HAL_UART_Transmit(huart, (uint8_t *)&pack, sizeof(OTA_RESP_),HAL_MAX_DELAY);
 8001ac4:	f107 010c 	add.w	r1, r7, #12
 8001ac8:	f04f 33ff 	mov.w	r3, #4294967295
 8001acc:	220a      	movs	r2, #10
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f005 fc09 	bl	80072e6 <HAL_UART_Transmit>

}
 8001ad4:	bf00      	nop
 8001ad6:	3718      	adds	r7, #24
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <ota_calcCRC>:
 * @param DataLength length of data
 * @retval CRC32
 */

uint32_t ota_calcCRC(uint8_t * pData, uint32_t DataLength)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b087      	sub	sp, #28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
    uint32_t Checksum = 0xFFFFFFFF;
 8001ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8001aea:	617b      	str	r3, [r7, #20]
    for(unsigned int i=0; i < DataLength; i++)
 8001aec:	2300      	movs	r3, #0
 8001aee:	613b      	str	r3, [r7, #16]
 8001af0:	e014      	b.n	8001b1c <ota_calcCRC+0x40>
    {
        uint8_t top = (uint8_t)(Checksum >> 24);
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	0e1b      	lsrs	r3, r3, #24
 8001af6:	73fb      	strb	r3, [r7, #15]
        top ^= pData[i];
 8001af8:	687a      	ldr	r2, [r7, #4]
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	4413      	add	r3, r2
 8001afe:	781a      	ldrb	r2, [r3, #0]
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	4053      	eors	r3, r2
 8001b04:	73fb      	strb	r3, [r7, #15]
        Checksum = (Checksum << 8) ^ crc_table[top];
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	021a      	lsls	r2, r3, #8
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	4909      	ldr	r1, [pc, #36]	; (8001b34 <ota_calcCRC+0x58>)
 8001b0e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b12:	4053      	eors	r3, r2
 8001b14:	617b      	str	r3, [r7, #20]
    for(unsigned int i=0; i < DataLength; i++)
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	613b      	str	r3, [r7, #16]
 8001b1c:	693a      	ldr	r2, [r7, #16]
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d3e6      	bcc.n	8001af2 <ota_calcCRC+0x16>
    }
    return Checksum;
 8001b24:	697b      	ldr	r3, [r7, #20]
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	371c      	adds	r7, #28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	0800c874 	.word	0x0800c874

08001b38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	607b      	str	r3, [r7, #4]
 8001b42:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <HAL_MspInit+0x4c>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	4a0f      	ldr	r2, [pc, #60]	; (8001b84 <HAL_MspInit+0x4c>)
 8001b48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	; (8001b84 <HAL_MspInit+0x4c>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b56:	607b      	str	r3, [r7, #4]
 8001b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	603b      	str	r3, [r7, #0]
 8001b5e:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <HAL_MspInit+0x4c>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	4a08      	ldr	r2, [pc, #32]	; (8001b84 <HAL_MspInit+0x4c>)
 8001b64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b68:	6413      	str	r3, [r2, #64]	; 0x40
 8001b6a:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <HAL_MspInit+0x4c>)
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b72:	603b      	str	r3, [r7, #0]
 8001b74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800

08001b88 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0b      	ldr	r2, [pc, #44]	; (8001bc4 <HAL_CRC_MspInit+0x3c>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d10d      	bne.n	8001bb6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	60fb      	str	r3, [r7, #12]
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_CRC_MspInit+0x40>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	4a09      	ldr	r2, [pc, #36]	; (8001bc8 <HAL_CRC_MspInit+0x40>)
 8001ba4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8001baa:	4b07      	ldr	r3, [pc, #28]	; (8001bc8 <HAL_CRC_MspInit+0x40>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001bb6:	bf00      	nop
 8001bb8:	3714      	adds	r7, #20
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	40023000 	.word	0x40023000
 8001bc8:	40023800 	.word	0x40023800

08001bcc <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a0e      	ldr	r2, [pc, #56]	; (8001c14 <HAL_DMA2D_MspInit+0x48>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d115      	bne.n	8001c0a <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <HAL_DMA2D_MspInit+0x4c>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	4a0c      	ldr	r2, [pc, #48]	; (8001c18 <HAL_DMA2D_MspInit+0x4c>)
 8001be8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001bec:	6313      	str	r3, [r2, #48]	; 0x30
 8001bee:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <HAL_DMA2D_MspInit+0x4c>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	2105      	movs	r1, #5
 8001bfe:	205a      	movs	r0, #90	; 0x5a
 8001c00:	f000 fe31 	bl	8002866 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001c04:	205a      	movs	r0, #90	; 0x5a
 8001c06:	f000 fe4a 	bl	800289e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8001c0a:	bf00      	nop
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	4002b000 	.word	0x4002b000
 8001c18:	40023800 	.word	0x40023800

08001c1c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08a      	sub	sp, #40	; 0x28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a29      	ldr	r2, [pc, #164]	; (8001ce0 <HAL_I2C_MspInit+0xc4>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d14b      	bne.n	8001cd6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	613b      	str	r3, [r7, #16]
 8001c42:	4b28      	ldr	r3, [pc, #160]	; (8001ce4 <HAL_I2C_MspInit+0xc8>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	4a27      	ldr	r2, [pc, #156]	; (8001ce4 <HAL_I2C_MspInit+0xc8>)
 8001c48:	f043 0304 	orr.w	r3, r3, #4
 8001c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4e:	4b25      	ldr	r3, [pc, #148]	; (8001ce4 <HAL_I2C_MspInit+0xc8>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c52:	f003 0304 	and.w	r3, r3, #4
 8001c56:	613b      	str	r3, [r7, #16]
 8001c58:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	4b21      	ldr	r3, [pc, #132]	; (8001ce4 <HAL_I2C_MspInit+0xc8>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c62:	4a20      	ldr	r2, [pc, #128]	; (8001ce4 <HAL_I2C_MspInit+0xc8>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ce4 <HAL_I2C_MspInit+0xc8>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001c76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c7c:	2312      	movs	r3, #18
 8001c7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c80:	2301      	movs	r3, #1
 8001c82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c84:	2300      	movs	r3, #0
 8001c86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001c88:	2304      	movs	r3, #4
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001c8c:	f107 0314 	add.w	r3, r7, #20
 8001c90:	4619      	mov	r1, r3
 8001c92:	4815      	ldr	r0, [pc, #84]	; (8001ce8 <HAL_I2C_MspInit+0xcc>)
 8001c94:	f001 fb22 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001c98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c9e:	2312      	movs	r3, #18
 8001ca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001caa:	2304      	movs	r3, #4
 8001cac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001cae:	f107 0314 	add.w	r3, r7, #20
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	480d      	ldr	r0, [pc, #52]	; (8001cec <HAL_I2C_MspInit+0xd0>)
 8001cb6:	f001 fb11 	bl	80032dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <HAL_I2C_MspInit+0xc8>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	4a08      	ldr	r2, [pc, #32]	; (8001ce4 <HAL_I2C_MspInit+0xc8>)
 8001cc4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cca:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <HAL_I2C_MspInit+0xc8>)
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001cd2:	60bb      	str	r3, [r7, #8]
 8001cd4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001cd6:	bf00      	nop
 8001cd8:	3728      	adds	r7, #40	; 0x28
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40005c00 	.word	0x40005c00
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40020800 	.word	0x40020800
 8001cec:	40020000 	.word	0x40020000

08001cf0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b09a      	sub	sp, #104	; 0x68
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d0c:	2230      	movs	r2, #48	; 0x30
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4618      	mov	r0, r3
 8001d12:	f009 fae1 	bl	800b2d8 <memset>
  if(hltdc->Instance==LTDC)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a85      	ldr	r2, [pc, #532]	; (8001f30 <HAL_LTDC_MspInit+0x240>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	f040 8102 	bne.w	8001f26 <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001d22:	2308      	movs	r3, #8
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 49;
 8001d26:	2331      	movs	r3, #49	; 0x31
 8001d28:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2.0;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d36:	4618      	mov	r0, r3
 8001d38:	f004 fa92 	bl	8006260 <HAL_RCCEx_PeriphCLKConfig>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 8001d42:	f7ff f8db 	bl	8000efc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	623b      	str	r3, [r7, #32]
 8001d4a:	4b7a      	ldr	r3, [pc, #488]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4e:	4a79      	ldr	r2, [pc, #484]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001d50:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d54:	6453      	str	r3, [r2, #68]	; 0x44
 8001d56:	4b77      	ldr	r3, [pc, #476]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d5a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d5e:	623b      	str	r3, [r7, #32]
 8001d60:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	61fb      	str	r3, [r7, #28]
 8001d66:	4b73      	ldr	r3, [pc, #460]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a72      	ldr	r2, [pc, #456]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001d6c:	f043 0320 	orr.w	r3, r3, #32
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b70      	ldr	r3, [pc, #448]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0320 	and.w	r3, r3, #32
 8001d7a:	61fb      	str	r3, [r7, #28]
 8001d7c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	61bb      	str	r3, [r7, #24]
 8001d82:	4b6c      	ldr	r3, [pc, #432]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	4a6b      	ldr	r2, [pc, #428]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8e:	4b69      	ldr	r3, [pc, #420]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	61bb      	str	r3, [r7, #24]
 8001d98:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	617b      	str	r3, [r7, #20]
 8001d9e:	4b65      	ldr	r3, [pc, #404]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a64      	ldr	r2, [pc, #400]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001da4:	f043 0302 	orr.w	r3, r3, #2
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b62      	ldr	r3, [pc, #392]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	4b5e      	ldr	r3, [pc, #376]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	4a5d      	ldr	r2, [pc, #372]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001dc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc6:	4b5b      	ldr	r3, [pc, #364]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dce:	613b      	str	r3, [r7, #16]
 8001dd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	4b57      	ldr	r3, [pc, #348]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	4a56      	ldr	r2, [pc, #344]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001ddc:	f043 0304 	orr.w	r3, r3, #4
 8001de0:	6313      	str	r3, [r2, #48]	; 0x30
 8001de2:	4b54      	ldr	r3, [pc, #336]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	f003 0304 	and.w	r3, r3, #4
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	4b50      	ldr	r3, [pc, #320]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	4a4f      	ldr	r2, [pc, #316]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001df8:	f043 0308 	orr.w	r3, r3, #8
 8001dfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfe:	4b4d      	ldr	r3, [pc, #308]	; (8001f34 <HAL_LTDC_MspInit+0x244>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	60bb      	str	r3, [r7, #8]
 8001e08:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e0e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e10:	2302      	movs	r3, #2
 8001e12:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e1c:	230e      	movs	r3, #14
 8001e1e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001e20:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e24:	4619      	mov	r1, r3
 8001e26:	4844      	ldr	r0, [pc, #272]	; (8001f38 <HAL_LTDC_MspInit+0x248>)
 8001e28:	f001 fa58 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001e2c:	f641 0358 	movw	r3, #6232	; 0x1858
 8001e30:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e3e:	230e      	movs	r3, #14
 8001e40:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e42:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e46:	4619      	mov	r1, r3
 8001e48:	483c      	ldr	r0, [pc, #240]	; (8001f3c <HAL_LTDC_MspInit+0x24c>)
 8001e4a:	f001 fa47 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e52:	2302      	movs	r3, #2
 8001e54:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001e5e:	2309      	movs	r3, #9
 8001e60:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e62:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e66:	4619      	mov	r1, r3
 8001e68:	4835      	ldr	r0, [pc, #212]	; (8001f40 <HAL_LTDC_MspInit+0x250>)
 8001e6a:	f001 fa37 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001e6e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001e72:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e74:	2302      	movs	r3, #2
 8001e76:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e80:	230e      	movs	r3, #14
 8001e82:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e84:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e88:	4619      	mov	r1, r3
 8001e8a:	482d      	ldr	r0, [pc, #180]	; (8001f40 <HAL_LTDC_MspInit+0x250>)
 8001e8c:	f001 fa26 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001e90:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8001e94:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e96:	2302      	movs	r3, #2
 8001e98:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ea2:	230e      	movs	r3, #14
 8001ea4:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ea6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4825      	ldr	r0, [pc, #148]	; (8001f44 <HAL_LTDC_MspInit+0x254>)
 8001eae:	f001 fa15 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001eb2:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8001eb6:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ec4:	230e      	movs	r3, #14
 8001ec6:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ec8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ecc:	4619      	mov	r1, r3
 8001ece:	481e      	ldr	r0, [pc, #120]	; (8001f48 <HAL_LTDC_MspInit+0x258>)
 8001ed0:	f001 fa04 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001ed4:	2348      	movs	r3, #72	; 0x48
 8001ed6:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ee4:	230e      	movs	r3, #14
 8001ee6:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ee8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001eec:	4619      	mov	r1, r3
 8001eee:	4817      	ldr	r0, [pc, #92]	; (8001f4c <HAL_LTDC_MspInit+0x25c>)
 8001ef0:	f001 f9f4 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001ef4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ef8:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001efa:	2302      	movs	r3, #2
 8001efc:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efe:	2300      	movs	r3, #0
 8001f00:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f02:	2300      	movs	r3, #0
 8001f04:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001f06:	2309      	movs	r3, #9
 8001f08:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f0a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f0e:	4619      	mov	r1, r3
 8001f10:	480c      	ldr	r0, [pc, #48]	; (8001f44 <HAL_LTDC_MspInit+0x254>)
 8001f12:	f001 f9e3 	bl	80032dc <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8001f16:	2200      	movs	r2, #0
 8001f18:	2105      	movs	r1, #5
 8001f1a:	2058      	movs	r0, #88	; 0x58
 8001f1c:	f000 fca3 	bl	8002866 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001f20:	2058      	movs	r0, #88	; 0x58
 8001f22:	f000 fcbc 	bl	800289e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8001f26:	bf00      	nop
 8001f28:	3768      	adds	r7, #104	; 0x68
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40016800 	.word	0x40016800
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40021400 	.word	0x40021400
 8001f3c:	40020000 	.word	0x40020000
 8001f40:	40020400 	.word	0x40020400
 8001f44:	40021800 	.word	0x40021800
 8001f48:	40020800 	.word	0x40020800
 8001f4c:	40020c00 	.word	0x40020c00

08001f50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08a      	sub	sp, #40	; 0x28
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f58:	f107 0314 	add.w	r3, r7, #20
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a19      	ldr	r2, [pc, #100]	; (8001fd4 <HAL_SPI_MspInit+0x84>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d12c      	bne.n	8001fcc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	4b18      	ldr	r3, [pc, #96]	; (8001fd8 <HAL_SPI_MspInit+0x88>)
 8001f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f7a:	4a17      	ldr	r2, [pc, #92]	; (8001fd8 <HAL_SPI_MspInit+0x88>)
 8001f7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f80:	6453      	str	r3, [r2, #68]	; 0x44
 8001f82:	4b15      	ldr	r3, [pc, #84]	; (8001fd8 <HAL_SPI_MspInit+0x88>)
 8001f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f8a:	613b      	str	r3, [r7, #16]
 8001f8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <HAL_SPI_MspInit+0x88>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a10      	ldr	r2, [pc, #64]	; (8001fd8 <HAL_SPI_MspInit+0x88>)
 8001f98:	f043 0320 	orr.w	r3, r3, #32
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b0e      	ldr	r3, [pc, #56]	; (8001fd8 <HAL_SPI_MspInit+0x88>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f003 0320 	and.w	r3, r3, #32
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001faa:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001fae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001fbc:	2305      	movs	r3, #5
 8001fbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fc0:	f107 0314 	add.w	r3, r7, #20
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4805      	ldr	r0, [pc, #20]	; (8001fdc <HAL_SPI_MspInit+0x8c>)
 8001fc8:	f001 f988 	bl	80032dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8001fcc:	bf00      	nop
 8001fce:	3728      	adds	r7, #40	; 0x28
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	40015000 	.word	0x40015000
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40021400 	.word	0x40021400

08001fe0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a0b      	ldr	r2, [pc, #44]	; (800201c <HAL_TIM_Base_MspInit+0x3c>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d10d      	bne.n	800200e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	4b0a      	ldr	r3, [pc, #40]	; (8002020 <HAL_TIM_Base_MspInit+0x40>)
 8001ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ffa:	4a09      	ldr	r2, [pc, #36]	; (8002020 <HAL_TIM_Base_MspInit+0x40>)
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	6453      	str	r3, [r2, #68]	; 0x44
 8002002:	4b07      	ldr	r3, [pc, #28]	; (8002020 <HAL_TIM_Base_MspInit+0x40>)
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	60fb      	str	r3, [r7, #12]
 800200c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800200e:	bf00      	nop
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40010000 	.word	0x40010000
 8002020:	40023800 	.word	0x40023800

08002024 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b08c      	sub	sp, #48	; 0x30
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	2200      	movs	r2, #0
 8002032:	601a      	str	r2, [r3, #0]
 8002034:	605a      	str	r2, [r3, #4]
 8002036:	609a      	str	r2, [r3, #8]
 8002038:	60da      	str	r2, [r3, #12]
 800203a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a42      	ldr	r2, [pc, #264]	; (800214c <HAL_UART_MspInit+0x128>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d14b      	bne.n	80020de <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002046:	2300      	movs	r3, #0
 8002048:	61bb      	str	r3, [r7, #24]
 800204a:	4b41      	ldr	r3, [pc, #260]	; (8002150 <HAL_UART_MspInit+0x12c>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	4a40      	ldr	r2, [pc, #256]	; (8002150 <HAL_UART_MspInit+0x12c>)
 8002050:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002054:	6413      	str	r3, [r2, #64]	; 0x40
 8002056:	4b3e      	ldr	r3, [pc, #248]	; (8002150 <HAL_UART_MspInit+0x12c>)
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800205e:	61bb      	str	r3, [r7, #24]
 8002060:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
 8002066:	4b3a      	ldr	r3, [pc, #232]	; (8002150 <HAL_UART_MspInit+0x12c>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	4a39      	ldr	r2, [pc, #228]	; (8002150 <HAL_UART_MspInit+0x12c>)
 800206c:	f043 0304 	orr.w	r3, r3, #4
 8002070:	6313      	str	r3, [r2, #48]	; 0x30
 8002072:	4b37      	ldr	r3, [pc, #220]	; (8002150 <HAL_UART_MspInit+0x12c>)
 8002074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002076:	f003 0304 	and.w	r3, r3, #4
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	4b33      	ldr	r3, [pc, #204]	; (8002150 <HAL_UART_MspInit+0x12c>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	4a32      	ldr	r2, [pc, #200]	; (8002150 <HAL_UART_MspInit+0x12c>)
 8002088:	f043 0308 	orr.w	r3, r3, #8
 800208c:	6313      	str	r3, [r2, #48]	; 0x30
 800208e:	4b30      	ldr	r3, [pc, #192]	; (8002150 <HAL_UART_MspInit+0x12c>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	f003 0308 	and.w	r3, r3, #8
 8002096:	613b      	str	r3, [r7, #16]
 8002098:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800209a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800209e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a0:	2302      	movs	r3, #2
 80020a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a8:	2303      	movs	r3, #3
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80020ac:	2308      	movs	r3, #8
 80020ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020b0:	f107 031c 	add.w	r3, r7, #28
 80020b4:	4619      	mov	r1, r3
 80020b6:	4827      	ldr	r0, [pc, #156]	; (8002154 <HAL_UART_MspInit+0x130>)
 80020b8:	f001 f910 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80020bc:	2304      	movs	r3, #4
 80020be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c0:	2302      	movs	r3, #2
 80020c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	2300      	movs	r3, #0
 80020c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c8:	2303      	movs	r3, #3
 80020ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80020cc:	2308      	movs	r3, #8
 80020ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020d0:	f107 031c 	add.w	r3, r7, #28
 80020d4:	4619      	mov	r1, r3
 80020d6:	4820      	ldr	r0, [pc, #128]	; (8002158 <HAL_UART_MspInit+0x134>)
 80020d8:	f001 f900 	bl	80032dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020dc:	e031      	b.n	8002142 <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART1)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a1e      	ldr	r2, [pc, #120]	; (800215c <HAL_UART_MspInit+0x138>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d12c      	bne.n	8002142 <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART1_CLK_ENABLE();
 80020e8:	2300      	movs	r3, #0
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	4b18      	ldr	r3, [pc, #96]	; (8002150 <HAL_UART_MspInit+0x12c>)
 80020ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f0:	4a17      	ldr	r2, [pc, #92]	; (8002150 <HAL_UART_MspInit+0x12c>)
 80020f2:	f043 0310 	orr.w	r3, r3, #16
 80020f6:	6453      	str	r3, [r2, #68]	; 0x44
 80020f8:	4b15      	ldr	r3, [pc, #84]	; (8002150 <HAL_UART_MspInit+0x12c>)
 80020fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fc:	f003 0310 	and.w	r3, r3, #16
 8002100:	60fb      	str	r3, [r7, #12]
 8002102:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002104:	2300      	movs	r3, #0
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	4b11      	ldr	r3, [pc, #68]	; (8002150 <HAL_UART_MspInit+0x12c>)
 800210a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210c:	4a10      	ldr	r2, [pc, #64]	; (8002150 <HAL_UART_MspInit+0x12c>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	6313      	str	r3, [r2, #48]	; 0x30
 8002114:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <HAL_UART_MspInit+0x12c>)
 8002116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002120:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212e:	2303      	movs	r3, #3
 8002130:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002132:	2307      	movs	r3, #7
 8002134:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002136:	f107 031c 	add.w	r3, r7, #28
 800213a:	4619      	mov	r1, r3
 800213c:	4808      	ldr	r0, [pc, #32]	; (8002160 <HAL_UART_MspInit+0x13c>)
 800213e:	f001 f8cd 	bl	80032dc <HAL_GPIO_Init>
}
 8002142:	bf00      	nop
 8002144:	3730      	adds	r7, #48	; 0x30
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40005000 	.word	0x40005000
 8002150:	40023800 	.word	0x40023800
 8002154:	40020800 	.word	0x40020800
 8002158:	40020c00 	.word	0x40020c00
 800215c:	40011000 	.word	0x40011000
 8002160:	40020000 	.word	0x40020000

08002164 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800216a:	1d3b      	adds	r3, r7, #4
 800216c:	2200      	movs	r2, #0
 800216e:	601a      	str	r2, [r3, #0]
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	609a      	str	r2, [r3, #8]
 8002174:	60da      	str	r2, [r3, #12]
 8002176:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002178:	4b3b      	ldr	r3, [pc, #236]	; (8002268 <HAL_FMC_MspInit+0x104>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d16f      	bne.n	8002260 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8002180:	4b39      	ldr	r3, [pc, #228]	; (8002268 <HAL_FMC_MspInit+0x104>)
 8002182:	2201      	movs	r2, #1
 8002184:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	603b      	str	r3, [r7, #0]
 800218a:	4b38      	ldr	r3, [pc, #224]	; (800226c <HAL_FMC_MspInit+0x108>)
 800218c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218e:	4a37      	ldr	r2, [pc, #220]	; (800226c <HAL_FMC_MspInit+0x108>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	6393      	str	r3, [r2, #56]	; 0x38
 8002196:	4b35      	ldr	r3, [pc, #212]	; (800226c <HAL_FMC_MspInit+0x108>)
 8002198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	603b      	str	r3, [r7, #0]
 80021a0:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80021a2:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80021a6:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b0:	2303      	movs	r3, #3
 80021b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80021b4:	230c      	movs	r3, #12
 80021b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021b8:	1d3b      	adds	r3, r7, #4
 80021ba:	4619      	mov	r1, r3
 80021bc:	482c      	ldr	r0, [pc, #176]	; (8002270 <HAL_FMC_MspInit+0x10c>)
 80021be:	f001 f88d 	bl	80032dc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 80021c2:	2301      	movs	r3, #1
 80021c4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c6:	2302      	movs	r3, #2
 80021c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ce:	2303      	movs	r3, #3
 80021d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80021d2:	230c      	movs	r3, #12
 80021d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80021d6:	1d3b      	adds	r3, r7, #4
 80021d8:	4619      	mov	r1, r3
 80021da:	4826      	ldr	r0, [pc, #152]	; (8002274 <HAL_FMC_MspInit+0x110>)
 80021dc:	f001 f87e 	bl	80032dc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80021e0:	f248 1333 	movw	r3, #33075	; 0x8133
 80021e4:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e6:	2302      	movs	r3, #2
 80021e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ea:	2300      	movs	r3, #0
 80021ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ee:	2303      	movs	r3, #3
 80021f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80021f2:	230c      	movs	r3, #12
 80021f4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021f6:	1d3b      	adds	r3, r7, #4
 80021f8:	4619      	mov	r1, r3
 80021fa:	481f      	ldr	r0, [pc, #124]	; (8002278 <HAL_FMC_MspInit+0x114>)
 80021fc:	f001 f86e 	bl	80032dc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002200:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002204:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002206:	2302      	movs	r3, #2
 8002208:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220a:	2300      	movs	r3, #0
 800220c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800220e:	2303      	movs	r3, #3
 8002210:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002212:	230c      	movs	r3, #12
 8002214:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	4619      	mov	r1, r3
 800221a:	4818      	ldr	r0, [pc, #96]	; (800227c <HAL_FMC_MspInit+0x118>)
 800221c:	f001 f85e 	bl	80032dc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002220:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002224:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002226:	2302      	movs	r3, #2
 8002228:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800222e:	2303      	movs	r3, #3
 8002230:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002232:	230c      	movs	r3, #12
 8002234:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002236:	1d3b      	adds	r3, r7, #4
 8002238:	4619      	mov	r1, r3
 800223a:	4811      	ldr	r0, [pc, #68]	; (8002280 <HAL_FMC_MspInit+0x11c>)
 800223c:	f001 f84e 	bl	80032dc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002240:	2360      	movs	r3, #96	; 0x60
 8002242:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224c:	2303      	movs	r3, #3
 800224e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002250:	230c      	movs	r3, #12
 8002252:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002254:	1d3b      	adds	r3, r7, #4
 8002256:	4619      	mov	r1, r3
 8002258:	480a      	ldr	r0, [pc, #40]	; (8002284 <HAL_FMC_MspInit+0x120>)
 800225a:	f001 f83f 	bl	80032dc <HAL_GPIO_Init>
 800225e:	e000      	b.n	8002262 <HAL_FMC_MspInit+0xfe>
    return;
 8002260:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	2000076c 	.word	0x2000076c
 800226c:	40023800 	.word	0x40023800
 8002270:	40021400 	.word	0x40021400
 8002274:	40020800 	.word	0x40020800
 8002278:	40021800 	.word	0x40021800
 800227c:	40021000 	.word	0x40021000
 8002280:	40020c00 	.word	0x40020c00
 8002284:	40020400 	.word	0x40020400

08002288 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002290:	f7ff ff68 	bl	8002164 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08e      	sub	sp, #56	; 0x38
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80022a4:	2300      	movs	r3, #0
 80022a6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	4b33      	ldr	r3, [pc, #204]	; (8002380 <HAL_InitTick+0xe4>)
 80022b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b4:	4a32      	ldr	r2, [pc, #200]	; (8002380 <HAL_InitTick+0xe4>)
 80022b6:	f043 0310 	orr.w	r3, r3, #16
 80022ba:	6413      	str	r3, [r2, #64]	; 0x40
 80022bc:	4b30      	ldr	r3, [pc, #192]	; (8002380 <HAL_InitTick+0xe4>)
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	f003 0310 	and.w	r3, r3, #16
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022c8:	f107 0210 	add.w	r2, r7, #16
 80022cc:	f107 0314 	add.w	r3, r7, #20
 80022d0:	4611      	mov	r1, r2
 80022d2:	4618      	mov	r0, r3
 80022d4:	f003 ff92 	bl	80061fc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80022d8:	6a3b      	ldr	r3, [r7, #32]
 80022da:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80022dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d103      	bne.n	80022ea <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80022e2:	f003 ff63 	bl	80061ac <HAL_RCC_GetPCLK1Freq>
 80022e6:	6378      	str	r0, [r7, #52]	; 0x34
 80022e8:	e004      	b.n	80022f4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80022ea:	f003 ff5f 	bl	80061ac <HAL_RCC_GetPCLK1Freq>
 80022ee:	4603      	mov	r3, r0
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022f6:	4a23      	ldr	r2, [pc, #140]	; (8002384 <HAL_InitTick+0xe8>)
 80022f8:	fba2 2303 	umull	r2, r3, r2, r3
 80022fc:	0c9b      	lsrs	r3, r3, #18
 80022fe:	3b01      	subs	r3, #1
 8002300:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002302:	4b21      	ldr	r3, [pc, #132]	; (8002388 <HAL_InitTick+0xec>)
 8002304:	4a21      	ldr	r2, [pc, #132]	; (800238c <HAL_InitTick+0xf0>)
 8002306:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002308:	4b1f      	ldr	r3, [pc, #124]	; (8002388 <HAL_InitTick+0xec>)
 800230a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800230e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002310:	4a1d      	ldr	r2, [pc, #116]	; (8002388 <HAL_InitTick+0xec>)
 8002312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002314:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002316:	4b1c      	ldr	r3, [pc, #112]	; (8002388 <HAL_InitTick+0xec>)
 8002318:	2200      	movs	r2, #0
 800231a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800231c:	4b1a      	ldr	r3, [pc, #104]	; (8002388 <HAL_InitTick+0xec>)
 800231e:	2200      	movs	r2, #0
 8002320:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002322:	4b19      	ldr	r3, [pc, #100]	; (8002388 <HAL_InitTick+0xec>)
 8002324:	2200      	movs	r2, #0
 8002326:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002328:	4817      	ldr	r0, [pc, #92]	; (8002388 <HAL_InitTick+0xec>)
 800232a:	f004 fb0e 	bl	800694a <HAL_TIM_Base_Init>
 800232e:	4603      	mov	r3, r0
 8002330:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002334:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002338:	2b00      	cmp	r3, #0
 800233a:	d11b      	bne.n	8002374 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800233c:	4812      	ldr	r0, [pc, #72]	; (8002388 <HAL_InitTick+0xec>)
 800233e:	f004 fb53 	bl	80069e8 <HAL_TIM_Base_Start_IT>
 8002342:	4603      	mov	r3, r0
 8002344:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002348:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800234c:	2b00      	cmp	r3, #0
 800234e:	d111      	bne.n	8002374 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002350:	2036      	movs	r0, #54	; 0x36
 8002352:	f000 faa4 	bl	800289e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2b0f      	cmp	r3, #15
 800235a:	d808      	bhi.n	800236e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800235c:	2200      	movs	r2, #0
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	2036      	movs	r0, #54	; 0x36
 8002362:	f000 fa80 	bl	8002866 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002366:	4a0a      	ldr	r2, [pc, #40]	; (8002390 <HAL_InitTick+0xf4>)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6013      	str	r3, [r2, #0]
 800236c:	e002      	b.n	8002374 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002374:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002378:	4618      	mov	r0, r3
 800237a:	3738      	adds	r7, #56	; 0x38
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40023800 	.word	0x40023800
 8002384:	431bde83 	.word	0x431bde83
 8002388:	20000770 	.word	0x20000770
 800238c:	40001000 	.word	0x40001000
 8002390:	20000008 	.word	0x20000008

08002394 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002398:	e7fe      	b.n	8002398 <NMI_Handler+0x4>

0800239a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800239a:	b480      	push	{r7}
 800239c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800239e:	e7fe      	b.n	800239e <HardFault_Handler+0x4>

080023a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023a4:	e7fe      	b.n	80023a4 <MemManage_Handler+0x4>

080023a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023a6:	b480      	push	{r7}
 80023a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023aa:	e7fe      	b.n	80023aa <BusFault_Handler+0x4>

080023ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023b0:	e7fe      	b.n	80023b0 <UsageFault_Handler+0x4>

080023b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023b2:	b480      	push	{r7}
 80023b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023b6:	bf00      	nop
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
	...

080023ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80023f0:	4802      	ldr	r0, [pc, #8]	; (80023fc <TIM6_DAC_IRQHandler+0x10>)
 80023f2:	f004 fb69 	bl	8006ac8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20000770 	.word	0x20000770

08002400 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8002404:	4802      	ldr	r0, [pc, #8]	; (8002410 <OTG_HS_IRQHandler+0x10>)
 8002406:	f001 fb99 	bl	8003b3c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000bbc 	.word	0x20000bbc

08002414 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8002418:	4802      	ldr	r0, [pc, #8]	; (8002424 <LTDC_IRQHandler+0x10>)
 800241a:	f002 ffbf 	bl	800539c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	2000014c 	.word	0x2000014c

08002428 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800242c:	4802      	ldr	r0, [pc, #8]	; (8002438 <DMA2D_IRQHandler+0x10>)
 800242e:	f000 faad 	bl	800298c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	200000b8 	.word	0x200000b8

0800243c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	60f8      	str	r0, [r7, #12]
 8002444:	60b9      	str	r1, [r7, #8]
 8002446:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002448:	2300      	movs	r3, #0
 800244a:	617b      	str	r3, [r7, #20]
 800244c:	e00a      	b.n	8002464 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800244e:	f3af 8000 	nop.w
 8002452:	4601      	mov	r1, r0
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	1c5a      	adds	r2, r3, #1
 8002458:	60ba      	str	r2, [r7, #8]
 800245a:	b2ca      	uxtb	r2, r1
 800245c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	3301      	adds	r3, #1
 8002462:	617b      	str	r3, [r7, #20]
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	429a      	cmp	r2, r3
 800246a:	dbf0      	blt.n	800244e <_read+0x12>
  }

  return len;
 800246c:	687b      	ldr	r3, [r7, #4]
}
 800246e:	4618      	mov	r0, r3
 8002470:	3718      	adds	r7, #24
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b086      	sub	sp, #24
 800247a:	af00      	add	r7, sp, #0
 800247c:	60f8      	str	r0, [r7, #12]
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	e009      	b.n	800249c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	1c5a      	adds	r2, r3, #1
 800248c:	60ba      	str	r2, [r7, #8]
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f7fe fcc7 	bl	8000e24 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	3301      	adds	r3, #1
 800249a:	617b      	str	r3, [r7, #20]
 800249c:	697a      	ldr	r2, [r7, #20]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	dbf1      	blt.n	8002488 <_write+0x12>
  }
  return len;
 80024a4:	687b      	ldr	r3, [r7, #4]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3718      	adds	r7, #24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}

080024ae <_close>:

int _close(int file)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b083      	sub	sp, #12
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024c6:	b480      	push	{r7}
 80024c8:	b083      	sub	sp, #12
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
 80024ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024d6:	605a      	str	r2, [r3, #4]
  return 0;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <_isatty>:

int _isatty(int file)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024ee:	2301      	movs	r3, #1
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
	...

08002518 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002520:	4a14      	ldr	r2, [pc, #80]	; (8002574 <_sbrk+0x5c>)
 8002522:	4b15      	ldr	r3, [pc, #84]	; (8002578 <_sbrk+0x60>)
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800252c:	4b13      	ldr	r3, [pc, #76]	; (800257c <_sbrk+0x64>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d102      	bne.n	800253a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002534:	4b11      	ldr	r3, [pc, #68]	; (800257c <_sbrk+0x64>)
 8002536:	4a12      	ldr	r2, [pc, #72]	; (8002580 <_sbrk+0x68>)
 8002538:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800253a:	4b10      	ldr	r3, [pc, #64]	; (800257c <_sbrk+0x64>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4413      	add	r3, r2
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	429a      	cmp	r2, r3
 8002546:	d207      	bcs.n	8002558 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002548:	f008 fe8c 	bl	800b264 <__errno>
 800254c:	4603      	mov	r3, r0
 800254e:	220c      	movs	r2, #12
 8002550:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002552:	f04f 33ff 	mov.w	r3, #4294967295
 8002556:	e009      	b.n	800256c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002558:	4b08      	ldr	r3, [pc, #32]	; (800257c <_sbrk+0x64>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800255e:	4b07      	ldr	r3, [pc, #28]	; (800257c <_sbrk+0x64>)
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	4a05      	ldr	r2, [pc, #20]	; (800257c <_sbrk+0x64>)
 8002568:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800256a:	68fb      	ldr	r3, [r7, #12]
}
 800256c:	4618      	mov	r0, r3
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20030000 	.word	0x20030000
 8002578:	00000400 	.word	0x00000400
 800257c:	200007b8 	.word	0x200007b8
 8002580:	20000ed0 	.word	0x20000ed0

08002584 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002588:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <SystemInit+0x20>)
 800258a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800258e:	4a05      	ldr	r2, [pc, #20]	; (80025a4 <SystemInit+0x20>)
 8002590:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002594:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002598:	bf00      	nop
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80025a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80025e0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025ac:	480d      	ldr	r0, [pc, #52]	; (80025e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80025ae:	490e      	ldr	r1, [pc, #56]	; (80025e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80025b0:	4a0e      	ldr	r2, [pc, #56]	; (80025ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025b4:	e002      	b.n	80025bc <LoopCopyDataInit>

080025b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ba:	3304      	adds	r3, #4

080025bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025c0:	d3f9      	bcc.n	80025b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025c2:	4a0b      	ldr	r2, [pc, #44]	; (80025f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80025c4:	4c0b      	ldr	r4, [pc, #44]	; (80025f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80025c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025c8:	e001      	b.n	80025ce <LoopFillZerobss>

080025ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025cc:	3204      	adds	r2, #4

080025ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025d0:	d3fb      	bcc.n	80025ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80025d2:	f7ff ffd7 	bl	8002584 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025d6:	f008 fe4b 	bl	800b270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80025da:	f7fd ffdb 	bl	8000594 <main>
  bx  lr    
 80025de:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80025e0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80025e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025e8:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80025ec:	0800cd34 	.word	0x0800cd34
  ldr r2, =_sbss
 80025f0:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80025f4:	20000ed0 	.word	0x20000ed0

080025f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025f8:	e7fe      	b.n	80025f8 <ADC_IRQHandler>
	...

080025fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <HAL_Init+0x40>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a0d      	ldr	r2, [pc, #52]	; (800263c <HAL_Init+0x40>)
 8002606:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800260a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800260c:	4b0b      	ldr	r3, [pc, #44]	; (800263c <HAL_Init+0x40>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a0a      	ldr	r2, [pc, #40]	; (800263c <HAL_Init+0x40>)
 8002612:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002616:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002618:	4b08      	ldr	r3, [pc, #32]	; (800263c <HAL_Init+0x40>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a07      	ldr	r2, [pc, #28]	; (800263c <HAL_Init+0x40>)
 800261e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002622:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002624:	2003      	movs	r0, #3
 8002626:	f000 f913 	bl	8002850 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800262a:	200f      	movs	r0, #15
 800262c:	f7ff fe36 	bl	800229c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002630:	f7ff fa82 	bl	8001b38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40023c00 	.word	0x40023c00

08002640 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002644:	4b06      	ldr	r3, [pc, #24]	; (8002660 <HAL_IncTick+0x20>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	461a      	mov	r2, r3
 800264a:	4b06      	ldr	r3, [pc, #24]	; (8002664 <HAL_IncTick+0x24>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4413      	add	r3, r2
 8002650:	4a04      	ldr	r2, [pc, #16]	; (8002664 <HAL_IncTick+0x24>)
 8002652:	6013      	str	r3, [r2, #0]
}
 8002654:	bf00      	nop
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	2000000c 	.word	0x2000000c
 8002664:	200007bc 	.word	0x200007bc

08002668 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return uwTick;
 800266c:	4b03      	ldr	r3, [pc, #12]	; (800267c <HAL_GetTick+0x14>)
 800266e:	681b      	ldr	r3, [r3, #0]
}
 8002670:	4618      	mov	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	200007bc 	.word	0x200007bc

08002680 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002688:	f7ff ffee 	bl	8002668 <HAL_GetTick>
 800268c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002698:	d005      	beq.n	80026a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800269a:	4b0a      	ldr	r3, [pc, #40]	; (80026c4 <HAL_Delay+0x44>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	461a      	mov	r2, r3
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4413      	add	r3, r2
 80026a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026a6:	bf00      	nop
 80026a8:	f7ff ffde 	bl	8002668 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d8f7      	bhi.n	80026a8 <HAL_Delay+0x28>
  {
  }
}
 80026b8:	bf00      	nop
 80026ba:	bf00      	nop
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	2000000c 	.word	0x2000000c

080026c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026d8:	4b0c      	ldr	r3, [pc, #48]	; (800270c <__NVIC_SetPriorityGrouping+0x44>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026e4:	4013      	ands	r3, r2
 80026e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026fa:	4a04      	ldr	r2, [pc, #16]	; (800270c <__NVIC_SetPriorityGrouping+0x44>)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	60d3      	str	r3, [r2, #12]
}
 8002700:	bf00      	nop
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	e000ed00 	.word	0xe000ed00

08002710 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002714:	4b04      	ldr	r3, [pc, #16]	; (8002728 <__NVIC_GetPriorityGrouping+0x18>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	0a1b      	lsrs	r3, r3, #8
 800271a:	f003 0307 	and.w	r3, r3, #7
}
 800271e:	4618      	mov	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	e000ed00 	.word	0xe000ed00

0800272c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273a:	2b00      	cmp	r3, #0
 800273c:	db0b      	blt.n	8002756 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	f003 021f 	and.w	r2, r3, #31
 8002744:	4907      	ldr	r1, [pc, #28]	; (8002764 <__NVIC_EnableIRQ+0x38>)
 8002746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	2001      	movs	r0, #1
 800274e:	fa00 f202 	lsl.w	r2, r0, r2
 8002752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	e000e100 	.word	0xe000e100

08002768 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	6039      	str	r1, [r7, #0]
 8002772:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002778:	2b00      	cmp	r3, #0
 800277a:	db0a      	blt.n	8002792 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	b2da      	uxtb	r2, r3
 8002780:	490c      	ldr	r1, [pc, #48]	; (80027b4 <__NVIC_SetPriority+0x4c>)
 8002782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002786:	0112      	lsls	r2, r2, #4
 8002788:	b2d2      	uxtb	r2, r2
 800278a:	440b      	add	r3, r1
 800278c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002790:	e00a      	b.n	80027a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	b2da      	uxtb	r2, r3
 8002796:	4908      	ldr	r1, [pc, #32]	; (80027b8 <__NVIC_SetPriority+0x50>)
 8002798:	79fb      	ldrb	r3, [r7, #7]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	3b04      	subs	r3, #4
 80027a0:	0112      	lsls	r2, r2, #4
 80027a2:	b2d2      	uxtb	r2, r2
 80027a4:	440b      	add	r3, r1
 80027a6:	761a      	strb	r2, [r3, #24]
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr
 80027b4:	e000e100 	.word	0xe000e100
 80027b8:	e000ed00 	.word	0xe000ed00

080027bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027bc:	b480      	push	{r7}
 80027be:	b089      	sub	sp, #36	; 0x24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f003 0307 	and.w	r3, r3, #7
 80027ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	f1c3 0307 	rsb	r3, r3, #7
 80027d6:	2b04      	cmp	r3, #4
 80027d8:	bf28      	it	cs
 80027da:	2304      	movcs	r3, #4
 80027dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	3304      	adds	r3, #4
 80027e2:	2b06      	cmp	r3, #6
 80027e4:	d902      	bls.n	80027ec <NVIC_EncodePriority+0x30>
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	3b03      	subs	r3, #3
 80027ea:	e000      	b.n	80027ee <NVIC_EncodePriority+0x32>
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f0:	f04f 32ff 	mov.w	r2, #4294967295
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	fa02 f303 	lsl.w	r3, r2, r3
 80027fa:	43da      	mvns	r2, r3
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	401a      	ands	r2, r3
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002804:	f04f 31ff 	mov.w	r1, #4294967295
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	fa01 f303 	lsl.w	r3, r1, r3
 800280e:	43d9      	mvns	r1, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002814:	4313      	orrs	r3, r2
         );
}
 8002816:	4618      	mov	r0, r3
 8002818:	3724      	adds	r7, #36	; 0x24
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
	...

08002824 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002824:	b480      	push	{r7}
 8002826:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002828:	f3bf 8f4f 	dsb	sy
}
 800282c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800282e:	4b06      	ldr	r3, [pc, #24]	; (8002848 <__NVIC_SystemReset+0x24>)
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002836:	4904      	ldr	r1, [pc, #16]	; (8002848 <__NVIC_SystemReset+0x24>)
 8002838:	4b04      	ldr	r3, [pc, #16]	; (800284c <__NVIC_SystemReset+0x28>)
 800283a:	4313      	orrs	r3, r2
 800283c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800283e:	f3bf 8f4f 	dsb	sy
}
 8002842:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002844:	bf00      	nop
 8002846:	e7fd      	b.n	8002844 <__NVIC_SystemReset+0x20>
 8002848:	e000ed00 	.word	0xe000ed00
 800284c:	05fa0004 	.word	0x05fa0004

08002850 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	f7ff ff35 	bl	80026c8 <__NVIC_SetPriorityGrouping>
}
 800285e:	bf00      	nop
 8002860:	3708      	adds	r7, #8
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002866:	b580      	push	{r7, lr}
 8002868:	b086      	sub	sp, #24
 800286a:	af00      	add	r7, sp, #0
 800286c:	4603      	mov	r3, r0
 800286e:	60b9      	str	r1, [r7, #8]
 8002870:	607a      	str	r2, [r7, #4]
 8002872:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002878:	f7ff ff4a 	bl	8002710 <__NVIC_GetPriorityGrouping>
 800287c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	68b9      	ldr	r1, [r7, #8]
 8002882:	6978      	ldr	r0, [r7, #20]
 8002884:	f7ff ff9a 	bl	80027bc <NVIC_EncodePriority>
 8002888:	4602      	mov	r2, r0
 800288a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800288e:	4611      	mov	r1, r2
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff ff69 	bl	8002768 <__NVIC_SetPriority>
}
 8002896:	bf00      	nop
 8002898:	3718      	adds	r7, #24
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b082      	sub	sp, #8
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	4603      	mov	r3, r0
 80028a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f7ff ff3d 	bl	800272c <__NVIC_EnableIRQ>
}
 80028b2:	bf00      	nop
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80028ba:	b580      	push	{r7, lr}
 80028bc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80028be:	f7ff ffb1 	bl	8002824 <__NVIC_SystemReset>

080028c2 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b082      	sub	sp, #8
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e00e      	b.n	80028f2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	795b      	ldrb	r3, [r3, #5]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d105      	bne.n	80028ea <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f7ff f94f 	bl	8001b88 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3708      	adds	r7, #8
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b082      	sub	sp, #8
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e03b      	b.n	8002984 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002912:	b2db      	uxtb	r3, r3
 8002914:	2b00      	cmp	r3, #0
 8002916:	d106      	bne.n	8002926 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f7ff f953 	bl	8001bcc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2202      	movs	r2, #2
 800292a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800294a:	f023 0107 	bic.w	r1, r3, #7
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002960:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002964:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	68d1      	ldr	r1, [r2, #12]
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	6812      	ldr	r2, [r2, #0]
 8002970:	430b      	orrs	r3, r1
 8002972:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002982:	2300      	movs	r3, #0
}
 8002984:	4618      	mov	r0, r3
 8002986:	3708      	adds	r7, #8
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b084      	sub	sp, #16
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f003 0301 	and.w	r3, r3, #1
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d026      	beq.n	80029fc <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d021      	beq.n	80029fc <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80029c6:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029cc:	f043 0201 	orr.w	r2, r3, #1
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2201      	movs	r2, #1
 80029da:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2204      	movs	r2, #4
 80029e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d003      	beq.n	80029fc <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f003 0320 	and.w	r3, r3, #32
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d026      	beq.n	8002a54 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d021      	beq.n	8002a54 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a1e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2220      	movs	r2, #32
 8002a26:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a2c:	f043 0202 	orr.w	r2, r3, #2
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2204      	movs	r2, #4
 8002a38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f003 0308 	and.w	r3, r3, #8
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d026      	beq.n	8002aac <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d021      	beq.n	8002aac <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a76:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2208      	movs	r2, #8
 8002a7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a84:	f043 0204 	orr.w	r2, r3, #4
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2204      	movs	r2, #4
 8002a90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	695b      	ldr	r3, [r3, #20]
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f003 0304 	and.w	r3, r3, #4
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d013      	beq.n	8002ade <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d00e      	beq.n	8002ade <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ace:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2204      	movs	r2, #4
 8002ad6:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 f853 	bl	8002b84 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d024      	beq.n	8002b32 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d01f      	beq.n	8002b32 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002b00:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2202      	movs	r2, #2
 8002b08:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d003      	beq.n	8002b32 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f003 0310 	and.w	r3, r3, #16
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d01f      	beq.n	8002b7c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d01a      	beq.n	8002b7c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002b54:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	2210      	movs	r2, #16
 8002b5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f80e 	bl	8002b98 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8002b7c:	bf00      	nop
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b087      	sub	sp, #28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d101      	bne.n	8002bcc <HAL_DMA2D_ConfigLayer+0x20>
 8002bc8:	2302      	movs	r3, #2
 8002bca:	e079      	b.n	8002cc0 <HAL_DMA2D_ConfigLayer+0x114>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	011b      	lsls	r3, r3, #4
 8002be0:	3318      	adds	r3, #24
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	4413      	add	r3, r2
 8002be6:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	685a      	ldr	r2, [r3, #4]
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	041b      	lsls	r3, r3, #16
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002bf6:	4b35      	ldr	r3, [pc, #212]	; (8002ccc <HAL_DMA2D_ConfigLayer+0x120>)
 8002bf8:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2b0a      	cmp	r3, #10
 8002c00:	d003      	beq.n	8002c0a <HAL_DMA2D_ConfigLayer+0x5e>
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	2b09      	cmp	r3, #9
 8002c08:	d107      	bne.n	8002c1a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	4313      	orrs	r3, r2
 8002c16:	617b      	str	r3, [r7, #20]
 8002c18:	e005      	b.n	8002c26 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	061b      	lsls	r3, r3, #24
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d120      	bne.n	8002c6e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	43db      	mvns	r3, r3
 8002c36:	ea02 0103 	and.w	r1, r2, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	693a      	ldr	r2, [r7, #16]
 8002c4a:	6812      	ldr	r2, [r2, #0]
 8002c4c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	2b0a      	cmp	r3, #10
 8002c54:	d003      	beq.n	8002c5e <HAL_DMA2D_ConfigLayer+0xb2>
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	2b09      	cmp	r3, #9
 8002c5c:	d127      	bne.n	8002cae <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	68da      	ldr	r2, [r3, #12]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002c6a:	629a      	str	r2, [r3, #40]	; 0x28
 8002c6c:	e01f      	b.n	8002cae <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	69da      	ldr	r2, [r3, #28]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	43db      	mvns	r3, r3
 8002c78:	ea02 0103 	and.w	r1, r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	693a      	ldr	r2, [r7, #16]
 8002c8c:	6812      	ldr	r2, [r2, #0]
 8002c8e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b0a      	cmp	r3, #10
 8002c96:	d003      	beq.n	8002ca0 <HAL_DMA2D_ConfigLayer+0xf4>
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b09      	cmp	r3, #9
 8002c9e:	d106      	bne.n	8002cae <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	68da      	ldr	r2, [r3, #12]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002cac:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	371c      	adds	r7, #28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	ff03000f 	.word	0xff03000f

08002cd0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002ce2:	4b23      	ldr	r3, [pc, #140]	; (8002d70 <HAL_FLASH_Program+0xa0>)
 8002ce4:	7e1b      	ldrb	r3, [r3, #24]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_FLASH_Program+0x1e>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e03b      	b.n	8002d66 <HAL_FLASH_Program+0x96>
 8002cee:	4b20      	ldr	r3, [pc, #128]	; (8002d70 <HAL_FLASH_Program+0xa0>)
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002cf4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002cf8:	f000 f870 	bl	8002ddc <FLASH_WaitForLastOperation>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8002d00:	7dfb      	ldrb	r3, [r7, #23]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d12b      	bne.n	8002d5e <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d105      	bne.n	8002d18 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002d0c:	783b      	ldrb	r3, [r7, #0]
 8002d0e:	4619      	mov	r1, r3
 8002d10:	68b8      	ldr	r0, [r7, #8]
 8002d12:	f000 f91b 	bl	8002f4c <FLASH_Program_Byte>
 8002d16:	e016      	b.n	8002d46 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d105      	bne.n	8002d2a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002d1e:	883b      	ldrh	r3, [r7, #0]
 8002d20:	4619      	mov	r1, r3
 8002d22:	68b8      	ldr	r0, [r7, #8]
 8002d24:	f000 f8ee 	bl	8002f04 <FLASH_Program_HalfWord>
 8002d28:	e00d      	b.n	8002d46 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d105      	bne.n	8002d3c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	4619      	mov	r1, r3
 8002d34:	68b8      	ldr	r0, [r7, #8]
 8002d36:	f000 f8c3 	bl	8002ec0 <FLASH_Program_Word>
 8002d3a:	e004      	b.n	8002d46 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002d3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d40:	68b8      	ldr	r0, [r7, #8]
 8002d42:	f000 f88b 	bl	8002e5c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d46:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d4a:	f000 f847 	bl	8002ddc <FLASH_WaitForLastOperation>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8002d52:	4b08      	ldr	r3, [pc, #32]	; (8002d74 <HAL_FLASH_Program+0xa4>)
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	4a07      	ldr	r2, [pc, #28]	; (8002d74 <HAL_FLASH_Program+0xa4>)
 8002d58:	f023 0301 	bic.w	r3, r3, #1
 8002d5c:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002d5e:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <HAL_FLASH_Program+0xa0>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	761a      	strb	r2, [r3, #24]
  
  return status;
 8002d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3718      	adds	r7, #24
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	200007c0 	.word	0x200007c0
 8002d74:	40023c00 	.word	0x40023c00

08002d78 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002d82:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <HAL_FLASH_Unlock+0x38>)
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	da0b      	bge.n	8002da2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002d8a:	4b09      	ldr	r3, [pc, #36]	; (8002db0 <HAL_FLASH_Unlock+0x38>)
 8002d8c:	4a09      	ldr	r2, [pc, #36]	; (8002db4 <HAL_FLASH_Unlock+0x3c>)
 8002d8e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002d90:	4b07      	ldr	r3, [pc, #28]	; (8002db0 <HAL_FLASH_Unlock+0x38>)
 8002d92:	4a09      	ldr	r2, [pc, #36]	; (8002db8 <HAL_FLASH_Unlock+0x40>)
 8002d94:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002d96:	4b06      	ldr	r3, [pc, #24]	; (8002db0 <HAL_FLASH_Unlock+0x38>)
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	da01      	bge.n	8002da2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002da2:	79fb      	ldrb	r3, [r7, #7]
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr
 8002db0:	40023c00 	.word	0x40023c00
 8002db4:	45670123 	.word	0x45670123
 8002db8:	cdef89ab 	.word	0xcdef89ab

08002dbc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002dc0:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <HAL_FLASH_Lock+0x1c>)
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	4a04      	ldr	r2, [pc, #16]	; (8002dd8 <HAL_FLASH_Lock+0x1c>)
 8002dc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002dca:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	40023c00 	.word	0x40023c00

08002ddc <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002de4:	2300      	movs	r3, #0
 8002de6:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002de8:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <FLASH_WaitForLastOperation+0x78>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002dee:	f7ff fc3b 	bl	8002668 <HAL_GetTick>
 8002df2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002df4:	e010      	b.n	8002e18 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dfc:	d00c      	beq.n	8002e18 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d007      	beq.n	8002e14 <FLASH_WaitForLastOperation+0x38>
 8002e04:	f7ff fc30 	bl	8002668 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d201      	bcs.n	8002e18 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e019      	b.n	8002e4c <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002e18:	4b0f      	ldr	r3, [pc, #60]	; (8002e58 <FLASH_WaitForLastOperation+0x7c>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d1e8      	bne.n	8002df6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002e24:	4b0c      	ldr	r3, [pc, #48]	; (8002e58 <FLASH_WaitForLastOperation+0x7c>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d002      	beq.n	8002e36 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002e30:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <FLASH_WaitForLastOperation+0x7c>)
 8002e32:	2201      	movs	r2, #1
 8002e34:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002e36:	4b08      	ldr	r3, [pc, #32]	; (8002e58 <FLASH_WaitForLastOperation+0x7c>)
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002e42:	f000 f8a5 	bl	8002f90 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
  
}  
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3710      	adds	r7, #16
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	200007c0 	.word	0x200007c0
 8002e58:	40023c00 	.word	0x40023c00

08002e5c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	60f8      	str	r0, [r7, #12]
 8002e64:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002e68:	4b14      	ldr	r3, [pc, #80]	; (8002ebc <FLASH_Program_DoubleWord+0x60>)
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	4a13      	ldr	r2, [pc, #76]	; (8002ebc <FLASH_Program_DoubleWord+0x60>)
 8002e6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002e74:	4b11      	ldr	r3, [pc, #68]	; (8002ebc <FLASH_Program_DoubleWord+0x60>)
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	4a10      	ldr	r2, [pc, #64]	; (8002ebc <FLASH_Program_DoubleWord+0x60>)
 8002e7a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002e7e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002e80:	4b0e      	ldr	r3, [pc, #56]	; (8002ebc <FLASH_Program_DoubleWord+0x60>)
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	4a0d      	ldr	r2, [pc, #52]	; (8002ebc <FLASH_Program_DoubleWord+0x60>)
 8002e86:	f043 0301 	orr.w	r3, r3, #1
 8002e8a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	683a      	ldr	r2, [r7, #0]
 8002e90:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8002e92:	f3bf 8f6f 	isb	sy
}
 8002e96:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8002e98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	f04f 0300 	mov.w	r3, #0
 8002ea4:	000a      	movs	r2, r1
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	68f9      	ldr	r1, [r7, #12]
 8002eaa:	3104      	adds	r1, #4
 8002eac:	4613      	mov	r3, r2
 8002eae:	600b      	str	r3, [r1, #0]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	40023c00 	.word	0x40023c00

08002ec0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002eca:	4b0d      	ldr	r3, [pc, #52]	; (8002f00 <FLASH_Program_Word+0x40>)
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	4a0c      	ldr	r2, [pc, #48]	; (8002f00 <FLASH_Program_Word+0x40>)
 8002ed0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ed4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002ed6:	4b0a      	ldr	r3, [pc, #40]	; (8002f00 <FLASH_Program_Word+0x40>)
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	4a09      	ldr	r2, [pc, #36]	; (8002f00 <FLASH_Program_Word+0x40>)
 8002edc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ee0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002ee2:	4b07      	ldr	r3, [pc, #28]	; (8002f00 <FLASH_Program_Word+0x40>)
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	4a06      	ldr	r2, [pc, #24]	; (8002f00 <FLASH_Program_Word+0x40>)
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	601a      	str	r2, [r3, #0]
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	40023c00 	.word	0x40023c00

08002f04 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002f10:	4b0d      	ldr	r3, [pc, #52]	; (8002f48 <FLASH_Program_HalfWord+0x44>)
 8002f12:	691b      	ldr	r3, [r3, #16]
 8002f14:	4a0c      	ldr	r2, [pc, #48]	; (8002f48 <FLASH_Program_HalfWord+0x44>)
 8002f16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002f1c:	4b0a      	ldr	r3, [pc, #40]	; (8002f48 <FLASH_Program_HalfWord+0x44>)
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	4a09      	ldr	r2, [pc, #36]	; (8002f48 <FLASH_Program_HalfWord+0x44>)
 8002f22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f26:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002f28:	4b07      	ldr	r3, [pc, #28]	; (8002f48 <FLASH_Program_HalfWord+0x44>)
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	4a06      	ldr	r2, [pc, #24]	; (8002f48 <FLASH_Program_HalfWord+0x44>)
 8002f2e:	f043 0301 	orr.w	r3, r3, #1
 8002f32:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	887a      	ldrh	r2, [r7, #2]
 8002f38:	801a      	strh	r2, [r3, #0]
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	40023c00 	.word	0x40023c00

08002f4c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	460b      	mov	r3, r1
 8002f56:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002f58:	4b0c      	ldr	r3, [pc, #48]	; (8002f8c <FLASH_Program_Byte+0x40>)
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	4a0b      	ldr	r2, [pc, #44]	; (8002f8c <FLASH_Program_Byte+0x40>)
 8002f5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f62:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002f64:	4b09      	ldr	r3, [pc, #36]	; (8002f8c <FLASH_Program_Byte+0x40>)
 8002f66:	4a09      	ldr	r2, [pc, #36]	; (8002f8c <FLASH_Program_Byte+0x40>)
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002f6c:	4b07      	ldr	r3, [pc, #28]	; (8002f8c <FLASH_Program_Byte+0x40>)
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	4a06      	ldr	r2, [pc, #24]	; (8002f8c <FLASH_Program_Byte+0x40>)
 8002f72:	f043 0301 	orr.w	r3, r3, #1
 8002f76:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	78fa      	ldrb	r2, [r7, #3]
 8002f7c:	701a      	strb	r2, [r3, #0]
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	40023c00 	.word	0x40023c00

08002f90 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002f94:	4b2f      	ldr	r3, [pc, #188]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	f003 0310 	and.w	r3, r3, #16
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d008      	beq.n	8002fb2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002fa0:	4b2d      	ldr	r3, [pc, #180]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	f043 0310 	orr.w	r3, r3, #16
 8002fa8:	4a2b      	ldr	r2, [pc, #172]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8002faa:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002fac:	4b29      	ldr	r3, [pc, #164]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8002fae:	2210      	movs	r2, #16
 8002fb0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002fb2:	4b28      	ldr	r3, [pc, #160]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	f003 0320 	and.w	r3, r3, #32
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d008      	beq.n	8002fd0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002fbe:	4b26      	ldr	r3, [pc, #152]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f043 0308 	orr.w	r3, r3, #8
 8002fc6:	4a24      	ldr	r2, [pc, #144]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8002fc8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002fca:	4b22      	ldr	r3, [pc, #136]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8002fcc:	2220      	movs	r2, #32
 8002fce:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002fd0:	4b20      	ldr	r3, [pc, #128]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d008      	beq.n	8002fee <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002fdc:	4b1e      	ldr	r3, [pc, #120]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8002fde:	69db      	ldr	r3, [r3, #28]
 8002fe0:	f043 0304 	orr.w	r3, r3, #4
 8002fe4:	4a1c      	ldr	r2, [pc, #112]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8002fe6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002fe8:	4b1a      	ldr	r3, [pc, #104]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8002fea:	2240      	movs	r2, #64	; 0x40
 8002fec:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002fee:	4b19      	ldr	r3, [pc, #100]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8002ff0:	68db      	ldr	r3, [r3, #12]
 8002ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d008      	beq.n	800300c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002ffa:	4b17      	ldr	r3, [pc, #92]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	f043 0302 	orr.w	r3, r3, #2
 8003002:	4a15      	ldr	r2, [pc, #84]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8003004:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8003006:	4b13      	ldr	r3, [pc, #76]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8003008:	2280      	movs	r2, #128	; 0x80
 800300a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800300c:	4b11      	ldr	r3, [pc, #68]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003014:	2b00      	cmp	r3, #0
 8003016:	d009      	beq.n	800302c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8003018:	4b0f      	ldr	r3, [pc, #60]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 800301a:	69db      	ldr	r3, [r3, #28]
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	4a0d      	ldr	r2, [pc, #52]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8003022:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8003024:	4b0b      	ldr	r3, [pc, #44]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8003026:	f44f 7280 	mov.w	r2, #256	; 0x100
 800302a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800302c:	4b09      	ldr	r3, [pc, #36]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	2b00      	cmp	r3, #0
 8003036:	d008      	beq.n	800304a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003038:	4b07      	ldr	r3, [pc, #28]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 800303a:	69db      	ldr	r3, [r3, #28]
 800303c:	f043 0320 	orr.w	r3, r3, #32
 8003040:	4a05      	ldr	r2, [pc, #20]	; (8003058 <FLASH_SetErrorCode+0xc8>)
 8003042:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8003044:	4b03      	ldr	r3, [pc, #12]	; (8003054 <FLASH_SetErrorCode+0xc4>)
 8003046:	2202      	movs	r2, #2
 8003048:	60da      	str	r2, [r3, #12]
  }
}
 800304a:	bf00      	nop
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr
 8003054:	40023c00 	.word	0x40023c00
 8003058:	200007c0 	.word	0x200007c0

0800305c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800306a:	2300      	movs	r3, #0
 800306c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800306e:	4b32      	ldr	r3, [pc, #200]	; (8003138 <HAL_FLASHEx_Erase+0xdc>)
 8003070:	7e1b      	ldrb	r3, [r3, #24]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d101      	bne.n	800307a <HAL_FLASHEx_Erase+0x1e>
 8003076:	2302      	movs	r3, #2
 8003078:	e05a      	b.n	8003130 <HAL_FLASHEx_Erase+0xd4>
 800307a:	4b2f      	ldr	r3, [pc, #188]	; (8003138 <HAL_FLASHEx_Erase+0xdc>)
 800307c:	2201      	movs	r2, #1
 800307e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003080:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003084:	f7ff feaa 	bl	8002ddc <FLASH_WaitForLastOperation>
 8003088:	4603      	mov	r3, r0
 800308a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800308c:	7bfb      	ldrb	r3, [r7, #15]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d14a      	bne.n	8003128 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	f04f 32ff 	mov.w	r2, #4294967295
 8003098:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d117      	bne.n	80030d2 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	4619      	mov	r1, r3
 80030ae:	4610      	mov	r0, r2
 80030b0:	f000 f846 	bl	8003140 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80030b4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80030b8:	f7ff fe90 	bl	8002ddc <FLASH_WaitForLastOperation>
 80030bc:	4603      	mov	r3, r0
 80030be:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 80030c0:	4b1e      	ldr	r3, [pc, #120]	; (800313c <HAL_FLASHEx_Erase+0xe0>)
 80030c2:	691b      	ldr	r3, [r3, #16]
 80030c4:	4a1d      	ldr	r2, [pc, #116]	; (800313c <HAL_FLASHEx_Erase+0xe0>)
 80030c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80030ca:	f023 0304 	bic.w	r3, r3, #4
 80030ce:	6113      	str	r3, [r2, #16]
 80030d0:	e028      	b.n	8003124 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	60bb      	str	r3, [r7, #8]
 80030d8:	e01c      	b.n	8003114 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	4619      	mov	r1, r3
 80030e2:	68b8      	ldr	r0, [r7, #8]
 80030e4:	f000 f866 	bl	80031b4 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80030e8:	f24c 3050 	movw	r0, #50000	; 0xc350
 80030ec:	f7ff fe76 	bl	8002ddc <FLASH_WaitForLastOperation>
 80030f0:	4603      	mov	r3, r0
 80030f2:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80030f4:	4b11      	ldr	r3, [pc, #68]	; (800313c <HAL_FLASHEx_Erase+0xe0>)
 80030f6:	691b      	ldr	r3, [r3, #16]
 80030f8:	4a10      	ldr	r2, [pc, #64]	; (800313c <HAL_FLASHEx_Erase+0xe0>)
 80030fa:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80030fe:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8003100:	7bfb      	ldrb	r3, [r7, #15]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	68ba      	ldr	r2, [r7, #8]
 800310a:	601a      	str	r2, [r3, #0]
          break;
 800310c:	e00a      	b.n	8003124 <HAL_FLASHEx_Erase+0xc8>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	3301      	adds	r3, #1
 8003112:	60bb      	str	r3, [r7, #8]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	68da      	ldr	r2, [r3, #12]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	4413      	add	r3, r2
 800311e:	68ba      	ldr	r2, [r7, #8]
 8003120:	429a      	cmp	r2, r3
 8003122:	d3da      	bcc.n	80030da <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003124:	f000 f894 	bl	8003250 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003128:	4b03      	ldr	r3, [pc, #12]	; (8003138 <HAL_FLASHEx_Erase+0xdc>)
 800312a:	2200      	movs	r2, #0
 800312c:	761a      	strb	r2, [r3, #24]

  return status;
 800312e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003130:	4618      	mov	r0, r3
 8003132:	3710      	adds	r7, #16
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	200007c0 	.word	0x200007c0
 800313c:	40023c00 	.word	0x40023c00

08003140 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	4603      	mov	r3, r0
 8003148:	6039      	str	r1, [r7, #0]
 800314a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800314c:	4b18      	ldr	r3, [pc, #96]	; (80031b0 <FLASH_MassErase+0x70>)
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	4a17      	ldr	r2, [pc, #92]	; (80031b0 <FLASH_MassErase+0x70>)
 8003152:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003156:	6113      	str	r3, [r2, #16]

  if (Banks == FLASH_BANK_BOTH)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	2b03      	cmp	r3, #3
 800315c:	d108      	bne.n	8003170 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 800315e:	4b14      	ldr	r3, [pc, #80]	; (80031b0 <FLASH_MassErase+0x70>)
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	4a13      	ldr	r2, [pc, #76]	; (80031b0 <FLASH_MassErase+0x70>)
 8003164:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003168:	f043 0304 	orr.w	r3, r3, #4
 800316c:	6113      	str	r3, [r2, #16]
 800316e:	e00f      	b.n	8003190 <FLASH_MassErase+0x50>
  }
  else if (Banks == FLASH_BANK_1)
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	2b01      	cmp	r3, #1
 8003174:	d106      	bne.n	8003184 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 8003176:	4b0e      	ldr	r3, [pc, #56]	; (80031b0 <FLASH_MassErase+0x70>)
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	4a0d      	ldr	r2, [pc, #52]	; (80031b0 <FLASH_MassErase+0x70>)
 800317c:	f043 0304 	orr.w	r3, r3, #4
 8003180:	6113      	str	r3, [r2, #16]
 8003182:	e005      	b.n	8003190 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8003184:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <FLASH_MassErase+0x70>)
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	4a09      	ldr	r2, [pc, #36]	; (80031b0 <FLASH_MassErase+0x70>)
 800318a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800318e:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003190:	4b07      	ldr	r3, [pc, #28]	; (80031b0 <FLASH_MassErase+0x70>)
 8003192:	691a      	ldr	r2, [r3, #16]
 8003194:	79fb      	ldrb	r3, [r7, #7]
 8003196:	021b      	lsls	r3, r3, #8
 8003198:	4313      	orrs	r3, r2
 800319a:	4a05      	ldr	r2, [pc, #20]	; (80031b0 <FLASH_MassErase+0x70>)
 800319c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031a0:	6113      	str	r3, [r2, #16]
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	40023c00 	.word	0x40023c00

080031b4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b085      	sub	sp, #20
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	460b      	mov	r3, r1
 80031be:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80031c4:	78fb      	ldrb	r3, [r7, #3]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d102      	bne.n	80031d0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	e010      	b.n	80031f2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80031d0:	78fb      	ldrb	r3, [r7, #3]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d103      	bne.n	80031de <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80031d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031da:	60fb      	str	r3, [r7, #12]
 80031dc:	e009      	b.n	80031f2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80031de:	78fb      	ldrb	r3, [r7, #3]
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d103      	bne.n	80031ec <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80031e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80031e8:	60fb      	str	r3, [r7, #12]
 80031ea:	e002      	b.n	80031f2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80031ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031f0:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if (Sector > FLASH_SECTOR_11)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b0b      	cmp	r3, #11
 80031f6:	d902      	bls.n	80031fe <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	3304      	adds	r3, #4
 80031fc:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80031fe:	4b13      	ldr	r3, [pc, #76]	; (800324c <FLASH_Erase_Sector+0x98>)
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	4a12      	ldr	r2, [pc, #72]	; (800324c <FLASH_Erase_Sector+0x98>)
 8003204:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003208:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800320a:	4b10      	ldr	r3, [pc, #64]	; (800324c <FLASH_Erase_Sector+0x98>)
 800320c:	691a      	ldr	r2, [r3, #16]
 800320e:	490f      	ldr	r1, [pc, #60]	; (800324c <FLASH_Erase_Sector+0x98>)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	4313      	orrs	r3, r2
 8003214:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003216:	4b0d      	ldr	r3, [pc, #52]	; (800324c <FLASH_Erase_Sector+0x98>)
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	4a0c      	ldr	r2, [pc, #48]	; (800324c <FLASH_Erase_Sector+0x98>)
 800321c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003220:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8003222:	4b0a      	ldr	r3, [pc, #40]	; (800324c <FLASH_Erase_Sector+0x98>)
 8003224:	691a      	ldr	r2, [r3, #16]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	00db      	lsls	r3, r3, #3
 800322a:	4313      	orrs	r3, r2
 800322c:	4a07      	ldr	r2, [pc, #28]	; (800324c <FLASH_Erase_Sector+0x98>)
 800322e:	f043 0302 	orr.w	r3, r3, #2
 8003232:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8003234:	4b05      	ldr	r3, [pc, #20]	; (800324c <FLASH_Erase_Sector+0x98>)
 8003236:	691b      	ldr	r3, [r3, #16]
 8003238:	4a04      	ldr	r2, [pc, #16]	; (800324c <FLASH_Erase_Sector+0x98>)
 800323a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800323e:	6113      	str	r3, [r2, #16]
}
 8003240:	bf00      	nop
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	40023c00 	.word	0x40023c00

08003250 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8003254:	4b20      	ldr	r3, [pc, #128]	; (80032d8 <FLASH_FlushCaches+0x88>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800325c:	2b00      	cmp	r3, #0
 800325e:	d017      	beq.n	8003290 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003260:	4b1d      	ldr	r3, [pc, #116]	; (80032d8 <FLASH_FlushCaches+0x88>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a1c      	ldr	r2, [pc, #112]	; (80032d8 <FLASH_FlushCaches+0x88>)
 8003266:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800326a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800326c:	4b1a      	ldr	r3, [pc, #104]	; (80032d8 <FLASH_FlushCaches+0x88>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a19      	ldr	r2, [pc, #100]	; (80032d8 <FLASH_FlushCaches+0x88>)
 8003272:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003276:	6013      	str	r3, [r2, #0]
 8003278:	4b17      	ldr	r3, [pc, #92]	; (80032d8 <FLASH_FlushCaches+0x88>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a16      	ldr	r2, [pc, #88]	; (80032d8 <FLASH_FlushCaches+0x88>)
 800327e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003282:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003284:	4b14      	ldr	r3, [pc, #80]	; (80032d8 <FLASH_FlushCaches+0x88>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a13      	ldr	r2, [pc, #76]	; (80032d8 <FLASH_FlushCaches+0x88>)
 800328a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800328e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003290:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <FLASH_FlushCaches+0x88>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003298:	2b00      	cmp	r3, #0
 800329a:	d017      	beq.n	80032cc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800329c:	4b0e      	ldr	r3, [pc, #56]	; (80032d8 <FLASH_FlushCaches+0x88>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a0d      	ldr	r2, [pc, #52]	; (80032d8 <FLASH_FlushCaches+0x88>)
 80032a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032a6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80032a8:	4b0b      	ldr	r3, [pc, #44]	; (80032d8 <FLASH_FlushCaches+0x88>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a0a      	ldr	r2, [pc, #40]	; (80032d8 <FLASH_FlushCaches+0x88>)
 80032ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80032b2:	6013      	str	r3, [r2, #0]
 80032b4:	4b08      	ldr	r3, [pc, #32]	; (80032d8 <FLASH_FlushCaches+0x88>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a07      	ldr	r2, [pc, #28]	; (80032d8 <FLASH_FlushCaches+0x88>)
 80032ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032be:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80032c0:	4b05      	ldr	r3, [pc, #20]	; (80032d8 <FLASH_FlushCaches+0x88>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a04      	ldr	r2, [pc, #16]	; (80032d8 <FLASH_FlushCaches+0x88>)
 80032c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032ca:	6013      	str	r3, [r2, #0]
  }
}
 80032cc:	bf00      	nop
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40023c00 	.word	0x40023c00

080032dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032dc:	b480      	push	{r7}
 80032de:	b089      	sub	sp, #36	; 0x24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032ea:	2300      	movs	r3, #0
 80032ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032f2:	2300      	movs	r3, #0
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	e177      	b.n	80035e8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032f8:	2201      	movs	r2, #1
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003300:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	4013      	ands	r3, r2
 800330a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	429a      	cmp	r2, r3
 8003312:	f040 8166 	bne.w	80035e2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f003 0303 	and.w	r3, r3, #3
 800331e:	2b01      	cmp	r3, #1
 8003320:	d005      	beq.n	800332e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800332a:	2b02      	cmp	r3, #2
 800332c:	d130      	bne.n	8003390 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	2203      	movs	r2, #3
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43db      	mvns	r3, r3
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	4013      	ands	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	68da      	ldr	r2, [r3, #12]
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4313      	orrs	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003364:	2201      	movs	r2, #1
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	4013      	ands	r3, r2
 8003372:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	091b      	lsrs	r3, r3, #4
 800337a:	f003 0201 	and.w	r2, r3, #1
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4313      	orrs	r3, r2
 8003388:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	2b03      	cmp	r3, #3
 800339a:	d017      	beq.n	80033cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	2203      	movs	r2, #3
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	43db      	mvns	r3, r3
 80033ae:	69ba      	ldr	r2, [r7, #24]
 80033b0:	4013      	ands	r3, r2
 80033b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	69fb      	ldr	r3, [r7, #28]
 80033ba:	005b      	lsls	r3, r3, #1
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	69ba      	ldr	r2, [r7, #24]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d123      	bne.n	8003420 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	08da      	lsrs	r2, r3, #3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	3208      	adds	r2, #8
 80033e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	220f      	movs	r2, #15
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	4013      	ands	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	fa02 f303 	lsl.w	r3, r2, r3
 800340c:	69ba      	ldr	r2, [r7, #24]
 800340e:	4313      	orrs	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003412:	69fb      	ldr	r3, [r7, #28]
 8003414:	08da      	lsrs	r2, r3, #3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	3208      	adds	r2, #8
 800341a:	69b9      	ldr	r1, [r7, #24]
 800341c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	2203      	movs	r2, #3
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	43db      	mvns	r3, r3
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	4013      	ands	r3, r2
 8003436:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f003 0203 	and.w	r2, r3, #3
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	005b      	lsls	r3, r3, #1
 8003444:	fa02 f303 	lsl.w	r3, r2, r3
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	4313      	orrs	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800345c:	2b00      	cmp	r3, #0
 800345e:	f000 80c0 	beq.w	80035e2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003462:	2300      	movs	r3, #0
 8003464:	60fb      	str	r3, [r7, #12]
 8003466:	4b66      	ldr	r3, [pc, #408]	; (8003600 <HAL_GPIO_Init+0x324>)
 8003468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346a:	4a65      	ldr	r2, [pc, #404]	; (8003600 <HAL_GPIO_Init+0x324>)
 800346c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003470:	6453      	str	r3, [r2, #68]	; 0x44
 8003472:	4b63      	ldr	r3, [pc, #396]	; (8003600 <HAL_GPIO_Init+0x324>)
 8003474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003476:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800347e:	4a61      	ldr	r2, [pc, #388]	; (8003604 <HAL_GPIO_Init+0x328>)
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	089b      	lsrs	r3, r3, #2
 8003484:	3302      	adds	r3, #2
 8003486:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800348a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	f003 0303 	and.w	r3, r3, #3
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	220f      	movs	r2, #15
 8003496:	fa02 f303 	lsl.w	r3, r2, r3
 800349a:	43db      	mvns	r3, r3
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	4013      	ands	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a58      	ldr	r2, [pc, #352]	; (8003608 <HAL_GPIO_Init+0x32c>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d037      	beq.n	800351a <HAL_GPIO_Init+0x23e>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a57      	ldr	r2, [pc, #348]	; (800360c <HAL_GPIO_Init+0x330>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d031      	beq.n	8003516 <HAL_GPIO_Init+0x23a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a56      	ldr	r2, [pc, #344]	; (8003610 <HAL_GPIO_Init+0x334>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d02b      	beq.n	8003512 <HAL_GPIO_Init+0x236>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a55      	ldr	r2, [pc, #340]	; (8003614 <HAL_GPIO_Init+0x338>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d025      	beq.n	800350e <HAL_GPIO_Init+0x232>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a54      	ldr	r2, [pc, #336]	; (8003618 <HAL_GPIO_Init+0x33c>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d01f      	beq.n	800350a <HAL_GPIO_Init+0x22e>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a53      	ldr	r2, [pc, #332]	; (800361c <HAL_GPIO_Init+0x340>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d019      	beq.n	8003506 <HAL_GPIO_Init+0x22a>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a52      	ldr	r2, [pc, #328]	; (8003620 <HAL_GPIO_Init+0x344>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d013      	beq.n	8003502 <HAL_GPIO_Init+0x226>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a51      	ldr	r2, [pc, #324]	; (8003624 <HAL_GPIO_Init+0x348>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d00d      	beq.n	80034fe <HAL_GPIO_Init+0x222>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a50      	ldr	r2, [pc, #320]	; (8003628 <HAL_GPIO_Init+0x34c>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d007      	beq.n	80034fa <HAL_GPIO_Init+0x21e>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a4f      	ldr	r2, [pc, #316]	; (800362c <HAL_GPIO_Init+0x350>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d101      	bne.n	80034f6 <HAL_GPIO_Init+0x21a>
 80034f2:	2309      	movs	r3, #9
 80034f4:	e012      	b.n	800351c <HAL_GPIO_Init+0x240>
 80034f6:	230a      	movs	r3, #10
 80034f8:	e010      	b.n	800351c <HAL_GPIO_Init+0x240>
 80034fa:	2308      	movs	r3, #8
 80034fc:	e00e      	b.n	800351c <HAL_GPIO_Init+0x240>
 80034fe:	2307      	movs	r3, #7
 8003500:	e00c      	b.n	800351c <HAL_GPIO_Init+0x240>
 8003502:	2306      	movs	r3, #6
 8003504:	e00a      	b.n	800351c <HAL_GPIO_Init+0x240>
 8003506:	2305      	movs	r3, #5
 8003508:	e008      	b.n	800351c <HAL_GPIO_Init+0x240>
 800350a:	2304      	movs	r3, #4
 800350c:	e006      	b.n	800351c <HAL_GPIO_Init+0x240>
 800350e:	2303      	movs	r3, #3
 8003510:	e004      	b.n	800351c <HAL_GPIO_Init+0x240>
 8003512:	2302      	movs	r3, #2
 8003514:	e002      	b.n	800351c <HAL_GPIO_Init+0x240>
 8003516:	2301      	movs	r3, #1
 8003518:	e000      	b.n	800351c <HAL_GPIO_Init+0x240>
 800351a:	2300      	movs	r3, #0
 800351c:	69fa      	ldr	r2, [r7, #28]
 800351e:	f002 0203 	and.w	r2, r2, #3
 8003522:	0092      	lsls	r2, r2, #2
 8003524:	4093      	lsls	r3, r2
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	4313      	orrs	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800352c:	4935      	ldr	r1, [pc, #212]	; (8003604 <HAL_GPIO_Init+0x328>)
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	089b      	lsrs	r3, r3, #2
 8003532:	3302      	adds	r3, #2
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800353a:	4b3d      	ldr	r3, [pc, #244]	; (8003630 <HAL_GPIO_Init+0x354>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	43db      	mvns	r3, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4013      	ands	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800355e:	4a34      	ldr	r2, [pc, #208]	; (8003630 <HAL_GPIO_Init+0x354>)
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003564:	4b32      	ldr	r3, [pc, #200]	; (8003630 <HAL_GPIO_Init+0x354>)
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003588:	4a29      	ldr	r2, [pc, #164]	; (8003630 <HAL_GPIO_Init+0x354>)
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800358e:	4b28      	ldr	r3, [pc, #160]	; (8003630 <HAL_GPIO_Init+0x354>)
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	43db      	mvns	r3, r3
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	4013      	ands	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d003      	beq.n	80035b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035b2:	4a1f      	ldr	r2, [pc, #124]	; (8003630 <HAL_GPIO_Init+0x354>)
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035b8:	4b1d      	ldr	r3, [pc, #116]	; (8003630 <HAL_GPIO_Init+0x354>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	43db      	mvns	r3, r3
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	4013      	ands	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	4313      	orrs	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035dc:	4a14      	ldr	r2, [pc, #80]	; (8003630 <HAL_GPIO_Init+0x354>)
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	3301      	adds	r3, #1
 80035e6:	61fb      	str	r3, [r7, #28]
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	2b0f      	cmp	r3, #15
 80035ec:	f67f ae84 	bls.w	80032f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035f0:	bf00      	nop
 80035f2:	bf00      	nop
 80035f4:	3724      	adds	r7, #36	; 0x24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40023800 	.word	0x40023800
 8003604:	40013800 	.word	0x40013800
 8003608:	40020000 	.word	0x40020000
 800360c:	40020400 	.word	0x40020400
 8003610:	40020800 	.word	0x40020800
 8003614:	40020c00 	.word	0x40020c00
 8003618:	40021000 	.word	0x40021000
 800361c:	40021400 	.word	0x40021400
 8003620:	40021800 	.word	0x40021800
 8003624:	40021c00 	.word	0x40021c00
 8003628:	40022000 	.word	0x40022000
 800362c:	40022400 	.word	0x40022400
 8003630:	40013c00 	.word	0x40013c00

08003634 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	460b      	mov	r3, r1
 800363e:	807b      	strh	r3, [r7, #2]
 8003640:	4613      	mov	r3, r2
 8003642:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003644:	787b      	ldrb	r3, [r7, #1]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d003      	beq.n	8003652 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800364a:	887a      	ldrh	r2, [r7, #2]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003650:	e003      	b.n	800365a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003652:	887b      	ldrh	r3, [r7, #2]
 8003654:	041a      	lsls	r2, r3, #16
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	619a      	str	r2, [r3, #24]
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003666:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003668:	b08f      	sub	sp, #60	; 0x3c
 800366a:	af0a      	add	r7, sp, #40	; 0x28
 800366c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d101      	bne.n	8003678 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e054      	b.n	8003722 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d106      	bne.n	8003698 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f007 fb36 	bl	800ad04 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2203      	movs	r2, #3
 800369c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d102      	bne.n	80036b2 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f004 fb64 	bl	8007d84 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	603b      	str	r3, [r7, #0]
 80036c2:	687e      	ldr	r6, [r7, #4]
 80036c4:	466d      	mov	r5, sp
 80036c6:	f106 0410 	add.w	r4, r6, #16
 80036ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036d2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80036d6:	e885 0003 	stmia.w	r5, {r0, r1}
 80036da:	1d33      	adds	r3, r6, #4
 80036dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036de:	6838      	ldr	r0, [r7, #0]
 80036e0:	f004 fade 	bl	8007ca0 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	2101      	movs	r1, #1
 80036ea:	4618      	mov	r0, r3
 80036ec:	f004 fb5b 	bl	8007da6 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	603b      	str	r3, [r7, #0]
 80036f6:	687e      	ldr	r6, [r7, #4]
 80036f8:	466d      	mov	r5, sp
 80036fa:	f106 0410 	add.w	r4, r6, #16
 80036fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003700:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003702:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003704:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003706:	e894 0003 	ldmia.w	r4, {r0, r1}
 800370a:	e885 0003 	stmia.w	r5, {r0, r1}
 800370e:	1d33      	adds	r3, r6, #4
 8003710:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003712:	6838      	ldr	r0, [r7, #0]
 8003714:	f004 fce4 	bl	80080e0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3714      	adds	r7, #20
 8003726:	46bd      	mov	sp, r7
 8003728:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800372a <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800372a:	b590      	push	{r4, r7, lr}
 800372c:	b089      	sub	sp, #36	; 0x24
 800372e:	af04      	add	r7, sp, #16
 8003730:	6078      	str	r0, [r7, #4]
 8003732:	4608      	mov	r0, r1
 8003734:	4611      	mov	r1, r2
 8003736:	461a      	mov	r2, r3
 8003738:	4603      	mov	r3, r0
 800373a:	70fb      	strb	r3, [r7, #3]
 800373c:	460b      	mov	r3, r1
 800373e:	70bb      	strb	r3, [r7, #2]
 8003740:	4613      	mov	r3, r2
 8003742:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800374a:	2b01      	cmp	r3, #1
 800374c:	d101      	bne.n	8003752 <HAL_HCD_HC_Init+0x28>
 800374e:	2302      	movs	r3, #2
 8003750:	e076      	b.n	8003840 <HAL_HCD_HC_Init+0x116>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800375a:	78fb      	ldrb	r3, [r7, #3]
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	212c      	movs	r1, #44	; 0x2c
 8003760:	fb01 f303 	mul.w	r3, r1, r3
 8003764:	4413      	add	r3, r2
 8003766:	333d      	adds	r3, #61	; 0x3d
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800376c:	78fb      	ldrb	r3, [r7, #3]
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	212c      	movs	r1, #44	; 0x2c
 8003772:	fb01 f303 	mul.w	r3, r1, r3
 8003776:	4413      	add	r3, r2
 8003778:	3338      	adds	r3, #56	; 0x38
 800377a:	787a      	ldrb	r2, [r7, #1]
 800377c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800377e:	78fb      	ldrb	r3, [r7, #3]
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	212c      	movs	r1, #44	; 0x2c
 8003784:	fb01 f303 	mul.w	r3, r1, r3
 8003788:	4413      	add	r3, r2
 800378a:	3340      	adds	r3, #64	; 0x40
 800378c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800378e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003790:	78fb      	ldrb	r3, [r7, #3]
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	212c      	movs	r1, #44	; 0x2c
 8003796:	fb01 f303 	mul.w	r3, r1, r3
 800379a:	4413      	add	r3, r2
 800379c:	3339      	adds	r3, #57	; 0x39
 800379e:	78fa      	ldrb	r2, [r7, #3]
 80037a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80037a2:	78fb      	ldrb	r3, [r7, #3]
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	212c      	movs	r1, #44	; 0x2c
 80037a8:	fb01 f303 	mul.w	r3, r1, r3
 80037ac:	4413      	add	r3, r2
 80037ae:	333f      	adds	r3, #63	; 0x3f
 80037b0:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80037b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80037b6:	78fb      	ldrb	r3, [r7, #3]
 80037b8:	78ba      	ldrb	r2, [r7, #2]
 80037ba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80037be:	b2d0      	uxtb	r0, r2
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	212c      	movs	r1, #44	; 0x2c
 80037c4:	fb01 f303 	mul.w	r3, r1, r3
 80037c8:	4413      	add	r3, r2
 80037ca:	333a      	adds	r3, #58	; 0x3a
 80037cc:	4602      	mov	r2, r0
 80037ce:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80037d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	da09      	bge.n	80037ec <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80037d8:	78fb      	ldrb	r3, [r7, #3]
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	212c      	movs	r1, #44	; 0x2c
 80037de:	fb01 f303 	mul.w	r3, r1, r3
 80037e2:	4413      	add	r3, r2
 80037e4:	333b      	adds	r3, #59	; 0x3b
 80037e6:	2201      	movs	r2, #1
 80037e8:	701a      	strb	r2, [r3, #0]
 80037ea:	e008      	b.n	80037fe <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80037ec:	78fb      	ldrb	r3, [r7, #3]
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	212c      	movs	r1, #44	; 0x2c
 80037f2:	fb01 f303 	mul.w	r3, r1, r3
 80037f6:	4413      	add	r3, r2
 80037f8:	333b      	adds	r3, #59	; 0x3b
 80037fa:	2200      	movs	r2, #0
 80037fc:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80037fe:	78fb      	ldrb	r3, [r7, #3]
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	212c      	movs	r1, #44	; 0x2c
 8003804:	fb01 f303 	mul.w	r3, r1, r3
 8003808:	4413      	add	r3, r2
 800380a:	333c      	adds	r3, #60	; 0x3c
 800380c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003810:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6818      	ldr	r0, [r3, #0]
 8003816:	787c      	ldrb	r4, [r7, #1]
 8003818:	78ba      	ldrb	r2, [r7, #2]
 800381a:	78f9      	ldrb	r1, [r7, #3]
 800381c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800381e:	9302      	str	r3, [sp, #8]
 8003820:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003824:	9301      	str	r3, [sp, #4]
 8003826:	f897 3020 	ldrb.w	r3, [r7, #32]
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	4623      	mov	r3, r4
 800382e:	f004 fddd 	bl	80083ec <USB_HC_Init>
 8003832:	4603      	mov	r3, r0
 8003834:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 800383e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3714      	adds	r7, #20
 8003844:	46bd      	mov	sp, r7
 8003846:	bd90      	pop	{r4, r7, pc}

08003848 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003854:	2300      	movs	r3, #0
 8003856:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_HCD_HC_Halt+0x1e>
 8003862:	2302      	movs	r3, #2
 8003864:	e00f      	b.n	8003886 <HAL_HCD_HC_Halt+0x3e>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	78fa      	ldrb	r2, [r7, #3]
 8003874:	4611      	mov	r1, r2
 8003876:	4618      	mov	r0, r3
 8003878:	f005 f82d 	bl	80088d6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8003884:	7bfb      	ldrb	r3, [r7, #15]
}
 8003886:	4618      	mov	r0, r3
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
	...

08003890 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	4608      	mov	r0, r1
 800389a:	4611      	mov	r1, r2
 800389c:	461a      	mov	r2, r3
 800389e:	4603      	mov	r3, r0
 80038a0:	70fb      	strb	r3, [r7, #3]
 80038a2:	460b      	mov	r3, r1
 80038a4:	70bb      	strb	r3, [r7, #2]
 80038a6:	4613      	mov	r3, r2
 80038a8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80038aa:	78fb      	ldrb	r3, [r7, #3]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	212c      	movs	r1, #44	; 0x2c
 80038b0:	fb01 f303 	mul.w	r3, r1, r3
 80038b4:	4413      	add	r3, r2
 80038b6:	333b      	adds	r3, #59	; 0x3b
 80038b8:	78ba      	ldrb	r2, [r7, #2]
 80038ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80038bc:	78fb      	ldrb	r3, [r7, #3]
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	212c      	movs	r1, #44	; 0x2c
 80038c2:	fb01 f303 	mul.w	r3, r1, r3
 80038c6:	4413      	add	r3, r2
 80038c8:	333f      	adds	r3, #63	; 0x3f
 80038ca:	787a      	ldrb	r2, [r7, #1]
 80038cc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80038ce:	7c3b      	ldrb	r3, [r7, #16]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d112      	bne.n	80038fa <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80038d4:	78fb      	ldrb	r3, [r7, #3]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	212c      	movs	r1, #44	; 0x2c
 80038da:	fb01 f303 	mul.w	r3, r1, r3
 80038de:	4413      	add	r3, r2
 80038e0:	3342      	adds	r3, #66	; 0x42
 80038e2:	2203      	movs	r2, #3
 80038e4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80038e6:	78fb      	ldrb	r3, [r7, #3]
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	212c      	movs	r1, #44	; 0x2c
 80038ec:	fb01 f303 	mul.w	r3, r1, r3
 80038f0:	4413      	add	r3, r2
 80038f2:	333d      	adds	r3, #61	; 0x3d
 80038f4:	7f3a      	ldrb	r2, [r7, #28]
 80038f6:	701a      	strb	r2, [r3, #0]
 80038f8:	e008      	b.n	800390c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80038fa:	78fb      	ldrb	r3, [r7, #3]
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	212c      	movs	r1, #44	; 0x2c
 8003900:	fb01 f303 	mul.w	r3, r1, r3
 8003904:	4413      	add	r3, r2
 8003906:	3342      	adds	r3, #66	; 0x42
 8003908:	2202      	movs	r2, #2
 800390a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800390c:	787b      	ldrb	r3, [r7, #1]
 800390e:	2b03      	cmp	r3, #3
 8003910:	f200 80c6 	bhi.w	8003aa0 <HAL_HCD_HC_SubmitRequest+0x210>
 8003914:	a201      	add	r2, pc, #4	; (adr r2, 800391c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8003916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800391a:	bf00      	nop
 800391c:	0800392d 	.word	0x0800392d
 8003920:	08003a8d 	.word	0x08003a8d
 8003924:	08003991 	.word	0x08003991
 8003928:	08003a0f 	.word	0x08003a0f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800392c:	7c3b      	ldrb	r3, [r7, #16]
 800392e:	2b01      	cmp	r3, #1
 8003930:	f040 80b8 	bne.w	8003aa4 <HAL_HCD_HC_SubmitRequest+0x214>
 8003934:	78bb      	ldrb	r3, [r7, #2]
 8003936:	2b00      	cmp	r3, #0
 8003938:	f040 80b4 	bne.w	8003aa4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 800393c:	8b3b      	ldrh	r3, [r7, #24]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d108      	bne.n	8003954 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8003942:	78fb      	ldrb	r3, [r7, #3]
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	212c      	movs	r1, #44	; 0x2c
 8003948:	fb01 f303 	mul.w	r3, r1, r3
 800394c:	4413      	add	r3, r2
 800394e:	3355      	adds	r3, #85	; 0x55
 8003950:	2201      	movs	r2, #1
 8003952:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003954:	78fb      	ldrb	r3, [r7, #3]
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	212c      	movs	r1, #44	; 0x2c
 800395a:	fb01 f303 	mul.w	r3, r1, r3
 800395e:	4413      	add	r3, r2
 8003960:	3355      	adds	r3, #85	; 0x55
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d109      	bne.n	800397c <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003968:	78fb      	ldrb	r3, [r7, #3]
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	212c      	movs	r1, #44	; 0x2c
 800396e:	fb01 f303 	mul.w	r3, r1, r3
 8003972:	4413      	add	r3, r2
 8003974:	3342      	adds	r3, #66	; 0x42
 8003976:	2200      	movs	r2, #0
 8003978:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800397a:	e093      	b.n	8003aa4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800397c:	78fb      	ldrb	r3, [r7, #3]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	212c      	movs	r1, #44	; 0x2c
 8003982:	fb01 f303 	mul.w	r3, r1, r3
 8003986:	4413      	add	r3, r2
 8003988:	3342      	adds	r3, #66	; 0x42
 800398a:	2202      	movs	r2, #2
 800398c:	701a      	strb	r2, [r3, #0]
      break;
 800398e:	e089      	b.n	8003aa4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003990:	78bb      	ldrb	r3, [r7, #2]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d11d      	bne.n	80039d2 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003996:	78fb      	ldrb	r3, [r7, #3]
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	212c      	movs	r1, #44	; 0x2c
 800399c:	fb01 f303 	mul.w	r3, r1, r3
 80039a0:	4413      	add	r3, r2
 80039a2:	3355      	adds	r3, #85	; 0x55
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d109      	bne.n	80039be <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80039aa:	78fb      	ldrb	r3, [r7, #3]
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	212c      	movs	r1, #44	; 0x2c
 80039b0:	fb01 f303 	mul.w	r3, r1, r3
 80039b4:	4413      	add	r3, r2
 80039b6:	3342      	adds	r3, #66	; 0x42
 80039b8:	2200      	movs	r2, #0
 80039ba:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80039bc:	e073      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80039be:	78fb      	ldrb	r3, [r7, #3]
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	212c      	movs	r1, #44	; 0x2c
 80039c4:	fb01 f303 	mul.w	r3, r1, r3
 80039c8:	4413      	add	r3, r2
 80039ca:	3342      	adds	r3, #66	; 0x42
 80039cc:	2202      	movs	r2, #2
 80039ce:	701a      	strb	r2, [r3, #0]
      break;
 80039d0:	e069      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80039d2:	78fb      	ldrb	r3, [r7, #3]
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	212c      	movs	r1, #44	; 0x2c
 80039d8:	fb01 f303 	mul.w	r3, r1, r3
 80039dc:	4413      	add	r3, r2
 80039de:	3354      	adds	r3, #84	; 0x54
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d109      	bne.n	80039fa <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80039e6:	78fb      	ldrb	r3, [r7, #3]
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	212c      	movs	r1, #44	; 0x2c
 80039ec:	fb01 f303 	mul.w	r3, r1, r3
 80039f0:	4413      	add	r3, r2
 80039f2:	3342      	adds	r3, #66	; 0x42
 80039f4:	2200      	movs	r2, #0
 80039f6:	701a      	strb	r2, [r3, #0]
      break;
 80039f8:	e055      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80039fa:	78fb      	ldrb	r3, [r7, #3]
 80039fc:	687a      	ldr	r2, [r7, #4]
 80039fe:	212c      	movs	r1, #44	; 0x2c
 8003a00:	fb01 f303 	mul.w	r3, r1, r3
 8003a04:	4413      	add	r3, r2
 8003a06:	3342      	adds	r3, #66	; 0x42
 8003a08:	2202      	movs	r2, #2
 8003a0a:	701a      	strb	r2, [r3, #0]
      break;
 8003a0c:	e04b      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003a0e:	78bb      	ldrb	r3, [r7, #2]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d11d      	bne.n	8003a50 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003a14:	78fb      	ldrb	r3, [r7, #3]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	212c      	movs	r1, #44	; 0x2c
 8003a1a:	fb01 f303 	mul.w	r3, r1, r3
 8003a1e:	4413      	add	r3, r2
 8003a20:	3355      	adds	r3, #85	; 0x55
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d109      	bne.n	8003a3c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a28:	78fb      	ldrb	r3, [r7, #3]
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	212c      	movs	r1, #44	; 0x2c
 8003a2e:	fb01 f303 	mul.w	r3, r1, r3
 8003a32:	4413      	add	r3, r2
 8003a34:	3342      	adds	r3, #66	; 0x42
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003a3a:	e034      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a3c:	78fb      	ldrb	r3, [r7, #3]
 8003a3e:	687a      	ldr	r2, [r7, #4]
 8003a40:	212c      	movs	r1, #44	; 0x2c
 8003a42:	fb01 f303 	mul.w	r3, r1, r3
 8003a46:	4413      	add	r3, r2
 8003a48:	3342      	adds	r3, #66	; 0x42
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	701a      	strb	r2, [r3, #0]
      break;
 8003a4e:	e02a      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003a50:	78fb      	ldrb	r3, [r7, #3]
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	212c      	movs	r1, #44	; 0x2c
 8003a56:	fb01 f303 	mul.w	r3, r1, r3
 8003a5a:	4413      	add	r3, r2
 8003a5c:	3354      	adds	r3, #84	; 0x54
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d109      	bne.n	8003a78 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a64:	78fb      	ldrb	r3, [r7, #3]
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	212c      	movs	r1, #44	; 0x2c
 8003a6a:	fb01 f303 	mul.w	r3, r1, r3
 8003a6e:	4413      	add	r3, r2
 8003a70:	3342      	adds	r3, #66	; 0x42
 8003a72:	2200      	movs	r2, #0
 8003a74:	701a      	strb	r2, [r3, #0]
      break;
 8003a76:	e016      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	212c      	movs	r1, #44	; 0x2c
 8003a7e:	fb01 f303 	mul.w	r3, r1, r3
 8003a82:	4413      	add	r3, r2
 8003a84:	3342      	adds	r3, #66	; 0x42
 8003a86:	2202      	movs	r2, #2
 8003a88:	701a      	strb	r2, [r3, #0]
      break;
 8003a8a:	e00c      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a8c:	78fb      	ldrb	r3, [r7, #3]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	212c      	movs	r1, #44	; 0x2c
 8003a92:	fb01 f303 	mul.w	r3, r1, r3
 8003a96:	4413      	add	r3, r2
 8003a98:	3342      	adds	r3, #66	; 0x42
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	701a      	strb	r2, [r3, #0]
      break;
 8003a9e:	e002      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8003aa0:	bf00      	nop
 8003aa2:	e000      	b.n	8003aa6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003aa4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003aa6:	78fb      	ldrb	r3, [r7, #3]
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	212c      	movs	r1, #44	; 0x2c
 8003aac:	fb01 f303 	mul.w	r3, r1, r3
 8003ab0:	4413      	add	r3, r2
 8003ab2:	3344      	adds	r3, #68	; 0x44
 8003ab4:	697a      	ldr	r2, [r7, #20]
 8003ab6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003ab8:	78fb      	ldrb	r3, [r7, #3]
 8003aba:	8b3a      	ldrh	r2, [r7, #24]
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	202c      	movs	r0, #44	; 0x2c
 8003ac0:	fb00 f303 	mul.w	r3, r0, r3
 8003ac4:	440b      	add	r3, r1
 8003ac6:	334c      	adds	r3, #76	; 0x4c
 8003ac8:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003aca:	78fb      	ldrb	r3, [r7, #3]
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	212c      	movs	r1, #44	; 0x2c
 8003ad0:	fb01 f303 	mul.w	r3, r1, r3
 8003ad4:	4413      	add	r3, r2
 8003ad6:	3360      	adds	r3, #96	; 0x60
 8003ad8:	2200      	movs	r2, #0
 8003ada:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003adc:	78fb      	ldrb	r3, [r7, #3]
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	212c      	movs	r1, #44	; 0x2c
 8003ae2:	fb01 f303 	mul.w	r3, r1, r3
 8003ae6:	4413      	add	r3, r2
 8003ae8:	3350      	adds	r3, #80	; 0x50
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003aee:	78fb      	ldrb	r3, [r7, #3]
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	212c      	movs	r1, #44	; 0x2c
 8003af4:	fb01 f303 	mul.w	r3, r1, r3
 8003af8:	4413      	add	r3, r2
 8003afa:	3339      	adds	r3, #57	; 0x39
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003b00:	78fb      	ldrb	r3, [r7, #3]
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	212c      	movs	r1, #44	; 0x2c
 8003b06:	fb01 f303 	mul.w	r3, r1, r3
 8003b0a:	4413      	add	r3, r2
 8003b0c:	3361      	adds	r3, #97	; 0x61
 8003b0e:	2200      	movs	r2, #0
 8003b10:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6818      	ldr	r0, [r3, #0]
 8003b16:	78fb      	ldrb	r3, [r7, #3]
 8003b18:	222c      	movs	r2, #44	; 0x2c
 8003b1a:	fb02 f303 	mul.w	r3, r2, r3
 8003b1e:	3338      	adds	r3, #56	; 0x38
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	18d1      	adds	r1, r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	f004 fd80 	bl	8008630 <USB_HC_StartXfer>
 8003b30:	4603      	mov	r3, r0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3708      	adds	r7, #8
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop

08003b3c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f004 fa81 	bl	800805a <USB_GetMode>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	f040 80f6 	bne.w	8003d4c <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f004 fa65 	bl	8008034 <USB_ReadInterrupts>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f000 80ec 	beq.w	8003d4a <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4618      	mov	r0, r3
 8003b78:	f004 fa5c 	bl	8008034 <USB_ReadInterrupts>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b82:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b86:	d104      	bne.n	8003b92 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003b90:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f004 fa4c 	bl	8008034 <USB_ReadInterrupts>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ba2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ba6:	d104      	bne.n	8003bb2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003bb0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f004 fa3c 	bl	8008034 <USB_ReadInterrupts>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003bc2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bc6:	d104      	bne.n	8003bd2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003bd0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f004 fa2c 	bl	8008034 <USB_ReadInterrupts>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d103      	bne.n	8003bee <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	2202      	movs	r2, #2
 8003bec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f004 fa1e 	bl	8008034 <USB_ReadInterrupts>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bfe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c02:	d11c      	bne.n	8003c3e <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003c0c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10f      	bne.n	8003c3e <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003c1e:	2110      	movs	r1, #16
 8003c20:	6938      	ldr	r0, [r7, #16]
 8003c22:	f004 f90d 	bl	8007e40 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003c26:	6938      	ldr	r0, [r7, #16]
 8003c28:	f004 f93e 	bl	8007ea8 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2101      	movs	r1, #1
 8003c32:	4618      	mov	r0, r3
 8003c34:	f004 fb14 	bl	8008260 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f007 f8dd 	bl	800adf8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f004 f9f6 	bl	8008034 <USB_ReadInterrupts>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c4e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c52:	d102      	bne.n	8003c5a <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f001 f89e 	bl	8004d96 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f004 f9e8 	bl	8008034 <USB_ReadInterrupts>
 8003c64:	4603      	mov	r3, r0
 8003c66:	f003 0308 	and.w	r3, r3, #8
 8003c6a:	2b08      	cmp	r3, #8
 8003c6c:	d106      	bne.n	8003c7c <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f007 f8a6 	bl	800adc0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2208      	movs	r2, #8
 8003c7a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f004 f9d7 	bl	8008034 <USB_ReadInterrupts>
 8003c86:	4603      	mov	r3, r0
 8003c88:	f003 0310 	and.w	r3, r3, #16
 8003c8c:	2b10      	cmp	r3, #16
 8003c8e:	d101      	bne.n	8003c94 <HAL_HCD_IRQHandler+0x158>
 8003c90:	2301      	movs	r3, #1
 8003c92:	e000      	b.n	8003c96 <HAL_HCD_IRQHandler+0x15a>
 8003c94:	2300      	movs	r3, #0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d012      	beq.n	8003cc0 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	699a      	ldr	r2, [r3, #24]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0210 	bic.w	r2, r2, #16
 8003ca8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f000 ffa1 	bl	8004bf2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	699a      	ldr	r2, [r3, #24]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f042 0210 	orr.w	r2, r2, #16
 8003cbe:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f004 f9b5 	bl	8008034 <USB_ReadInterrupts>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cd0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003cd4:	d13a      	bne.n	8003d4c <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f004 fdea 	bl	80088b4 <USB_HC_ReadInterrupt>
 8003ce0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	617b      	str	r3, [r7, #20]
 8003ce6:	e025      	b.n	8003d34 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	f003 030f 	and.w	r3, r3, #15
 8003cee:	68ba      	ldr	r2, [r7, #8]
 8003cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d018      	beq.n	8003d2e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	015a      	lsls	r2, r3, #5
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4413      	add	r3, r2
 8003d04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d12:	d106      	bne.n	8003d22 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	4619      	mov	r1, r3
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 f8ab 	bl	8003e76 <HCD_HC_IN_IRQHandler>
 8003d20:	e005      	b.n	8003d2e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	4619      	mov	r1, r3
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	f000 fbf9 	bl	8004520 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	3301      	adds	r3, #1
 8003d32:	617b      	str	r3, [r7, #20]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d3d4      	bcc.n	8003ce8 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d46:	615a      	str	r2, [r3, #20]
 8003d48:	e000      	b.n	8003d4c <HAL_HCD_IRQHandler+0x210>
      return;
 8003d4a:	bf00      	nop
    }
  }
}
 8003d4c:	3718      	adds	r7, #24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}

08003d52 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003d52:	b580      	push	{r7, lr}
 8003d54:	b082      	sub	sp, #8
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d101      	bne.n	8003d68 <HAL_HCD_Start+0x16>
 8003d64:	2302      	movs	r3, #2
 8003d66:	e013      	b.n	8003d90 <HAL_HCD_Start+0x3e>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2101      	movs	r1, #1
 8003d76:	4618      	mov	r0, r3
 8003d78:	f004 fad6 	bl	8008328 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4618      	mov	r0, r3
 8003d82:	f003 ffee 	bl	8007d62 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3708      	adds	r7, #8
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b082      	sub	sp, #8
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d101      	bne.n	8003dae <HAL_HCD_Stop+0x16>
 8003daa:	2302      	movs	r3, #2
 8003dac:	e00d      	b.n	8003dca <HAL_HCD_Stop+0x32>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f004 fec4 	bl	8008b48 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b082      	sub	sp, #8
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4618      	mov	r0, r3
 8003de0:	f004 fa78 	bl	80082d4 <USB_ResetPort>
 8003de4:	4603      	mov	r3, r0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3708      	adds	r7, #8
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003dee:	b480      	push	{r7}
 8003df0:	b083      	sub	sp, #12
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
 8003df6:	460b      	mov	r3, r1
 8003df8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003dfa:	78fb      	ldrb	r3, [r7, #3]
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	212c      	movs	r1, #44	; 0x2c
 8003e00:	fb01 f303 	mul.w	r3, r1, r3
 8003e04:	4413      	add	r3, r2
 8003e06:	3360      	adds	r3, #96	; 0x60
 8003e08:	781b      	ldrb	r3, [r3, #0]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	370c      	adds	r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr

08003e16 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b083      	sub	sp, #12
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
 8003e1e:	460b      	mov	r3, r1
 8003e20:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003e22:	78fb      	ldrb	r3, [r7, #3]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	212c      	movs	r1, #44	; 0x2c
 8003e28:	fb01 f303 	mul.w	r3, r1, r3
 8003e2c:	4413      	add	r3, r2
 8003e2e:	3350      	adds	r3, #80	; 0x50
 8003e30:	681b      	ldr	r3, [r3, #0]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b082      	sub	sp, #8
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f004 fabc 	bl	80083c8 <USB_GetCurrentFrame>
 8003e50:	4603      	mov	r3, r0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b082      	sub	sp, #8
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f004 fa97 	bl	800839a <USB_GetHostSpeed>
 8003e6c:	4603      	mov	r3, r0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3708      	adds	r7, #8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b086      	sub	sp, #24
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
 8003e7e:	460b      	mov	r3, r1
 8003e80:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003e8c:	78fb      	ldrb	r3, [r7, #3]
 8003e8e:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	015a      	lsls	r2, r3, #5
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	4413      	add	r3, r2
 8003e98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 0304 	and.w	r3, r3, #4
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	d11a      	bne.n	8003edc <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	015a      	lsls	r2, r3, #5
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	4413      	add	r3, r2
 8003eae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	2304      	movs	r3, #4
 8003eb6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	212c      	movs	r1, #44	; 0x2c
 8003ebe:	fb01 f303 	mul.w	r3, r1, r3
 8003ec2:	4413      	add	r3, r2
 8003ec4:	3361      	adds	r3, #97	; 0x61
 8003ec6:	2206      	movs	r2, #6
 8003ec8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f004 fcfe 	bl	80088d6 <USB_HC_Halt>
 8003eda:	e0af      	b.n	800403c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	015a      	lsls	r2, r3, #5
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ef2:	d11b      	bne.n	8003f2c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	015a      	lsls	r2, r3, #5
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	4413      	add	r3, r2
 8003efc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f00:	461a      	mov	r2, r3
 8003f02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f06:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	212c      	movs	r1, #44	; 0x2c
 8003f0e:	fb01 f303 	mul.w	r3, r1, r3
 8003f12:	4413      	add	r3, r2
 8003f14:	3361      	adds	r3, #97	; 0x61
 8003f16:	2207      	movs	r2, #7
 8003f18:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	b2d2      	uxtb	r2, r2
 8003f22:	4611      	mov	r1, r2
 8003f24:	4618      	mov	r0, r3
 8003f26:	f004 fcd6 	bl	80088d6 <USB_HC_Halt>
 8003f2a:	e087      	b.n	800403c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	015a      	lsls	r2, r3, #5
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	4413      	add	r3, r2
 8003f34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 0320 	and.w	r3, r3, #32
 8003f3e:	2b20      	cmp	r3, #32
 8003f40:	d109      	bne.n	8003f56 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	015a      	lsls	r2, r3, #5
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	4413      	add	r3, r2
 8003f4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f4e:	461a      	mov	r2, r3
 8003f50:	2320      	movs	r3, #32
 8003f52:	6093      	str	r3, [r2, #8]
 8003f54:	e072      	b.n	800403c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	015a      	lsls	r2, r3, #5
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 0308 	and.w	r3, r3, #8
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	d11a      	bne.n	8003fa2 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	015a      	lsls	r2, r3, #5
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	4413      	add	r3, r2
 8003f74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f78:	461a      	mov	r2, r3
 8003f7a:	2308      	movs	r3, #8
 8003f7c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	212c      	movs	r1, #44	; 0x2c
 8003f84:	fb01 f303 	mul.w	r3, r1, r3
 8003f88:	4413      	add	r3, r2
 8003f8a:	3361      	adds	r3, #97	; 0x61
 8003f8c:	2205      	movs	r2, #5
 8003f8e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	b2d2      	uxtb	r2, r2
 8003f98:	4611      	mov	r1, r2
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f004 fc9b 	bl	80088d6 <USB_HC_Halt>
 8003fa0:	e04c      	b.n	800403c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	015a      	lsls	r2, r3, #5
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	4413      	add	r3, r2
 8003faa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb8:	d11b      	bne.n	8003ff2 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	015a      	lsls	r2, r3, #5
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fcc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	212c      	movs	r1, #44	; 0x2c
 8003fd4:	fb01 f303 	mul.w	r3, r1, r3
 8003fd8:	4413      	add	r3, r2
 8003fda:	3361      	adds	r3, #97	; 0x61
 8003fdc:	2208      	movs	r2, #8
 8003fde:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68fa      	ldr	r2, [r7, #12]
 8003fe6:	b2d2      	uxtb	r2, r2
 8003fe8:	4611      	mov	r1, r2
 8003fea:	4618      	mov	r0, r3
 8003fec:	f004 fc73 	bl	80088d6 <USB_HC_Halt>
 8003ff0:	e024      	b.n	800403c <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	015a      	lsls	r2, r3, #5
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	4413      	add	r3, r2
 8003ffa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004004:	2b80      	cmp	r3, #128	; 0x80
 8004006:	d119      	bne.n	800403c <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	015a      	lsls	r2, r3, #5
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	4413      	add	r3, r2
 8004010:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004014:	461a      	mov	r2, r3
 8004016:	2380      	movs	r3, #128	; 0x80
 8004018:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800401a:	687a      	ldr	r2, [r7, #4]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	212c      	movs	r1, #44	; 0x2c
 8004020:	fb01 f303 	mul.w	r3, r1, r3
 8004024:	4413      	add	r3, r2
 8004026:	3361      	adds	r3, #97	; 0x61
 8004028:	2206      	movs	r2, #6
 800402a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68fa      	ldr	r2, [r7, #12]
 8004032:	b2d2      	uxtb	r2, r2
 8004034:	4611      	mov	r1, r2
 8004036:	4618      	mov	r0, r3
 8004038:	f004 fc4d 	bl	80088d6 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	015a      	lsls	r2, r3, #5
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4413      	add	r3, r2
 8004044:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800404e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004052:	d112      	bne.n	800407a <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	68fa      	ldr	r2, [r7, #12]
 800405a:	b2d2      	uxtb	r2, r2
 800405c:	4611      	mov	r1, r2
 800405e:	4618      	mov	r0, r3
 8004060:	f004 fc39 	bl	80088d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	015a      	lsls	r2, r3, #5
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	4413      	add	r3, r2
 800406c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004070:	461a      	mov	r2, r3
 8004072:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004076:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004078:	e24e      	b.n	8004518 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	015a      	lsls	r2, r3, #5
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	4413      	add	r3, r2
 8004082:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	2b01      	cmp	r3, #1
 800408e:	f040 80df 	bne.w	8004250 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d019      	beq.n	80040ce <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	212c      	movs	r1, #44	; 0x2c
 80040a0:	fb01 f303 	mul.w	r3, r1, r3
 80040a4:	4413      	add	r3, r2
 80040a6:	3348      	adds	r3, #72	; 0x48
 80040a8:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	0159      	lsls	r1, r3, #5
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	440b      	add	r3, r1
 80040b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80040bc:	1ad2      	subs	r2, r2, r3
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	202c      	movs	r0, #44	; 0x2c
 80040c4:	fb00 f303 	mul.w	r3, r0, r3
 80040c8:	440b      	add	r3, r1
 80040ca:	3350      	adds	r3, #80	; 0x50
 80040cc:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	212c      	movs	r1, #44	; 0x2c
 80040d4:	fb01 f303 	mul.w	r3, r1, r3
 80040d8:	4413      	add	r3, r2
 80040da:	3361      	adds	r3, #97	; 0x61
 80040dc:	2201      	movs	r2, #1
 80040de:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	212c      	movs	r1, #44	; 0x2c
 80040e6:	fb01 f303 	mul.w	r3, r1, r3
 80040ea:	4413      	add	r3, r2
 80040ec:	335c      	adds	r3, #92	; 0x5c
 80040ee:	2200      	movs	r2, #0
 80040f0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	015a      	lsls	r2, r3, #5
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	4413      	add	r3, r2
 80040fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040fe:	461a      	mov	r2, r3
 8004100:	2301      	movs	r3, #1
 8004102:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	212c      	movs	r1, #44	; 0x2c
 800410a:	fb01 f303 	mul.w	r3, r1, r3
 800410e:	4413      	add	r3, r2
 8004110:	333f      	adds	r3, #63	; 0x3f
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d009      	beq.n	800412c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	212c      	movs	r1, #44	; 0x2c
 800411e:	fb01 f303 	mul.w	r3, r1, r3
 8004122:	4413      	add	r3, r2
 8004124:	333f      	adds	r3, #63	; 0x3f
 8004126:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004128:	2b02      	cmp	r3, #2
 800412a:	d111      	bne.n	8004150 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	b2d2      	uxtb	r2, r2
 8004134:	4611      	mov	r1, r2
 8004136:	4618      	mov	r0, r3
 8004138:	f004 fbcd 	bl	80088d6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	015a      	lsls	r2, r3, #5
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	4413      	add	r3, r2
 8004144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004148:	461a      	mov	r2, r3
 800414a:	2310      	movs	r3, #16
 800414c:	6093      	str	r3, [r2, #8]
 800414e:	e03a      	b.n	80041c6 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	212c      	movs	r1, #44	; 0x2c
 8004156:	fb01 f303 	mul.w	r3, r1, r3
 800415a:	4413      	add	r3, r2
 800415c:	333f      	adds	r3, #63	; 0x3f
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	2b03      	cmp	r3, #3
 8004162:	d009      	beq.n	8004178 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	212c      	movs	r1, #44	; 0x2c
 800416a:	fb01 f303 	mul.w	r3, r1, r3
 800416e:	4413      	add	r3, r2
 8004170:	333f      	adds	r3, #63	; 0x3f
 8004172:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8004174:	2b01      	cmp	r3, #1
 8004176:	d126      	bne.n	80041c6 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	015a      	lsls	r2, r3, #5
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	4413      	add	r3, r2
 8004180:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	0151      	lsls	r1, r2, #5
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	440a      	add	r2, r1
 800418e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004192:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004196:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	212c      	movs	r1, #44	; 0x2c
 800419e:	fb01 f303 	mul.w	r3, r1, r3
 80041a2:	4413      	add	r3, r2
 80041a4:	3360      	adds	r3, #96	; 0x60
 80041a6:	2201      	movs	r2, #1
 80041a8:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	b2d9      	uxtb	r1, r3
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	202c      	movs	r0, #44	; 0x2c
 80041b4:	fb00 f303 	mul.w	r3, r0, r3
 80041b8:	4413      	add	r3, r2
 80041ba:	3360      	adds	r3, #96	; 0x60
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	461a      	mov	r2, r3
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f006 fe27 	bl	800ae14 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d12b      	bne.n	8004226 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	212c      	movs	r1, #44	; 0x2c
 80041d4:	fb01 f303 	mul.w	r3, r1, r3
 80041d8:	4413      	add	r3, r2
 80041da:	3348      	adds	r3, #72	; 0x48
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6879      	ldr	r1, [r7, #4]
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	202c      	movs	r0, #44	; 0x2c
 80041e4:	fb00 f202 	mul.w	r2, r0, r2
 80041e8:	440a      	add	r2, r1
 80041ea:	3240      	adds	r2, #64	; 0x40
 80041ec:	8812      	ldrh	r2, [r2, #0]
 80041ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 818e 	beq.w	8004518 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	212c      	movs	r1, #44	; 0x2c
 8004202:	fb01 f303 	mul.w	r3, r1, r3
 8004206:	4413      	add	r3, r2
 8004208:	3354      	adds	r3, #84	; 0x54
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	f083 0301 	eor.w	r3, r3, #1
 8004210:	b2d8      	uxtb	r0, r3
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	212c      	movs	r1, #44	; 0x2c
 8004218:	fb01 f303 	mul.w	r3, r1, r3
 800421c:	4413      	add	r3, r2
 800421e:	3354      	adds	r3, #84	; 0x54
 8004220:	4602      	mov	r2, r0
 8004222:	701a      	strb	r2, [r3, #0]
}
 8004224:	e178      	b.n	8004518 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	212c      	movs	r1, #44	; 0x2c
 800422c:	fb01 f303 	mul.w	r3, r1, r3
 8004230:	4413      	add	r3, r2
 8004232:	3354      	adds	r3, #84	; 0x54
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	f083 0301 	eor.w	r3, r3, #1
 800423a:	b2d8      	uxtb	r0, r3
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	212c      	movs	r1, #44	; 0x2c
 8004242:	fb01 f303 	mul.w	r3, r1, r3
 8004246:	4413      	add	r3, r2
 8004248:	3354      	adds	r3, #84	; 0x54
 800424a:	4602      	mov	r2, r0
 800424c:	701a      	strb	r2, [r3, #0]
}
 800424e:	e163      	b.n	8004518 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	015a      	lsls	r2, r3, #5
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	4413      	add	r3, r2
 8004258:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b02      	cmp	r3, #2
 8004264:	f040 80f6 	bne.w	8004454 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	212c      	movs	r1, #44	; 0x2c
 800426e:	fb01 f303 	mul.w	r3, r1, r3
 8004272:	4413      	add	r3, r2
 8004274:	3361      	adds	r3, #97	; 0x61
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	2b01      	cmp	r3, #1
 800427a:	d109      	bne.n	8004290 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	212c      	movs	r1, #44	; 0x2c
 8004282:	fb01 f303 	mul.w	r3, r1, r3
 8004286:	4413      	add	r3, r2
 8004288:	3360      	adds	r3, #96	; 0x60
 800428a:	2201      	movs	r2, #1
 800428c:	701a      	strb	r2, [r3, #0]
 800428e:	e0c9      	b.n	8004424 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	212c      	movs	r1, #44	; 0x2c
 8004296:	fb01 f303 	mul.w	r3, r1, r3
 800429a:	4413      	add	r3, r2
 800429c:	3361      	adds	r3, #97	; 0x61
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	2b05      	cmp	r3, #5
 80042a2:	d109      	bne.n	80042b8 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	212c      	movs	r1, #44	; 0x2c
 80042aa:	fb01 f303 	mul.w	r3, r1, r3
 80042ae:	4413      	add	r3, r2
 80042b0:	3360      	adds	r3, #96	; 0x60
 80042b2:	2205      	movs	r2, #5
 80042b4:	701a      	strb	r2, [r3, #0]
 80042b6:	e0b5      	b.n	8004424 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	212c      	movs	r1, #44	; 0x2c
 80042be:	fb01 f303 	mul.w	r3, r1, r3
 80042c2:	4413      	add	r3, r2
 80042c4:	3361      	adds	r3, #97	; 0x61
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	2b06      	cmp	r3, #6
 80042ca:	d009      	beq.n	80042e0 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80042cc:	687a      	ldr	r2, [r7, #4]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	212c      	movs	r1, #44	; 0x2c
 80042d2:	fb01 f303 	mul.w	r3, r1, r3
 80042d6:	4413      	add	r3, r2
 80042d8:	3361      	adds	r3, #97	; 0x61
 80042da:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80042dc:	2b08      	cmp	r3, #8
 80042de:	d150      	bne.n	8004382 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	212c      	movs	r1, #44	; 0x2c
 80042e6:	fb01 f303 	mul.w	r3, r1, r3
 80042ea:	4413      	add	r3, r2
 80042ec:	335c      	adds	r3, #92	; 0x5c
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	1c5a      	adds	r2, r3, #1
 80042f2:	6879      	ldr	r1, [r7, #4]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	202c      	movs	r0, #44	; 0x2c
 80042f8:	fb00 f303 	mul.w	r3, r0, r3
 80042fc:	440b      	add	r3, r1
 80042fe:	335c      	adds	r3, #92	; 0x5c
 8004300:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	212c      	movs	r1, #44	; 0x2c
 8004308:	fb01 f303 	mul.w	r3, r1, r3
 800430c:	4413      	add	r3, r2
 800430e:	335c      	adds	r3, #92	; 0x5c
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2b02      	cmp	r3, #2
 8004314:	d912      	bls.n	800433c <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	212c      	movs	r1, #44	; 0x2c
 800431c:	fb01 f303 	mul.w	r3, r1, r3
 8004320:	4413      	add	r3, r2
 8004322:	335c      	adds	r3, #92	; 0x5c
 8004324:	2200      	movs	r2, #0
 8004326:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	212c      	movs	r1, #44	; 0x2c
 800432e:	fb01 f303 	mul.w	r3, r1, r3
 8004332:	4413      	add	r3, r2
 8004334:	3360      	adds	r3, #96	; 0x60
 8004336:	2204      	movs	r2, #4
 8004338:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800433a:	e073      	b.n	8004424 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800433c:	687a      	ldr	r2, [r7, #4]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	212c      	movs	r1, #44	; 0x2c
 8004342:	fb01 f303 	mul.w	r3, r1, r3
 8004346:	4413      	add	r3, r2
 8004348:	3360      	adds	r3, #96	; 0x60
 800434a:	2202      	movs	r2, #2
 800434c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	015a      	lsls	r2, r3, #5
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	4413      	add	r3, r2
 8004356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004364:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800436c:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	015a      	lsls	r2, r3, #5
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	4413      	add	r3, r2
 8004376:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800437a:	461a      	mov	r2, r3
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004380:	e050      	b.n	8004424 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	212c      	movs	r1, #44	; 0x2c
 8004388:	fb01 f303 	mul.w	r3, r1, r3
 800438c:	4413      	add	r3, r2
 800438e:	3361      	adds	r3, #97	; 0x61
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b03      	cmp	r3, #3
 8004394:	d122      	bne.n	80043dc <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	212c      	movs	r1, #44	; 0x2c
 800439c:	fb01 f303 	mul.w	r3, r1, r3
 80043a0:	4413      	add	r3, r2
 80043a2:	3360      	adds	r3, #96	; 0x60
 80043a4:	2202      	movs	r2, #2
 80043a6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	015a      	lsls	r2, r3, #5
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	4413      	add	r3, r2
 80043b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80043be:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80043c6:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	015a      	lsls	r2, r3, #5
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	4413      	add	r3, r2
 80043d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043d4:	461a      	mov	r2, r3
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	e023      	b.n	8004424 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	212c      	movs	r1, #44	; 0x2c
 80043e2:	fb01 f303 	mul.w	r3, r1, r3
 80043e6:	4413      	add	r3, r2
 80043e8:	3361      	adds	r3, #97	; 0x61
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	2b07      	cmp	r3, #7
 80043ee:	d119      	bne.n	8004424 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	212c      	movs	r1, #44	; 0x2c
 80043f6:	fb01 f303 	mul.w	r3, r1, r3
 80043fa:	4413      	add	r3, r2
 80043fc:	335c      	adds	r3, #92	; 0x5c
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	1c5a      	adds	r2, r3, #1
 8004402:	6879      	ldr	r1, [r7, #4]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	202c      	movs	r0, #44	; 0x2c
 8004408:	fb00 f303 	mul.w	r3, r0, r3
 800440c:	440b      	add	r3, r1
 800440e:	335c      	adds	r3, #92	; 0x5c
 8004410:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	212c      	movs	r1, #44	; 0x2c
 8004418:	fb01 f303 	mul.w	r3, r1, r3
 800441c:	4413      	add	r3, r2
 800441e:	3360      	adds	r3, #96	; 0x60
 8004420:	2204      	movs	r2, #4
 8004422:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	015a      	lsls	r2, r3, #5
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	4413      	add	r3, r2
 800442c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004430:	461a      	mov	r2, r3
 8004432:	2302      	movs	r3, #2
 8004434:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	b2d9      	uxtb	r1, r3
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	202c      	movs	r0, #44	; 0x2c
 8004440:	fb00 f303 	mul.w	r3, r0, r3
 8004444:	4413      	add	r3, r2
 8004446:	3360      	adds	r3, #96	; 0x60
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	461a      	mov	r2, r3
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f006 fce1 	bl	800ae14 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004452:	e061      	b.n	8004518 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	015a      	lsls	r2, r3, #5
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	4413      	add	r3, r2
 800445c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	f003 0310 	and.w	r3, r3, #16
 8004466:	2b10      	cmp	r3, #16
 8004468:	d156      	bne.n	8004518 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	212c      	movs	r1, #44	; 0x2c
 8004470:	fb01 f303 	mul.w	r3, r1, r3
 8004474:	4413      	add	r3, r2
 8004476:	333f      	adds	r3, #63	; 0x3f
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	2b03      	cmp	r3, #3
 800447c:	d111      	bne.n	80044a2 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	212c      	movs	r1, #44	; 0x2c
 8004484:	fb01 f303 	mul.w	r3, r1, r3
 8004488:	4413      	add	r3, r2
 800448a:	335c      	adds	r3, #92	; 0x5c
 800448c:	2200      	movs	r2, #0
 800448e:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	b2d2      	uxtb	r2, r2
 8004498:	4611      	mov	r1, r2
 800449a:	4618      	mov	r0, r3
 800449c:	f004 fa1b 	bl	80088d6 <USB_HC_Halt>
 80044a0:	e031      	b.n	8004506 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	212c      	movs	r1, #44	; 0x2c
 80044a8:	fb01 f303 	mul.w	r3, r1, r3
 80044ac:	4413      	add	r3, r2
 80044ae:	333f      	adds	r3, #63	; 0x3f
 80044b0:	781b      	ldrb	r3, [r3, #0]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d009      	beq.n	80044ca <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	212c      	movs	r1, #44	; 0x2c
 80044bc:	fb01 f303 	mul.w	r3, r1, r3
 80044c0:	4413      	add	r3, r2
 80044c2:	333f      	adds	r3, #63	; 0x3f
 80044c4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d11d      	bne.n	8004506 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	212c      	movs	r1, #44	; 0x2c
 80044d0:	fb01 f303 	mul.w	r3, r1, r3
 80044d4:	4413      	add	r3, r2
 80044d6:	335c      	adds	r3, #92	; 0x5c
 80044d8:	2200      	movs	r2, #0
 80044da:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	691b      	ldr	r3, [r3, #16]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d110      	bne.n	8004506 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	212c      	movs	r1, #44	; 0x2c
 80044ea:	fb01 f303 	mul.w	r3, r1, r3
 80044ee:	4413      	add	r3, r2
 80044f0:	3361      	adds	r3, #97	; 0x61
 80044f2:	2203      	movs	r2, #3
 80044f4:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	68fa      	ldr	r2, [r7, #12]
 80044fc:	b2d2      	uxtb	r2, r2
 80044fe:	4611      	mov	r1, r2
 8004500:	4618      	mov	r0, r3
 8004502:	f004 f9e8 	bl	80088d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	015a      	lsls	r2, r3, #5
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	4413      	add	r3, r2
 800450e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004512:	461a      	mov	r2, r3
 8004514:	2310      	movs	r3, #16
 8004516:	6093      	str	r3, [r2, #8]
}
 8004518:	bf00      	nop
 800451a:	3718      	adds	r7, #24
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b088      	sub	sp, #32
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	460b      	mov	r3, r1
 800452a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8004536:	78fb      	ldrb	r3, [r7, #3]
 8004538:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	015a      	lsls	r2, r3, #5
 800453e:	69bb      	ldr	r3, [r7, #24]
 8004540:	4413      	add	r3, r2
 8004542:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b04      	cmp	r3, #4
 800454e:	d11a      	bne.n	8004586 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	015a      	lsls	r2, r3, #5
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	4413      	add	r3, r2
 8004558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800455c:	461a      	mov	r2, r3
 800455e:	2304      	movs	r3, #4
 8004560:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	212c      	movs	r1, #44	; 0x2c
 8004568:	fb01 f303 	mul.w	r3, r1, r3
 800456c:	4413      	add	r3, r2
 800456e:	3361      	adds	r3, #97	; 0x61
 8004570:	2206      	movs	r2, #6
 8004572:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	b2d2      	uxtb	r2, r2
 800457c:	4611      	mov	r1, r2
 800457e:	4618      	mov	r0, r3
 8004580:	f004 f9a9 	bl	80088d6 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8004584:	e331      	b.n	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	015a      	lsls	r2, r3, #5
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	4413      	add	r3, r2
 800458e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f003 0320 	and.w	r3, r3, #32
 8004598:	2b20      	cmp	r3, #32
 800459a:	d12e      	bne.n	80045fa <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	015a      	lsls	r2, r3, #5
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	4413      	add	r3, r2
 80045a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045a8:	461a      	mov	r2, r3
 80045aa:	2320      	movs	r3, #32
 80045ac:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	212c      	movs	r1, #44	; 0x2c
 80045b4:	fb01 f303 	mul.w	r3, r1, r3
 80045b8:	4413      	add	r3, r2
 80045ba:	333d      	adds	r3, #61	; 0x3d
 80045bc:	781b      	ldrb	r3, [r3, #0]
 80045be:	2b01      	cmp	r3, #1
 80045c0:	f040 8313 	bne.w	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	212c      	movs	r1, #44	; 0x2c
 80045ca:	fb01 f303 	mul.w	r3, r1, r3
 80045ce:	4413      	add	r3, r2
 80045d0:	333d      	adds	r3, #61	; 0x3d
 80045d2:	2200      	movs	r2, #0
 80045d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	697b      	ldr	r3, [r7, #20]
 80045da:	212c      	movs	r1, #44	; 0x2c
 80045dc:	fb01 f303 	mul.w	r3, r1, r3
 80045e0:	4413      	add	r3, r2
 80045e2:	3360      	adds	r3, #96	; 0x60
 80045e4:	2202      	movs	r2, #2
 80045e6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	697a      	ldr	r2, [r7, #20]
 80045ee:	b2d2      	uxtb	r2, r2
 80045f0:	4611      	mov	r1, r2
 80045f2:	4618      	mov	r0, r3
 80045f4:	f004 f96f 	bl	80088d6 <USB_HC_Halt>
}
 80045f8:	e2f7      	b.n	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	015a      	lsls	r2, r3, #5
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	4413      	add	r3, r2
 8004602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800460c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004610:	d112      	bne.n	8004638 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	015a      	lsls	r2, r3, #5
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	4413      	add	r3, r2
 800461a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800461e:	461a      	mov	r2, r3
 8004620:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004624:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	4611      	mov	r1, r2
 8004630:	4618      	mov	r0, r3
 8004632:	f004 f950 	bl	80088d6 <USB_HC_Halt>
}
 8004636:	e2d8      	b.n	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	015a      	lsls	r2, r3, #5
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	4413      	add	r3, r2
 8004640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b01      	cmp	r3, #1
 800464c:	d140      	bne.n	80046d0 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	212c      	movs	r1, #44	; 0x2c
 8004654:	fb01 f303 	mul.w	r3, r1, r3
 8004658:	4413      	add	r3, r2
 800465a:	335c      	adds	r3, #92	; 0x5c
 800465c:	2200      	movs	r2, #0
 800465e:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	015a      	lsls	r2, r3, #5
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	4413      	add	r3, r2
 8004668:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004672:	2b40      	cmp	r3, #64	; 0x40
 8004674:	d111      	bne.n	800469a <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	697b      	ldr	r3, [r7, #20]
 800467a:	212c      	movs	r1, #44	; 0x2c
 800467c:	fb01 f303 	mul.w	r3, r1, r3
 8004680:	4413      	add	r3, r2
 8004682:	333d      	adds	r3, #61	; 0x3d
 8004684:	2201      	movs	r2, #1
 8004686:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	69bb      	ldr	r3, [r7, #24]
 800468e:	4413      	add	r3, r2
 8004690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004694:	461a      	mov	r2, r3
 8004696:	2340      	movs	r3, #64	; 0x40
 8004698:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	015a      	lsls	r2, r3, #5
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	4413      	add	r3, r2
 80046a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046a6:	461a      	mov	r2, r3
 80046a8:	2301      	movs	r3, #1
 80046aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	212c      	movs	r1, #44	; 0x2c
 80046b2:	fb01 f303 	mul.w	r3, r1, r3
 80046b6:	4413      	add	r3, r2
 80046b8:	3361      	adds	r3, #97	; 0x61
 80046ba:	2201      	movs	r2, #1
 80046bc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	697a      	ldr	r2, [r7, #20]
 80046c4:	b2d2      	uxtb	r2, r2
 80046c6:	4611      	mov	r1, r2
 80046c8:	4618      	mov	r0, r3
 80046ca:	f004 f904 	bl	80088d6 <USB_HC_Halt>
}
 80046ce:	e28c      	b.n	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	015a      	lsls	r2, r3, #5
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	4413      	add	r3, r2
 80046d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e2:	2b40      	cmp	r3, #64	; 0x40
 80046e4:	d12c      	bne.n	8004740 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	212c      	movs	r1, #44	; 0x2c
 80046ec:	fb01 f303 	mul.w	r3, r1, r3
 80046f0:	4413      	add	r3, r2
 80046f2:	3361      	adds	r3, #97	; 0x61
 80046f4:	2204      	movs	r2, #4
 80046f6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	212c      	movs	r1, #44	; 0x2c
 80046fe:	fb01 f303 	mul.w	r3, r1, r3
 8004702:	4413      	add	r3, r2
 8004704:	333d      	adds	r3, #61	; 0x3d
 8004706:	2201      	movs	r2, #1
 8004708:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	212c      	movs	r1, #44	; 0x2c
 8004710:	fb01 f303 	mul.w	r3, r1, r3
 8004714:	4413      	add	r3, r2
 8004716:	335c      	adds	r3, #92	; 0x5c
 8004718:	2200      	movs	r2, #0
 800471a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	b2d2      	uxtb	r2, r2
 8004724:	4611      	mov	r1, r2
 8004726:	4618      	mov	r0, r3
 8004728:	f004 f8d5 	bl	80088d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	015a      	lsls	r2, r3, #5
 8004730:	69bb      	ldr	r3, [r7, #24]
 8004732:	4413      	add	r3, r2
 8004734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004738:	461a      	mov	r2, r3
 800473a:	2340      	movs	r3, #64	; 0x40
 800473c:	6093      	str	r3, [r2, #8]
}
 800473e:	e254      	b.n	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	015a      	lsls	r2, r3, #5
 8004744:	69bb      	ldr	r3, [r7, #24]
 8004746:	4413      	add	r3, r2
 8004748:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	f003 0308 	and.w	r3, r3, #8
 8004752:	2b08      	cmp	r3, #8
 8004754:	d11a      	bne.n	800478c <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	015a      	lsls	r2, r3, #5
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	4413      	add	r3, r2
 800475e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004762:	461a      	mov	r2, r3
 8004764:	2308      	movs	r3, #8
 8004766:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	212c      	movs	r1, #44	; 0x2c
 800476e:	fb01 f303 	mul.w	r3, r1, r3
 8004772:	4413      	add	r3, r2
 8004774:	3361      	adds	r3, #97	; 0x61
 8004776:	2205      	movs	r2, #5
 8004778:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	b2d2      	uxtb	r2, r2
 8004782:	4611      	mov	r1, r2
 8004784:	4618      	mov	r0, r3
 8004786:	f004 f8a6 	bl	80088d6 <USB_HC_Halt>
}
 800478a:	e22e      	b.n	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	015a      	lsls	r2, r3, #5
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	4413      	add	r3, r2
 8004794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 0310 	and.w	r3, r3, #16
 800479e:	2b10      	cmp	r3, #16
 80047a0:	d140      	bne.n	8004824 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	212c      	movs	r1, #44	; 0x2c
 80047a8:	fb01 f303 	mul.w	r3, r1, r3
 80047ac:	4413      	add	r3, r2
 80047ae:	335c      	adds	r3, #92	; 0x5c
 80047b0:	2200      	movs	r2, #0
 80047b2:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	212c      	movs	r1, #44	; 0x2c
 80047ba:	fb01 f303 	mul.w	r3, r1, r3
 80047be:	4413      	add	r3, r2
 80047c0:	3361      	adds	r3, #97	; 0x61
 80047c2:	2203      	movs	r2, #3
 80047c4:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80047c6:	687a      	ldr	r2, [r7, #4]
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	212c      	movs	r1, #44	; 0x2c
 80047cc:	fb01 f303 	mul.w	r3, r1, r3
 80047d0:	4413      	add	r3, r2
 80047d2:	333d      	adds	r3, #61	; 0x3d
 80047d4:	781b      	ldrb	r3, [r3, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d112      	bne.n	8004800 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	212c      	movs	r1, #44	; 0x2c
 80047e0:	fb01 f303 	mul.w	r3, r1, r3
 80047e4:	4413      	add	r3, r2
 80047e6:	333c      	adds	r3, #60	; 0x3c
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d108      	bne.n	8004800 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	212c      	movs	r1, #44	; 0x2c
 80047f4:	fb01 f303 	mul.w	r3, r1, r3
 80047f8:	4413      	add	r3, r2
 80047fa:	333d      	adds	r3, #61	; 0x3d
 80047fc:	2201      	movs	r2, #1
 80047fe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	697a      	ldr	r2, [r7, #20]
 8004806:	b2d2      	uxtb	r2, r2
 8004808:	4611      	mov	r1, r2
 800480a:	4618      	mov	r0, r3
 800480c:	f004 f863 	bl	80088d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	015a      	lsls	r2, r3, #5
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	4413      	add	r3, r2
 8004818:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800481c:	461a      	mov	r2, r3
 800481e:	2310      	movs	r3, #16
 8004820:	6093      	str	r3, [r2, #8]
}
 8004822:	e1e2      	b.n	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	015a      	lsls	r2, r3, #5
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	4413      	add	r3, r2
 800482c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004836:	2b80      	cmp	r3, #128	; 0x80
 8004838:	d164      	bne.n	8004904 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d111      	bne.n	8004866 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	212c      	movs	r1, #44	; 0x2c
 8004848:	fb01 f303 	mul.w	r3, r1, r3
 800484c:	4413      	add	r3, r2
 800484e:	3361      	adds	r3, #97	; 0x61
 8004850:	2206      	movs	r2, #6
 8004852:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	b2d2      	uxtb	r2, r2
 800485c:	4611      	mov	r1, r2
 800485e:	4618      	mov	r0, r3
 8004860:	f004 f839 	bl	80088d6 <USB_HC_Halt>
 8004864:	e044      	b.n	80048f0 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	212c      	movs	r1, #44	; 0x2c
 800486c:	fb01 f303 	mul.w	r3, r1, r3
 8004870:	4413      	add	r3, r2
 8004872:	335c      	adds	r3, #92	; 0x5c
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	1c5a      	adds	r2, r3, #1
 8004878:	6879      	ldr	r1, [r7, #4]
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	202c      	movs	r0, #44	; 0x2c
 800487e:	fb00 f303 	mul.w	r3, r0, r3
 8004882:	440b      	add	r3, r1
 8004884:	335c      	adds	r3, #92	; 0x5c
 8004886:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	212c      	movs	r1, #44	; 0x2c
 800488e:	fb01 f303 	mul.w	r3, r1, r3
 8004892:	4413      	add	r3, r2
 8004894:	335c      	adds	r3, #92	; 0x5c
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2b02      	cmp	r3, #2
 800489a:	d920      	bls.n	80048de <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	212c      	movs	r1, #44	; 0x2c
 80048a2:	fb01 f303 	mul.w	r3, r1, r3
 80048a6:	4413      	add	r3, r2
 80048a8:	335c      	adds	r3, #92	; 0x5c
 80048aa:	2200      	movs	r2, #0
 80048ac:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	212c      	movs	r1, #44	; 0x2c
 80048b4:	fb01 f303 	mul.w	r3, r1, r3
 80048b8:	4413      	add	r3, r2
 80048ba:	3360      	adds	r3, #96	; 0x60
 80048bc:	2204      	movs	r2, #4
 80048be:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	b2d9      	uxtb	r1, r3
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	202c      	movs	r0, #44	; 0x2c
 80048ca:	fb00 f303 	mul.w	r3, r0, r3
 80048ce:	4413      	add	r3, r2
 80048d0:	3360      	adds	r3, #96	; 0x60
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	461a      	mov	r2, r3
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f006 fa9c 	bl	800ae14 <HAL_HCD_HC_NotifyURBChange_Callback>
 80048dc:	e008      	b.n	80048f0 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	212c      	movs	r1, #44	; 0x2c
 80048e4:	fb01 f303 	mul.w	r3, r1, r3
 80048e8:	4413      	add	r3, r2
 80048ea:	3360      	adds	r3, #96	; 0x60
 80048ec:	2202      	movs	r2, #2
 80048ee:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	015a      	lsls	r2, r3, #5
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	4413      	add	r3, r2
 80048f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048fc:	461a      	mov	r2, r3
 80048fe:	2380      	movs	r3, #128	; 0x80
 8004900:	6093      	str	r3, [r2, #8]
}
 8004902:	e172      	b.n	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	015a      	lsls	r2, r3, #5
 8004908:	69bb      	ldr	r3, [r7, #24]
 800490a:	4413      	add	r3, r2
 800490c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004916:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800491a:	d11b      	bne.n	8004954 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	212c      	movs	r1, #44	; 0x2c
 8004922:	fb01 f303 	mul.w	r3, r1, r3
 8004926:	4413      	add	r3, r2
 8004928:	3361      	adds	r3, #97	; 0x61
 800492a:	2208      	movs	r2, #8
 800492c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	697a      	ldr	r2, [r7, #20]
 8004934:	b2d2      	uxtb	r2, r2
 8004936:	4611      	mov	r1, r2
 8004938:	4618      	mov	r0, r3
 800493a:	f003 ffcc 	bl	80088d6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	015a      	lsls	r2, r3, #5
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	4413      	add	r3, r2
 8004946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800494a:	461a      	mov	r2, r3
 800494c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004950:	6093      	str	r3, [r2, #8]
}
 8004952:	e14a      	b.n	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	015a      	lsls	r2, r3, #5
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	4413      	add	r3, r2
 800495c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 0302 	and.w	r3, r3, #2
 8004966:	2b02      	cmp	r3, #2
 8004968:	f040 813f 	bne.w	8004bea <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	212c      	movs	r1, #44	; 0x2c
 8004972:	fb01 f303 	mul.w	r3, r1, r3
 8004976:	4413      	add	r3, r2
 8004978:	3361      	adds	r3, #97	; 0x61
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	2b01      	cmp	r3, #1
 800497e:	d17d      	bne.n	8004a7c <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	212c      	movs	r1, #44	; 0x2c
 8004986:	fb01 f303 	mul.w	r3, r1, r3
 800498a:	4413      	add	r3, r2
 800498c:	3360      	adds	r3, #96	; 0x60
 800498e:	2201      	movs	r2, #1
 8004990:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	212c      	movs	r1, #44	; 0x2c
 8004998:	fb01 f303 	mul.w	r3, r1, r3
 800499c:	4413      	add	r3, r2
 800499e:	333f      	adds	r3, #63	; 0x3f
 80049a0:	781b      	ldrb	r3, [r3, #0]
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d00a      	beq.n	80049bc <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	212c      	movs	r1, #44	; 0x2c
 80049ac:	fb01 f303 	mul.w	r3, r1, r3
 80049b0:	4413      	add	r3, r2
 80049b2:	333f      	adds	r3, #63	; 0x3f
 80049b4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80049b6:	2b03      	cmp	r3, #3
 80049b8:	f040 8100 	bne.w	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	691b      	ldr	r3, [r3, #16]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d113      	bne.n	80049ec <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	212c      	movs	r1, #44	; 0x2c
 80049ca:	fb01 f303 	mul.w	r3, r1, r3
 80049ce:	4413      	add	r3, r2
 80049d0:	3355      	adds	r3, #85	; 0x55
 80049d2:	781b      	ldrb	r3, [r3, #0]
 80049d4:	f083 0301 	eor.w	r3, r3, #1
 80049d8:	b2d8      	uxtb	r0, r3
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	212c      	movs	r1, #44	; 0x2c
 80049e0:	fb01 f303 	mul.w	r3, r1, r3
 80049e4:	4413      	add	r3, r2
 80049e6:	3355      	adds	r3, #85	; 0x55
 80049e8:	4602      	mov	r2, r0
 80049ea:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	f040 80e3 	bne.w	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	212c      	movs	r1, #44	; 0x2c
 80049fc:	fb01 f303 	mul.w	r3, r1, r3
 8004a00:	4413      	add	r3, r2
 8004a02:	334c      	adds	r3, #76	; 0x4c
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f000 80d8 	beq.w	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8004a0c:	687a      	ldr	r2, [r7, #4]
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	212c      	movs	r1, #44	; 0x2c
 8004a12:	fb01 f303 	mul.w	r3, r1, r3
 8004a16:	4413      	add	r3, r2
 8004a18:	334c      	adds	r3, #76	; 0x4c
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6879      	ldr	r1, [r7, #4]
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	202c      	movs	r0, #44	; 0x2c
 8004a22:	fb00 f202 	mul.w	r2, r0, r2
 8004a26:	440a      	add	r2, r1
 8004a28:	3240      	adds	r2, #64	; 0x40
 8004a2a:	8812      	ldrh	r2, [r2, #0]
 8004a2c:	4413      	add	r3, r2
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	6879      	ldr	r1, [r7, #4]
 8004a32:	697a      	ldr	r2, [r7, #20]
 8004a34:	202c      	movs	r0, #44	; 0x2c
 8004a36:	fb00 f202 	mul.w	r2, r0, r2
 8004a3a:	440a      	add	r2, r1
 8004a3c:	3240      	adds	r2, #64	; 0x40
 8004a3e:	8812      	ldrh	r2, [r2, #0]
 8004a40:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a44:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 80b5 	beq.w	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	212c      	movs	r1, #44	; 0x2c
 8004a58:	fb01 f303 	mul.w	r3, r1, r3
 8004a5c:	4413      	add	r3, r2
 8004a5e:	3355      	adds	r3, #85	; 0x55
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	f083 0301 	eor.w	r3, r3, #1
 8004a66:	b2d8      	uxtb	r0, r3
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	212c      	movs	r1, #44	; 0x2c
 8004a6e:	fb01 f303 	mul.w	r3, r1, r3
 8004a72:	4413      	add	r3, r2
 8004a74:	3355      	adds	r3, #85	; 0x55
 8004a76:	4602      	mov	r2, r0
 8004a78:	701a      	strb	r2, [r3, #0]
 8004a7a:	e09f      	b.n	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	212c      	movs	r1, #44	; 0x2c
 8004a82:	fb01 f303 	mul.w	r3, r1, r3
 8004a86:	4413      	add	r3, r2
 8004a88:	3361      	adds	r3, #97	; 0x61
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	2b03      	cmp	r3, #3
 8004a8e:	d109      	bne.n	8004aa4 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	212c      	movs	r1, #44	; 0x2c
 8004a96:	fb01 f303 	mul.w	r3, r1, r3
 8004a9a:	4413      	add	r3, r2
 8004a9c:	3360      	adds	r3, #96	; 0x60
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	701a      	strb	r2, [r3, #0]
 8004aa2:	e08b      	b.n	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	212c      	movs	r1, #44	; 0x2c
 8004aaa:	fb01 f303 	mul.w	r3, r1, r3
 8004aae:	4413      	add	r3, r2
 8004ab0:	3361      	adds	r3, #97	; 0x61
 8004ab2:	781b      	ldrb	r3, [r3, #0]
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d109      	bne.n	8004acc <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	212c      	movs	r1, #44	; 0x2c
 8004abe:	fb01 f303 	mul.w	r3, r1, r3
 8004ac2:	4413      	add	r3, r2
 8004ac4:	3360      	adds	r3, #96	; 0x60
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	701a      	strb	r2, [r3, #0]
 8004aca:	e077      	b.n	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	212c      	movs	r1, #44	; 0x2c
 8004ad2:	fb01 f303 	mul.w	r3, r1, r3
 8004ad6:	4413      	add	r3, r2
 8004ad8:	3361      	adds	r3, #97	; 0x61
 8004ada:	781b      	ldrb	r3, [r3, #0]
 8004adc:	2b05      	cmp	r3, #5
 8004ade:	d109      	bne.n	8004af4 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	212c      	movs	r1, #44	; 0x2c
 8004ae6:	fb01 f303 	mul.w	r3, r1, r3
 8004aea:	4413      	add	r3, r2
 8004aec:	3360      	adds	r3, #96	; 0x60
 8004aee:	2205      	movs	r2, #5
 8004af0:	701a      	strb	r2, [r3, #0]
 8004af2:	e063      	b.n	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	212c      	movs	r1, #44	; 0x2c
 8004afa:	fb01 f303 	mul.w	r3, r1, r3
 8004afe:	4413      	add	r3, r2
 8004b00:	3361      	adds	r3, #97	; 0x61
 8004b02:	781b      	ldrb	r3, [r3, #0]
 8004b04:	2b06      	cmp	r3, #6
 8004b06:	d009      	beq.n	8004b1c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	212c      	movs	r1, #44	; 0x2c
 8004b0e:	fb01 f303 	mul.w	r3, r1, r3
 8004b12:	4413      	add	r3, r2
 8004b14:	3361      	adds	r3, #97	; 0x61
 8004b16:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d14f      	bne.n	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	212c      	movs	r1, #44	; 0x2c
 8004b22:	fb01 f303 	mul.w	r3, r1, r3
 8004b26:	4413      	add	r3, r2
 8004b28:	335c      	adds	r3, #92	; 0x5c
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	1c5a      	adds	r2, r3, #1
 8004b2e:	6879      	ldr	r1, [r7, #4]
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	202c      	movs	r0, #44	; 0x2c
 8004b34:	fb00 f303 	mul.w	r3, r0, r3
 8004b38:	440b      	add	r3, r1
 8004b3a:	335c      	adds	r3, #92	; 0x5c
 8004b3c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8004b3e:	687a      	ldr	r2, [r7, #4]
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	212c      	movs	r1, #44	; 0x2c
 8004b44:	fb01 f303 	mul.w	r3, r1, r3
 8004b48:	4413      	add	r3, r2
 8004b4a:	335c      	adds	r3, #92	; 0x5c
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d912      	bls.n	8004b78 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	697b      	ldr	r3, [r7, #20]
 8004b56:	212c      	movs	r1, #44	; 0x2c
 8004b58:	fb01 f303 	mul.w	r3, r1, r3
 8004b5c:	4413      	add	r3, r2
 8004b5e:	335c      	adds	r3, #92	; 0x5c
 8004b60:	2200      	movs	r2, #0
 8004b62:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	212c      	movs	r1, #44	; 0x2c
 8004b6a:	fb01 f303 	mul.w	r3, r1, r3
 8004b6e:	4413      	add	r3, r2
 8004b70:	3360      	adds	r3, #96	; 0x60
 8004b72:	2204      	movs	r2, #4
 8004b74:	701a      	strb	r2, [r3, #0]
 8004b76:	e021      	b.n	8004bbc <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	212c      	movs	r1, #44	; 0x2c
 8004b7e:	fb01 f303 	mul.w	r3, r1, r3
 8004b82:	4413      	add	r3, r2
 8004b84:	3360      	adds	r3, #96	; 0x60
 8004b86:	2202      	movs	r2, #2
 8004b88:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	015a      	lsls	r2, r3, #5
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	4413      	add	r3, r2
 8004b92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004ba0:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004ba8:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	015a      	lsls	r2, r3, #5
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	015a      	lsls	r2, r3, #5
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bc8:	461a      	mov	r2, r3
 8004bca:	2302      	movs	r3, #2
 8004bcc:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	b2d9      	uxtb	r1, r3
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	202c      	movs	r0, #44	; 0x2c
 8004bd8:	fb00 f303 	mul.w	r3, r0, r3
 8004bdc:	4413      	add	r3, r2
 8004bde:	3360      	adds	r3, #96	; 0x60
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	461a      	mov	r2, r3
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f006 f915 	bl	800ae14 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004bea:	bf00      	nop
 8004bec:	3720      	adds	r7, #32
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b08a      	sub	sp, #40	; 0x28
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c02:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004c0c:	69fb      	ldr	r3, [r7, #28]
 8004c0e:	f003 030f 	and.w	r3, r3, #15
 8004c12:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	0c5b      	lsrs	r3, r3, #17
 8004c18:	f003 030f 	and.w	r3, r3, #15
 8004c1c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	091b      	lsrs	r3, r3, #4
 8004c22:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004c26:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	2b02      	cmp	r3, #2
 8004c2c:	d004      	beq.n	8004c38 <HCD_RXQLVL_IRQHandler+0x46>
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2b05      	cmp	r3, #5
 8004c32:	f000 80a9 	beq.w	8004d88 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004c36:	e0aa      	b.n	8004d8e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 80a6 	beq.w	8004d8c <HCD_RXQLVL_IRQHandler+0x19a>
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	212c      	movs	r1, #44	; 0x2c
 8004c46:	fb01 f303 	mul.w	r3, r1, r3
 8004c4a:	4413      	add	r3, r2
 8004c4c:	3344      	adds	r3, #68	; 0x44
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 809b 	beq.w	8004d8c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	212c      	movs	r1, #44	; 0x2c
 8004c5c:	fb01 f303 	mul.w	r3, r1, r3
 8004c60:	4413      	add	r3, r2
 8004c62:	3350      	adds	r3, #80	; 0x50
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	441a      	add	r2, r3
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	202c      	movs	r0, #44	; 0x2c
 8004c70:	fb00 f303 	mul.w	r3, r0, r3
 8004c74:	440b      	add	r3, r1
 8004c76:	334c      	adds	r3, #76	; 0x4c
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d87a      	bhi.n	8004d74 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6818      	ldr	r0, [r3, #0]
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	212c      	movs	r1, #44	; 0x2c
 8004c88:	fb01 f303 	mul.w	r3, r1, r3
 8004c8c:	4413      	add	r3, r2
 8004c8e:	3344      	adds	r3, #68	; 0x44
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	693a      	ldr	r2, [r7, #16]
 8004c94:	b292      	uxth	r2, r2
 8004c96:	4619      	mov	r1, r3
 8004c98:	f003 f974 	bl	8007f84 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004c9c:	687a      	ldr	r2, [r7, #4]
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	212c      	movs	r1, #44	; 0x2c
 8004ca2:	fb01 f303 	mul.w	r3, r1, r3
 8004ca6:	4413      	add	r3, r2
 8004ca8:	3344      	adds	r3, #68	; 0x44
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	441a      	add	r2, r3
 8004cb0:	6879      	ldr	r1, [r7, #4]
 8004cb2:	69bb      	ldr	r3, [r7, #24]
 8004cb4:	202c      	movs	r0, #44	; 0x2c
 8004cb6:	fb00 f303 	mul.w	r3, r0, r3
 8004cba:	440b      	add	r3, r1
 8004cbc:	3344      	adds	r3, #68	; 0x44
 8004cbe:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	69bb      	ldr	r3, [r7, #24]
 8004cc4:	212c      	movs	r1, #44	; 0x2c
 8004cc6:	fb01 f303 	mul.w	r3, r1, r3
 8004cca:	4413      	add	r3, r2
 8004ccc:	3350      	adds	r3, #80	; 0x50
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	441a      	add	r2, r3
 8004cd4:	6879      	ldr	r1, [r7, #4]
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	202c      	movs	r0, #44	; 0x2c
 8004cda:	fb00 f303 	mul.w	r3, r0, r3
 8004cde:	440b      	add	r3, r1
 8004ce0:	3350      	adds	r3, #80	; 0x50
 8004ce2:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	015a      	lsls	r2, r3, #5
 8004ce8:	6a3b      	ldr	r3, [r7, #32]
 8004cea:	4413      	add	r3, r2
 8004cec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	0cdb      	lsrs	r3, r3, #19
 8004cf4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cf8:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	212c      	movs	r1, #44	; 0x2c
 8004d00:	fb01 f303 	mul.w	r3, r1, r3
 8004d04:	4413      	add	r3, r2
 8004d06:	3340      	adds	r3, #64	; 0x40
 8004d08:	881b      	ldrh	r3, [r3, #0]
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d13c      	bne.n	8004d8c <HCD_RXQLVL_IRQHandler+0x19a>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d039      	beq.n	8004d8c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004d18:	69bb      	ldr	r3, [r7, #24]
 8004d1a:	015a      	lsls	r2, r3, #5
 8004d1c:	6a3b      	ldr	r3, [r7, #32]
 8004d1e:	4413      	add	r3, r2
 8004d20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004d2e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004d36:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004d38:	69bb      	ldr	r3, [r7, #24]
 8004d3a:	015a      	lsls	r2, r3, #5
 8004d3c:	6a3b      	ldr	r3, [r7, #32]
 8004d3e:	4413      	add	r3, r2
 8004d40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d44:	461a      	mov	r2, r3
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	212c      	movs	r1, #44	; 0x2c
 8004d50:	fb01 f303 	mul.w	r3, r1, r3
 8004d54:	4413      	add	r3, r2
 8004d56:	3354      	adds	r3, #84	; 0x54
 8004d58:	781b      	ldrb	r3, [r3, #0]
 8004d5a:	f083 0301 	eor.w	r3, r3, #1
 8004d5e:	b2d8      	uxtb	r0, r3
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	212c      	movs	r1, #44	; 0x2c
 8004d66:	fb01 f303 	mul.w	r3, r1, r3
 8004d6a:	4413      	add	r3, r2
 8004d6c:	3354      	adds	r3, #84	; 0x54
 8004d6e:	4602      	mov	r2, r0
 8004d70:	701a      	strb	r2, [r3, #0]
      break;
 8004d72:	e00b      	b.n	8004d8c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	212c      	movs	r1, #44	; 0x2c
 8004d7a:	fb01 f303 	mul.w	r3, r1, r3
 8004d7e:	4413      	add	r3, r2
 8004d80:	3360      	adds	r3, #96	; 0x60
 8004d82:	2204      	movs	r2, #4
 8004d84:	701a      	strb	r2, [r3, #0]
      break;
 8004d86:	e001      	b.n	8004d8c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8004d88:	bf00      	nop
 8004d8a:	e000      	b.n	8004d8e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8004d8c:	bf00      	nop
  }
}
 8004d8e:	bf00      	nop
 8004d90:	3728      	adds	r7, #40	; 0x28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b086      	sub	sp, #24
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004dc2:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f003 0302 	and.w	r3, r3, #2
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d10b      	bne.n	8004de6 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d102      	bne.n	8004dde <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f005 ffff 	bl	800addc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	f043 0302 	orr.w	r3, r3, #2
 8004de4:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f003 0308 	and.w	r3, r3, #8
 8004dec:	2b08      	cmp	r3, #8
 8004dee:	d132      	bne.n	8004e56 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	f043 0308 	orr.w	r3, r3, #8
 8004df6:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f003 0304 	and.w	r3, r3, #4
 8004dfe:	2b04      	cmp	r3, #4
 8004e00:	d126      	bne.n	8004e50 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d113      	bne.n	8004e32 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004e10:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004e14:	d106      	bne.n	8004e24 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	2102      	movs	r1, #2
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f003 fa1f 	bl	8008260 <USB_InitFSLSPClkSel>
 8004e22:	e011      	b.n	8004e48 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2101      	movs	r1, #1
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f003 fa18 	bl	8008260 <USB_InitFSLSPClkSel>
 8004e30:	e00a      	b.n	8004e48 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d106      	bne.n	8004e48 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e40:	461a      	mov	r2, r3
 8004e42:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004e46:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f005 fff1 	bl	800ae30 <HAL_HCD_PortEnabled_Callback>
 8004e4e:	e002      	b.n	8004e56 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f005 fffb 	bl	800ae4c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f003 0320 	and.w	r3, r3, #32
 8004e5c:	2b20      	cmp	r3, #32
 8004e5e:	d103      	bne.n	8004e68 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	f043 0320 	orr.w	r3, r3, #32
 8004e66:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004e6e:	461a      	mov	r2, r3
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	6013      	str	r3, [r2, #0]
}
 8004e74:	bf00      	nop
 8004e76:	3718      	adds	r7, #24
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b084      	sub	sp, #16
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e12b      	b.n	80050e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d106      	bne.n	8004ea8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7fc feba 	bl	8001c1c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2224      	movs	r2, #36	; 0x24
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f022 0201 	bic.w	r2, r2, #1
 8004ebe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ece:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004ede:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004ee0:	f001 f964 	bl	80061ac <HAL_RCC_GetPCLK1Freq>
 8004ee4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	4a81      	ldr	r2, [pc, #516]	; (80050f0 <HAL_I2C_Init+0x274>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d807      	bhi.n	8004f00 <HAL_I2C_Init+0x84>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	4a80      	ldr	r2, [pc, #512]	; (80050f4 <HAL_I2C_Init+0x278>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	bf94      	ite	ls
 8004ef8:	2301      	movls	r3, #1
 8004efa:	2300      	movhi	r3, #0
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	e006      	b.n	8004f0e <HAL_I2C_Init+0x92>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	4a7d      	ldr	r2, [pc, #500]	; (80050f8 <HAL_I2C_Init+0x27c>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	bf94      	ite	ls
 8004f08:	2301      	movls	r3, #1
 8004f0a:	2300      	movhi	r3, #0
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e0e7      	b.n	80050e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	4a78      	ldr	r2, [pc, #480]	; (80050fc <HAL_I2C_Init+0x280>)
 8004f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f1e:	0c9b      	lsrs	r3, r3, #18
 8004f20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68ba      	ldr	r2, [r7, #8]
 8004f32:	430a      	orrs	r2, r1
 8004f34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	4a6a      	ldr	r2, [pc, #424]	; (80050f0 <HAL_I2C_Init+0x274>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d802      	bhi.n	8004f50 <HAL_I2C_Init+0xd4>
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	e009      	b.n	8004f64 <HAL_I2C_Init+0xe8>
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004f56:	fb02 f303 	mul.w	r3, r2, r3
 8004f5a:	4a69      	ldr	r2, [pc, #420]	; (8005100 <HAL_I2C_Init+0x284>)
 8004f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f60:	099b      	lsrs	r3, r3, #6
 8004f62:	3301      	adds	r3, #1
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	6812      	ldr	r2, [r2, #0]
 8004f68:	430b      	orrs	r3, r1
 8004f6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	69db      	ldr	r3, [r3, #28]
 8004f72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004f76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	495c      	ldr	r1, [pc, #368]	; (80050f0 <HAL_I2C_Init+0x274>)
 8004f80:	428b      	cmp	r3, r1
 8004f82:	d819      	bhi.n	8004fb8 <HAL_I2C_Init+0x13c>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	1e59      	subs	r1, r3, #1
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f92:	1c59      	adds	r1, r3, #1
 8004f94:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004f98:	400b      	ands	r3, r1
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00a      	beq.n	8004fb4 <HAL_I2C_Init+0x138>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	1e59      	subs	r1, r3, #1
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	005b      	lsls	r3, r3, #1
 8004fa8:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fac:	3301      	adds	r3, #1
 8004fae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fb2:	e051      	b.n	8005058 <HAL_I2C_Init+0x1dc>
 8004fb4:	2304      	movs	r3, #4
 8004fb6:	e04f      	b.n	8005058 <HAL_I2C_Init+0x1dc>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d111      	bne.n	8004fe4 <HAL_I2C_Init+0x168>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	1e58      	subs	r0, r3, #1
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6859      	ldr	r1, [r3, #4]
 8004fc8:	460b      	mov	r3, r1
 8004fca:	005b      	lsls	r3, r3, #1
 8004fcc:	440b      	add	r3, r1
 8004fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8004fd2:	3301      	adds	r3, #1
 8004fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	bf0c      	ite	eq
 8004fdc:	2301      	moveq	r3, #1
 8004fde:	2300      	movne	r3, #0
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	e012      	b.n	800500a <HAL_I2C_Init+0x18e>
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	1e58      	subs	r0, r3, #1
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6859      	ldr	r1, [r3, #4]
 8004fec:	460b      	mov	r3, r1
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	440b      	add	r3, r1
 8004ff2:	0099      	lsls	r1, r3, #2
 8004ff4:	440b      	add	r3, r1
 8004ff6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005000:	2b00      	cmp	r3, #0
 8005002:	bf0c      	ite	eq
 8005004:	2301      	moveq	r3, #1
 8005006:	2300      	movne	r3, #0
 8005008:	b2db      	uxtb	r3, r3
 800500a:	2b00      	cmp	r3, #0
 800500c:	d001      	beq.n	8005012 <HAL_I2C_Init+0x196>
 800500e:	2301      	movs	r3, #1
 8005010:	e022      	b.n	8005058 <HAL_I2C_Init+0x1dc>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d10e      	bne.n	8005038 <HAL_I2C_Init+0x1bc>
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	1e58      	subs	r0, r3, #1
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6859      	ldr	r1, [r3, #4]
 8005022:	460b      	mov	r3, r1
 8005024:	005b      	lsls	r3, r3, #1
 8005026:	440b      	add	r3, r1
 8005028:	fbb0 f3f3 	udiv	r3, r0, r3
 800502c:	3301      	adds	r3, #1
 800502e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005032:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005036:	e00f      	b.n	8005058 <HAL_I2C_Init+0x1dc>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	1e58      	subs	r0, r3, #1
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6859      	ldr	r1, [r3, #4]
 8005040:	460b      	mov	r3, r1
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	440b      	add	r3, r1
 8005046:	0099      	lsls	r1, r3, #2
 8005048:	440b      	add	r3, r1
 800504a:	fbb0 f3f3 	udiv	r3, r0, r3
 800504e:	3301      	adds	r3, #1
 8005050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005054:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005058:	6879      	ldr	r1, [r7, #4]
 800505a:	6809      	ldr	r1, [r1, #0]
 800505c:	4313      	orrs	r3, r2
 800505e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	69da      	ldr	r2, [r3, #28]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	431a      	orrs	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	430a      	orrs	r2, r1
 800507a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005086:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	6911      	ldr	r1, [r2, #16]
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	68d2      	ldr	r2, [r2, #12]
 8005092:	4311      	orrs	r1, r2
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	6812      	ldr	r2, [r2, #0]
 8005098:	430b      	orrs	r3, r1
 800509a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695a      	ldr	r2, [r3, #20]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	431a      	orrs	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	430a      	orrs	r2, r1
 80050b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f042 0201 	orr.w	r2, r2, #1
 80050c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2200      	movs	r2, #0
 80050cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2220      	movs	r2, #32
 80050d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	000186a0 	.word	0x000186a0
 80050f4:	001e847f 	.word	0x001e847f
 80050f8:	003d08ff 	.word	0x003d08ff
 80050fc:	431bde83 	.word	0x431bde83
 8005100:	10624dd3 	.word	0x10624dd3

08005104 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005114:	b2db      	uxtb	r3, r3
 8005116:	2b20      	cmp	r3, #32
 8005118:	d129      	bne.n	800516e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2224      	movs	r2, #36	; 0x24
 800511e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0201 	bic.w	r2, r2, #1
 8005130:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 0210 	bic.w	r2, r2, #16
 8005140:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	683a      	ldr	r2, [r7, #0]
 800514e:	430a      	orrs	r2, r1
 8005150:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f042 0201 	orr.w	r2, r2, #1
 8005160:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2220      	movs	r2, #32
 8005166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800516a:	2300      	movs	r3, #0
 800516c:	e000      	b.n	8005170 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800516e:	2302      	movs	r3, #2
  }
}
 8005170:	4618      	mov	r0, r3
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800517c:	b480      	push	{r7}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005186:	2300      	movs	r3, #0
 8005188:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b20      	cmp	r3, #32
 8005194:	d12a      	bne.n	80051ec <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2224      	movs	r2, #36	; 0x24
 800519a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 0201 	bic.w	r2, r2, #1
 80051ac:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80051b6:	89fb      	ldrh	r3, [r7, #14]
 80051b8:	f023 030f 	bic.w	r3, r3, #15
 80051bc:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	89fb      	ldrh	r3, [r7, #14]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	89fa      	ldrh	r2, [r7, #14]
 80051ce:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f042 0201 	orr.w	r2, r2, #1
 80051de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2220      	movs	r2, #32
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80051e8:	2300      	movs	r3, #0
 80051ea:	e000      	b.n	80051ee <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80051ec:	2302      	movs	r3, #2
  }
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3714      	adds	r7, #20
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
	...

080051fc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d101      	bne.n	800520e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e0bf      	b.n	800538e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005214:	b2db      	uxtb	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d106      	bne.n	8005228 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f7fc fd64 	bl	8001cf0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2202      	movs	r2, #2
 800522c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	699a      	ldr	r2, [r3, #24]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800523e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	6999      	ldr	r1, [r3, #24]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005254:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6899      	ldr	r1, [r3, #8]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	4b4a      	ldr	r3, [pc, #296]	; (8005398 <HAL_LTDC_Init+0x19c>)
 8005270:	400b      	ands	r3, r1
 8005272:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	041b      	lsls	r3, r3, #16
 800527a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6899      	ldr	r1, [r3, #8]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	699a      	ldr	r2, [r3, #24]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	431a      	orrs	r2, r3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68d9      	ldr	r1, [r3, #12]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	4b3e      	ldr	r3, [pc, #248]	; (8005398 <HAL_LTDC_Init+0x19c>)
 800529e:	400b      	ands	r3, r1
 80052a0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	69db      	ldr	r3, [r3, #28]
 80052a6:	041b      	lsls	r3, r3, #16
 80052a8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68d9      	ldr	r1, [r3, #12]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a1a      	ldr	r2, [r3, #32]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	431a      	orrs	r2, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	430a      	orrs	r2, r1
 80052be:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6919      	ldr	r1, [r3, #16]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	4b33      	ldr	r3, [pc, #204]	; (8005398 <HAL_LTDC_Init+0x19c>)
 80052cc:	400b      	ands	r3, r1
 80052ce:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d4:	041b      	lsls	r3, r3, #16
 80052d6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6919      	ldr	r1, [r3, #16]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	431a      	orrs	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	430a      	orrs	r2, r1
 80052ec:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	6959      	ldr	r1, [r3, #20]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	4b27      	ldr	r3, [pc, #156]	; (8005398 <HAL_LTDC_Init+0x19c>)
 80052fa:	400b      	ands	r3, r1
 80052fc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005302:	041b      	lsls	r3, r3, #16
 8005304:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	6959      	ldr	r1, [r3, #20]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	431a      	orrs	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	430a      	orrs	r2, r1
 800531a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005322:	021b      	lsls	r3, r3, #8
 8005324:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800532c:	041b      	lsls	r3, r3, #16
 800532e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800533e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	4313      	orrs	r3, r2
 800534c:	687a      	ldr	r2, [r7, #4]
 800534e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005352:	431a      	orrs	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	430a      	orrs	r2, r1
 800535a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f042 0206 	orr.w	r2, r2, #6
 800536a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	699a      	ldr	r2, [r3, #24]
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f042 0201 	orr.w	r2, r2, #1
 800537a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800538c:	2300      	movs	r3, #0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	f000f800 	.word	0xf000f800

0800539c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053aa:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f003 0304 	and.w	r3, r3, #4
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d023      	beq.n	8005406 <HAL_LTDC_IRQHandler+0x6a>
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	f003 0304 	and.w	r3, r3, #4
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d01e      	beq.n	8005406 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f022 0204 	bic.w	r2, r2, #4
 80053d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	2204      	movs	r2, #4
 80053de:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80053e6:	f043 0201 	orr.w	r2, r3, #1
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2204      	movs	r2, #4
 80053f4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f86f 	bl	80054e4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f003 0302 	and.w	r3, r3, #2
 800540c:	2b00      	cmp	r3, #0
 800540e:	d023      	beq.n	8005458 <HAL_LTDC_IRQHandler+0xbc>
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d01e      	beq.n	8005458 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0202 	bic.w	r2, r2, #2
 8005428:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2202      	movs	r2, #2
 8005430:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005438:	f043 0202 	orr.w	r2, r3, #2
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2204      	movs	r2, #4
 8005446:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f846 	bl	80054e4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b00      	cmp	r3, #0
 8005460:	d01b      	beq.n	800549a <HAL_LTDC_IRQHandler+0xfe>
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	f003 0301 	and.w	r3, r3, #1
 8005468:	2b00      	cmp	r3, #0
 800546a:	d016      	beq.n	800549a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f022 0201 	bic.w	r2, r2, #1
 800547a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2201      	movs	r2, #1
 8005482:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 f82f 	bl	80054f8 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f003 0308 	and.w	r3, r3, #8
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d01b      	beq.n	80054dc <HAL_LTDC_IRQHandler+0x140>
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f003 0308 	and.w	r3, r3, #8
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d016      	beq.n	80054dc <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f022 0208 	bic.w	r2, r2, #8
 80054bc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2208      	movs	r2, #8
 80054c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2201      	movs	r2, #1
 80054ca:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f818 	bl	800550c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 80054dc:	bf00      	nop
 80054de:	3710      	adds	r7, #16
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}

080054e4 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr

080054f8 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8005514:	bf00      	nop
 8005516:	370c      	adds	r7, #12
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005520:	b5b0      	push	{r4, r5, r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005532:	2b01      	cmp	r3, #1
 8005534:	d101      	bne.n	800553a <HAL_LTDC_ConfigLayer+0x1a>
 8005536:	2302      	movs	r3, #2
 8005538:	e02c      	b.n	8005594 <HAL_LTDC_ConfigLayer+0x74>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2201      	movs	r2, #1
 800553e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2202      	movs	r2, #2
 8005546:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2134      	movs	r1, #52	; 0x34
 8005550:	fb01 f303 	mul.w	r3, r1, r3
 8005554:	4413      	add	r3, r2
 8005556:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	4614      	mov	r4, r2
 800555e:	461d      	mov	r5, r3
 8005560:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005562:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005564:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005566:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800556a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800556c:	682b      	ldr	r3, [r5, #0]
 800556e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	68b9      	ldr	r1, [r7, #8]
 8005574:	68f8      	ldr	r0, [r7, #12]
 8005576:	f000 f811 	bl	800559c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2201      	movs	r2, #1
 8005580:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2201      	movs	r2, #1
 8005586:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bdb0      	pop	{r4, r5, r7, pc}

0800559c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800559c:	b480      	push	{r7}
 800559e:	b089      	sub	sp, #36	; 0x24
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	0c1b      	lsrs	r3, r3, #16
 80055b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80055b8:	4413      	add	r3, r2
 80055ba:	041b      	lsls	r3, r3, #16
 80055bc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	461a      	mov	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	01db      	lsls	r3, r3, #7
 80055c8:	4413      	add	r3, r2
 80055ca:	3384      	adds	r3, #132	; 0x84
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	6812      	ldr	r2, [r2, #0]
 80055d2:	4611      	mov	r1, r2
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	01d2      	lsls	r2, r2, #7
 80055d8:	440a      	add	r2, r1
 80055da:	3284      	adds	r2, #132	; 0x84
 80055dc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80055e0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	0c1b      	lsrs	r3, r3, #16
 80055ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80055f2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80055f4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4619      	mov	r1, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	01db      	lsls	r3, r3, #7
 8005600:	440b      	add	r3, r1
 8005602:	3384      	adds	r3, #132	; 0x84
 8005604:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800560a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	68da      	ldr	r2, [r3, #12]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800561a:	4413      	add	r3, r2
 800561c:	041b      	lsls	r3, r3, #16
 800561e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	461a      	mov	r2, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	01db      	lsls	r3, r3, #7
 800562a:	4413      	add	r3, r2
 800562c:	3384      	adds	r3, #132	; 0x84
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	6812      	ldr	r2, [r2, #0]
 8005634:	4611      	mov	r1, r2
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	01d2      	lsls	r2, r2, #7
 800563a:	440a      	add	r2, r1
 800563c:	3284      	adds	r2, #132	; 0x84
 800563e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005642:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	689a      	ldr	r2, [r3, #8]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005652:	4413      	add	r3, r2
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4619      	mov	r1, r3
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	01db      	lsls	r3, r3, #7
 8005660:	440b      	add	r3, r1
 8005662:	3384      	adds	r3, #132	; 0x84
 8005664:	4619      	mov	r1, r3
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	4313      	orrs	r3, r2
 800566a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	461a      	mov	r2, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	01db      	lsls	r3, r3, #7
 8005676:	4413      	add	r3, r2
 8005678:	3384      	adds	r3, #132	; 0x84
 800567a:	691b      	ldr	r3, [r3, #16]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	6812      	ldr	r2, [r2, #0]
 8005680:	4611      	mov	r1, r2
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	01d2      	lsls	r2, r2, #7
 8005686:	440a      	add	r2, r1
 8005688:	3284      	adds	r2, #132	; 0x84
 800568a:	f023 0307 	bic.w	r3, r3, #7
 800568e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	461a      	mov	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	01db      	lsls	r3, r3, #7
 800569a:	4413      	add	r3, r2
 800569c:	3384      	adds	r3, #132	; 0x84
 800569e:	461a      	mov	r2, r3
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80056ac:	021b      	lsls	r3, r3, #8
 80056ae:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80056b6:	041b      	lsls	r3, r3, #16
 80056b8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	699b      	ldr	r3, [r3, #24]
 80056be:	061b      	lsls	r3, r3, #24
 80056c0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	461a      	mov	r2, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	01db      	lsls	r3, r3, #7
 80056cc:	4413      	add	r3, r2
 80056ce:	3384      	adds	r3, #132	; 0x84
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	461a      	mov	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	01db      	lsls	r3, r3, #7
 80056dc:	4413      	add	r3, r2
 80056de:	3384      	adds	r3, #132	; 0x84
 80056e0:	461a      	mov	r2, r3
 80056e2:	2300      	movs	r3, #0
 80056e4:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80056ec:	461a      	mov	r2, r3
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	431a      	orrs	r2, r3
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	431a      	orrs	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4619      	mov	r1, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	01db      	lsls	r3, r3, #7
 8005700:	440b      	add	r3, r1
 8005702:	3384      	adds	r3, #132	; 0x84
 8005704:	4619      	mov	r1, r3
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	4313      	orrs	r3, r2
 800570a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	461a      	mov	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	01db      	lsls	r3, r3, #7
 8005716:	4413      	add	r3, r2
 8005718:	3384      	adds	r3, #132	; 0x84
 800571a:	695b      	ldr	r3, [r3, #20]
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	6812      	ldr	r2, [r2, #0]
 8005720:	4611      	mov	r1, r2
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	01d2      	lsls	r2, r2, #7
 8005726:	440a      	add	r2, r1
 8005728:	3284      	adds	r2, #132	; 0x84
 800572a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800572e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	461a      	mov	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	01db      	lsls	r3, r3, #7
 800573a:	4413      	add	r3, r2
 800573c:	3384      	adds	r3, #132	; 0x84
 800573e:	461a      	mov	r2, r3
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	695b      	ldr	r3, [r3, #20]
 8005744:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	461a      	mov	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	01db      	lsls	r3, r3, #7
 8005750:	4413      	add	r3, r2
 8005752:	3384      	adds	r3, #132	; 0x84
 8005754:	69db      	ldr	r3, [r3, #28]
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	6812      	ldr	r2, [r2, #0]
 800575a:	4611      	mov	r1, r2
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	01d2      	lsls	r2, r2, #7
 8005760:	440a      	add	r2, r1
 8005762:	3284      	adds	r2, #132	; 0x84
 8005764:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005768:	f023 0307 	bic.w	r3, r3, #7
 800576c:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	69da      	ldr	r2, [r3, #28]
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	68f9      	ldr	r1, [r7, #12]
 8005778:	6809      	ldr	r1, [r1, #0]
 800577a:	4608      	mov	r0, r1
 800577c:	6879      	ldr	r1, [r7, #4]
 800577e:	01c9      	lsls	r1, r1, #7
 8005780:	4401      	add	r1, r0
 8005782:	3184      	adds	r1, #132	; 0x84
 8005784:	4313      	orrs	r3, r2
 8005786:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	461a      	mov	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	01db      	lsls	r3, r3, #7
 8005792:	4413      	add	r3, r2
 8005794:	3384      	adds	r3, #132	; 0x84
 8005796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	461a      	mov	r2, r3
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	01db      	lsls	r3, r3, #7
 80057a2:	4413      	add	r3, r2
 80057a4:	3384      	adds	r3, #132	; 0x84
 80057a6:	461a      	mov	r2, r3
 80057a8:	2300      	movs	r3, #0
 80057aa:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	461a      	mov	r2, r3
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	01db      	lsls	r3, r3, #7
 80057b6:	4413      	add	r3, r2
 80057b8:	3384      	adds	r3, #132	; 0x84
 80057ba:	461a      	mov	r2, r3
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c0:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d102      	bne.n	80057d0 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80057ca:	2304      	movs	r3, #4
 80057cc:	61fb      	str	r3, [r7, #28]
 80057ce:	e01b      	b.n	8005808 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d102      	bne.n	80057de <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 80057d8:	2303      	movs	r3, #3
 80057da:	61fb      	str	r3, [r7, #28]
 80057dc:	e014      	b.n	8005808 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d00b      	beq.n	80057fe <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d007      	beq.n	80057fe <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d003      	beq.n	80057fe <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80057fa:	2b07      	cmp	r3, #7
 80057fc:	d102      	bne.n	8005804 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 80057fe:	2302      	movs	r3, #2
 8005800:	61fb      	str	r3, [r7, #28]
 8005802:	e001      	b.n	8005808 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8005804:	2301      	movs	r3, #1
 8005806:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	461a      	mov	r2, r3
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	01db      	lsls	r3, r3, #7
 8005812:	4413      	add	r3, r2
 8005814:	3384      	adds	r3, #132	; 0x84
 8005816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	6812      	ldr	r2, [r2, #0]
 800581c:	4611      	mov	r1, r2
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	01d2      	lsls	r2, r2, #7
 8005822:	440a      	add	r2, r1
 8005824:	3284      	adds	r2, #132	; 0x84
 8005826:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800582a:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005830:	69fa      	ldr	r2, [r7, #28]
 8005832:	fb02 f303 	mul.w	r3, r2, r3
 8005836:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	6859      	ldr	r1, [r3, #4]
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	1acb      	subs	r3, r1, r3
 8005842:	69f9      	ldr	r1, [r7, #28]
 8005844:	fb01 f303 	mul.w	r3, r1, r3
 8005848:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800584a:	68f9      	ldr	r1, [r7, #12]
 800584c:	6809      	ldr	r1, [r1, #0]
 800584e:	4608      	mov	r0, r1
 8005850:	6879      	ldr	r1, [r7, #4]
 8005852:	01c9      	lsls	r1, r1, #7
 8005854:	4401      	add	r1, r0
 8005856:	3184      	adds	r1, #132	; 0x84
 8005858:	4313      	orrs	r3, r2
 800585a:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	461a      	mov	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	01db      	lsls	r3, r3, #7
 8005866:	4413      	add	r3, r2
 8005868:	3384      	adds	r3, #132	; 0x84
 800586a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800586c:	68fa      	ldr	r2, [r7, #12]
 800586e:	6812      	ldr	r2, [r2, #0]
 8005870:	4611      	mov	r1, r2
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	01d2      	lsls	r2, r2, #7
 8005876:	440a      	add	r2, r1
 8005878:	3284      	adds	r2, #132	; 0x84
 800587a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800587e:	f023 0307 	bic.w	r3, r3, #7
 8005882:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	461a      	mov	r2, r3
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	01db      	lsls	r3, r3, #7
 800588e:	4413      	add	r3, r2
 8005890:	3384      	adds	r3, #132	; 0x84
 8005892:	461a      	mov	r2, r3
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005898:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	461a      	mov	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	01db      	lsls	r3, r3, #7
 80058a4:	4413      	add	r3, r2
 80058a6:	3384      	adds	r3, #132	; 0x84
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	6812      	ldr	r2, [r2, #0]
 80058ae:	4611      	mov	r1, r2
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	01d2      	lsls	r2, r2, #7
 80058b4:	440a      	add	r2, r1
 80058b6:	3284      	adds	r2, #132	; 0x84
 80058b8:	f043 0301 	orr.w	r3, r3, #1
 80058bc:	6013      	str	r3, [r2, #0]
}
 80058be:	bf00      	nop
 80058c0:	3724      	adds	r7, #36	; 0x24
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
	...

080058cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b086      	sub	sp, #24
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d101      	bne.n	80058de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e267      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0301 	and.w	r3, r3, #1
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d075      	beq.n	80059d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058ea:	4b88      	ldr	r3, [pc, #544]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f003 030c 	and.w	r3, r3, #12
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d00c      	beq.n	8005910 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80058f6:	4b85      	ldr	r3, [pc, #532]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80058fe:	2b08      	cmp	r3, #8
 8005900:	d112      	bne.n	8005928 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005902:	4b82      	ldr	r3, [pc, #520]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800590a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800590e:	d10b      	bne.n	8005928 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005910:	4b7e      	ldr	r3, [pc, #504]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005918:	2b00      	cmp	r3, #0
 800591a:	d05b      	beq.n	80059d4 <HAL_RCC_OscConfig+0x108>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d157      	bne.n	80059d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e242      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005930:	d106      	bne.n	8005940 <HAL_RCC_OscConfig+0x74>
 8005932:	4b76      	ldr	r3, [pc, #472]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a75      	ldr	r2, [pc, #468]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800593c:	6013      	str	r3, [r2, #0]
 800593e:	e01d      	b.n	800597c <HAL_RCC_OscConfig+0xb0>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005948:	d10c      	bne.n	8005964 <HAL_RCC_OscConfig+0x98>
 800594a:	4b70      	ldr	r3, [pc, #448]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a6f      	ldr	r2, [pc, #444]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005950:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005954:	6013      	str	r3, [r2, #0]
 8005956:	4b6d      	ldr	r3, [pc, #436]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a6c      	ldr	r2, [pc, #432]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 800595c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005960:	6013      	str	r3, [r2, #0]
 8005962:	e00b      	b.n	800597c <HAL_RCC_OscConfig+0xb0>
 8005964:	4b69      	ldr	r3, [pc, #420]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a68      	ldr	r2, [pc, #416]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 800596a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800596e:	6013      	str	r3, [r2, #0]
 8005970:	4b66      	ldr	r3, [pc, #408]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a65      	ldr	r2, [pc, #404]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005976:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800597a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d013      	beq.n	80059ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005984:	f7fc fe70 	bl	8002668 <HAL_GetTick>
 8005988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800598a:	e008      	b.n	800599e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800598c:	f7fc fe6c 	bl	8002668 <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	2b64      	cmp	r3, #100	; 0x64
 8005998:	d901      	bls.n	800599e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	e207      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800599e:	4b5b      	ldr	r3, [pc, #364]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d0f0      	beq.n	800598c <HAL_RCC_OscConfig+0xc0>
 80059aa:	e014      	b.n	80059d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059ac:	f7fc fe5c 	bl	8002668 <HAL_GetTick>
 80059b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059b2:	e008      	b.n	80059c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80059b4:	f7fc fe58 	bl	8002668 <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	2b64      	cmp	r3, #100	; 0x64
 80059c0:	d901      	bls.n	80059c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e1f3      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059c6:	4b51      	ldr	r3, [pc, #324]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d1f0      	bne.n	80059b4 <HAL_RCC_OscConfig+0xe8>
 80059d2:	e000      	b.n	80059d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0302 	and.w	r3, r3, #2
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d063      	beq.n	8005aaa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059e2:	4b4a      	ldr	r3, [pc, #296]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f003 030c 	and.w	r3, r3, #12
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00b      	beq.n	8005a06 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059ee:	4b47      	ldr	r3, [pc, #284]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80059f6:	2b08      	cmp	r3, #8
 80059f8:	d11c      	bne.n	8005a34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80059fa:	4b44      	ldr	r3, [pc, #272]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d116      	bne.n	8005a34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a06:	4b41      	ldr	r3, [pc, #260]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d005      	beq.n	8005a1e <HAL_RCC_OscConfig+0x152>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	2b01      	cmp	r3, #1
 8005a18:	d001      	beq.n	8005a1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e1c7      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a1e:	4b3b      	ldr	r3, [pc, #236]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	4937      	ldr	r1, [pc, #220]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a32:	e03a      	b.n	8005aaa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d020      	beq.n	8005a7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005a3c:	4b34      	ldr	r3, [pc, #208]	; (8005b10 <HAL_RCC_OscConfig+0x244>)
 8005a3e:	2201      	movs	r2, #1
 8005a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a42:	f7fc fe11 	bl	8002668 <HAL_GetTick>
 8005a46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a48:	e008      	b.n	8005a5c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a4a:	f7fc fe0d 	bl	8002668 <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d901      	bls.n	8005a5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e1a8      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a5c:	4b2b      	ldr	r3, [pc, #172]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0302 	and.w	r3, r3, #2
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d0f0      	beq.n	8005a4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a68:	4b28      	ldr	r3, [pc, #160]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	691b      	ldr	r3, [r3, #16]
 8005a74:	00db      	lsls	r3, r3, #3
 8005a76:	4925      	ldr	r1, [pc, #148]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	600b      	str	r3, [r1, #0]
 8005a7c:	e015      	b.n	8005aaa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a7e:	4b24      	ldr	r3, [pc, #144]	; (8005b10 <HAL_RCC_OscConfig+0x244>)
 8005a80:	2200      	movs	r2, #0
 8005a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a84:	f7fc fdf0 	bl	8002668 <HAL_GetTick>
 8005a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a8a:	e008      	b.n	8005a9e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a8c:	f7fc fdec 	bl	8002668 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e187      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a9e:	4b1b      	ldr	r3, [pc, #108]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0302 	and.w	r3, r3, #2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1f0      	bne.n	8005a8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0308 	and.w	r3, r3, #8
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d036      	beq.n	8005b24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d016      	beq.n	8005aec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005abe:	4b15      	ldr	r3, [pc, #84]	; (8005b14 <HAL_RCC_OscConfig+0x248>)
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ac4:	f7fc fdd0 	bl	8002668 <HAL_GetTick>
 8005ac8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005aca:	e008      	b.n	8005ade <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005acc:	f7fc fdcc 	bl	8002668 <HAL_GetTick>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	1ad3      	subs	r3, r2, r3
 8005ad6:	2b02      	cmp	r3, #2
 8005ad8:	d901      	bls.n	8005ade <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ada:	2303      	movs	r3, #3
 8005adc:	e167      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ade:	4b0b      	ldr	r3, [pc, #44]	; (8005b0c <HAL_RCC_OscConfig+0x240>)
 8005ae0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ae2:	f003 0302 	and.w	r3, r3, #2
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d0f0      	beq.n	8005acc <HAL_RCC_OscConfig+0x200>
 8005aea:	e01b      	b.n	8005b24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005aec:	4b09      	ldr	r3, [pc, #36]	; (8005b14 <HAL_RCC_OscConfig+0x248>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005af2:	f7fc fdb9 	bl	8002668 <HAL_GetTick>
 8005af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005af8:	e00e      	b.n	8005b18 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005afa:	f7fc fdb5 	bl	8002668 <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	2b02      	cmp	r3, #2
 8005b06:	d907      	bls.n	8005b18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e150      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
 8005b0c:	40023800 	.word	0x40023800
 8005b10:	42470000 	.word	0x42470000
 8005b14:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b18:	4b88      	ldr	r3, [pc, #544]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005b1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b1c:	f003 0302 	and.w	r3, r3, #2
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1ea      	bne.n	8005afa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0304 	and.w	r3, r3, #4
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f000 8097 	beq.w	8005c60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b32:	2300      	movs	r3, #0
 8005b34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b36:	4b81      	ldr	r3, [pc, #516]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10f      	bne.n	8005b62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b42:	2300      	movs	r3, #0
 8005b44:	60bb      	str	r3, [r7, #8]
 8005b46:	4b7d      	ldr	r3, [pc, #500]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4a:	4a7c      	ldr	r2, [pc, #496]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005b4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b50:	6413      	str	r3, [r2, #64]	; 0x40
 8005b52:	4b7a      	ldr	r3, [pc, #488]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b5a:	60bb      	str	r3, [r7, #8]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b62:	4b77      	ldr	r3, [pc, #476]	; (8005d40 <HAL_RCC_OscConfig+0x474>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d118      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005b6e:	4b74      	ldr	r3, [pc, #464]	; (8005d40 <HAL_RCC_OscConfig+0x474>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a73      	ldr	r2, [pc, #460]	; (8005d40 <HAL_RCC_OscConfig+0x474>)
 8005b74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b7a:	f7fc fd75 	bl	8002668 <HAL_GetTick>
 8005b7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b80:	e008      	b.n	8005b94 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b82:	f7fc fd71 	bl	8002668 <HAL_GetTick>
 8005b86:	4602      	mov	r2, r0
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	d901      	bls.n	8005b94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005b90:	2303      	movs	r3, #3
 8005b92:	e10c      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b94:	4b6a      	ldr	r3, [pc, #424]	; (8005d40 <HAL_RCC_OscConfig+0x474>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d0f0      	beq.n	8005b82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d106      	bne.n	8005bb6 <HAL_RCC_OscConfig+0x2ea>
 8005ba8:	4b64      	ldr	r3, [pc, #400]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bac:	4a63      	ldr	r2, [pc, #396]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005bae:	f043 0301 	orr.w	r3, r3, #1
 8005bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8005bb4:	e01c      	b.n	8005bf0 <HAL_RCC_OscConfig+0x324>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	689b      	ldr	r3, [r3, #8]
 8005bba:	2b05      	cmp	r3, #5
 8005bbc:	d10c      	bne.n	8005bd8 <HAL_RCC_OscConfig+0x30c>
 8005bbe:	4b5f      	ldr	r3, [pc, #380]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bc2:	4a5e      	ldr	r2, [pc, #376]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005bc4:	f043 0304 	orr.w	r3, r3, #4
 8005bc8:	6713      	str	r3, [r2, #112]	; 0x70
 8005bca:	4b5c      	ldr	r3, [pc, #368]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005bcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bce:	4a5b      	ldr	r2, [pc, #364]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005bd0:	f043 0301 	orr.w	r3, r3, #1
 8005bd4:	6713      	str	r3, [r2, #112]	; 0x70
 8005bd6:	e00b      	b.n	8005bf0 <HAL_RCC_OscConfig+0x324>
 8005bd8:	4b58      	ldr	r3, [pc, #352]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bdc:	4a57      	ldr	r2, [pc, #348]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005bde:	f023 0301 	bic.w	r3, r3, #1
 8005be2:	6713      	str	r3, [r2, #112]	; 0x70
 8005be4:	4b55      	ldr	r3, [pc, #340]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005be6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005be8:	4a54      	ldr	r2, [pc, #336]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005bea:	f023 0304 	bic.w	r3, r3, #4
 8005bee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d015      	beq.n	8005c24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bf8:	f7fc fd36 	bl	8002668 <HAL_GetTick>
 8005bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005bfe:	e00a      	b.n	8005c16 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c00:	f7fc fd32 	bl	8002668 <HAL_GetTick>
 8005c04:	4602      	mov	r2, r0
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e0cb      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c16:	4b49      	ldr	r3, [pc, #292]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c1a:	f003 0302 	and.w	r3, r3, #2
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d0ee      	beq.n	8005c00 <HAL_RCC_OscConfig+0x334>
 8005c22:	e014      	b.n	8005c4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c24:	f7fc fd20 	bl	8002668 <HAL_GetTick>
 8005c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c2a:	e00a      	b.n	8005c42 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c2c:	f7fc fd1c 	bl	8002668 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d901      	bls.n	8005c42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e0b5      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005c42:	4b3e      	ldr	r3, [pc, #248]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1ee      	bne.n	8005c2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c4e:	7dfb      	ldrb	r3, [r7, #23]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d105      	bne.n	8005c60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c54:	4b39      	ldr	r3, [pc, #228]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c58:	4a38      	ldr	r2, [pc, #224]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005c5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c5e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f000 80a1 	beq.w	8005dac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c6a:	4b34      	ldr	r3, [pc, #208]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f003 030c 	and.w	r3, r3, #12
 8005c72:	2b08      	cmp	r3, #8
 8005c74:	d05c      	beq.n	8005d30 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	699b      	ldr	r3, [r3, #24]
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d141      	bne.n	8005d02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c7e:	4b31      	ldr	r3, [pc, #196]	; (8005d44 <HAL_RCC_OscConfig+0x478>)
 8005c80:	2200      	movs	r2, #0
 8005c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c84:	f7fc fcf0 	bl	8002668 <HAL_GetTick>
 8005c88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c8a:	e008      	b.n	8005c9e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c8c:	f7fc fcec 	bl	8002668 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e087      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c9e:	4b27      	ldr	r3, [pc, #156]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1f0      	bne.n	8005c8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	69da      	ldr	r2, [r3, #28]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	431a      	orrs	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb8:	019b      	lsls	r3, r3, #6
 8005cba:	431a      	orrs	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc0:	085b      	lsrs	r3, r3, #1
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	041b      	lsls	r3, r3, #16
 8005cc6:	431a      	orrs	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ccc:	061b      	lsls	r3, r3, #24
 8005cce:	491b      	ldr	r1, [pc, #108]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cd4:	4b1b      	ldr	r3, [pc, #108]	; (8005d44 <HAL_RCC_OscConfig+0x478>)
 8005cd6:	2201      	movs	r2, #1
 8005cd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cda:	f7fc fcc5 	bl	8002668 <HAL_GetTick>
 8005cde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ce0:	e008      	b.n	8005cf4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ce2:	f7fc fcc1 	bl	8002668 <HAL_GetTick>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	2b02      	cmp	r3, #2
 8005cee:	d901      	bls.n	8005cf4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e05c      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cf4:	4b11      	ldr	r3, [pc, #68]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d0f0      	beq.n	8005ce2 <HAL_RCC_OscConfig+0x416>
 8005d00:	e054      	b.n	8005dac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d02:	4b10      	ldr	r3, [pc, #64]	; (8005d44 <HAL_RCC_OscConfig+0x478>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d08:	f7fc fcae 	bl	8002668 <HAL_GetTick>
 8005d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d0e:	e008      	b.n	8005d22 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d10:	f7fc fcaa 	bl	8002668 <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	2b02      	cmp	r3, #2
 8005d1c:	d901      	bls.n	8005d22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e045      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d22:	4b06      	ldr	r3, [pc, #24]	; (8005d3c <HAL_RCC_OscConfig+0x470>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1f0      	bne.n	8005d10 <HAL_RCC_OscConfig+0x444>
 8005d2e:	e03d      	b.n	8005dac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	699b      	ldr	r3, [r3, #24]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d107      	bne.n	8005d48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e038      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
 8005d3c:	40023800 	.word	0x40023800
 8005d40:	40007000 	.word	0x40007000
 8005d44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005d48:	4b1b      	ldr	r3, [pc, #108]	; (8005db8 <HAL_RCC_OscConfig+0x4ec>)
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	699b      	ldr	r3, [r3, #24]
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d028      	beq.n	8005da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d121      	bne.n	8005da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d11a      	bne.n	8005da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005d78:	4013      	ands	r3, r2
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005d7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d111      	bne.n	8005da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8e:	085b      	lsrs	r3, r3, #1
 8005d90:	3b01      	subs	r3, #1
 8005d92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d107      	bne.n	8005da8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d001      	beq.n	8005dac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e000      	b.n	8005dae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005dac:	2300      	movs	r3, #0
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3718      	adds	r7, #24
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	40023800 	.word	0x40023800

08005dbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d101      	bne.n	8005dd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e0cc      	b.n	8005f6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005dd0:	4b68      	ldr	r3, [pc, #416]	; (8005f74 <HAL_RCC_ClockConfig+0x1b8>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 030f 	and.w	r3, r3, #15
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d90c      	bls.n	8005df8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dde:	4b65      	ldr	r3, [pc, #404]	; (8005f74 <HAL_RCC_ClockConfig+0x1b8>)
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	b2d2      	uxtb	r2, r2
 8005de4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005de6:	4b63      	ldr	r3, [pc, #396]	; (8005f74 <HAL_RCC_ClockConfig+0x1b8>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 030f 	and.w	r3, r3, #15
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d001      	beq.n	8005df8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e0b8      	b.n	8005f6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f003 0302 	and.w	r3, r3, #2
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d020      	beq.n	8005e46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0304 	and.w	r3, r3, #4
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d005      	beq.n	8005e1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e10:	4b59      	ldr	r3, [pc, #356]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	4a58      	ldr	r2, [pc, #352]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005e1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0308 	and.w	r3, r3, #8
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d005      	beq.n	8005e34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e28:	4b53      	ldr	r3, [pc, #332]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	4a52      	ldr	r2, [pc, #328]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e34:	4b50      	ldr	r3, [pc, #320]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	494d      	ldr	r1, [pc, #308]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e42:	4313      	orrs	r3, r2
 8005e44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d044      	beq.n	8005edc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d107      	bne.n	8005e6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e5a:	4b47      	ldr	r3, [pc, #284]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d119      	bne.n	8005e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e07f      	b.n	8005f6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d003      	beq.n	8005e7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e76:	2b03      	cmp	r3, #3
 8005e78:	d107      	bne.n	8005e8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e7a:	4b3f      	ldr	r3, [pc, #252]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d109      	bne.n	8005e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e06f      	b.n	8005f6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e8a:	4b3b      	ldr	r3, [pc, #236]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0302 	and.w	r3, r3, #2
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e067      	b.n	8005f6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e9a:	4b37      	ldr	r3, [pc, #220]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e9c:	689b      	ldr	r3, [r3, #8]
 8005e9e:	f023 0203 	bic.w	r2, r3, #3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	4934      	ldr	r1, [pc, #208]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005eac:	f7fc fbdc 	bl	8002668 <HAL_GetTick>
 8005eb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eb2:	e00a      	b.n	8005eca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005eb4:	f7fc fbd8 	bl	8002668 <HAL_GetTick>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d901      	bls.n	8005eca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005ec6:	2303      	movs	r3, #3
 8005ec8:	e04f      	b.n	8005f6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eca:	4b2b      	ldr	r3, [pc, #172]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f003 020c 	and.w	r2, r3, #12
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	d1eb      	bne.n	8005eb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005edc:	4b25      	ldr	r3, [pc, #148]	; (8005f74 <HAL_RCC_ClockConfig+0x1b8>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 030f 	and.w	r3, r3, #15
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d20c      	bcs.n	8005f04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eea:	4b22      	ldr	r3, [pc, #136]	; (8005f74 <HAL_RCC_ClockConfig+0x1b8>)
 8005eec:	683a      	ldr	r2, [r7, #0]
 8005eee:	b2d2      	uxtb	r2, r2
 8005ef0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ef2:	4b20      	ldr	r3, [pc, #128]	; (8005f74 <HAL_RCC_ClockConfig+0x1b8>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 030f 	and.w	r3, r3, #15
 8005efa:	683a      	ldr	r2, [r7, #0]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d001      	beq.n	8005f04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e032      	b.n	8005f6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0304 	and.w	r3, r3, #4
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d008      	beq.n	8005f22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f10:	4b19      	ldr	r3, [pc, #100]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	4916      	ldr	r1, [pc, #88]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0308 	and.w	r3, r3, #8
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d009      	beq.n	8005f42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f2e:	4b12      	ldr	r3, [pc, #72]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	00db      	lsls	r3, r3, #3
 8005f3c:	490e      	ldr	r1, [pc, #56]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f42:	f000 f821 	bl	8005f88 <HAL_RCC_GetSysClockFreq>
 8005f46:	4602      	mov	r2, r0
 8005f48:	4b0b      	ldr	r3, [pc, #44]	; (8005f78 <HAL_RCC_ClockConfig+0x1bc>)
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	091b      	lsrs	r3, r3, #4
 8005f4e:	f003 030f 	and.w	r3, r3, #15
 8005f52:	490a      	ldr	r1, [pc, #40]	; (8005f7c <HAL_RCC_ClockConfig+0x1c0>)
 8005f54:	5ccb      	ldrb	r3, [r1, r3]
 8005f56:	fa22 f303 	lsr.w	r3, r2, r3
 8005f5a:	4a09      	ldr	r2, [pc, #36]	; (8005f80 <HAL_RCC_ClockConfig+0x1c4>)
 8005f5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f5e:	4b09      	ldr	r3, [pc, #36]	; (8005f84 <HAL_RCC_ClockConfig+0x1c8>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4618      	mov	r0, r3
 8005f64:	f7fc f99a 	bl	800229c <HAL_InitTick>

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	40023c00 	.word	0x40023c00
 8005f78:	40023800 	.word	0x40023800
 8005f7c:	0800cc74 	.word	0x0800cc74
 8005f80:	20000004 	.word	0x20000004
 8005f84:	20000008 	.word	0x20000008

08005f88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f8c:	b094      	sub	sp, #80	; 0x50
 8005f8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f90:	2300      	movs	r3, #0
 8005f92:	647b      	str	r3, [r7, #68]	; 0x44
 8005f94:	2300      	movs	r3, #0
 8005f96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f98:	2300      	movs	r3, #0
 8005f9a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005fa0:	4b79      	ldr	r3, [pc, #484]	; (8006188 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	f003 030c 	and.w	r3, r3, #12
 8005fa8:	2b08      	cmp	r3, #8
 8005faa:	d00d      	beq.n	8005fc8 <HAL_RCC_GetSysClockFreq+0x40>
 8005fac:	2b08      	cmp	r3, #8
 8005fae:	f200 80e1 	bhi.w	8006174 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d002      	beq.n	8005fbc <HAL_RCC_GetSysClockFreq+0x34>
 8005fb6:	2b04      	cmp	r3, #4
 8005fb8:	d003      	beq.n	8005fc2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005fba:	e0db      	b.n	8006174 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005fbc:	4b73      	ldr	r3, [pc, #460]	; (800618c <HAL_RCC_GetSysClockFreq+0x204>)
 8005fbe:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005fc0:	e0db      	b.n	800617a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005fc2:	4b73      	ldr	r3, [pc, #460]	; (8006190 <HAL_RCC_GetSysClockFreq+0x208>)
 8005fc4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005fc6:	e0d8      	b.n	800617a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fc8:	4b6f      	ldr	r3, [pc, #444]	; (8006188 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fd0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fd2:	4b6d      	ldr	r3, [pc, #436]	; (8006188 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d063      	beq.n	80060a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fde:	4b6a      	ldr	r3, [pc, #424]	; (8006188 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	099b      	lsrs	r3, r3, #6
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fe8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ff0:	633b      	str	r3, [r7, #48]	; 0x30
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	637b      	str	r3, [r7, #52]	; 0x34
 8005ff6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005ffa:	4622      	mov	r2, r4
 8005ffc:	462b      	mov	r3, r5
 8005ffe:	f04f 0000 	mov.w	r0, #0
 8006002:	f04f 0100 	mov.w	r1, #0
 8006006:	0159      	lsls	r1, r3, #5
 8006008:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800600c:	0150      	lsls	r0, r2, #5
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	4621      	mov	r1, r4
 8006014:	1a51      	subs	r1, r2, r1
 8006016:	6139      	str	r1, [r7, #16]
 8006018:	4629      	mov	r1, r5
 800601a:	eb63 0301 	sbc.w	r3, r3, r1
 800601e:	617b      	str	r3, [r7, #20]
 8006020:	f04f 0200 	mov.w	r2, #0
 8006024:	f04f 0300 	mov.w	r3, #0
 8006028:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800602c:	4659      	mov	r1, fp
 800602e:	018b      	lsls	r3, r1, #6
 8006030:	4651      	mov	r1, sl
 8006032:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006036:	4651      	mov	r1, sl
 8006038:	018a      	lsls	r2, r1, #6
 800603a:	4651      	mov	r1, sl
 800603c:	ebb2 0801 	subs.w	r8, r2, r1
 8006040:	4659      	mov	r1, fp
 8006042:	eb63 0901 	sbc.w	r9, r3, r1
 8006046:	f04f 0200 	mov.w	r2, #0
 800604a:	f04f 0300 	mov.w	r3, #0
 800604e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006052:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006056:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800605a:	4690      	mov	r8, r2
 800605c:	4699      	mov	r9, r3
 800605e:	4623      	mov	r3, r4
 8006060:	eb18 0303 	adds.w	r3, r8, r3
 8006064:	60bb      	str	r3, [r7, #8]
 8006066:	462b      	mov	r3, r5
 8006068:	eb49 0303 	adc.w	r3, r9, r3
 800606c:	60fb      	str	r3, [r7, #12]
 800606e:	f04f 0200 	mov.w	r2, #0
 8006072:	f04f 0300 	mov.w	r3, #0
 8006076:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800607a:	4629      	mov	r1, r5
 800607c:	024b      	lsls	r3, r1, #9
 800607e:	4621      	mov	r1, r4
 8006080:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006084:	4621      	mov	r1, r4
 8006086:	024a      	lsls	r2, r1, #9
 8006088:	4610      	mov	r0, r2
 800608a:	4619      	mov	r1, r3
 800608c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800608e:	2200      	movs	r2, #0
 8006090:	62bb      	str	r3, [r7, #40]	; 0x28
 8006092:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006094:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006098:	f7fa f8fa 	bl	8000290 <__aeabi_uldivmod>
 800609c:	4602      	mov	r2, r0
 800609e:	460b      	mov	r3, r1
 80060a0:	4613      	mov	r3, r2
 80060a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060a4:	e058      	b.n	8006158 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060a6:	4b38      	ldr	r3, [pc, #224]	; (8006188 <HAL_RCC_GetSysClockFreq+0x200>)
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	099b      	lsrs	r3, r3, #6
 80060ac:	2200      	movs	r2, #0
 80060ae:	4618      	mov	r0, r3
 80060b0:	4611      	mov	r1, r2
 80060b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80060b6:	623b      	str	r3, [r7, #32]
 80060b8:	2300      	movs	r3, #0
 80060ba:	627b      	str	r3, [r7, #36]	; 0x24
 80060bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80060c0:	4642      	mov	r2, r8
 80060c2:	464b      	mov	r3, r9
 80060c4:	f04f 0000 	mov.w	r0, #0
 80060c8:	f04f 0100 	mov.w	r1, #0
 80060cc:	0159      	lsls	r1, r3, #5
 80060ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060d2:	0150      	lsls	r0, r2, #5
 80060d4:	4602      	mov	r2, r0
 80060d6:	460b      	mov	r3, r1
 80060d8:	4641      	mov	r1, r8
 80060da:	ebb2 0a01 	subs.w	sl, r2, r1
 80060de:	4649      	mov	r1, r9
 80060e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80060e4:	f04f 0200 	mov.w	r2, #0
 80060e8:	f04f 0300 	mov.w	r3, #0
 80060ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80060f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80060f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80060f8:	ebb2 040a 	subs.w	r4, r2, sl
 80060fc:	eb63 050b 	sbc.w	r5, r3, fp
 8006100:	f04f 0200 	mov.w	r2, #0
 8006104:	f04f 0300 	mov.w	r3, #0
 8006108:	00eb      	lsls	r3, r5, #3
 800610a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800610e:	00e2      	lsls	r2, r4, #3
 8006110:	4614      	mov	r4, r2
 8006112:	461d      	mov	r5, r3
 8006114:	4643      	mov	r3, r8
 8006116:	18e3      	adds	r3, r4, r3
 8006118:	603b      	str	r3, [r7, #0]
 800611a:	464b      	mov	r3, r9
 800611c:	eb45 0303 	adc.w	r3, r5, r3
 8006120:	607b      	str	r3, [r7, #4]
 8006122:	f04f 0200 	mov.w	r2, #0
 8006126:	f04f 0300 	mov.w	r3, #0
 800612a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800612e:	4629      	mov	r1, r5
 8006130:	028b      	lsls	r3, r1, #10
 8006132:	4621      	mov	r1, r4
 8006134:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006138:	4621      	mov	r1, r4
 800613a:	028a      	lsls	r2, r1, #10
 800613c:	4610      	mov	r0, r2
 800613e:	4619      	mov	r1, r3
 8006140:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006142:	2200      	movs	r2, #0
 8006144:	61bb      	str	r3, [r7, #24]
 8006146:	61fa      	str	r2, [r7, #28]
 8006148:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800614c:	f7fa f8a0 	bl	8000290 <__aeabi_uldivmod>
 8006150:	4602      	mov	r2, r0
 8006152:	460b      	mov	r3, r1
 8006154:	4613      	mov	r3, r2
 8006156:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006158:	4b0b      	ldr	r3, [pc, #44]	; (8006188 <HAL_RCC_GetSysClockFreq+0x200>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	0c1b      	lsrs	r3, r3, #16
 800615e:	f003 0303 	and.w	r3, r3, #3
 8006162:	3301      	adds	r3, #1
 8006164:	005b      	lsls	r3, r3, #1
 8006166:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006168:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800616a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800616c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006170:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006172:	e002      	b.n	800617a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006174:	4b05      	ldr	r3, [pc, #20]	; (800618c <HAL_RCC_GetSysClockFreq+0x204>)
 8006176:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006178:	bf00      	nop
    }
  }
  return sysclockfreq;
 800617a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800617c:	4618      	mov	r0, r3
 800617e:	3750      	adds	r7, #80	; 0x50
 8006180:	46bd      	mov	sp, r7
 8006182:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006186:	bf00      	nop
 8006188:	40023800 	.word	0x40023800
 800618c:	00f42400 	.word	0x00f42400
 8006190:	007a1200 	.word	0x007a1200

08006194 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006194:	b480      	push	{r7}
 8006196:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006198:	4b03      	ldr	r3, [pc, #12]	; (80061a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800619a:	681b      	ldr	r3, [r3, #0]
}
 800619c:	4618      	mov	r0, r3
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	20000004 	.word	0x20000004

080061ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80061b0:	f7ff fff0 	bl	8006194 <HAL_RCC_GetHCLKFreq>
 80061b4:	4602      	mov	r2, r0
 80061b6:	4b05      	ldr	r3, [pc, #20]	; (80061cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	0a9b      	lsrs	r3, r3, #10
 80061bc:	f003 0307 	and.w	r3, r3, #7
 80061c0:	4903      	ldr	r1, [pc, #12]	; (80061d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061c2:	5ccb      	ldrb	r3, [r1, r3]
 80061c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	40023800 	.word	0x40023800
 80061d0:	0800cc84 	.word	0x0800cc84

080061d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80061d8:	f7ff ffdc 	bl	8006194 <HAL_RCC_GetHCLKFreq>
 80061dc:	4602      	mov	r2, r0
 80061de:	4b05      	ldr	r3, [pc, #20]	; (80061f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	0b5b      	lsrs	r3, r3, #13
 80061e4:	f003 0307 	and.w	r3, r3, #7
 80061e8:	4903      	ldr	r1, [pc, #12]	; (80061f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061ea:	5ccb      	ldrb	r3, [r1, r3]
 80061ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	40023800 	.word	0x40023800
 80061f8:	0800cc84 	.word	0x0800cc84

080061fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	220f      	movs	r2, #15
 800620a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800620c:	4b12      	ldr	r3, [pc, #72]	; (8006258 <HAL_RCC_GetClockConfig+0x5c>)
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f003 0203 	and.w	r2, r3, #3
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006218:	4b0f      	ldr	r3, [pc, #60]	; (8006258 <HAL_RCC_GetClockConfig+0x5c>)
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006224:	4b0c      	ldr	r3, [pc, #48]	; (8006258 <HAL_RCC_GetClockConfig+0x5c>)
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006230:	4b09      	ldr	r3, [pc, #36]	; (8006258 <HAL_RCC_GetClockConfig+0x5c>)
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	08db      	lsrs	r3, r3, #3
 8006236:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800623e:	4b07      	ldr	r3, [pc, #28]	; (800625c <HAL_RCC_GetClockConfig+0x60>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f003 020f 	and.w	r2, r3, #15
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	601a      	str	r2, [r3, #0]
}
 800624a:	bf00      	nop
 800624c:	370c      	adds	r7, #12
 800624e:	46bd      	mov	sp, r7
 8006250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006254:	4770      	bx	lr
 8006256:	bf00      	nop
 8006258:	40023800 	.word	0x40023800
 800625c:	40023c00 	.word	0x40023c00

08006260 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b086      	sub	sp, #24
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006268:	2300      	movs	r3, #0
 800626a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800626c:	2300      	movs	r3, #0
 800626e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f003 0301 	and.w	r3, r3, #1
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10b      	bne.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006284:	2b00      	cmp	r3, #0
 8006286:	d105      	bne.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006290:	2b00      	cmp	r3, #0
 8006292:	d075      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006294:	4b91      	ldr	r3, [pc, #580]	; (80064dc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006296:	2200      	movs	r2, #0
 8006298:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800629a:	f7fc f9e5 	bl	8002668 <HAL_GetTick>
 800629e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80062a0:	e008      	b.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80062a2:	f7fc f9e1 	bl	8002668 <HAL_GetTick>
 80062a6:	4602      	mov	r2, r0
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d901      	bls.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e189      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80062b4:	4b8a      	ldr	r3, [pc, #552]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d1f0      	bne.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d009      	beq.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	019a      	lsls	r2, r3, #6
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	071b      	lsls	r3, r3, #28
 80062d8:	4981      	ldr	r1, [pc, #516]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062da:	4313      	orrs	r3, r2
 80062dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 0302 	and.w	r3, r3, #2
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d01f      	beq.n	800632c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80062ec:	4b7c      	ldr	r3, [pc, #496]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80062ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062f2:	0f1b      	lsrs	r3, r3, #28
 80062f4:	f003 0307 	and.w	r3, r3, #7
 80062f8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	019a      	lsls	r2, r3, #6
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	061b      	lsls	r3, r3, #24
 8006306:	431a      	orrs	r2, r3
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	071b      	lsls	r3, r3, #28
 800630c:	4974      	ldr	r1, [pc, #464]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800630e:	4313      	orrs	r3, r2
 8006310:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006314:	4b72      	ldr	r3, [pc, #456]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006316:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800631a:	f023 021f 	bic.w	r2, r3, #31
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	69db      	ldr	r3, [r3, #28]
 8006322:	3b01      	subs	r3, #1
 8006324:	496e      	ldr	r1, [pc, #440]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006326:	4313      	orrs	r3, r2
 8006328:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006334:	2b00      	cmp	r3, #0
 8006336:	d00d      	beq.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	019a      	lsls	r2, r3, #6
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	061b      	lsls	r3, r3, #24
 8006344:	431a      	orrs	r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	071b      	lsls	r3, r3, #28
 800634c:	4964      	ldr	r1, [pc, #400]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800634e:	4313      	orrs	r3, r2
 8006350:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006354:	4b61      	ldr	r3, [pc, #388]	; (80064dc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006356:	2201      	movs	r2, #1
 8006358:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800635a:	f7fc f985 	bl	8002668 <HAL_GetTick>
 800635e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006360:	e008      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006362:	f7fc f981 	bl	8002668 <HAL_GetTick>
 8006366:	4602      	mov	r2, r0
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	2b02      	cmp	r3, #2
 800636e:	d901      	bls.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e129      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006374:	4b5a      	ldr	r3, [pc, #360]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800637c:	2b00      	cmp	r3, #0
 800637e:	d0f0      	beq.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0304 	and.w	r3, r3, #4
 8006388:	2b00      	cmp	r3, #0
 800638a:	d105      	bne.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006394:	2b00      	cmp	r3, #0
 8006396:	d079      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006398:	4b52      	ldr	r3, [pc, #328]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800639a:	2200      	movs	r2, #0
 800639c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800639e:	f7fc f963 	bl	8002668 <HAL_GetTick>
 80063a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80063a4:	e008      	b.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80063a6:	f7fc f95f 	bl	8002668 <HAL_GetTick>
 80063aa:	4602      	mov	r2, r0
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d901      	bls.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e107      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80063b8:	4b49      	ldr	r3, [pc, #292]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80063c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80063c4:	d0ef      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0304 	and.w	r3, r3, #4
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d020      	beq.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80063d2:	4b43      	ldr	r3, [pc, #268]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063d8:	0f1b      	lsrs	r3, r3, #28
 80063da:	f003 0307 	and.w	r3, r3, #7
 80063de:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	019a      	lsls	r2, r3, #6
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	061b      	lsls	r3, r3, #24
 80063ec:	431a      	orrs	r2, r3
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	071b      	lsls	r3, r3, #28
 80063f2:	493b      	ldr	r1, [pc, #236]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063f4:	4313      	orrs	r3, r2
 80063f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80063fa:	4b39      	ldr	r3, [pc, #228]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80063fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006400:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6a1b      	ldr	r3, [r3, #32]
 8006408:	3b01      	subs	r3, #1
 800640a:	021b      	lsls	r3, r3, #8
 800640c:	4934      	ldr	r1, [pc, #208]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800640e:	4313      	orrs	r3, r2
 8006410:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f003 0308 	and.w	r3, r3, #8
 800641c:	2b00      	cmp	r3, #0
 800641e:	d01e      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006420:	4b2f      	ldr	r3, [pc, #188]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006422:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006426:	0e1b      	lsrs	r3, r3, #24
 8006428:	f003 030f 	and.w	r3, r3, #15
 800642c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	019a      	lsls	r2, r3, #6
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	061b      	lsls	r3, r3, #24
 8006438:	431a      	orrs	r2, r3
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	071b      	lsls	r3, r3, #28
 8006440:	4927      	ldr	r1, [pc, #156]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006442:	4313      	orrs	r3, r2
 8006444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006448:	4b25      	ldr	r3, [pc, #148]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800644a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800644e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006456:	4922      	ldr	r1, [pc, #136]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006458:	4313      	orrs	r3, r2
 800645a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800645e:	4b21      	ldr	r3, [pc, #132]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006460:	2201      	movs	r2, #1
 8006462:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006464:	f7fc f900 	bl	8002668 <HAL_GetTick>
 8006468:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800646a:	e008      	b.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800646c:	f7fc f8fc 	bl	8002668 <HAL_GetTick>
 8006470:	4602      	mov	r2, r0
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	1ad3      	subs	r3, r2, r3
 8006476:	2b02      	cmp	r3, #2
 8006478:	d901      	bls.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800647a:	2303      	movs	r3, #3
 800647c:	e0a4      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800647e:	4b18      	ldr	r3, [pc, #96]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006486:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800648a:	d1ef      	bne.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0320 	and.w	r3, r3, #32
 8006494:	2b00      	cmp	r3, #0
 8006496:	f000 808b 	beq.w	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800649a:	2300      	movs	r3, #0
 800649c:	60fb      	str	r3, [r7, #12]
 800649e:	4b10      	ldr	r3, [pc, #64]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a2:	4a0f      	ldr	r2, [pc, #60]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064a8:	6413      	str	r3, [r2, #64]	; 0x40
 80064aa:	4b0d      	ldr	r3, [pc, #52]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064b2:	60fb      	str	r3, [r7, #12]
 80064b4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80064b6:	4b0c      	ldr	r3, [pc, #48]	; (80064e8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a0b      	ldr	r2, [pc, #44]	; (80064e8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80064bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064c0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80064c2:	f7fc f8d1 	bl	8002668 <HAL_GetTick>
 80064c6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80064c8:	e010      	b.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80064ca:	f7fc f8cd 	bl	8002668 <HAL_GetTick>
 80064ce:	4602      	mov	r2, r0
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d909      	bls.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e075      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80064dc:	42470068 	.word	0x42470068
 80064e0:	40023800 	.word	0x40023800
 80064e4:	42470070 	.word	0x42470070
 80064e8:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80064ec:	4b38      	ldr	r3, [pc, #224]	; (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d0e8      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064f8:	4b36      	ldr	r3, [pc, #216]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80064fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006500:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006502:	693b      	ldr	r3, [r7, #16]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d02f      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800650c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	429a      	cmp	r2, r3
 8006514:	d028      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006516:	4b2f      	ldr	r3, [pc, #188]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006518:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800651a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800651e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006520:	4b2d      	ldr	r3, [pc, #180]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006522:	2201      	movs	r2, #1
 8006524:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006526:	4b2c      	ldr	r3, [pc, #176]	; (80065d8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006528:	2200      	movs	r2, #0
 800652a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800652c:	4a29      	ldr	r2, [pc, #164]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006532:	4b28      	ldr	r3, [pc, #160]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006536:	f003 0301 	and.w	r3, r3, #1
 800653a:	2b01      	cmp	r3, #1
 800653c:	d114      	bne.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800653e:	f7fc f893 	bl	8002668 <HAL_GetTick>
 8006542:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006544:	e00a      	b.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006546:	f7fc f88f 	bl	8002668 <HAL_GetTick>
 800654a:	4602      	mov	r2, r0
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	f241 3288 	movw	r2, #5000	; 0x1388
 8006554:	4293      	cmp	r3, r2
 8006556:	d901      	bls.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e035      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800655c:	4b1d      	ldr	r3, [pc, #116]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800655e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006560:	f003 0302 	and.w	r3, r3, #2
 8006564:	2b00      	cmp	r3, #0
 8006566:	d0ee      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800656c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006570:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006574:	d10d      	bne.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006576:	4b17      	ldr	r3, [pc, #92]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006582:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800658a:	4912      	ldr	r1, [pc, #72]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800658c:	4313      	orrs	r3, r2
 800658e:	608b      	str	r3, [r1, #8]
 8006590:	e005      	b.n	800659e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006592:	4b10      	ldr	r3, [pc, #64]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	4a0f      	ldr	r2, [pc, #60]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006598:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800659c:	6093      	str	r3, [r2, #8]
 800659e:	4b0d      	ldr	r3, [pc, #52]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80065a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80065aa:	490a      	ldr	r1, [pc, #40]	; (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80065ac:	4313      	orrs	r3, r2
 80065ae:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0310 	and.w	r3, r3, #16
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d004      	beq.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80065c2:	4b06      	ldr	r3, [pc, #24]	; (80065dc <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80065c4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80065c6:	2300      	movs	r3, #0
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3718      	adds	r7, #24
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	40007000 	.word	0x40007000
 80065d4:	40023800 	.word	0x40023800
 80065d8:	42470e40 	.word	0x42470e40
 80065dc:	424711e0 	.word	0x424711e0

080065e0 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80065e6:	f7fc f83f 	bl	8002668 <HAL_GetTick>
 80065ea:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80065ec:	4b72      	ldr	r3, [pc, #456]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a71      	ldr	r2, [pc, #452]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 80065f2:	f043 0301 	orr.w	r3, r3, #1
 80065f6:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80065f8:	e008      	b.n	800660c <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065fa:	f7fc f835 	bl	8002668 <HAL_GetTick>
 80065fe:	4602      	mov	r2, r0
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	2b02      	cmp	r3, #2
 8006606:	d901      	bls.n	800660c <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e0d0      	b.n	80067ae <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800660c:	4b6a      	ldr	r3, [pc, #424]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 0302 	and.w	r3, r3, #2
 8006614:	2b00      	cmp	r3, #0
 8006616:	d0f0      	beq.n	80065fa <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8006618:	4b67      	ldr	r3, [pc, #412]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a66      	ldr	r2, [pc, #408]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800661e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006622:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8006624:	f7fc f820 	bl	8002668 <HAL_GetTick>
 8006628:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800662a:	4b63      	ldr	r3, [pc, #396]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800662c:	2200      	movs	r2, #0
 800662e:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8006630:	e00a      	b.n	8006648 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006632:	f7fc f819 	bl	8002668 <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006640:	4293      	cmp	r3, r2
 8006642:	d901      	bls.n	8006648 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	e0b2      	b.n	80067ae <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8006648:	4b5b      	ldr	r3, [pc, #364]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f003 030c 	and.w	r3, r3, #12
 8006650:	2b00      	cmp	r3, #0
 8006652:	d1ee      	bne.n	8006632 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8006654:	f7fc f808 	bl	8002668 <HAL_GetTick>
 8006658:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 800665a:	4b57      	ldr	r3, [pc, #348]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a56      	ldr	r2, [pc, #344]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006660:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8006664:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8006666:	e008      	b.n	800667a <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006668:	f7fb fffe 	bl	8002668 <HAL_GetTick>
 800666c:	4602      	mov	r2, r0
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	2b64      	cmp	r3, #100	; 0x64
 8006674:	d901      	bls.n	800667a <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e099      	b.n	80067ae <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800667a:	4b4f      	ldr	r3, [pc, #316]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1f0      	bne.n	8006668 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8006686:	f7fb ffef 	bl	8002668 <HAL_GetTick>
 800668a:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800668c:	4b4a      	ldr	r3, [pc, #296]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a49      	ldr	r2, [pc, #292]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006692:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006696:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8006698:	e008      	b.n	80066ac <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800669a:	f7fb ffe5 	bl	8002668 <HAL_GetTick>
 800669e:	4602      	mov	r2, r0
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	1ad3      	subs	r3, r2, r3
 80066a4:	2b02      	cmp	r3, #2
 80066a6:	d901      	bls.n	80066ac <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 80066a8:	2303      	movs	r3, #3
 80066aa:	e080      	b.n	80067ae <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80066ac:	4b42      	ldr	r3, [pc, #264]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1f0      	bne.n	800669a <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80066b8:	f7fb ffd6 	bl	8002668 <HAL_GetTick>
 80066bc:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 80066be:	4b3e      	ldr	r3, [pc, #248]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	4a3d      	ldr	r2, [pc, #244]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 80066c4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80066c8:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80066ca:	e008      	b.n	80066de <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80066cc:	f7fb ffcc 	bl	8002668 <HAL_GetTick>
 80066d0:	4602      	mov	r2, r0
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	1ad3      	subs	r3, r2, r3
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d901      	bls.n	80066de <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 80066da:	2303      	movs	r3, #3
 80066dc:	e067      	b.n	80067ae <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80066de:	4b36      	ldr	r3, [pc, #216]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1f0      	bne.n	80066cc <HAL_RCC_DeInit+0xec>
  }
#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80066ea:	f7fb ffbd 	bl	8002668 <HAL_GetTick>
 80066ee:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 80066f0:	4b31      	ldr	r3, [pc, #196]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a30      	ldr	r2, [pc, #192]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 80066f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066fa:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 80066fc:	e008      	b.n	8006710 <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80066fe:	f7fb ffb3 	bl	8002668 <HAL_GetTick>
 8006702:	4602      	mov	r2, r0
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	1ad3      	subs	r3, r2, r3
 8006708:	2b02      	cmp	r3, #2
 800670a:	d901      	bls.n	8006710 <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 800670c:	2303      	movs	r3, #3
 800670e:	e04e      	b.n	80067ae <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8006710:	4b29      	ldr	r3, [pc, #164]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006718:	2b00      	cmp	r3, #0
 800671a:	d1f0      	bne.n	80066fe <HAL_RCC_DeInit+0x11e>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 800671c:	4b26      	ldr	r3, [pc, #152]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800671e:	4a27      	ldr	r2, [pc, #156]	; (80067bc <HAL_RCC_DeInit+0x1dc>)
 8006720:	605a      	str	r2, [r3, #4]
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8006722:	4b25      	ldr	r3, [pc, #148]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006724:	4a26      	ldr	r2, [pc, #152]	; (80067c0 <HAL_RCC_DeInit+0x1e0>)
 8006726:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx */

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
 800672a:	4b23      	ldr	r3, [pc, #140]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800672c:	4a24      	ldr	r2, [pc, #144]	; (80067c0 <HAL_RCC_DeInit+0x1e0>)
 800672e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8006732:	4b21      	ldr	r3, [pc, #132]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	4a20      	ldr	r2, [pc, #128]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006738:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800673c:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 800673e:	4b1e      	ldr	r3, [pc, #120]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	4a1d      	ldr	r2, [pc, #116]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006744:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006748:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
 800674a:	4b1b      	ldr	r3, [pc, #108]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	4a1a      	ldr	r2, [pc, #104]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006750:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006754:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8006756:	4b18      	ldr	r3, [pc, #96]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006758:	68db      	ldr	r3, [r3, #12]
 800675a:	4a17      	ldr	r2, [pc, #92]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800675c:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8006760:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8006762:	4b15      	ldr	r3, [pc, #84]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006764:	68db      	ldr	r3, [r3, #12]
 8006766:	4a14      	ldr	r2, [pc, #80]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006768:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800676c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
 800676e:	4b12      	ldr	r3, [pc, #72]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	4a11      	ldr	r2, [pc, #68]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006774:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006778:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800677a:	4b0f      	ldr	r3, [pc, #60]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800677c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800677e:	4a0e      	ldr	r2, [pc, #56]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006780:	f023 0301 	bic.w	r3, r3, #1
 8006784:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8006786:	4b0c      	ldr	r3, [pc, #48]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 8006788:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800678a:	4a0b      	ldr	r2, [pc, #44]	; (80067b8 <HAL_RCC_DeInit+0x1d8>)
 800678c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006790:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8006792:	4b0c      	ldr	r3, [pc, #48]	; (80067c4 <HAL_RCC_DeInit+0x1e4>)
 8006794:	4a0c      	ldr	r2, [pc, #48]	; (80067c8 <HAL_RCC_DeInit+0x1e8>)
 8006796:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8006798:	4b0c      	ldr	r3, [pc, #48]	; (80067cc <HAL_RCC_DeInit+0x1ec>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4618      	mov	r0, r3
 800679e:	f7fb fd7d 	bl	800229c <HAL_InitTick>
 80067a2:	4603      	mov	r3, r0
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d001      	beq.n	80067ac <HAL_RCC_DeInit+0x1cc>
  {
    return HAL_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e000      	b.n	80067ae <HAL_RCC_DeInit+0x1ce>
  }
  else
  {
    return HAL_OK;
 80067ac:	2300      	movs	r3, #0
  }
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3708      	adds	r7, #8
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	40023800 	.word	0x40023800
 80067bc:	04003010 	.word	0x04003010
 80067c0:	24003000 	.word	0x24003000
 80067c4:	20000004 	.word	0x20000004
 80067c8:	00f42400 	.word	0x00f42400
 80067cc:	20000008 	.word	0x20000008

080067d0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b082      	sub	sp, #8
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d101      	bne.n	80067e4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e025      	b.n	8006830 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d106      	bne.n	80067fe <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f7fb fd45 	bl	8002288 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2202      	movs	r2, #2
 8006802:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	3304      	adds	r3, #4
 800680e:	4619      	mov	r1, r3
 8006810:	4610      	mov	r0, r2
 8006812:	f001 f97f 	bl	8007b14 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6818      	ldr	r0, [r3, #0]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	461a      	mov	r2, r3
 8006820:	6839      	ldr	r1, [r7, #0]
 8006822:	f001 f9d4 	bl	8007bce <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3708      	adds	r7, #8
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d101      	bne.n	800684a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006846:	2301      	movs	r3, #1
 8006848:	e07b      	b.n	8006942 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684e:	2b00      	cmp	r3, #0
 8006850:	d108      	bne.n	8006864 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800685a:	d009      	beq.n	8006870 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	61da      	str	r2, [r3, #28]
 8006862:	e005      	b.n	8006870 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2200      	movs	r2, #0
 8006868:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d106      	bne.n	8006890 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f7fb fb60 	bl	8001f50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80068b8:	431a      	orrs	r2, r3
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068c2:	431a      	orrs	r2, r3
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	691b      	ldr	r3, [r3, #16]
 80068c8:	f003 0302 	and.w	r3, r3, #2
 80068cc:	431a      	orrs	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	f003 0301 	and.w	r3, r3, #1
 80068d6:	431a      	orrs	r2, r3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068e0:	431a      	orrs	r2, r3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	69db      	ldr	r3, [r3, #28]
 80068e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80068ea:	431a      	orrs	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a1b      	ldr	r3, [r3, #32]
 80068f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068f4:	ea42 0103 	orr.w	r1, r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068fc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	430a      	orrs	r2, r1
 8006906:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	699b      	ldr	r3, [r3, #24]
 800690c:	0c1b      	lsrs	r3, r3, #16
 800690e:	f003 0104 	and.w	r1, r3, #4
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006916:	f003 0210 	and.w	r2, r3, #16
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	430a      	orrs	r2, r1
 8006920:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	69da      	ldr	r2, [r3, #28]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006930:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2200      	movs	r2, #0
 8006936:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2201      	movs	r2, #1
 800693c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006940:	2300      	movs	r3, #0
}
 8006942:	4618      	mov	r0, r3
 8006944:	3708      	adds	r7, #8
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}

0800694a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800694a:	b580      	push	{r7, lr}
 800694c:	b082      	sub	sp, #8
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d101      	bne.n	800695c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e041      	b.n	80069e0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006962:	b2db      	uxtb	r3, r3
 8006964:	2b00      	cmp	r3, #0
 8006966:	d106      	bne.n	8006976 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f7fb fb35 	bl	8001fe0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2202      	movs	r2, #2
 800697a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	3304      	adds	r3, #4
 8006986:	4619      	mov	r1, r3
 8006988:	4610      	mov	r0, r2
 800698a:	f000 fa95 	bl	8006eb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2201      	movs	r2, #1
 8006992:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2201      	movs	r2, #1
 800699a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2201      	movs	r2, #1
 80069a2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2201      	movs	r2, #1
 80069aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2201      	movs	r2, #1
 80069b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2201      	movs	r2, #1
 80069ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2201      	movs	r2, #1
 80069c2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2201      	movs	r2, #1
 80069ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2201      	movs	r2, #1
 80069d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	2201      	movs	r2, #1
 80069da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069de:	2300      	movs	r3, #0
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3708      	adds	r7, #8
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d001      	beq.n	8006a00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e04e      	b.n	8006a9e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2202      	movs	r2, #2
 8006a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68da      	ldr	r2, [r3, #12]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f042 0201 	orr.w	r2, r2, #1
 8006a16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a23      	ldr	r2, [pc, #140]	; (8006aac <HAL_TIM_Base_Start_IT+0xc4>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d022      	beq.n	8006a68 <HAL_TIM_Base_Start_IT+0x80>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a2a:	d01d      	beq.n	8006a68 <HAL_TIM_Base_Start_IT+0x80>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a1f      	ldr	r2, [pc, #124]	; (8006ab0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d018      	beq.n	8006a68 <HAL_TIM_Base_Start_IT+0x80>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a1e      	ldr	r2, [pc, #120]	; (8006ab4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d013      	beq.n	8006a68 <HAL_TIM_Base_Start_IT+0x80>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a1c      	ldr	r2, [pc, #112]	; (8006ab8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d00e      	beq.n	8006a68 <HAL_TIM_Base_Start_IT+0x80>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a1b      	ldr	r2, [pc, #108]	; (8006abc <HAL_TIM_Base_Start_IT+0xd4>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d009      	beq.n	8006a68 <HAL_TIM_Base_Start_IT+0x80>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a19      	ldr	r2, [pc, #100]	; (8006ac0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d004      	beq.n	8006a68 <HAL_TIM_Base_Start_IT+0x80>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a18      	ldr	r2, [pc, #96]	; (8006ac4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d111      	bne.n	8006a8c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	f003 0307 	and.w	r3, r3, #7
 8006a72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	2b06      	cmp	r3, #6
 8006a78:	d010      	beq.n	8006a9c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f042 0201 	orr.w	r2, r2, #1
 8006a88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a8a:	e007      	b.n	8006a9c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f042 0201 	orr.w	r2, r2, #1
 8006a9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3714      	adds	r7, #20
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr
 8006aaa:	bf00      	nop
 8006aac:	40010000 	.word	0x40010000
 8006ab0:	40000400 	.word	0x40000400
 8006ab4:	40000800 	.word	0x40000800
 8006ab8:	40000c00 	.word	0x40000c00
 8006abc:	40010400 	.word	0x40010400
 8006ac0:	40014000 	.word	0x40014000
 8006ac4:	40001800 	.word	0x40001800

08006ac8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b082      	sub	sp, #8
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	f003 0302 	and.w	r3, r3, #2
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d122      	bne.n	8006b24 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	f003 0302 	and.w	r3, r3, #2
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d11b      	bne.n	8006b24 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f06f 0202 	mvn.w	r2, #2
 8006af4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2201      	movs	r2, #1
 8006afa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	f003 0303 	and.w	r3, r3, #3
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d003      	beq.n	8006b12 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 f9b5 	bl	8006e7a <HAL_TIM_IC_CaptureCallback>
 8006b10:	e005      	b.n	8006b1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f000 f9a7 	bl	8006e66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 f9b8 	bl	8006e8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	691b      	ldr	r3, [r3, #16]
 8006b2a:	f003 0304 	and.w	r3, r3, #4
 8006b2e:	2b04      	cmp	r3, #4
 8006b30:	d122      	bne.n	8006b78 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68db      	ldr	r3, [r3, #12]
 8006b38:	f003 0304 	and.w	r3, r3, #4
 8006b3c:	2b04      	cmp	r3, #4
 8006b3e:	d11b      	bne.n	8006b78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f06f 0204 	mvn.w	r2, #4
 8006b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2202      	movs	r2, #2
 8006b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	699b      	ldr	r3, [r3, #24]
 8006b56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d003      	beq.n	8006b66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 f98b 	bl	8006e7a <HAL_TIM_IC_CaptureCallback>
 8006b64:	e005      	b.n	8006b72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 f97d 	bl	8006e66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 f98e 	bl	8006e8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	f003 0308 	and.w	r3, r3, #8
 8006b82:	2b08      	cmp	r3, #8
 8006b84:	d122      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	f003 0308 	and.w	r3, r3, #8
 8006b90:	2b08      	cmp	r3, #8
 8006b92:	d11b      	bne.n	8006bcc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f06f 0208 	mvn.w	r2, #8
 8006b9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2204      	movs	r2, #4
 8006ba2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	69db      	ldr	r3, [r3, #28]
 8006baa:	f003 0303 	and.w	r3, r3, #3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d003      	beq.n	8006bba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f000 f961 	bl	8006e7a <HAL_TIM_IC_CaptureCallback>
 8006bb8:	e005      	b.n	8006bc6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 f953 	bl	8006e66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f000 f964 	bl	8006e8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	691b      	ldr	r3, [r3, #16]
 8006bd2:	f003 0310 	and.w	r3, r3, #16
 8006bd6:	2b10      	cmp	r3, #16
 8006bd8:	d122      	bne.n	8006c20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	68db      	ldr	r3, [r3, #12]
 8006be0:	f003 0310 	and.w	r3, r3, #16
 8006be4:	2b10      	cmp	r3, #16
 8006be6:	d11b      	bne.n	8006c20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f06f 0210 	mvn.w	r2, #16
 8006bf0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2208      	movs	r2, #8
 8006bf6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	69db      	ldr	r3, [r3, #28]
 8006bfe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d003      	beq.n	8006c0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 f937 	bl	8006e7a <HAL_TIM_IC_CaptureCallback>
 8006c0c:	e005      	b.n	8006c1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 f929 	bl	8006e66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f000 f93a 	bl	8006e8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d10e      	bne.n	8006c4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	f003 0301 	and.w	r3, r3, #1
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d107      	bne.n	8006c4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f06f 0201 	mvn.w	r2, #1
 8006c44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f7fa f946 	bl	8000ed8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	691b      	ldr	r3, [r3, #16]
 8006c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c56:	2b80      	cmp	r3, #128	; 0x80
 8006c58:	d10e      	bne.n	8006c78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c64:	2b80      	cmp	r3, #128	; 0x80
 8006c66:	d107      	bne.n	8006c78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 fae0 	bl	8007238 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	691b      	ldr	r3, [r3, #16]
 8006c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c82:	2b40      	cmp	r3, #64	; 0x40
 8006c84:	d10e      	bne.n	8006ca4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c90:	2b40      	cmp	r3, #64	; 0x40
 8006c92:	d107      	bne.n	8006ca4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 f8ff 	bl	8006ea2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	f003 0320 	and.w	r3, r3, #32
 8006cae:	2b20      	cmp	r3, #32
 8006cb0:	d10e      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	f003 0320 	and.w	r3, r3, #32
 8006cbc:	2b20      	cmp	r3, #32
 8006cbe:	d107      	bne.n	8006cd0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f06f 0220 	mvn.w	r2, #32
 8006cc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 faaa 	bl	8007224 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cd0:	bf00      	nop
 8006cd2:	3708      	adds	r7, #8
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}

08006cd8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d101      	bne.n	8006cf4 <HAL_TIM_ConfigClockSource+0x1c>
 8006cf0:	2302      	movs	r3, #2
 8006cf2:	e0b4      	b.n	8006e5e <HAL_TIM_ConfigClockSource+0x186>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2202      	movs	r2, #2
 8006d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	68ba      	ldr	r2, [r7, #8]
 8006d22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d2c:	d03e      	beq.n	8006dac <HAL_TIM_ConfigClockSource+0xd4>
 8006d2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d32:	f200 8087 	bhi.w	8006e44 <HAL_TIM_ConfigClockSource+0x16c>
 8006d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d3a:	f000 8086 	beq.w	8006e4a <HAL_TIM_ConfigClockSource+0x172>
 8006d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d42:	d87f      	bhi.n	8006e44 <HAL_TIM_ConfigClockSource+0x16c>
 8006d44:	2b70      	cmp	r3, #112	; 0x70
 8006d46:	d01a      	beq.n	8006d7e <HAL_TIM_ConfigClockSource+0xa6>
 8006d48:	2b70      	cmp	r3, #112	; 0x70
 8006d4a:	d87b      	bhi.n	8006e44 <HAL_TIM_ConfigClockSource+0x16c>
 8006d4c:	2b60      	cmp	r3, #96	; 0x60
 8006d4e:	d050      	beq.n	8006df2 <HAL_TIM_ConfigClockSource+0x11a>
 8006d50:	2b60      	cmp	r3, #96	; 0x60
 8006d52:	d877      	bhi.n	8006e44 <HAL_TIM_ConfigClockSource+0x16c>
 8006d54:	2b50      	cmp	r3, #80	; 0x50
 8006d56:	d03c      	beq.n	8006dd2 <HAL_TIM_ConfigClockSource+0xfa>
 8006d58:	2b50      	cmp	r3, #80	; 0x50
 8006d5a:	d873      	bhi.n	8006e44 <HAL_TIM_ConfigClockSource+0x16c>
 8006d5c:	2b40      	cmp	r3, #64	; 0x40
 8006d5e:	d058      	beq.n	8006e12 <HAL_TIM_ConfigClockSource+0x13a>
 8006d60:	2b40      	cmp	r3, #64	; 0x40
 8006d62:	d86f      	bhi.n	8006e44 <HAL_TIM_ConfigClockSource+0x16c>
 8006d64:	2b30      	cmp	r3, #48	; 0x30
 8006d66:	d064      	beq.n	8006e32 <HAL_TIM_ConfigClockSource+0x15a>
 8006d68:	2b30      	cmp	r3, #48	; 0x30
 8006d6a:	d86b      	bhi.n	8006e44 <HAL_TIM_ConfigClockSource+0x16c>
 8006d6c:	2b20      	cmp	r3, #32
 8006d6e:	d060      	beq.n	8006e32 <HAL_TIM_ConfigClockSource+0x15a>
 8006d70:	2b20      	cmp	r3, #32
 8006d72:	d867      	bhi.n	8006e44 <HAL_TIM_ConfigClockSource+0x16c>
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d05c      	beq.n	8006e32 <HAL_TIM_ConfigClockSource+0x15a>
 8006d78:	2b10      	cmp	r3, #16
 8006d7a:	d05a      	beq.n	8006e32 <HAL_TIM_ConfigClockSource+0x15a>
 8006d7c:	e062      	b.n	8006e44 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6818      	ldr	r0, [r3, #0]
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	6899      	ldr	r1, [r3, #8]
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	f000 f9ad 	bl	80070ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006da0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68ba      	ldr	r2, [r7, #8]
 8006da8:	609a      	str	r2, [r3, #8]
      break;
 8006daa:	e04f      	b.n	8006e4c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6818      	ldr	r0, [r3, #0]
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	6899      	ldr	r1, [r3, #8]
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	f000 f996 	bl	80070ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	689a      	ldr	r2, [r3, #8]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006dce:	609a      	str	r2, [r3, #8]
      break;
 8006dd0:	e03c      	b.n	8006e4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6818      	ldr	r0, [r3, #0]
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	6859      	ldr	r1, [r3, #4]
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	461a      	mov	r2, r3
 8006de0:	f000 f90a 	bl	8006ff8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2150      	movs	r1, #80	; 0x50
 8006dea:	4618      	mov	r0, r3
 8006dec:	f000 f963 	bl	80070b6 <TIM_ITRx_SetConfig>
      break;
 8006df0:	e02c      	b.n	8006e4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6818      	ldr	r0, [r3, #0]
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	6859      	ldr	r1, [r3, #4]
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	68db      	ldr	r3, [r3, #12]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	f000 f929 	bl	8007056 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	2160      	movs	r1, #96	; 0x60
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f000 f953 	bl	80070b6 <TIM_ITRx_SetConfig>
      break;
 8006e10:	e01c      	b.n	8006e4c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6818      	ldr	r0, [r3, #0]
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	6859      	ldr	r1, [r3, #4]
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	461a      	mov	r2, r3
 8006e20:	f000 f8ea 	bl	8006ff8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2140      	movs	r1, #64	; 0x40
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f000 f943 	bl	80070b6 <TIM_ITRx_SetConfig>
      break;
 8006e30:	e00c      	b.n	8006e4c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681a      	ldr	r2, [r3, #0]
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	4610      	mov	r0, r2
 8006e3e:	f000 f93a 	bl	80070b6 <TIM_ITRx_SetConfig>
      break;
 8006e42:	e003      	b.n	8006e4c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	73fb      	strb	r3, [r7, #15]
      break;
 8006e48:	e000      	b.n	8006e4c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006e4a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3710      	adds	r7, #16
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}

08006e66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e66:	b480      	push	{r7}
 8006e68:	b083      	sub	sp, #12
 8006e6a:	af00      	add	r7, sp, #0
 8006e6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e6e:	bf00      	nop
 8006e70:	370c      	adds	r7, #12
 8006e72:	46bd      	mov	sp, r7
 8006e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e78:	4770      	bx	lr

08006e7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e7a:	b480      	push	{r7}
 8006e7c:	b083      	sub	sp, #12
 8006e7e:	af00      	add	r7, sp, #0
 8006e80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e82:	bf00      	nop
 8006e84:	370c      	adds	r7, #12
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr

08006e8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e8e:	b480      	push	{r7}
 8006e90:	b083      	sub	sp, #12
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e96:	bf00      	nop
 8006e98:	370c      	adds	r7, #12
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr

08006ea2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ea2:	b480      	push	{r7}
 8006ea4:	b083      	sub	sp, #12
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006eaa:	bf00      	nop
 8006eac:	370c      	adds	r7, #12
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr
	...

08006eb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b085      	sub	sp, #20
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	4a40      	ldr	r2, [pc, #256]	; (8006fcc <TIM_Base_SetConfig+0x114>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d013      	beq.n	8006ef8 <TIM_Base_SetConfig+0x40>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ed6:	d00f      	beq.n	8006ef8 <TIM_Base_SetConfig+0x40>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	4a3d      	ldr	r2, [pc, #244]	; (8006fd0 <TIM_Base_SetConfig+0x118>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d00b      	beq.n	8006ef8 <TIM_Base_SetConfig+0x40>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	4a3c      	ldr	r2, [pc, #240]	; (8006fd4 <TIM_Base_SetConfig+0x11c>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d007      	beq.n	8006ef8 <TIM_Base_SetConfig+0x40>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	4a3b      	ldr	r2, [pc, #236]	; (8006fd8 <TIM_Base_SetConfig+0x120>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d003      	beq.n	8006ef8 <TIM_Base_SetConfig+0x40>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	4a3a      	ldr	r2, [pc, #232]	; (8006fdc <TIM_Base_SetConfig+0x124>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d108      	bne.n	8006f0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006efe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f00:	683b      	ldr	r3, [r7, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	4313      	orrs	r3, r2
 8006f08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a2f      	ldr	r2, [pc, #188]	; (8006fcc <TIM_Base_SetConfig+0x114>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d02b      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f18:	d027      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	4a2c      	ldr	r2, [pc, #176]	; (8006fd0 <TIM_Base_SetConfig+0x118>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d023      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a2b      	ldr	r2, [pc, #172]	; (8006fd4 <TIM_Base_SetConfig+0x11c>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d01f      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a2a      	ldr	r2, [pc, #168]	; (8006fd8 <TIM_Base_SetConfig+0x120>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d01b      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a29      	ldr	r2, [pc, #164]	; (8006fdc <TIM_Base_SetConfig+0x124>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d017      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a28      	ldr	r2, [pc, #160]	; (8006fe0 <TIM_Base_SetConfig+0x128>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d013      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a27      	ldr	r2, [pc, #156]	; (8006fe4 <TIM_Base_SetConfig+0x12c>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d00f      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	4a26      	ldr	r2, [pc, #152]	; (8006fe8 <TIM_Base_SetConfig+0x130>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d00b      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	4a25      	ldr	r2, [pc, #148]	; (8006fec <TIM_Base_SetConfig+0x134>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d007      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a24      	ldr	r2, [pc, #144]	; (8006ff0 <TIM_Base_SetConfig+0x138>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d003      	beq.n	8006f6a <TIM_Base_SetConfig+0xb2>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a23      	ldr	r2, [pc, #140]	; (8006ff4 <TIM_Base_SetConfig+0x13c>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d108      	bne.n	8006f7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	68fa      	ldr	r2, [r7, #12]
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	695b      	ldr	r3, [r3, #20]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	68fa      	ldr	r2, [r7, #12]
 8006f8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	689a      	ldr	r2, [r3, #8]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a0a      	ldr	r2, [pc, #40]	; (8006fcc <TIM_Base_SetConfig+0x114>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d003      	beq.n	8006fb0 <TIM_Base_SetConfig+0xf8>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a0c      	ldr	r2, [pc, #48]	; (8006fdc <TIM_Base_SetConfig+0x124>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d103      	bne.n	8006fb8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	691a      	ldr	r2, [r3, #16]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	615a      	str	r2, [r3, #20]
}
 8006fbe:	bf00      	nop
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40010000 	.word	0x40010000
 8006fd0:	40000400 	.word	0x40000400
 8006fd4:	40000800 	.word	0x40000800
 8006fd8:	40000c00 	.word	0x40000c00
 8006fdc:	40010400 	.word	0x40010400
 8006fe0:	40014000 	.word	0x40014000
 8006fe4:	40014400 	.word	0x40014400
 8006fe8:	40014800 	.word	0x40014800
 8006fec:	40001800 	.word	0x40001800
 8006ff0:	40001c00 	.word	0x40001c00
 8006ff4:	40002000 	.word	0x40002000

08006ff8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b087      	sub	sp, #28
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6a1b      	ldr	r3, [r3, #32]
 8007008:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	f023 0201 	bic.w	r2, r3, #1
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	699b      	ldr	r3, [r3, #24]
 800701a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800701c:	693b      	ldr	r3, [r7, #16]
 800701e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007022:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	011b      	lsls	r3, r3, #4
 8007028:	693a      	ldr	r2, [r7, #16]
 800702a:	4313      	orrs	r3, r2
 800702c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	f023 030a 	bic.w	r3, r3, #10
 8007034:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007036:	697a      	ldr	r2, [r7, #20]
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	4313      	orrs	r3, r2
 800703c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	693a      	ldr	r2, [r7, #16]
 8007042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	697a      	ldr	r2, [r7, #20]
 8007048:	621a      	str	r2, [r3, #32]
}
 800704a:	bf00      	nop
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr

08007056 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007056:	b480      	push	{r7}
 8007058:	b087      	sub	sp, #28
 800705a:	af00      	add	r7, sp, #0
 800705c:	60f8      	str	r0, [r7, #12]
 800705e:	60b9      	str	r1, [r7, #8]
 8007060:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6a1b      	ldr	r3, [r3, #32]
 8007066:	f023 0210 	bic.w	r2, r3, #16
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	699b      	ldr	r3, [r3, #24]
 8007072:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6a1b      	ldr	r3, [r3, #32]
 8007078:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007080:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	031b      	lsls	r3, r3, #12
 8007086:	697a      	ldr	r2, [r7, #20]
 8007088:	4313      	orrs	r3, r2
 800708a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800708c:	693b      	ldr	r3, [r7, #16]
 800708e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007092:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	011b      	lsls	r3, r3, #4
 8007098:	693a      	ldr	r2, [r7, #16]
 800709a:	4313      	orrs	r3, r2
 800709c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	697a      	ldr	r2, [r7, #20]
 80070a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	693a      	ldr	r2, [r7, #16]
 80070a8:	621a      	str	r2, [r3, #32]
}
 80070aa:	bf00      	nop
 80070ac:	371c      	adds	r7, #28
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b085      	sub	sp, #20
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
 80070be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80070ce:	683a      	ldr	r2, [r7, #0]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	f043 0307 	orr.w	r3, r3, #7
 80070d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	68fa      	ldr	r2, [r7, #12]
 80070de:	609a      	str	r2, [r3, #8]
}
 80070e0:	bf00      	nop
 80070e2:	3714      	adds	r7, #20
 80070e4:	46bd      	mov	sp, r7
 80070e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ea:	4770      	bx	lr

080070ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b087      	sub	sp, #28
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]
 80070f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007106:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	021a      	lsls	r2, r3, #8
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	431a      	orrs	r2, r3
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	4313      	orrs	r3, r2
 8007114:	697a      	ldr	r2, [r7, #20]
 8007116:	4313      	orrs	r3, r2
 8007118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	697a      	ldr	r2, [r7, #20]
 800711e:	609a      	str	r2, [r3, #8]
}
 8007120:	bf00      	nop
 8007122:	371c      	adds	r7, #28
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800712c:	b480      	push	{r7}
 800712e:	b085      	sub	sp, #20
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800713c:	2b01      	cmp	r3, #1
 800713e:	d101      	bne.n	8007144 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007140:	2302      	movs	r3, #2
 8007142:	e05a      	b.n	80071fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2202      	movs	r2, #2
 8007150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800716a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	68fa      	ldr	r2, [r7, #12]
 8007172:	4313      	orrs	r3, r2
 8007174:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	68fa      	ldr	r2, [r7, #12]
 800717c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a21      	ldr	r2, [pc, #132]	; (8007208 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d022      	beq.n	80071ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007190:	d01d      	beq.n	80071ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a1d      	ldr	r2, [pc, #116]	; (800720c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d018      	beq.n	80071ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a1b      	ldr	r2, [pc, #108]	; (8007210 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d013      	beq.n	80071ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a1a      	ldr	r2, [pc, #104]	; (8007214 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d00e      	beq.n	80071ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a18      	ldr	r2, [pc, #96]	; (8007218 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d009      	beq.n	80071ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a17      	ldr	r2, [pc, #92]	; (800721c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d004      	beq.n	80071ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a15      	ldr	r2, [pc, #84]	; (8007220 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d10c      	bne.n	80071e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	68ba      	ldr	r2, [r7, #8]
 80071dc:	4313      	orrs	r3, r2
 80071de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68ba      	ldr	r2, [r7, #8]
 80071e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071f8:	2300      	movs	r3, #0
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3714      	adds	r7, #20
 80071fe:	46bd      	mov	sp, r7
 8007200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	40010000 	.word	0x40010000
 800720c:	40000400 	.word	0x40000400
 8007210:	40000800 	.word	0x40000800
 8007214:	40000c00 	.word	0x40000c00
 8007218:	40010400 	.word	0x40010400
 800721c:	40014000 	.word	0x40014000
 8007220:	40001800 	.word	0x40001800

08007224 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800722c:	bf00      	nop
 800722e:	370c      	adds	r7, #12
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b082      	sub	sp, #8
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e03f      	b.n	80072de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007264:	b2db      	uxtb	r3, r3
 8007266:	2b00      	cmp	r3, #0
 8007268:	d106      	bne.n	8007278 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7fa fed6 	bl	8002024 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2224      	movs	r2, #36	; 0x24
 800727c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68da      	ldr	r2, [r3, #12]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800728e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 f9cb 	bl	800762c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	691a      	ldr	r2, [r3, #16]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80072a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	695a      	ldr	r2, [r3, #20]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80072b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	68da      	ldr	r2, [r3, #12]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80072c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2220      	movs	r2, #32
 80072d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2220      	movs	r2, #32
 80072d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80072dc:	2300      	movs	r3, #0
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3708      	adds	r7, #8
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b08a      	sub	sp, #40	; 0x28
 80072ea:	af02      	add	r7, sp, #8
 80072ec:	60f8      	str	r0, [r7, #12]
 80072ee:	60b9      	str	r1, [r7, #8]
 80072f0:	603b      	str	r3, [r7, #0]
 80072f2:	4613      	mov	r3, r2
 80072f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80072f6:	2300      	movs	r3, #0
 80072f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007300:	b2db      	uxtb	r3, r3
 8007302:	2b20      	cmp	r3, #32
 8007304:	d17c      	bne.n	8007400 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d002      	beq.n	8007312 <HAL_UART_Transmit+0x2c>
 800730c:	88fb      	ldrh	r3, [r7, #6]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d101      	bne.n	8007316 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e075      	b.n	8007402 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800731c:	2b01      	cmp	r3, #1
 800731e:	d101      	bne.n	8007324 <HAL_UART_Transmit+0x3e>
 8007320:	2302      	movs	r3, #2
 8007322:	e06e      	b.n	8007402 <HAL_UART_Transmit+0x11c>
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2201      	movs	r2, #1
 8007328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2221      	movs	r2, #33	; 0x21
 8007336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800733a:	f7fb f995 	bl	8002668 <HAL_GetTick>
 800733e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	88fa      	ldrh	r2, [r7, #6]
 8007344:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	88fa      	ldrh	r2, [r7, #6]
 800734a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007354:	d108      	bne.n	8007368 <HAL_UART_Transmit+0x82>
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	691b      	ldr	r3, [r3, #16]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d104      	bne.n	8007368 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800735e:	2300      	movs	r3, #0
 8007360:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	61bb      	str	r3, [r7, #24]
 8007366:	e003      	b.n	8007370 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800736c:	2300      	movs	r3, #0
 800736e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007378:	e02a      	b.n	80073d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	9300      	str	r3, [sp, #0]
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	2200      	movs	r2, #0
 8007382:	2180      	movs	r1, #128	; 0x80
 8007384:	68f8      	ldr	r0, [r7, #12]
 8007386:	f000 f8e2 	bl	800754e <UART_WaitOnFlagUntilTimeout>
 800738a:	4603      	mov	r3, r0
 800738c:	2b00      	cmp	r3, #0
 800738e:	d001      	beq.n	8007394 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007390:	2303      	movs	r3, #3
 8007392:	e036      	b.n	8007402 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007394:	69fb      	ldr	r3, [r7, #28]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10b      	bne.n	80073b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800739a:	69bb      	ldr	r3, [r7, #24]
 800739c:	881b      	ldrh	r3, [r3, #0]
 800739e:	461a      	mov	r2, r3
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	3302      	adds	r3, #2
 80073ae:	61bb      	str	r3, [r7, #24]
 80073b0:	e007      	b.n	80073c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80073b2:	69fb      	ldr	r3, [r7, #28]
 80073b4:	781a      	ldrb	r2, [r3, #0]
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	3301      	adds	r3, #1
 80073c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	3b01      	subs	r3, #1
 80073ca:	b29a      	uxth	r2, r3
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1cf      	bne.n	800737a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	9300      	str	r3, [sp, #0]
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	2200      	movs	r2, #0
 80073e2:	2140      	movs	r1, #64	; 0x40
 80073e4:	68f8      	ldr	r0, [r7, #12]
 80073e6:	f000 f8b2 	bl	800754e <UART_WaitOnFlagUntilTimeout>
 80073ea:	4603      	mov	r3, r0
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d001      	beq.n	80073f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e006      	b.n	8007402 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2220      	movs	r2, #32
 80073f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80073fc:	2300      	movs	r3, #0
 80073fe:	e000      	b.n	8007402 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007400:	2302      	movs	r3, #2
  }
}
 8007402:	4618      	mov	r0, r3
 8007404:	3720      	adds	r7, #32
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800740a:	b580      	push	{r7, lr}
 800740c:	b08a      	sub	sp, #40	; 0x28
 800740e:	af02      	add	r7, sp, #8
 8007410:	60f8      	str	r0, [r7, #12]
 8007412:	60b9      	str	r1, [r7, #8]
 8007414:	603b      	str	r3, [r7, #0]
 8007416:	4613      	mov	r3, r2
 8007418:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800741a:	2300      	movs	r3, #0
 800741c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007424:	b2db      	uxtb	r3, r3
 8007426:	2b20      	cmp	r3, #32
 8007428:	f040 808c 	bne.w	8007544 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d002      	beq.n	8007438 <HAL_UART_Receive+0x2e>
 8007432:	88fb      	ldrh	r3, [r7, #6]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d101      	bne.n	800743c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007438:	2301      	movs	r3, #1
 800743a:	e084      	b.n	8007546 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007442:	2b01      	cmp	r3, #1
 8007444:	d101      	bne.n	800744a <HAL_UART_Receive+0x40>
 8007446:	2302      	movs	r3, #2
 8007448:	e07d      	b.n	8007546 <HAL_UART_Receive+0x13c>
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2201      	movs	r2, #1
 800744e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2200      	movs	r2, #0
 8007456:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2222      	movs	r2, #34	; 0x22
 800745c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2200      	movs	r2, #0
 8007464:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007466:	f7fb f8ff 	bl	8002668 <HAL_GetTick>
 800746a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	88fa      	ldrh	r2, [r7, #6]
 8007470:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	88fa      	ldrh	r2, [r7, #6]
 8007476:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007480:	d108      	bne.n	8007494 <HAL_UART_Receive+0x8a>
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d104      	bne.n	8007494 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800748a:	2300      	movs	r3, #0
 800748c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	61bb      	str	r3, [r7, #24]
 8007492:	e003      	b.n	800749c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007498:	2300      	movs	r3, #0
 800749a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80074a4:	e043      	b.n	800752e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	2200      	movs	r2, #0
 80074ae:	2120      	movs	r1, #32
 80074b0:	68f8      	ldr	r0, [r7, #12]
 80074b2:	f000 f84c 	bl	800754e <UART_WaitOnFlagUntilTimeout>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d001      	beq.n	80074c0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 80074bc:	2303      	movs	r3, #3
 80074be:	e042      	b.n	8007546 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d10c      	bne.n	80074e0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074d2:	b29a      	uxth	r2, r3
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	3302      	adds	r3, #2
 80074dc:	61bb      	str	r3, [r7, #24]
 80074de:	e01f      	b.n	8007520 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074e8:	d007      	beq.n	80074fa <HAL_UART_Receive+0xf0>
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10a      	bne.n	8007508 <HAL_UART_Receive+0xfe>
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	691b      	ldr	r3, [r3, #16]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d106      	bne.n	8007508 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	b2da      	uxtb	r2, r3
 8007502:	69fb      	ldr	r3, [r7, #28]
 8007504:	701a      	strb	r2, [r3, #0]
 8007506:	e008      	b.n	800751a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	b2db      	uxtb	r3, r3
 8007510:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007514:	b2da      	uxtb	r2, r3
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800751a:	69fb      	ldr	r3, [r7, #28]
 800751c:	3301      	adds	r3, #1
 800751e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007524:	b29b      	uxth	r3, r3
 8007526:	3b01      	subs	r3, #1
 8007528:	b29a      	uxth	r2, r3
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007532:	b29b      	uxth	r3, r3
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1b6      	bne.n	80074a6 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2220      	movs	r2, #32
 800753c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	e000      	b.n	8007546 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8007544:	2302      	movs	r3, #2
  }
}
 8007546:	4618      	mov	r0, r3
 8007548:	3720      	adds	r7, #32
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}

0800754e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800754e:	b580      	push	{r7, lr}
 8007550:	b090      	sub	sp, #64	; 0x40
 8007552:	af00      	add	r7, sp, #0
 8007554:	60f8      	str	r0, [r7, #12]
 8007556:	60b9      	str	r1, [r7, #8]
 8007558:	603b      	str	r3, [r7, #0]
 800755a:	4613      	mov	r3, r2
 800755c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800755e:	e050      	b.n	8007602 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007560:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007566:	d04c      	beq.n	8007602 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007568:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800756a:	2b00      	cmp	r3, #0
 800756c:	d007      	beq.n	800757e <UART_WaitOnFlagUntilTimeout+0x30>
 800756e:	f7fb f87b 	bl	8002668 <HAL_GetTick>
 8007572:	4602      	mov	r2, r0
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800757a:	429a      	cmp	r2, r3
 800757c:	d241      	bcs.n	8007602 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	330c      	adds	r3, #12
 8007584:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007588:	e853 3f00 	ldrex	r3, [r3]
 800758c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800758e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007590:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007594:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	330c      	adds	r3, #12
 800759c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800759e:	637a      	str	r2, [r7, #52]	; 0x34
 80075a0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80075a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80075a6:	e841 2300 	strex	r3, r2, [r1]
 80075aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80075ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1e5      	bne.n	800757e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	3314      	adds	r3, #20
 80075b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	e853 3f00 	ldrex	r3, [r3]
 80075c0:	613b      	str	r3, [r7, #16]
   return(result);
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	f023 0301 	bic.w	r3, r3, #1
 80075c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	3314      	adds	r3, #20
 80075d0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80075d2:	623a      	str	r2, [r7, #32]
 80075d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d6:	69f9      	ldr	r1, [r7, #28]
 80075d8:	6a3a      	ldr	r2, [r7, #32]
 80075da:	e841 2300 	strex	r3, r2, [r1]
 80075de:	61bb      	str	r3, [r7, #24]
   return(result);
 80075e0:	69bb      	ldr	r3, [r7, #24]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1e5      	bne.n	80075b2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2220      	movs	r2, #32
 80075ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2220      	movs	r2, #32
 80075f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2200      	movs	r2, #0
 80075fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e00f      	b.n	8007622 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	681a      	ldr	r2, [r3, #0]
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	4013      	ands	r3, r2
 800760c:	68ba      	ldr	r2, [r7, #8]
 800760e:	429a      	cmp	r2, r3
 8007610:	bf0c      	ite	eq
 8007612:	2301      	moveq	r3, #1
 8007614:	2300      	movne	r3, #0
 8007616:	b2db      	uxtb	r3, r3
 8007618:	461a      	mov	r2, r3
 800761a:	79fb      	ldrb	r3, [r7, #7]
 800761c:	429a      	cmp	r2, r3
 800761e:	d09f      	beq.n	8007560 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3740      	adds	r7, #64	; 0x40
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
	...

0800762c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800762c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007630:	b0c0      	sub	sp, #256	; 0x100
 8007632:	af00      	add	r7, sp, #0
 8007634:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	691b      	ldr	r3, [r3, #16]
 8007640:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007648:	68d9      	ldr	r1, [r3, #12]
 800764a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	ea40 0301 	orr.w	r3, r0, r1
 8007654:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800765a:	689a      	ldr	r2, [r3, #8]
 800765c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	431a      	orrs	r2, r3
 8007664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007668:	695b      	ldr	r3, [r3, #20]
 800766a:	431a      	orrs	r2, r3
 800766c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007670:	69db      	ldr	r3, [r3, #28]
 8007672:	4313      	orrs	r3, r2
 8007674:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	68db      	ldr	r3, [r3, #12]
 8007680:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007684:	f021 010c 	bic.w	r1, r1, #12
 8007688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007692:	430b      	orrs	r3, r1
 8007694:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	695b      	ldr	r3, [r3, #20]
 800769e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80076a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076a6:	6999      	ldr	r1, [r3, #24]
 80076a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076ac:	681a      	ldr	r2, [r3, #0]
 80076ae:	ea40 0301 	orr.w	r3, r0, r1
 80076b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80076b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	4b8f      	ldr	r3, [pc, #572]	; (80078f8 <UART_SetConfig+0x2cc>)
 80076bc:	429a      	cmp	r2, r3
 80076be:	d005      	beq.n	80076cc <UART_SetConfig+0xa0>
 80076c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	4b8d      	ldr	r3, [pc, #564]	; (80078fc <UART_SetConfig+0x2d0>)
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d104      	bne.n	80076d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80076cc:	f7fe fd82 	bl	80061d4 <HAL_RCC_GetPCLK2Freq>
 80076d0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80076d4:	e003      	b.n	80076de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80076d6:	f7fe fd69 	bl	80061ac <HAL_RCC_GetPCLK1Freq>
 80076da:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076e2:	69db      	ldr	r3, [r3, #28]
 80076e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076e8:	f040 810c 	bne.w	8007904 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80076ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80076f0:	2200      	movs	r2, #0
 80076f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80076f6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80076fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80076fe:	4622      	mov	r2, r4
 8007700:	462b      	mov	r3, r5
 8007702:	1891      	adds	r1, r2, r2
 8007704:	65b9      	str	r1, [r7, #88]	; 0x58
 8007706:	415b      	adcs	r3, r3
 8007708:	65fb      	str	r3, [r7, #92]	; 0x5c
 800770a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800770e:	4621      	mov	r1, r4
 8007710:	eb12 0801 	adds.w	r8, r2, r1
 8007714:	4629      	mov	r1, r5
 8007716:	eb43 0901 	adc.w	r9, r3, r1
 800771a:	f04f 0200 	mov.w	r2, #0
 800771e:	f04f 0300 	mov.w	r3, #0
 8007722:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007726:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800772a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800772e:	4690      	mov	r8, r2
 8007730:	4699      	mov	r9, r3
 8007732:	4623      	mov	r3, r4
 8007734:	eb18 0303 	adds.w	r3, r8, r3
 8007738:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800773c:	462b      	mov	r3, r5
 800773e:	eb49 0303 	adc.w	r3, r9, r3
 8007742:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800774a:	685b      	ldr	r3, [r3, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007752:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007756:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800775a:	460b      	mov	r3, r1
 800775c:	18db      	adds	r3, r3, r3
 800775e:	653b      	str	r3, [r7, #80]	; 0x50
 8007760:	4613      	mov	r3, r2
 8007762:	eb42 0303 	adc.w	r3, r2, r3
 8007766:	657b      	str	r3, [r7, #84]	; 0x54
 8007768:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800776c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007770:	f7f8 fd8e 	bl	8000290 <__aeabi_uldivmod>
 8007774:	4602      	mov	r2, r0
 8007776:	460b      	mov	r3, r1
 8007778:	4b61      	ldr	r3, [pc, #388]	; (8007900 <UART_SetConfig+0x2d4>)
 800777a:	fba3 2302 	umull	r2, r3, r3, r2
 800777e:	095b      	lsrs	r3, r3, #5
 8007780:	011c      	lsls	r4, r3, #4
 8007782:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007786:	2200      	movs	r2, #0
 8007788:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800778c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007790:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007794:	4642      	mov	r2, r8
 8007796:	464b      	mov	r3, r9
 8007798:	1891      	adds	r1, r2, r2
 800779a:	64b9      	str	r1, [r7, #72]	; 0x48
 800779c:	415b      	adcs	r3, r3
 800779e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80077a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80077a4:	4641      	mov	r1, r8
 80077a6:	eb12 0a01 	adds.w	sl, r2, r1
 80077aa:	4649      	mov	r1, r9
 80077ac:	eb43 0b01 	adc.w	fp, r3, r1
 80077b0:	f04f 0200 	mov.w	r2, #0
 80077b4:	f04f 0300 	mov.w	r3, #0
 80077b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80077bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80077c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80077c4:	4692      	mov	sl, r2
 80077c6:	469b      	mov	fp, r3
 80077c8:	4643      	mov	r3, r8
 80077ca:	eb1a 0303 	adds.w	r3, sl, r3
 80077ce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80077d2:	464b      	mov	r3, r9
 80077d4:	eb4b 0303 	adc.w	r3, fp, r3
 80077d8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80077dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80077e8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80077ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80077f0:	460b      	mov	r3, r1
 80077f2:	18db      	adds	r3, r3, r3
 80077f4:	643b      	str	r3, [r7, #64]	; 0x40
 80077f6:	4613      	mov	r3, r2
 80077f8:	eb42 0303 	adc.w	r3, r2, r3
 80077fc:	647b      	str	r3, [r7, #68]	; 0x44
 80077fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007802:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007806:	f7f8 fd43 	bl	8000290 <__aeabi_uldivmod>
 800780a:	4602      	mov	r2, r0
 800780c:	460b      	mov	r3, r1
 800780e:	4611      	mov	r1, r2
 8007810:	4b3b      	ldr	r3, [pc, #236]	; (8007900 <UART_SetConfig+0x2d4>)
 8007812:	fba3 2301 	umull	r2, r3, r3, r1
 8007816:	095b      	lsrs	r3, r3, #5
 8007818:	2264      	movs	r2, #100	; 0x64
 800781a:	fb02 f303 	mul.w	r3, r2, r3
 800781e:	1acb      	subs	r3, r1, r3
 8007820:	00db      	lsls	r3, r3, #3
 8007822:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007826:	4b36      	ldr	r3, [pc, #216]	; (8007900 <UART_SetConfig+0x2d4>)
 8007828:	fba3 2302 	umull	r2, r3, r3, r2
 800782c:	095b      	lsrs	r3, r3, #5
 800782e:	005b      	lsls	r3, r3, #1
 8007830:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007834:	441c      	add	r4, r3
 8007836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800783a:	2200      	movs	r2, #0
 800783c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007840:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007844:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007848:	4642      	mov	r2, r8
 800784a:	464b      	mov	r3, r9
 800784c:	1891      	adds	r1, r2, r2
 800784e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007850:	415b      	adcs	r3, r3
 8007852:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007854:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007858:	4641      	mov	r1, r8
 800785a:	1851      	adds	r1, r2, r1
 800785c:	6339      	str	r1, [r7, #48]	; 0x30
 800785e:	4649      	mov	r1, r9
 8007860:	414b      	adcs	r3, r1
 8007862:	637b      	str	r3, [r7, #52]	; 0x34
 8007864:	f04f 0200 	mov.w	r2, #0
 8007868:	f04f 0300 	mov.w	r3, #0
 800786c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007870:	4659      	mov	r1, fp
 8007872:	00cb      	lsls	r3, r1, #3
 8007874:	4651      	mov	r1, sl
 8007876:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800787a:	4651      	mov	r1, sl
 800787c:	00ca      	lsls	r2, r1, #3
 800787e:	4610      	mov	r0, r2
 8007880:	4619      	mov	r1, r3
 8007882:	4603      	mov	r3, r0
 8007884:	4642      	mov	r2, r8
 8007886:	189b      	adds	r3, r3, r2
 8007888:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800788c:	464b      	mov	r3, r9
 800788e:	460a      	mov	r2, r1
 8007890:	eb42 0303 	adc.w	r3, r2, r3
 8007894:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	2200      	movs	r2, #0
 80078a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80078a4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80078a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80078ac:	460b      	mov	r3, r1
 80078ae:	18db      	adds	r3, r3, r3
 80078b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80078b2:	4613      	mov	r3, r2
 80078b4:	eb42 0303 	adc.w	r3, r2, r3
 80078b8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80078ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80078be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80078c2:	f7f8 fce5 	bl	8000290 <__aeabi_uldivmod>
 80078c6:	4602      	mov	r2, r0
 80078c8:	460b      	mov	r3, r1
 80078ca:	4b0d      	ldr	r3, [pc, #52]	; (8007900 <UART_SetConfig+0x2d4>)
 80078cc:	fba3 1302 	umull	r1, r3, r3, r2
 80078d0:	095b      	lsrs	r3, r3, #5
 80078d2:	2164      	movs	r1, #100	; 0x64
 80078d4:	fb01 f303 	mul.w	r3, r1, r3
 80078d8:	1ad3      	subs	r3, r2, r3
 80078da:	00db      	lsls	r3, r3, #3
 80078dc:	3332      	adds	r3, #50	; 0x32
 80078de:	4a08      	ldr	r2, [pc, #32]	; (8007900 <UART_SetConfig+0x2d4>)
 80078e0:	fba2 2303 	umull	r2, r3, r2, r3
 80078e4:	095b      	lsrs	r3, r3, #5
 80078e6:	f003 0207 	and.w	r2, r3, #7
 80078ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4422      	add	r2, r4
 80078f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80078f4:	e105      	b.n	8007b02 <UART_SetConfig+0x4d6>
 80078f6:	bf00      	nop
 80078f8:	40011000 	.word	0x40011000
 80078fc:	40011400 	.word	0x40011400
 8007900:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007904:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007908:	2200      	movs	r2, #0
 800790a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800790e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007912:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007916:	4642      	mov	r2, r8
 8007918:	464b      	mov	r3, r9
 800791a:	1891      	adds	r1, r2, r2
 800791c:	6239      	str	r1, [r7, #32]
 800791e:	415b      	adcs	r3, r3
 8007920:	627b      	str	r3, [r7, #36]	; 0x24
 8007922:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007926:	4641      	mov	r1, r8
 8007928:	1854      	adds	r4, r2, r1
 800792a:	4649      	mov	r1, r9
 800792c:	eb43 0501 	adc.w	r5, r3, r1
 8007930:	f04f 0200 	mov.w	r2, #0
 8007934:	f04f 0300 	mov.w	r3, #0
 8007938:	00eb      	lsls	r3, r5, #3
 800793a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800793e:	00e2      	lsls	r2, r4, #3
 8007940:	4614      	mov	r4, r2
 8007942:	461d      	mov	r5, r3
 8007944:	4643      	mov	r3, r8
 8007946:	18e3      	adds	r3, r4, r3
 8007948:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800794c:	464b      	mov	r3, r9
 800794e:	eb45 0303 	adc.w	r3, r5, r3
 8007952:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	2200      	movs	r2, #0
 800795e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007962:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007966:	f04f 0200 	mov.w	r2, #0
 800796a:	f04f 0300 	mov.w	r3, #0
 800796e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007972:	4629      	mov	r1, r5
 8007974:	008b      	lsls	r3, r1, #2
 8007976:	4621      	mov	r1, r4
 8007978:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800797c:	4621      	mov	r1, r4
 800797e:	008a      	lsls	r2, r1, #2
 8007980:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007984:	f7f8 fc84 	bl	8000290 <__aeabi_uldivmod>
 8007988:	4602      	mov	r2, r0
 800798a:	460b      	mov	r3, r1
 800798c:	4b60      	ldr	r3, [pc, #384]	; (8007b10 <UART_SetConfig+0x4e4>)
 800798e:	fba3 2302 	umull	r2, r3, r3, r2
 8007992:	095b      	lsrs	r3, r3, #5
 8007994:	011c      	lsls	r4, r3, #4
 8007996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800799a:	2200      	movs	r2, #0
 800799c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80079a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80079a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80079a8:	4642      	mov	r2, r8
 80079aa:	464b      	mov	r3, r9
 80079ac:	1891      	adds	r1, r2, r2
 80079ae:	61b9      	str	r1, [r7, #24]
 80079b0:	415b      	adcs	r3, r3
 80079b2:	61fb      	str	r3, [r7, #28]
 80079b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80079b8:	4641      	mov	r1, r8
 80079ba:	1851      	adds	r1, r2, r1
 80079bc:	6139      	str	r1, [r7, #16]
 80079be:	4649      	mov	r1, r9
 80079c0:	414b      	adcs	r3, r1
 80079c2:	617b      	str	r3, [r7, #20]
 80079c4:	f04f 0200 	mov.w	r2, #0
 80079c8:	f04f 0300 	mov.w	r3, #0
 80079cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80079d0:	4659      	mov	r1, fp
 80079d2:	00cb      	lsls	r3, r1, #3
 80079d4:	4651      	mov	r1, sl
 80079d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079da:	4651      	mov	r1, sl
 80079dc:	00ca      	lsls	r2, r1, #3
 80079de:	4610      	mov	r0, r2
 80079e0:	4619      	mov	r1, r3
 80079e2:	4603      	mov	r3, r0
 80079e4:	4642      	mov	r2, r8
 80079e6:	189b      	adds	r3, r3, r2
 80079e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80079ec:	464b      	mov	r3, r9
 80079ee:	460a      	mov	r2, r1
 80079f0:	eb42 0303 	adc.w	r3, r2, r3
 80079f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80079f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	67bb      	str	r3, [r7, #120]	; 0x78
 8007a02:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007a04:	f04f 0200 	mov.w	r2, #0
 8007a08:	f04f 0300 	mov.w	r3, #0
 8007a0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007a10:	4649      	mov	r1, r9
 8007a12:	008b      	lsls	r3, r1, #2
 8007a14:	4641      	mov	r1, r8
 8007a16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a1a:	4641      	mov	r1, r8
 8007a1c:	008a      	lsls	r2, r1, #2
 8007a1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007a22:	f7f8 fc35 	bl	8000290 <__aeabi_uldivmod>
 8007a26:	4602      	mov	r2, r0
 8007a28:	460b      	mov	r3, r1
 8007a2a:	4b39      	ldr	r3, [pc, #228]	; (8007b10 <UART_SetConfig+0x4e4>)
 8007a2c:	fba3 1302 	umull	r1, r3, r3, r2
 8007a30:	095b      	lsrs	r3, r3, #5
 8007a32:	2164      	movs	r1, #100	; 0x64
 8007a34:	fb01 f303 	mul.w	r3, r1, r3
 8007a38:	1ad3      	subs	r3, r2, r3
 8007a3a:	011b      	lsls	r3, r3, #4
 8007a3c:	3332      	adds	r3, #50	; 0x32
 8007a3e:	4a34      	ldr	r2, [pc, #208]	; (8007b10 <UART_SetConfig+0x4e4>)
 8007a40:	fba2 2303 	umull	r2, r3, r2, r3
 8007a44:	095b      	lsrs	r3, r3, #5
 8007a46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a4a:	441c      	add	r4, r3
 8007a4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a50:	2200      	movs	r2, #0
 8007a52:	673b      	str	r3, [r7, #112]	; 0x70
 8007a54:	677a      	str	r2, [r7, #116]	; 0x74
 8007a56:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007a5a:	4642      	mov	r2, r8
 8007a5c:	464b      	mov	r3, r9
 8007a5e:	1891      	adds	r1, r2, r2
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	415b      	adcs	r3, r3
 8007a64:	60fb      	str	r3, [r7, #12]
 8007a66:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a6a:	4641      	mov	r1, r8
 8007a6c:	1851      	adds	r1, r2, r1
 8007a6e:	6039      	str	r1, [r7, #0]
 8007a70:	4649      	mov	r1, r9
 8007a72:	414b      	adcs	r3, r1
 8007a74:	607b      	str	r3, [r7, #4]
 8007a76:	f04f 0200 	mov.w	r2, #0
 8007a7a:	f04f 0300 	mov.w	r3, #0
 8007a7e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007a82:	4659      	mov	r1, fp
 8007a84:	00cb      	lsls	r3, r1, #3
 8007a86:	4651      	mov	r1, sl
 8007a88:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a8c:	4651      	mov	r1, sl
 8007a8e:	00ca      	lsls	r2, r1, #3
 8007a90:	4610      	mov	r0, r2
 8007a92:	4619      	mov	r1, r3
 8007a94:	4603      	mov	r3, r0
 8007a96:	4642      	mov	r2, r8
 8007a98:	189b      	adds	r3, r3, r2
 8007a9a:	66bb      	str	r3, [r7, #104]	; 0x68
 8007a9c:	464b      	mov	r3, r9
 8007a9e:	460a      	mov	r2, r1
 8007aa0:	eb42 0303 	adc.w	r3, r2, r3
 8007aa4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	663b      	str	r3, [r7, #96]	; 0x60
 8007ab0:	667a      	str	r2, [r7, #100]	; 0x64
 8007ab2:	f04f 0200 	mov.w	r2, #0
 8007ab6:	f04f 0300 	mov.w	r3, #0
 8007aba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007abe:	4649      	mov	r1, r9
 8007ac0:	008b      	lsls	r3, r1, #2
 8007ac2:	4641      	mov	r1, r8
 8007ac4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ac8:	4641      	mov	r1, r8
 8007aca:	008a      	lsls	r2, r1, #2
 8007acc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007ad0:	f7f8 fbde 	bl	8000290 <__aeabi_uldivmod>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	4b0d      	ldr	r3, [pc, #52]	; (8007b10 <UART_SetConfig+0x4e4>)
 8007ada:	fba3 1302 	umull	r1, r3, r3, r2
 8007ade:	095b      	lsrs	r3, r3, #5
 8007ae0:	2164      	movs	r1, #100	; 0x64
 8007ae2:	fb01 f303 	mul.w	r3, r1, r3
 8007ae6:	1ad3      	subs	r3, r2, r3
 8007ae8:	011b      	lsls	r3, r3, #4
 8007aea:	3332      	adds	r3, #50	; 0x32
 8007aec:	4a08      	ldr	r2, [pc, #32]	; (8007b10 <UART_SetConfig+0x4e4>)
 8007aee:	fba2 2303 	umull	r2, r3, r2, r3
 8007af2:	095b      	lsrs	r3, r3, #5
 8007af4:	f003 020f 	and.w	r2, r3, #15
 8007af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4422      	add	r2, r4
 8007b00:	609a      	str	r2, [r3, #8]
}
 8007b02:	bf00      	nop
 8007b04:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b0e:	bf00      	nop
 8007b10:	51eb851f 	.word	0x51eb851f

08007b14 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b083      	sub	sp, #12
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
 8007b1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d123      	bne.n	8007b6e <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007b2e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007b32:	683a      	ldr	r2, [r7, #0]
 8007b34:	6851      	ldr	r1, [r2, #4]
 8007b36:	683a      	ldr	r2, [r7, #0]
 8007b38:	6892      	ldr	r2, [r2, #8]
 8007b3a:	4311      	orrs	r1, r2
 8007b3c:	683a      	ldr	r2, [r7, #0]
 8007b3e:	68d2      	ldr	r2, [r2, #12]
 8007b40:	4311      	orrs	r1, r2
 8007b42:	683a      	ldr	r2, [r7, #0]
 8007b44:	6912      	ldr	r2, [r2, #16]
 8007b46:	4311      	orrs	r1, r2
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	6952      	ldr	r2, [r2, #20]
 8007b4c:	4311      	orrs	r1, r2
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	6992      	ldr	r2, [r2, #24]
 8007b52:	4311      	orrs	r1, r2
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	69d2      	ldr	r2, [r2, #28]
 8007b58:	4311      	orrs	r1, r2
 8007b5a:	683a      	ldr	r2, [r7, #0]
 8007b5c:	6a12      	ldr	r2, [r2, #32]
 8007b5e:	4311      	orrs	r1, r2
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007b64:	430a      	orrs	r2, r1
 8007b66:	431a      	orrs	r2, r3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	601a      	str	r2, [r3, #0]
 8007b6c:	e028      	b.n	8007bc0 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	69d9      	ldr	r1, [r3, #28]
 8007b7a:	683b      	ldr	r3, [r7, #0]
 8007b7c:	6a1b      	ldr	r3, [r3, #32]
 8007b7e:	4319      	orrs	r1, r3
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b84:	430b      	orrs	r3, r1
 8007b86:	431a      	orrs	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	685b      	ldr	r3, [r3, #4]
 8007b90:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007b94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007b98:	683a      	ldr	r2, [r7, #0]
 8007b9a:	6851      	ldr	r1, [r2, #4]
 8007b9c:	683a      	ldr	r2, [r7, #0]
 8007b9e:	6892      	ldr	r2, [r2, #8]
 8007ba0:	4311      	orrs	r1, r2
 8007ba2:	683a      	ldr	r2, [r7, #0]
 8007ba4:	68d2      	ldr	r2, [r2, #12]
 8007ba6:	4311      	orrs	r1, r2
 8007ba8:	683a      	ldr	r2, [r7, #0]
 8007baa:	6912      	ldr	r2, [r2, #16]
 8007bac:	4311      	orrs	r1, r2
 8007bae:	683a      	ldr	r2, [r7, #0]
 8007bb0:	6952      	ldr	r2, [r2, #20]
 8007bb2:	4311      	orrs	r1, r2
 8007bb4:	683a      	ldr	r2, [r7, #0]
 8007bb6:	6992      	ldr	r2, [r2, #24]
 8007bb8:	430a      	orrs	r2, r1
 8007bba:	431a      	orrs	r2, r3
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	370c      	adds	r7, #12
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bcc:	4770      	bx	lr

08007bce <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007bce:	b480      	push	{r7}
 8007bd0:	b085      	sub	sp, #20
 8007bd2:	af00      	add	r7, sp, #0
 8007bd4:	60f8      	str	r0, [r7, #12]
 8007bd6:	60b9      	str	r1, [r7, #8]
 8007bd8:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d128      	bne.n	8007c32 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	689b      	ldr	r3, [r3, #8]
 8007be4:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	1e59      	subs	r1, r3, #1
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	3b01      	subs	r3, #1
 8007bf4:	011b      	lsls	r3, r3, #4
 8007bf6:	4319      	orrs	r1, r3
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	021b      	lsls	r3, r3, #8
 8007c00:	4319      	orrs	r1, r3
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	3b01      	subs	r3, #1
 8007c08:	031b      	lsls	r3, r3, #12
 8007c0a:	4319      	orrs	r1, r3
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	691b      	ldr	r3, [r3, #16]
 8007c10:	3b01      	subs	r3, #1
 8007c12:	041b      	lsls	r3, r3, #16
 8007c14:	4319      	orrs	r1, r3
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	695b      	ldr	r3, [r3, #20]
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	051b      	lsls	r3, r3, #20
 8007c1e:	4319      	orrs	r1, r3
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	699b      	ldr	r3, [r3, #24]
 8007c24:	3b01      	subs	r3, #1
 8007c26:	061b      	lsls	r3, r3, #24
 8007c28:	430b      	orrs	r3, r1
 8007c2a:	431a      	orrs	r2, r3
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	609a      	str	r2, [r3, #8]
 8007c30:	e02f      	b.n	8007c92 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007c3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c3e:	68ba      	ldr	r2, [r7, #8]
 8007c40:	68d2      	ldr	r2, [r2, #12]
 8007c42:	3a01      	subs	r2, #1
 8007c44:	0311      	lsls	r1, r2, #12
 8007c46:	68ba      	ldr	r2, [r7, #8]
 8007c48:	6952      	ldr	r2, [r2, #20]
 8007c4a:	3a01      	subs	r2, #1
 8007c4c:	0512      	lsls	r2, r2, #20
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	431a      	orrs	r2, r3
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	1e59      	subs	r1, r3, #1
 8007c64:	68bb      	ldr	r3, [r7, #8]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	3b01      	subs	r3, #1
 8007c6a:	011b      	lsls	r3, r3, #4
 8007c6c:	4319      	orrs	r1, r3
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	3b01      	subs	r3, #1
 8007c74:	021b      	lsls	r3, r3, #8
 8007c76:	4319      	orrs	r1, r3
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	691b      	ldr	r3, [r3, #16]
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	041b      	lsls	r3, r3, #16
 8007c80:	4319      	orrs	r1, r3
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	3b01      	subs	r3, #1
 8007c88:	061b      	lsls	r3, r3, #24
 8007c8a:	430b      	orrs	r3, r1
 8007c8c:	431a      	orrs	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8007c92:	2300      	movs	r3, #0
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr

08007ca0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ca0:	b084      	sub	sp, #16
 8007ca2:	b580      	push	{r7, lr}
 8007ca4:	b084      	sub	sp, #16
 8007ca6:	af00      	add	r7, sp, #0
 8007ca8:	6078      	str	r0, [r7, #4]
 8007caa:	f107 001c 	add.w	r0, r7, #28
 8007cae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d122      	bne.n	8007cfe <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cbc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007ccc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007ce0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d105      	bne.n	8007cf2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 f9c0 	bl	8008078 <USB_CoreReset>
 8007cf8:	4603      	mov	r3, r0
 8007cfa:	73fb      	strb	r3, [r7, #15]
 8007cfc:	e01a      	b.n	8007d34 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 f9b4 	bl	8008078 <USB_CoreReset>
 8007d10:	4603      	mov	r3, r0
 8007d12:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007d14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d106      	bne.n	8007d28 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d1e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	639a      	str	r2, [r3, #56]	; 0x38
 8007d26:	e005      	b.n	8007d34 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d10b      	bne.n	8007d52 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	f043 0206 	orr.w	r2, r3, #6
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f043 0220 	orr.w	r2, r3, #32
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3710      	adds	r7, #16
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d5e:	b004      	add	sp, #16
 8007d60:	4770      	bx	lr

08007d62 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d62:	b480      	push	{r7}
 8007d64:	b083      	sub	sp, #12
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	f043 0201 	orr.w	r2, r3, #1
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d76:	2300      	movs	r3, #0
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	689b      	ldr	r3, [r3, #8]
 8007d90:	f023 0201 	bic.w	r2, r3, #1
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	370c      	adds	r7, #12
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr

08007da6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b084      	sub	sp, #16
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	6078      	str	r0, [r7, #4]
 8007dae:	460b      	mov	r3, r1
 8007db0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007db2:	2300      	movs	r3, #0
 8007db4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	68db      	ldr	r3, [r3, #12]
 8007dba:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007dc2:	78fb      	ldrb	r3, [r7, #3]
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d115      	bne.n	8007df4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007dd4:	2001      	movs	r0, #1
 8007dd6:	f7fa fc53 	bl	8002680 <HAL_Delay>
      ms++;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	3301      	adds	r3, #1
 8007dde:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 f93a 	bl	800805a <USB_GetMode>
 8007de6:	4603      	mov	r3, r0
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d01e      	beq.n	8007e2a <USB_SetCurrentMode+0x84>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2b31      	cmp	r3, #49	; 0x31
 8007df0:	d9f0      	bls.n	8007dd4 <USB_SetCurrentMode+0x2e>
 8007df2:	e01a      	b.n	8007e2a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007df4:	78fb      	ldrb	r3, [r7, #3]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d115      	bne.n	8007e26 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	68db      	ldr	r3, [r3, #12]
 8007dfe:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007e06:	2001      	movs	r0, #1
 8007e08:	f7fa fc3a 	bl	8002680 <HAL_Delay>
      ms++;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	3301      	adds	r3, #1
 8007e10:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f000 f921 	bl	800805a <USB_GetMode>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d005      	beq.n	8007e2a <USB_SetCurrentMode+0x84>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2b31      	cmp	r3, #49	; 0x31
 8007e22:	d9f0      	bls.n	8007e06 <USB_SetCurrentMode+0x60>
 8007e24:	e001      	b.n	8007e2a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	e005      	b.n	8007e36 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	2b32      	cmp	r3, #50	; 0x32
 8007e2e:	d101      	bne.n	8007e34 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007e30:	2301      	movs	r3, #1
 8007e32:	e000      	b.n	8007e36 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007e34:	2300      	movs	r3, #0
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3710      	adds	r7, #16
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	bd80      	pop	{r7, pc}
	...

08007e40 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	3301      	adds	r3, #1
 8007e52:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	4a13      	ldr	r2, [pc, #76]	; (8007ea4 <USB_FlushTxFifo+0x64>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d901      	bls.n	8007e60 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007e5c:	2303      	movs	r3, #3
 8007e5e:	e01b      	b.n	8007e98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	691b      	ldr	r3, [r3, #16]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	daf2      	bge.n	8007e4e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	019b      	lsls	r3, r3, #6
 8007e70:	f043 0220 	orr.w	r2, r3, #32
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	4a08      	ldr	r2, [pc, #32]	; (8007ea4 <USB_FlushTxFifo+0x64>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d901      	bls.n	8007e8a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007e86:	2303      	movs	r3, #3
 8007e88:	e006      	b.n	8007e98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	f003 0320 	and.w	r3, r3, #32
 8007e92:	2b20      	cmp	r3, #32
 8007e94:	d0f0      	beq.n	8007e78 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007e96:	2300      	movs	r3, #0
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3714      	adds	r7, #20
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr
 8007ea4:	00030d40 	.word	0x00030d40

08007ea8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b085      	sub	sp, #20
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	4a11      	ldr	r2, [pc, #68]	; (8007f04 <USB_FlushRxFifo+0x5c>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d901      	bls.n	8007ec6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007ec2:	2303      	movs	r3, #3
 8007ec4:	e018      	b.n	8007ef8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	daf2      	bge.n	8007eb4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2210      	movs	r2, #16
 8007ed6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	3301      	adds	r3, #1
 8007edc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	4a08      	ldr	r2, [pc, #32]	; (8007f04 <USB_FlushRxFifo+0x5c>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d901      	bls.n	8007eea <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	e006      	b.n	8007ef8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	f003 0310 	and.w	r3, r3, #16
 8007ef2:	2b10      	cmp	r3, #16
 8007ef4:	d0f0      	beq.n	8007ed8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007ef6:	2300      	movs	r3, #0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3714      	adds	r7, #20
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr
 8007f04:	00030d40 	.word	0x00030d40

08007f08 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007f08:	b480      	push	{r7}
 8007f0a:	b089      	sub	sp, #36	; 0x24
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	60f8      	str	r0, [r7, #12]
 8007f10:	60b9      	str	r1, [r7, #8]
 8007f12:	4611      	mov	r1, r2
 8007f14:	461a      	mov	r2, r3
 8007f16:	460b      	mov	r3, r1
 8007f18:	71fb      	strb	r3, [r7, #7]
 8007f1a:	4613      	mov	r3, r2
 8007f1c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007f26:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d123      	bne.n	8007f76 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007f2e:	88bb      	ldrh	r3, [r7, #4]
 8007f30:	3303      	adds	r3, #3
 8007f32:	089b      	lsrs	r3, r3, #2
 8007f34:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007f36:	2300      	movs	r3, #0
 8007f38:	61bb      	str	r3, [r7, #24]
 8007f3a:	e018      	b.n	8007f6e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007f3c:	79fb      	ldrb	r3, [r7, #7]
 8007f3e:	031a      	lsls	r2, r3, #12
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	4413      	add	r3, r2
 8007f44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007f48:	461a      	mov	r2, r3
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007f50:	69fb      	ldr	r3, [r7, #28]
 8007f52:	3301      	adds	r3, #1
 8007f54:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007f56:	69fb      	ldr	r3, [r7, #28]
 8007f58:	3301      	adds	r3, #1
 8007f5a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007f5c:	69fb      	ldr	r3, [r7, #28]
 8007f5e:	3301      	adds	r3, #1
 8007f60:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007f62:	69fb      	ldr	r3, [r7, #28]
 8007f64:	3301      	adds	r3, #1
 8007f66:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	61bb      	str	r3, [r7, #24]
 8007f6e:	69ba      	ldr	r2, [r7, #24]
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d3e2      	bcc.n	8007f3c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007f76:	2300      	movs	r3, #0
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	3724      	adds	r7, #36	; 0x24
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b08b      	sub	sp, #44	; 0x2c
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	4613      	mov	r3, r2
 8007f90:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007f9a:	88fb      	ldrh	r3, [r7, #6]
 8007f9c:	089b      	lsrs	r3, r3, #2
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007fa2:	88fb      	ldrh	r3, [r7, #6]
 8007fa4:	f003 0303 	and.w	r3, r3, #3
 8007fa8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007faa:	2300      	movs	r3, #0
 8007fac:	623b      	str	r3, [r7, #32]
 8007fae:	e014      	b.n	8007fda <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007fb0:	69bb      	ldr	r3, [r7, #24]
 8007fb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007fb6:	681a      	ldr	r2, [r3, #0]
 8007fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fba:	601a      	str	r2, [r3, #0]
    pDest++;
 8007fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fca:	3301      	adds	r3, #1
 8007fcc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fd0:	3301      	adds	r3, #1
 8007fd2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007fd4:	6a3b      	ldr	r3, [r7, #32]
 8007fd6:	3301      	adds	r3, #1
 8007fd8:	623b      	str	r3, [r7, #32]
 8007fda:	6a3a      	ldr	r2, [r7, #32]
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d3e6      	bcc.n	8007fb0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007fe2:	8bfb      	ldrh	r3, [r7, #30]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d01e      	beq.n	8008026 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007ff2:	461a      	mov	r2, r3
 8007ff4:	f107 0310 	add.w	r3, r7, #16
 8007ff8:	6812      	ldr	r2, [r2, #0]
 8007ffa:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007ffc:	693a      	ldr	r2, [r7, #16]
 8007ffe:	6a3b      	ldr	r3, [r7, #32]
 8008000:	b2db      	uxtb	r3, r3
 8008002:	00db      	lsls	r3, r3, #3
 8008004:	fa22 f303 	lsr.w	r3, r2, r3
 8008008:	b2da      	uxtb	r2, r3
 800800a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800800c:	701a      	strb	r2, [r3, #0]
      i++;
 800800e:	6a3b      	ldr	r3, [r7, #32]
 8008010:	3301      	adds	r3, #1
 8008012:	623b      	str	r3, [r7, #32]
      pDest++;
 8008014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008016:	3301      	adds	r3, #1
 8008018:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800801a:	8bfb      	ldrh	r3, [r7, #30]
 800801c:	3b01      	subs	r3, #1
 800801e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008020:	8bfb      	ldrh	r3, [r7, #30]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d1ea      	bne.n	8007ffc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008028:	4618      	mov	r0, r3
 800802a:	372c      	adds	r7, #44	; 0x2c
 800802c:	46bd      	mov	sp, r7
 800802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008032:	4770      	bx	lr

08008034 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	695b      	ldr	r3, [r3, #20]
 8008040:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	699b      	ldr	r3, [r3, #24]
 8008046:	68fa      	ldr	r2, [r7, #12]
 8008048:	4013      	ands	r3, r2
 800804a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800804c:	68fb      	ldr	r3, [r7, #12]
}
 800804e:	4618      	mov	r0, r3
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr

0800805a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800805a:	b480      	push	{r7}
 800805c:	b083      	sub	sp, #12
 800805e:	af00      	add	r7, sp, #0
 8008060:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	695b      	ldr	r3, [r3, #20]
 8008066:	f003 0301 	and.w	r3, r3, #1
}
 800806a:	4618      	mov	r0, r3
 800806c:	370c      	adds	r7, #12
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr
	...

08008078 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008078:	b480      	push	{r7}
 800807a:	b085      	sub	sp, #20
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008080:	2300      	movs	r3, #0
 8008082:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	3301      	adds	r3, #1
 8008088:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	4a13      	ldr	r2, [pc, #76]	; (80080dc <USB_CoreReset+0x64>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d901      	bls.n	8008096 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008092:	2303      	movs	r3, #3
 8008094:	e01b      	b.n	80080ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	2b00      	cmp	r3, #0
 800809c:	daf2      	bge.n	8008084 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800809e:	2300      	movs	r3, #0
 80080a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	f043 0201 	orr.w	r2, r3, #1
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	3301      	adds	r3, #1
 80080b2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	4a09      	ldr	r2, [pc, #36]	; (80080dc <USB_CoreReset+0x64>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d901      	bls.n	80080c0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80080bc:	2303      	movs	r3, #3
 80080be:	e006      	b.n	80080ce <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	691b      	ldr	r3, [r3, #16]
 80080c4:	f003 0301 	and.w	r3, r3, #1
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d0f0      	beq.n	80080ae <USB_CoreReset+0x36>

  return HAL_OK;
 80080cc:	2300      	movs	r3, #0
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3714      	adds	r7, #20
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr
 80080da:	bf00      	nop
 80080dc:	00030d40 	.word	0x00030d40

080080e0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080e0:	b084      	sub	sp, #16
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b086      	sub	sp, #24
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
 80080ea:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80080ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80080f2:	2300      	movs	r3, #0
 80080f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008100:	461a      	mov	r2, r3
 8008102:	2300      	movs	r3, #0
 8008104:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800810a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008116:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008122:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800812e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008132:	2b00      	cmp	r3, #0
 8008134:	d018      	beq.n	8008168 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8008136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008138:	2b01      	cmp	r3, #1
 800813a:	d10a      	bne.n	8008152 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	68fa      	ldr	r2, [r7, #12]
 8008146:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800814a:	f043 0304 	orr.w	r3, r3, #4
 800814e:	6013      	str	r3, [r2, #0]
 8008150:	e014      	b.n	800817c <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	68fa      	ldr	r2, [r7, #12]
 800815c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008160:	f023 0304 	bic.w	r3, r3, #4
 8008164:	6013      	str	r3, [r2, #0]
 8008166:	e009      	b.n	800817c <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	68fa      	ldr	r2, [r7, #12]
 8008172:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008176:	f023 0304 	bic.w	r3, r3, #4
 800817a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800817c:	2110      	movs	r1, #16
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f7ff fe5e 	bl	8007e40 <USB_FlushTxFifo>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d001      	beq.n	800818e <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800818e:	6878      	ldr	r0, [r7, #4]
 8008190:	f7ff fe8a 	bl	8007ea8 <USB_FlushRxFifo>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d001      	beq.n	800819e <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800819e:	2300      	movs	r3, #0
 80081a0:	613b      	str	r3, [r7, #16]
 80081a2:	e015      	b.n	80081d0 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	015a      	lsls	r2, r3, #5
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	4413      	add	r3, r2
 80081ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081b0:	461a      	mov	r2, r3
 80081b2:	f04f 33ff 	mov.w	r3, #4294967295
 80081b6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80081b8:	693b      	ldr	r3, [r7, #16]
 80081ba:	015a      	lsls	r2, r3, #5
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	4413      	add	r3, r2
 80081c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081c4:	461a      	mov	r2, r3
 80081c6:	2300      	movs	r3, #0
 80081c8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	3301      	adds	r3, #1
 80081ce:	613b      	str	r3, [r7, #16]
 80081d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d2:	693a      	ldr	r2, [r7, #16]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d3e5      	bcc.n	80081a4 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f04f 32ff 	mov.w	r2, #4294967295
 80081e4:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d00b      	beq.n	800820a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80081f8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a13      	ldr	r2, [pc, #76]	; (800824c <USB_HostInit+0x16c>)
 80081fe:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a13      	ldr	r2, [pc, #76]	; (8008250 <USB_HostInit+0x170>)
 8008204:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8008208:	e009      	b.n	800821e <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2280      	movs	r2, #128	; 0x80
 800820e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	4a10      	ldr	r2, [pc, #64]	; (8008254 <USB_HostInit+0x174>)
 8008214:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	4a0f      	ldr	r2, [pc, #60]	; (8008258 <USB_HostInit+0x178>)
 800821a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800821e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008220:	2b00      	cmp	r3, #0
 8008222:	d105      	bne.n	8008230 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	699b      	ldr	r3, [r3, #24]
 8008228:	f043 0210 	orr.w	r2, r3, #16
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	699a      	ldr	r2, [r3, #24]
 8008234:	4b09      	ldr	r3, [pc, #36]	; (800825c <USB_HostInit+0x17c>)
 8008236:	4313      	orrs	r3, r2
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800823c:	7dfb      	ldrb	r3, [r7, #23]
}
 800823e:	4618      	mov	r0, r3
 8008240:	3718      	adds	r7, #24
 8008242:	46bd      	mov	sp, r7
 8008244:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008248:	b004      	add	sp, #16
 800824a:	4770      	bx	lr
 800824c:	01000200 	.word	0x01000200
 8008250:	00e00300 	.word	0x00e00300
 8008254:	00600080 	.word	0x00600080
 8008258:	004000e0 	.word	0x004000e0
 800825c:	a3200008 	.word	0xa3200008

08008260 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008260:	b480      	push	{r7}
 8008262:	b085      	sub	sp, #20
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	460b      	mov	r3, r1
 800826a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68fa      	ldr	r2, [r7, #12]
 800827a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800827e:	f023 0303 	bic.w	r3, r3, #3
 8008282:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800828a:	681a      	ldr	r2, [r3, #0]
 800828c:	78fb      	ldrb	r3, [r7, #3]
 800828e:	f003 0303 	and.w	r3, r3, #3
 8008292:	68f9      	ldr	r1, [r7, #12]
 8008294:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008298:	4313      	orrs	r3, r2
 800829a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800829c:	78fb      	ldrb	r3, [r7, #3]
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d107      	bne.n	80082b2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082a8:	461a      	mov	r2, r3
 80082aa:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80082ae:	6053      	str	r3, [r2, #4]
 80082b0:	e009      	b.n	80082c6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80082b2:	78fb      	ldrb	r3, [r7, #3]
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	d106      	bne.n	80082c6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80082be:	461a      	mov	r2, r3
 80082c0:	f241 7370 	movw	r3, #6000	; 0x1770
 80082c4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3714      	adds	r7, #20
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80082e0:	2300      	movs	r3, #0
 80082e2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80082f4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	68fa      	ldr	r2, [r7, #12]
 80082fa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80082fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008302:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008304:	2064      	movs	r0, #100	; 0x64
 8008306:	f7fa f9bb 	bl	8002680 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008312:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008316:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008318:	200a      	movs	r0, #10
 800831a:	f7fa f9b1 	bl	8002680 <HAL_Delay>

  return HAL_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3710      	adds	r7, #16
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008328:	b480      	push	{r7}
 800832a:	b085      	sub	sp, #20
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
 8008330:	460b      	mov	r3, r1
 8008332:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008338:	2300      	movs	r3, #0
 800833a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800834c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800834e:	68bb      	ldr	r3, [r7, #8]
 8008350:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008354:	2b00      	cmp	r3, #0
 8008356:	d109      	bne.n	800836c <USB_DriveVbus+0x44>
 8008358:	78fb      	ldrb	r3, [r7, #3]
 800835a:	2b01      	cmp	r3, #1
 800835c:	d106      	bne.n	800836c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	68fa      	ldr	r2, [r7, #12]
 8008362:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008366:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800836a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008376:	d109      	bne.n	800838c <USB_DriveVbus+0x64>
 8008378:	78fb      	ldrb	r3, [r7, #3]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d106      	bne.n	800838c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800838a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3714      	adds	r7, #20
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr

0800839a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800839a:	b480      	push	{r7}
 800839c:	b085      	sub	sp, #20
 800839e:	af00      	add	r7, sp, #0
 80083a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80083a6:	2300      	movs	r3, #0
 80083a8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	0c5b      	lsrs	r3, r3, #17
 80083b8:	f003 0303 	and.w	r3, r3, #3
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b085      	sub	sp, #20
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	b29b      	uxth	r3, r3
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3714      	adds	r7, #20
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr
	...

080083ec <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b088      	sub	sp, #32
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	4608      	mov	r0, r1
 80083f6:	4611      	mov	r1, r2
 80083f8:	461a      	mov	r2, r3
 80083fa:	4603      	mov	r3, r0
 80083fc:	70fb      	strb	r3, [r7, #3]
 80083fe:	460b      	mov	r3, r1
 8008400:	70bb      	strb	r3, [r7, #2]
 8008402:	4613      	mov	r3, r2
 8008404:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008406:	2300      	movs	r3, #0
 8008408:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800840e:	78fb      	ldrb	r3, [r7, #3]
 8008410:	015a      	lsls	r2, r3, #5
 8008412:	693b      	ldr	r3, [r7, #16]
 8008414:	4413      	add	r3, r2
 8008416:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800841a:	461a      	mov	r2, r3
 800841c:	f04f 33ff 	mov.w	r3, #4294967295
 8008420:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008422:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008426:	2b03      	cmp	r3, #3
 8008428:	d87e      	bhi.n	8008528 <USB_HC_Init+0x13c>
 800842a:	a201      	add	r2, pc, #4	; (adr r2, 8008430 <USB_HC_Init+0x44>)
 800842c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008430:	08008441 	.word	0x08008441
 8008434:	080084eb 	.word	0x080084eb
 8008438:	08008441 	.word	0x08008441
 800843c:	080084ad 	.word	0x080084ad
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008440:	78fb      	ldrb	r3, [r7, #3]
 8008442:	015a      	lsls	r2, r3, #5
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	4413      	add	r3, r2
 8008448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800844c:	461a      	mov	r2, r3
 800844e:	f240 439d 	movw	r3, #1181	; 0x49d
 8008452:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008454:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008458:	2b00      	cmp	r3, #0
 800845a:	da10      	bge.n	800847e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800845c:	78fb      	ldrb	r3, [r7, #3]
 800845e:	015a      	lsls	r2, r3, #5
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	4413      	add	r3, r2
 8008464:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	78fa      	ldrb	r2, [r7, #3]
 800846c:	0151      	lsls	r1, r2, #5
 800846e:	693a      	ldr	r2, [r7, #16]
 8008470:	440a      	add	r2, r1
 8008472:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008476:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800847a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800847c:	e057      	b.n	800852e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008486:	2b00      	cmp	r3, #0
 8008488:	d051      	beq.n	800852e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800848a:	78fb      	ldrb	r3, [r7, #3]
 800848c:	015a      	lsls	r2, r3, #5
 800848e:	693b      	ldr	r3, [r7, #16]
 8008490:	4413      	add	r3, r2
 8008492:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	78fa      	ldrb	r2, [r7, #3]
 800849a:	0151      	lsls	r1, r2, #5
 800849c:	693a      	ldr	r2, [r7, #16]
 800849e:	440a      	add	r2, r1
 80084a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084a4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80084a8:	60d3      	str	r3, [r2, #12]
      break;
 80084aa:	e040      	b.n	800852e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80084ac:	78fb      	ldrb	r3, [r7, #3]
 80084ae:	015a      	lsls	r2, r3, #5
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	4413      	add	r3, r2
 80084b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084b8:	461a      	mov	r2, r3
 80084ba:	f240 639d 	movw	r3, #1693	; 0x69d
 80084be:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80084c0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	da34      	bge.n	8008532 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80084c8:	78fb      	ldrb	r3, [r7, #3]
 80084ca:	015a      	lsls	r2, r3, #5
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	4413      	add	r3, r2
 80084d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084d4:	68db      	ldr	r3, [r3, #12]
 80084d6:	78fa      	ldrb	r2, [r7, #3]
 80084d8:	0151      	lsls	r1, r2, #5
 80084da:	693a      	ldr	r2, [r7, #16]
 80084dc:	440a      	add	r2, r1
 80084de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80084e6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80084e8:	e023      	b.n	8008532 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80084ea:	78fb      	ldrb	r3, [r7, #3]
 80084ec:	015a      	lsls	r2, r3, #5
 80084ee:	693b      	ldr	r3, [r7, #16]
 80084f0:	4413      	add	r3, r2
 80084f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084f6:	461a      	mov	r2, r3
 80084f8:	f240 2325 	movw	r3, #549	; 0x225
 80084fc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80084fe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008502:	2b00      	cmp	r3, #0
 8008504:	da17      	bge.n	8008536 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008506:	78fb      	ldrb	r3, [r7, #3]
 8008508:	015a      	lsls	r2, r3, #5
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	4413      	add	r3, r2
 800850e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008512:	68db      	ldr	r3, [r3, #12]
 8008514:	78fa      	ldrb	r2, [r7, #3]
 8008516:	0151      	lsls	r1, r2, #5
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	440a      	add	r2, r1
 800851c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008520:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008524:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008526:	e006      	b.n	8008536 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8008528:	2301      	movs	r3, #1
 800852a:	77fb      	strb	r3, [r7, #31]
      break;
 800852c:	e004      	b.n	8008538 <USB_HC_Init+0x14c>
      break;
 800852e:	bf00      	nop
 8008530:	e002      	b.n	8008538 <USB_HC_Init+0x14c>
      break;
 8008532:	bf00      	nop
 8008534:	e000      	b.n	8008538 <USB_HC_Init+0x14c>
      break;
 8008536:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008538:	78fb      	ldrb	r3, [r7, #3]
 800853a:	015a      	lsls	r2, r3, #5
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	4413      	add	r3, r2
 8008540:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008544:	68db      	ldr	r3, [r3, #12]
 8008546:	78fa      	ldrb	r2, [r7, #3]
 8008548:	0151      	lsls	r1, r2, #5
 800854a:	693a      	ldr	r2, [r7, #16]
 800854c:	440a      	add	r2, r1
 800854e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008552:	f043 0302 	orr.w	r3, r3, #2
 8008556:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800855e:	699a      	ldr	r2, [r3, #24]
 8008560:	78fb      	ldrb	r3, [r7, #3]
 8008562:	f003 030f 	and.w	r3, r3, #15
 8008566:	2101      	movs	r1, #1
 8008568:	fa01 f303 	lsl.w	r3, r1, r3
 800856c:	6939      	ldr	r1, [r7, #16]
 800856e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008572:	4313      	orrs	r3, r2
 8008574:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008582:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008586:	2b00      	cmp	r3, #0
 8008588:	da03      	bge.n	8008592 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800858a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800858e:	61bb      	str	r3, [r7, #24]
 8008590:	e001      	b.n	8008596 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8008592:	2300      	movs	r3, #0
 8008594:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f7ff feff 	bl	800839a <USB_GetHostSpeed>
 800859c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800859e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80085a2:	2b02      	cmp	r3, #2
 80085a4:	d106      	bne.n	80085b4 <USB_HC_Init+0x1c8>
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2b02      	cmp	r3, #2
 80085aa:	d003      	beq.n	80085b4 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80085ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80085b0:	617b      	str	r3, [r7, #20]
 80085b2:	e001      	b.n	80085b8 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80085b4:	2300      	movs	r3, #0
 80085b6:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80085b8:	787b      	ldrb	r3, [r7, #1]
 80085ba:	059b      	lsls	r3, r3, #22
 80085bc:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80085c0:	78bb      	ldrb	r3, [r7, #2]
 80085c2:	02db      	lsls	r3, r3, #11
 80085c4:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80085c8:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80085ca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80085ce:	049b      	lsls	r3, r3, #18
 80085d0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80085d4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80085d6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80085d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80085dc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80085de:	69bb      	ldr	r3, [r7, #24]
 80085e0:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80085e2:	78fb      	ldrb	r3, [r7, #3]
 80085e4:	0159      	lsls	r1, r3, #5
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	440b      	add	r3, r1
 80085ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085ee:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80085f4:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80085f6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80085fa:	2b03      	cmp	r3, #3
 80085fc:	d003      	beq.n	8008606 <USB_HC_Init+0x21a>
 80085fe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008602:	2b01      	cmp	r3, #1
 8008604:	d10f      	bne.n	8008626 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008606:	78fb      	ldrb	r3, [r7, #3]
 8008608:	015a      	lsls	r2, r3, #5
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	4413      	add	r3, r2
 800860e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	78fa      	ldrb	r2, [r7, #3]
 8008616:	0151      	lsls	r1, r2, #5
 8008618:	693a      	ldr	r2, [r7, #16]
 800861a:	440a      	add	r2, r1
 800861c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008620:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008624:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008626:	7ffb      	ldrb	r3, [r7, #31]
}
 8008628:	4618      	mov	r0, r3
 800862a:	3720      	adds	r7, #32
 800862c:	46bd      	mov	sp, r7
 800862e:	bd80      	pop	{r7, pc}

08008630 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b08c      	sub	sp, #48	; 0x30
 8008634:	af02      	add	r7, sp, #8
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	60b9      	str	r1, [r7, #8]
 800863a:	4613      	mov	r3, r2
 800863c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008642:	68bb      	ldr	r3, [r7, #8]
 8008644:	785b      	ldrb	r3, [r3, #1]
 8008646:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008648:	f44f 7380 	mov.w	r3, #256	; 0x100
 800864c:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008656:	2b00      	cmp	r3, #0
 8008658:	d02d      	beq.n	80086b6 <USB_HC_StartXfer+0x86>
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	791b      	ldrb	r3, [r3, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d129      	bne.n	80086b6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8008662:	79fb      	ldrb	r3, [r7, #7]
 8008664:	2b01      	cmp	r3, #1
 8008666:	d117      	bne.n	8008698 <USB_HC_StartXfer+0x68>
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	79db      	ldrb	r3, [r3, #7]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d003      	beq.n	8008678 <USB_HC_StartXfer+0x48>
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	79db      	ldrb	r3, [r3, #7]
 8008674:	2b02      	cmp	r3, #2
 8008676:	d10f      	bne.n	8008698 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	015a      	lsls	r2, r3, #5
 800867c:	6a3b      	ldr	r3, [r7, #32]
 800867e:	4413      	add	r3, r2
 8008680:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008684:	68db      	ldr	r3, [r3, #12]
 8008686:	69fa      	ldr	r2, [r7, #28]
 8008688:	0151      	lsls	r1, r2, #5
 800868a:	6a3a      	ldr	r2, [r7, #32]
 800868c:	440a      	add	r2, r1
 800868e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008696:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008698:	79fb      	ldrb	r3, [r7, #7]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d10b      	bne.n	80086b6 <USB_HC_StartXfer+0x86>
 800869e:	68bb      	ldr	r3, [r7, #8]
 80086a0:	795b      	ldrb	r3, [r3, #5]
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d107      	bne.n	80086b6 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	785b      	ldrb	r3, [r3, #1]
 80086aa:	4619      	mov	r1, r3
 80086ac:	68f8      	ldr	r0, [r7, #12]
 80086ae:	f000 fa0f 	bl	8008ad0 <USB_DoPing>
      return HAL_OK;
 80086b2:	2300      	movs	r3, #0
 80086b4:	e0f8      	b.n	80088a8 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	695b      	ldr	r3, [r3, #20]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d018      	beq.n	80086f0 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	68ba      	ldr	r2, [r7, #8]
 80086c4:	8912      	ldrh	r2, [r2, #8]
 80086c6:	4413      	add	r3, r2
 80086c8:	3b01      	subs	r3, #1
 80086ca:	68ba      	ldr	r2, [r7, #8]
 80086cc:	8912      	ldrh	r2, [r2, #8]
 80086ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80086d2:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80086d4:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80086d6:	8b7b      	ldrh	r3, [r7, #26]
 80086d8:	429a      	cmp	r2, r3
 80086da:	d90b      	bls.n	80086f4 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80086dc:	8b7b      	ldrh	r3, [r7, #26]
 80086de:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80086e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80086e2:	68ba      	ldr	r2, [r7, #8]
 80086e4:	8912      	ldrh	r2, [r2, #8]
 80086e6:	fb03 f202 	mul.w	r2, r3, r2
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	611a      	str	r2, [r3, #16]
 80086ee:	e001      	b.n	80086f4 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80086f0:	2301      	movs	r3, #1
 80086f2:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	78db      	ldrb	r3, [r3, #3]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d007      	beq.n	800870c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80086fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80086fe:	68ba      	ldr	r2, [r7, #8]
 8008700:	8912      	ldrh	r2, [r2, #8]
 8008702:	fb03 f202 	mul.w	r2, r3, r2
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	611a      	str	r2, [r3, #16]
 800870a:	e003      	b.n	8008714 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	695a      	ldr	r2, [r3, #20]
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	691b      	ldr	r3, [r3, #16]
 8008718:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800871c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800871e:	04d9      	lsls	r1, r3, #19
 8008720:	4b63      	ldr	r3, [pc, #396]	; (80088b0 <USB_HC_StartXfer+0x280>)
 8008722:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008724:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	7a9b      	ldrb	r3, [r3, #10]
 800872a:	075b      	lsls	r3, r3, #29
 800872c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008730:	69f9      	ldr	r1, [r7, #28]
 8008732:	0148      	lsls	r0, r1, #5
 8008734:	6a39      	ldr	r1, [r7, #32]
 8008736:	4401      	add	r1, r0
 8008738:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800873c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800873e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008740:	79fb      	ldrb	r3, [r7, #7]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d009      	beq.n	800875a <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	68d9      	ldr	r1, [r3, #12]
 800874a:	69fb      	ldr	r3, [r7, #28]
 800874c:	015a      	lsls	r2, r3, #5
 800874e:	6a3b      	ldr	r3, [r7, #32]
 8008750:	4413      	add	r3, r2
 8008752:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008756:	460a      	mov	r2, r1
 8008758:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800875a:	6a3b      	ldr	r3, [r7, #32]
 800875c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008760:	689b      	ldr	r3, [r3, #8]
 8008762:	f003 0301 	and.w	r3, r3, #1
 8008766:	2b00      	cmp	r3, #0
 8008768:	bf0c      	ite	eq
 800876a:	2301      	moveq	r3, #1
 800876c:	2300      	movne	r3, #0
 800876e:	b2db      	uxtb	r3, r3
 8008770:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008772:	69fb      	ldr	r3, [r7, #28]
 8008774:	015a      	lsls	r2, r3, #5
 8008776:	6a3b      	ldr	r3, [r7, #32]
 8008778:	4413      	add	r3, r2
 800877a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	69fa      	ldr	r2, [r7, #28]
 8008782:	0151      	lsls	r1, r2, #5
 8008784:	6a3a      	ldr	r2, [r7, #32]
 8008786:	440a      	add	r2, r1
 8008788:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800878c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008790:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008792:	69fb      	ldr	r3, [r7, #28]
 8008794:	015a      	lsls	r2, r3, #5
 8008796:	6a3b      	ldr	r3, [r7, #32]
 8008798:	4413      	add	r3, r2
 800879a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	7e7b      	ldrb	r3, [r7, #25]
 80087a2:	075b      	lsls	r3, r3, #29
 80087a4:	69f9      	ldr	r1, [r7, #28]
 80087a6:	0148      	lsls	r0, r1, #5
 80087a8:	6a39      	ldr	r1, [r7, #32]
 80087aa:	4401      	add	r1, r0
 80087ac:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80087b0:	4313      	orrs	r3, r2
 80087b2:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80087b4:	69fb      	ldr	r3, [r7, #28]
 80087b6:	015a      	lsls	r2, r3, #5
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	4413      	add	r3, r2
 80087bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80087ca:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	78db      	ldrb	r3, [r3, #3]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d004      	beq.n	80087de <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087da:	613b      	str	r3, [r7, #16]
 80087dc:	e003      	b.n	80087e6 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80087e4:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80087ec:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	015a      	lsls	r2, r3, #5
 80087f2:	6a3b      	ldr	r3, [r7, #32]
 80087f4:	4413      	add	r3, r2
 80087f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80087fa:	461a      	mov	r2, r3
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008800:	79fb      	ldrb	r3, [r7, #7]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d001      	beq.n	800880a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008806:	2300      	movs	r3, #0
 8008808:	e04e      	b.n	80088a8 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	78db      	ldrb	r3, [r3, #3]
 800880e:	2b00      	cmp	r3, #0
 8008810:	d149      	bne.n	80088a6 <USB_HC_StartXfer+0x276>
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	695b      	ldr	r3, [r3, #20]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d045      	beq.n	80088a6 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	79db      	ldrb	r3, [r3, #7]
 800881e:	2b03      	cmp	r3, #3
 8008820:	d830      	bhi.n	8008884 <USB_HC_StartXfer+0x254>
 8008822:	a201      	add	r2, pc, #4	; (adr r2, 8008828 <USB_HC_StartXfer+0x1f8>)
 8008824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008828:	08008839 	.word	0x08008839
 800882c:	0800885d 	.word	0x0800885d
 8008830:	08008839 	.word	0x08008839
 8008834:	0800885d 	.word	0x0800885d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	695b      	ldr	r3, [r3, #20]
 800883c:	3303      	adds	r3, #3
 800883e:	089b      	lsrs	r3, r3, #2
 8008840:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008842:	8afa      	ldrh	r2, [r7, #22]
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008848:	b29b      	uxth	r3, r3
 800884a:	429a      	cmp	r2, r3
 800884c:	d91c      	bls.n	8008888 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	699b      	ldr	r3, [r3, #24]
 8008852:	f043 0220 	orr.w	r2, r3, #32
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	619a      	str	r2, [r3, #24]
        }
        break;
 800885a:	e015      	b.n	8008888 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	695b      	ldr	r3, [r3, #20]
 8008860:	3303      	adds	r3, #3
 8008862:	089b      	lsrs	r3, r3, #2
 8008864:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008866:	8afa      	ldrh	r2, [r7, #22]
 8008868:	6a3b      	ldr	r3, [r7, #32]
 800886a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800886e:	691b      	ldr	r3, [r3, #16]
 8008870:	b29b      	uxth	r3, r3
 8008872:	429a      	cmp	r2, r3
 8008874:	d90a      	bls.n	800888c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	699b      	ldr	r3, [r3, #24]
 800887a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	619a      	str	r2, [r3, #24]
        }
        break;
 8008882:	e003      	b.n	800888c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008884:	bf00      	nop
 8008886:	e002      	b.n	800888e <USB_HC_StartXfer+0x25e>
        break;
 8008888:	bf00      	nop
 800888a:	e000      	b.n	800888e <USB_HC_StartXfer+0x25e>
        break;
 800888c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	68d9      	ldr	r1, [r3, #12]
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	785a      	ldrb	r2, [r3, #1]
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	695b      	ldr	r3, [r3, #20]
 800889a:	b29b      	uxth	r3, r3
 800889c:	2000      	movs	r0, #0
 800889e:	9000      	str	r0, [sp, #0]
 80088a0:	68f8      	ldr	r0, [r7, #12]
 80088a2:	f7ff fb31 	bl	8007f08 <USB_WritePacket>
  }

  return HAL_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3728      	adds	r7, #40	; 0x28
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}
 80088b0:	1ff80000 	.word	0x1ff80000

080088b4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b085      	sub	sp, #20
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088c6:	695b      	ldr	r3, [r3, #20]
 80088c8:	b29b      	uxth	r3, r3
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3714      	adds	r7, #20
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr

080088d6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80088d6:	b480      	push	{r7}
 80088d8:	b089      	sub	sp, #36	; 0x24
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6078      	str	r0, [r7, #4]
 80088de:	460b      	mov	r3, r1
 80088e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80088e6:	78fb      	ldrb	r3, [r7, #3]
 80088e8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80088ea:	2300      	movs	r3, #0
 80088ec:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80088ee:	69bb      	ldr	r3, [r7, #24]
 80088f0:	015a      	lsls	r2, r3, #5
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	4413      	add	r3, r2
 80088f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	0c9b      	lsrs	r3, r3, #18
 80088fe:	f003 0303 	and.w	r3, r3, #3
 8008902:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008904:	69bb      	ldr	r3, [r7, #24]
 8008906:	015a      	lsls	r2, r3, #5
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	4413      	add	r3, r2
 800890c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	0fdb      	lsrs	r3, r3, #31
 8008914:	f003 0301 	and.w	r3, r3, #1
 8008918:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	689b      	ldr	r3, [r3, #8]
 800891e:	f003 0320 	and.w	r3, r3, #32
 8008922:	2b20      	cmp	r3, #32
 8008924:	d104      	bne.n	8008930 <USB_HC_Halt+0x5a>
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d101      	bne.n	8008930 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800892c:	2300      	movs	r3, #0
 800892e:	e0c8      	b.n	8008ac2 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d002      	beq.n	800893c <USB_HC_Halt+0x66>
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	2b02      	cmp	r3, #2
 800893a:	d163      	bne.n	8008a04 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800893c:	69bb      	ldr	r3, [r7, #24]
 800893e:	015a      	lsls	r2, r3, #5
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	4413      	add	r3, r2
 8008944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	69ba      	ldr	r2, [r7, #24]
 800894c:	0151      	lsls	r1, r2, #5
 800894e:	69fa      	ldr	r2, [r7, #28]
 8008950:	440a      	add	r2, r1
 8008952:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008956:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800895a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	f003 0320 	and.w	r3, r3, #32
 8008964:	2b00      	cmp	r3, #0
 8008966:	f040 80ab 	bne.w	8008ac0 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800896e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008972:	2b00      	cmp	r3, #0
 8008974:	d133      	bne.n	80089de <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008976:	69bb      	ldr	r3, [r7, #24]
 8008978:	015a      	lsls	r2, r3, #5
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	4413      	add	r3, r2
 800897e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	69ba      	ldr	r2, [r7, #24]
 8008986:	0151      	lsls	r1, r2, #5
 8008988:	69fa      	ldr	r2, [r7, #28]
 800898a:	440a      	add	r2, r1
 800898c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008990:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008994:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008996:	69bb      	ldr	r3, [r7, #24]
 8008998:	015a      	lsls	r2, r3, #5
 800899a:	69fb      	ldr	r3, [r7, #28]
 800899c:	4413      	add	r3, r2
 800899e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	69ba      	ldr	r2, [r7, #24]
 80089a6:	0151      	lsls	r1, r2, #5
 80089a8:	69fa      	ldr	r2, [r7, #28]
 80089aa:	440a      	add	r2, r1
 80089ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089b4:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	3301      	adds	r3, #1
 80089ba:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089c2:	d81d      	bhi.n	8008a00 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	015a      	lsls	r2, r3, #5
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	4413      	add	r3, r2
 80089cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80089d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80089da:	d0ec      	beq.n	80089b6 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80089dc:	e070      	b.n	8008ac0 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80089de:	69bb      	ldr	r3, [r7, #24]
 80089e0:	015a      	lsls	r2, r3, #5
 80089e2:	69fb      	ldr	r3, [r7, #28]
 80089e4:	4413      	add	r3, r2
 80089e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	69ba      	ldr	r2, [r7, #24]
 80089ee:	0151      	lsls	r1, r2, #5
 80089f0:	69fa      	ldr	r2, [r7, #28]
 80089f2:	440a      	add	r2, r1
 80089f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80089f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80089fc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80089fe:	e05f      	b.n	8008ac0 <USB_HC_Halt+0x1ea>
            break;
 8008a00:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008a02:	e05d      	b.n	8008ac0 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008a04:	69bb      	ldr	r3, [r7, #24]
 8008a06:	015a      	lsls	r2, r3, #5
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	69ba      	ldr	r2, [r7, #24]
 8008a14:	0151      	lsls	r1, r2, #5
 8008a16:	69fa      	ldr	r2, [r7, #28]
 8008a18:	440a      	add	r2, r1
 8008a1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a22:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008a24:	69fb      	ldr	r3, [r7, #28]
 8008a26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008a2a:	691b      	ldr	r3, [r3, #16]
 8008a2c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d133      	bne.n	8008a9c <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008a34:	69bb      	ldr	r3, [r7, #24]
 8008a36:	015a      	lsls	r2, r3, #5
 8008a38:	69fb      	ldr	r3, [r7, #28]
 8008a3a:	4413      	add	r3, r2
 8008a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	69ba      	ldr	r2, [r7, #24]
 8008a44:	0151      	lsls	r1, r2, #5
 8008a46:	69fa      	ldr	r2, [r7, #28]
 8008a48:	440a      	add	r2, r1
 8008a4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008a52:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a54:	69bb      	ldr	r3, [r7, #24]
 8008a56:	015a      	lsls	r2, r3, #5
 8008a58:	69fb      	ldr	r3, [r7, #28]
 8008a5a:	4413      	add	r3, r2
 8008a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	69ba      	ldr	r2, [r7, #24]
 8008a64:	0151      	lsls	r1, r2, #5
 8008a66:	69fa      	ldr	r2, [r7, #28]
 8008a68:	440a      	add	r2, r1
 8008a6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a72:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	3301      	adds	r3, #1
 8008a78:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008a80:	d81d      	bhi.n	8008abe <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008a82:	69bb      	ldr	r3, [r7, #24]
 8008a84:	015a      	lsls	r2, r3, #5
 8008a86:	69fb      	ldr	r3, [r7, #28]
 8008a88:	4413      	add	r3, r2
 8008a8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a98:	d0ec      	beq.n	8008a74 <USB_HC_Halt+0x19e>
 8008a9a:	e011      	b.n	8008ac0 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a9c:	69bb      	ldr	r3, [r7, #24]
 8008a9e:	015a      	lsls	r2, r3, #5
 8008aa0:	69fb      	ldr	r3, [r7, #28]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	69ba      	ldr	r2, [r7, #24]
 8008aac:	0151      	lsls	r1, r2, #5
 8008aae:	69fa      	ldr	r2, [r7, #28]
 8008ab0:	440a      	add	r2, r1
 8008ab2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008aba:	6013      	str	r3, [r2, #0]
 8008abc:	e000      	b.n	8008ac0 <USB_HC_Halt+0x1ea>
          break;
 8008abe:	bf00      	nop
    }
  }

  return HAL_OK;
 8008ac0:	2300      	movs	r3, #0
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	3724      	adds	r7, #36	; 0x24
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008acc:	4770      	bx	lr
	...

08008ad0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b087      	sub	sp, #28
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
 8008ad8:	460b      	mov	r3, r1
 8008ada:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008ae0:	78fb      	ldrb	r3, [r7, #3]
 8008ae2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	04da      	lsls	r2, r3, #19
 8008aec:	4b15      	ldr	r3, [pc, #84]	; (8008b44 <USB_DoPing+0x74>)
 8008aee:	4013      	ands	r3, r2
 8008af0:	693a      	ldr	r2, [r7, #16]
 8008af2:	0151      	lsls	r1, r2, #5
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	440a      	add	r2, r1
 8008af8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008afc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b00:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	015a      	lsls	r2, r3, #5
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	4413      	add	r3, r2
 8008b0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008b12:	68bb      	ldr	r3, [r7, #8]
 8008b14:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008b18:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b20:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	015a      	lsls	r2, r3, #5
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	4413      	add	r3, r2
 8008b2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b2e:	461a      	mov	r2, r3
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	371c      	adds	r7, #28
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr
 8008b42:	bf00      	nop
 8008b44:	1ff80000 	.word	0x1ff80000

08008b48 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b088      	sub	sp, #32
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008b50:	2300      	movs	r3, #0
 8008b52:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f7ff f911 	bl	8007d84 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008b62:	2110      	movs	r1, #16
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f7ff f96b 	bl	8007e40 <USB_FlushTxFifo>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d001      	beq.n	8008b74 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f7ff f997 	bl	8007ea8 <USB_FlushRxFifo>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d001      	beq.n	8008b84 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008b80:	2301      	movs	r3, #1
 8008b82:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008b84:	2300      	movs	r3, #0
 8008b86:	61bb      	str	r3, [r7, #24]
 8008b88:	e01f      	b.n	8008bca <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008b8a:	69bb      	ldr	r3, [r7, #24]
 8008b8c:	015a      	lsls	r2, r3, #5
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	4413      	add	r3, r2
 8008b92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008ba0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008ba2:	693b      	ldr	r3, [r7, #16]
 8008ba4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ba8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008baa:	693b      	ldr	r3, [r7, #16]
 8008bac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008bb0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	015a      	lsls	r2, r3, #5
 8008bb6:	697b      	ldr	r3, [r7, #20]
 8008bb8:	4413      	add	r3, r2
 8008bba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bbe:	461a      	mov	r2, r3
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008bc4:	69bb      	ldr	r3, [r7, #24]
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	61bb      	str	r3, [r7, #24]
 8008bca:	69bb      	ldr	r3, [r7, #24]
 8008bcc:	2b0f      	cmp	r3, #15
 8008bce:	d9dc      	bls.n	8008b8a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	61bb      	str	r3, [r7, #24]
 8008bd4:	e034      	b.n	8008c40 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008bd6:	69bb      	ldr	r3, [r7, #24]
 8008bd8:	015a      	lsls	r2, r3, #5
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	4413      	add	r3, r2
 8008bde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008bec:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008bee:	693b      	ldr	r3, [r7, #16]
 8008bf0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008bf4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008bfc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	015a      	lsls	r2, r3, #5
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	4413      	add	r3, r2
 8008c06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c0a:	461a      	mov	r2, r3
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	3301      	adds	r3, #1
 8008c14:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008c1c:	d80c      	bhi.n	8008c38 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	015a      	lsls	r2, r3, #5
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	4413      	add	r3, r2
 8008c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c34:	d0ec      	beq.n	8008c10 <USB_StopHost+0xc8>
 8008c36:	e000      	b.n	8008c3a <USB_StopHost+0xf2>
        break;
 8008c38:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	3301      	adds	r3, #1
 8008c3e:	61bb      	str	r3, [r7, #24]
 8008c40:	69bb      	ldr	r3, [r7, #24]
 8008c42:	2b0f      	cmp	r3, #15
 8008c44:	d9c7      	bls.n	8008bd6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8008c52:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f04f 32ff 	mov.w	r2, #4294967295
 8008c5a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f7ff f880 	bl	8007d62 <USB_EnableGlobalInt>

  return ret;
 8008c62:	7ffb      	ldrb	r3, [r7, #31]
}
 8008c64:	4618      	mov	r0, r3
 8008c66:	3720      	adds	r7, #32
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8008c6c:	b590      	push	{r4, r7, lr}
 8008c6e:	b089      	sub	sp, #36	; 0x24
 8008c70:	af04      	add	r7, sp, #16
 8008c72:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8008c74:	2301      	movs	r3, #1
 8008c76:	2202      	movs	r2, #2
 8008c78:	2102      	movs	r1, #2
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 fc66 	bl	800954c <USBH_FindInterface>
 8008c80:	4603      	mov	r3, r0
 8008c82:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008c84:	7bfb      	ldrb	r3, [r7, #15]
 8008c86:	2bff      	cmp	r3, #255	; 0xff
 8008c88:	d002      	beq.n	8008c90 <USBH_CDC_InterfaceInit+0x24>
 8008c8a:	7bfb      	ldrb	r3, [r7, #15]
 8008c8c:	2b01      	cmp	r3, #1
 8008c8e:	d901      	bls.n	8008c94 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008c90:	2302      	movs	r3, #2
 8008c92:	e13d      	b.n	8008f10 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8008c94:	7bfb      	ldrb	r3, [r7, #15]
 8008c96:	4619      	mov	r1, r3
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f000 fc3b 	bl	8009514 <USBH_SelectInterface>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8008ca2:	7bbb      	ldrb	r3, [r7, #14]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d001      	beq.n	8008cac <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8008ca8:	2302      	movs	r3, #2
 8008caa:	e131      	b.n	8008f10 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8008cb2:	2050      	movs	r0, #80	; 0x50
 8008cb4:	f002 fb00 	bl	800b2b8 <malloc>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008cc2:	69db      	ldr	r3, [r3, #28]
 8008cc4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d101      	bne.n	8008cd0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8008ccc:	2302      	movs	r3, #2
 8008cce:	e11f      	b.n	8008f10 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8008cd0:	2250      	movs	r2, #80	; 0x50
 8008cd2:	2100      	movs	r1, #0
 8008cd4:	68b8      	ldr	r0, [r7, #8]
 8008cd6:	f002 faff 	bl	800b2d8 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008cda:	7bfb      	ldrb	r3, [r7, #15]
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	211a      	movs	r1, #26
 8008ce0:	fb01 f303 	mul.w	r3, r1, r3
 8008ce4:	4413      	add	r3, r2
 8008ce6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008cea:	781b      	ldrb	r3, [r3, #0]
 8008cec:	b25b      	sxtb	r3, r3
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	da15      	bge.n	8008d1e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008cf2:	7bfb      	ldrb	r3, [r7, #15]
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	211a      	movs	r1, #26
 8008cf8:	fb01 f303 	mul.w	r3, r1, r3
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008d02:	781a      	ldrb	r2, [r3, #0]
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008d08:	7bfb      	ldrb	r3, [r7, #15]
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	211a      	movs	r1, #26
 8008d0e:	fb01 f303 	mul.w	r3, r1, r3
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008d18:	881a      	ldrh	r2, [r3, #0]
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	785b      	ldrb	r3, [r3, #1]
 8008d22:	4619      	mov	r1, r3
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f001 ff2c 	bl	800ab82 <USBH_AllocPipe>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	461a      	mov	r2, r3
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	7819      	ldrb	r1, [r3, #0]
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	7858      	ldrb	r0, [r3, #1]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008d46:	68ba      	ldr	r2, [r7, #8]
 8008d48:	8952      	ldrh	r2, [r2, #10]
 8008d4a:	9202      	str	r2, [sp, #8]
 8008d4c:	2203      	movs	r2, #3
 8008d4e:	9201      	str	r2, [sp, #4]
 8008d50:	9300      	str	r3, [sp, #0]
 8008d52:	4623      	mov	r3, r4
 8008d54:	4602      	mov	r2, r0
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f001 fee4 	bl	800ab24 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	2200      	movs	r2, #0
 8008d62:	4619      	mov	r1, r3
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f002 f9f9 	bl	800b15c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	210a      	movs	r1, #10
 8008d70:	6878      	ldr	r0, [r7, #4]
 8008d72:	f000 fbeb 	bl	800954c <USBH_FindInterface>
 8008d76:	4603      	mov	r3, r0
 8008d78:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8008d7a:	7bfb      	ldrb	r3, [r7, #15]
 8008d7c:	2bff      	cmp	r3, #255	; 0xff
 8008d7e:	d002      	beq.n	8008d86 <USBH_CDC_InterfaceInit+0x11a>
 8008d80:	7bfb      	ldrb	r3, [r7, #15]
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d901      	bls.n	8008d8a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8008d86:	2302      	movs	r3, #2
 8008d88:	e0c2      	b.n	8008f10 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8008d8a:	7bfb      	ldrb	r3, [r7, #15]
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	211a      	movs	r1, #26
 8008d90:	fb01 f303 	mul.w	r3, r1, r3
 8008d94:	4413      	add	r3, r2
 8008d96:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008d9a:	781b      	ldrb	r3, [r3, #0]
 8008d9c:	b25b      	sxtb	r3, r3
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	da16      	bge.n	8008dd0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008da2:	7bfb      	ldrb	r3, [r7, #15]
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	211a      	movs	r1, #26
 8008da8:	fb01 f303 	mul.w	r3, r1, r3
 8008dac:	4413      	add	r3, r2
 8008dae:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008db2:	781a      	ldrb	r2, [r3, #0]
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008db8:	7bfb      	ldrb	r3, [r7, #15]
 8008dba:	687a      	ldr	r2, [r7, #4]
 8008dbc:	211a      	movs	r1, #26
 8008dbe:	fb01 f303 	mul.w	r3, r1, r3
 8008dc2:	4413      	add	r3, r2
 8008dc4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008dc8:	881a      	ldrh	r2, [r3, #0]
 8008dca:	68bb      	ldr	r3, [r7, #8]
 8008dcc:	835a      	strh	r2, [r3, #26]
 8008dce:	e015      	b.n	8008dfc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008dd0:	7bfb      	ldrb	r3, [r7, #15]
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	211a      	movs	r1, #26
 8008dd6:	fb01 f303 	mul.w	r3, r1, r3
 8008dda:	4413      	add	r3, r2
 8008ddc:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8008de0:	781a      	ldrb	r2, [r3, #0]
 8008de2:	68bb      	ldr	r3, [r7, #8]
 8008de4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8008de6:	7bfb      	ldrb	r3, [r7, #15]
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	211a      	movs	r1, #26
 8008dec:	fb01 f303 	mul.w	r3, r1, r3
 8008df0:	4413      	add	r3, r2
 8008df2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008df6:	881a      	ldrh	r2, [r3, #0]
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008dfc:	7bfb      	ldrb	r3, [r7, #15]
 8008dfe:	687a      	ldr	r2, [r7, #4]
 8008e00:	211a      	movs	r1, #26
 8008e02:	fb01 f303 	mul.w	r3, r1, r3
 8008e06:	4413      	add	r3, r2
 8008e08:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	b25b      	sxtb	r3, r3
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	da16      	bge.n	8008e42 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008e14:	7bfb      	ldrb	r3, [r7, #15]
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	211a      	movs	r1, #26
 8008e1a:	fb01 f303 	mul.w	r3, r1, r3
 8008e1e:	4413      	add	r3, r2
 8008e20:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008e24:	781a      	ldrb	r2, [r3, #0]
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008e2a:	7bfb      	ldrb	r3, [r7, #15]
 8008e2c:	687a      	ldr	r2, [r7, #4]
 8008e2e:	211a      	movs	r1, #26
 8008e30:	fb01 f303 	mul.w	r3, r1, r3
 8008e34:	4413      	add	r3, r2
 8008e36:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008e3a:	881a      	ldrh	r2, [r3, #0]
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	835a      	strh	r2, [r3, #26]
 8008e40:	e015      	b.n	8008e6e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008e42:	7bfb      	ldrb	r3, [r7, #15]
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	211a      	movs	r1, #26
 8008e48:	fb01 f303 	mul.w	r3, r1, r3
 8008e4c:	4413      	add	r3, r2
 8008e4e:	f203 3356 	addw	r3, r3, #854	; 0x356
 8008e52:	781a      	ldrb	r2, [r3, #0]
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008e58:	7bfb      	ldrb	r3, [r7, #15]
 8008e5a:	687a      	ldr	r2, [r7, #4]
 8008e5c:	211a      	movs	r1, #26
 8008e5e:	fb01 f303 	mul.w	r3, r1, r3
 8008e62:	4413      	add	r3, r2
 8008e64:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8008e68:	881a      	ldrh	r2, [r3, #0]
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	7b9b      	ldrb	r3, [r3, #14]
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f001 fe84 	bl	800ab82 <USBH_AllocPipe>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	7bdb      	ldrb	r3, [r3, #15]
 8008e86:	4619      	mov	r1, r3
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f001 fe7a 	bl	800ab82 <USBH_AllocPipe>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	461a      	mov	r2, r3
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	7b59      	ldrb	r1, [r3, #13]
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	7b98      	ldrb	r0, [r3, #14]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008eaa:	68ba      	ldr	r2, [r7, #8]
 8008eac:	8b12      	ldrh	r2, [r2, #24]
 8008eae:	9202      	str	r2, [sp, #8]
 8008eb0:	2202      	movs	r2, #2
 8008eb2:	9201      	str	r2, [sp, #4]
 8008eb4:	9300      	str	r3, [sp, #0]
 8008eb6:	4623      	mov	r3, r4
 8008eb8:	4602      	mov	r2, r0
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f001 fe32 	bl	800ab24 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	7b19      	ldrb	r1, [r3, #12]
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	7bd8      	ldrb	r0, [r3, #15]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008ed4:	68ba      	ldr	r2, [r7, #8]
 8008ed6:	8b52      	ldrh	r2, [r2, #26]
 8008ed8:	9202      	str	r2, [sp, #8]
 8008eda:	2202      	movs	r2, #2
 8008edc:	9201      	str	r2, [sp, #4]
 8008ede:	9300      	str	r3, [sp, #0]
 8008ee0:	4623      	mov	r3, r4
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f001 fe1d 	bl	800ab24 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	2200      	movs	r2, #0
 8008eee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	7b5b      	ldrb	r3, [r3, #13]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	4619      	mov	r1, r3
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f002 f92e 	bl	800b15c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	7b1b      	ldrb	r3, [r3, #12]
 8008f04:	2200      	movs	r2, #0
 8008f06:	4619      	mov	r1, r3
 8008f08:	6878      	ldr	r0, [r7, #4]
 8008f0a:	f002 f927 	bl	800b15c <USBH_LL_SetToggle>

  return USBH_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3714      	adds	r7, #20
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd90      	pop	{r4, r7, pc}

08008f18 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b084      	sub	sp, #16
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008f26:	69db      	ldr	r3, [r3, #28]
 8008f28:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	781b      	ldrb	r3, [r3, #0]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d00e      	beq.n	8008f50 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	781b      	ldrb	r3, [r3, #0]
 8008f36:	4619      	mov	r1, r3
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f001 fe12 	bl	800ab62 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	781b      	ldrb	r3, [r3, #0]
 8008f42:	4619      	mov	r1, r3
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f001 fe3d 	bl	800abc4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	7b1b      	ldrb	r3, [r3, #12]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00e      	beq.n	8008f76 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	7b1b      	ldrb	r3, [r3, #12]
 8008f5c:	4619      	mov	r1, r3
 8008f5e:	6878      	ldr	r0, [r7, #4]
 8008f60:	f001 fdff 	bl	800ab62 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	7b1b      	ldrb	r3, [r3, #12]
 8008f68:	4619      	mov	r1, r3
 8008f6a:	6878      	ldr	r0, [r7, #4]
 8008f6c:	f001 fe2a 	bl	800abc4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	2200      	movs	r2, #0
 8008f74:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	7b5b      	ldrb	r3, [r3, #13]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d00e      	beq.n	8008f9c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	7b5b      	ldrb	r3, [r3, #13]
 8008f82:	4619      	mov	r1, r3
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f001 fdec 	bl	800ab62 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	7b5b      	ldrb	r3, [r3, #13]
 8008f8e:	4619      	mov	r1, r3
 8008f90:	6878      	ldr	r0, [r7, #4]
 8008f92:	f001 fe17 	bl	800abc4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008fa2:	69db      	ldr	r3, [r3, #28]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00b      	beq.n	8008fc0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008fae:	69db      	ldr	r3, [r3, #28]
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	f002 f989 	bl	800b2c8 <free>
    phost->pActiveClass->pData = 0U;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8008fc0:	2300      	movs	r3, #0
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3710      	adds	r7, #16
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}

08008fca <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008fca:	b580      	push	{r7, lr}
 8008fcc:	b084      	sub	sp, #16
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8008fd8:	69db      	ldr	r3, [r3, #28]
 8008fda:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	3340      	adds	r3, #64	; 0x40
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 f8b1 	bl	800914a <GetLineCoding>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008fec:	7afb      	ldrb	r3, [r7, #11]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d105      	bne.n	8008ffe <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008ff8:	2102      	movs	r1, #2
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008ffe:	7afb      	ldrb	r3, [r7, #11]
}
 8009000:	4618      	mov	r0, r3
 8009002:	3710      	adds	r7, #16
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b084      	sub	sp, #16
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009010:	2301      	movs	r3, #1
 8009012:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009014:	2300      	movs	r3, #0
 8009016:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800901e:	69db      	ldr	r3, [r3, #28]
 8009020:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8009028:	2b04      	cmp	r3, #4
 800902a:	d877      	bhi.n	800911c <USBH_CDC_Process+0x114>
 800902c:	a201      	add	r2, pc, #4	; (adr r2, 8009034 <USBH_CDC_Process+0x2c>)
 800902e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009032:	bf00      	nop
 8009034:	08009049 	.word	0x08009049
 8009038:	0800904f 	.word	0x0800904f
 800903c:	0800907f 	.word	0x0800907f
 8009040:	080090f3 	.word	0x080090f3
 8009044:	08009101 	.word	0x08009101
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009048:	2300      	movs	r3, #0
 800904a:	73fb      	strb	r3, [r7, #15]
      break;
 800904c:	e06d      	b.n	800912a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009052:	4619      	mov	r1, r3
 8009054:	6878      	ldr	r0, [r7, #4]
 8009056:	f000 f897 	bl	8009188 <SetLineCoding>
 800905a:	4603      	mov	r3, r0
 800905c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800905e:	7bbb      	ldrb	r3, [r7, #14]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d104      	bne.n	800906e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	2202      	movs	r2, #2
 8009068:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800906c:	e058      	b.n	8009120 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800906e:	7bbb      	ldrb	r3, [r7, #14]
 8009070:	2b01      	cmp	r3, #1
 8009072:	d055      	beq.n	8009120 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	2204      	movs	r2, #4
 8009078:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800907c:	e050      	b.n	8009120 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	3340      	adds	r3, #64	; 0x40
 8009082:	4619      	mov	r1, r3
 8009084:	6878      	ldr	r0, [r7, #4]
 8009086:	f000 f860 	bl	800914a <GetLineCoding>
 800908a:	4603      	mov	r3, r0
 800908c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800908e:	7bbb      	ldrb	r3, [r7, #14]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d126      	bne.n	80090e2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	2200      	movs	r2, #0
 8009098:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090a6:	791b      	ldrb	r3, [r3, #4]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d13b      	bne.n	8009124 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090b6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d133      	bne.n	8009124 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090c6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d12b      	bne.n	8009124 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090d4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80090d6:	429a      	cmp	r2, r3
 80090d8:	d124      	bne.n	8009124 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f000 f958 	bl	8009390 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80090e0:	e020      	b.n	8009124 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80090e2:	7bbb      	ldrb	r3, [r7, #14]
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d01d      	beq.n	8009124 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	2204      	movs	r2, #4
 80090ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80090f0:	e018      	b.n	8009124 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f000 f867 	bl	80091c6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80090f8:	6878      	ldr	r0, [r7, #4]
 80090fa:	f000 f8da 	bl	80092b2 <CDC_ProcessReception>
      break;
 80090fe:	e014      	b.n	800912a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009100:	2100      	movs	r1, #0
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 ffef 	bl	800a0e6 <USBH_ClrFeature>
 8009108:	4603      	mov	r3, r0
 800910a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800910c:	7bbb      	ldrb	r3, [r7, #14]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d10a      	bne.n	8009128 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	2200      	movs	r2, #0
 8009116:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800911a:	e005      	b.n	8009128 <USBH_CDC_Process+0x120>

    default:
      break;
 800911c:	bf00      	nop
 800911e:	e004      	b.n	800912a <USBH_CDC_Process+0x122>
      break;
 8009120:	bf00      	nop
 8009122:	e002      	b.n	800912a <USBH_CDC_Process+0x122>
      break;
 8009124:	bf00      	nop
 8009126:	e000      	b.n	800912a <USBH_CDC_Process+0x122>
      break;
 8009128:	bf00      	nop

  }

  return status;
 800912a:	7bfb      	ldrb	r3, [r7, #15]
}
 800912c:	4618      	mov	r0, r3
 800912e:	3710      	adds	r7, #16
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009134:	b480      	push	{r7}
 8009136:	b083      	sub	sp, #12
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	370c      	adds	r7, #12
 8009142:	46bd      	mov	sp, r7
 8009144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009148:	4770      	bx	lr

0800914a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800914a:	b580      	push	{r7, lr}
 800914c:	b082      	sub	sp, #8
 800914e:	af00      	add	r7, sp, #0
 8009150:	6078      	str	r0, [r7, #4]
 8009152:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	22a1      	movs	r2, #161	; 0xa1
 8009158:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2221      	movs	r2, #33	; 0x21
 800915e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2200      	movs	r2, #0
 800916a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2207      	movs	r2, #7
 8009170:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	2207      	movs	r2, #7
 8009176:	4619      	mov	r1, r3
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f001 fa81 	bl	800a680 <USBH_CtlReq>
 800917e:	4603      	mov	r3, r0
}
 8009180:	4618      	mov	r0, r3
 8009182:	3708      	adds	r7, #8
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}

08009188 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b082      	sub	sp, #8
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
 8009190:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2221      	movs	r2, #33	; 0x21
 8009196:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2220      	movs	r2, #32
 800919c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2200      	movs	r2, #0
 80091a8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2207      	movs	r2, #7
 80091ae:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	2207      	movs	r2, #7
 80091b4:	4619      	mov	r1, r3
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f001 fa62 	bl	800a680 <USBH_CtlReq>
 80091bc:	4603      	mov	r3, r0
}
 80091be:	4618      	mov	r0, r3
 80091c0:	3708      	adds	r7, #8
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}

080091c6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80091c6:	b580      	push	{r7, lr}
 80091c8:	b086      	sub	sp, #24
 80091ca:	af02      	add	r7, sp, #8
 80091cc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80091d4:	69db      	ldr	r3, [r3, #28]
 80091d6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80091d8:	2300      	movs	r3, #0
 80091da:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d002      	beq.n	80091ec <CDC_ProcessTransmission+0x26>
 80091e6:	2b02      	cmp	r3, #2
 80091e8:	d023      	beq.n	8009232 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80091ea:	e05e      	b.n	80092aa <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091f0:	68fa      	ldr	r2, [r7, #12]
 80091f2:	8b12      	ldrh	r2, [r2, #24]
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d90b      	bls.n	8009210 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	69d9      	ldr	r1, [r3, #28]
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	8b1a      	ldrh	r2, [r3, #24]
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	7b5b      	ldrb	r3, [r3, #13]
 8009204:	2001      	movs	r0, #1
 8009206:	9000      	str	r0, [sp, #0]
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f001 fc48 	bl	800aa9e <USBH_BulkSendData>
 800920e:	e00b      	b.n	8009228 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8009218:	b29a      	uxth	r2, r3
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	7b5b      	ldrb	r3, [r3, #13]
 800921e:	2001      	movs	r0, #1
 8009220:	9000      	str	r0, [sp, #0]
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f001 fc3b 	bl	800aa9e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2202      	movs	r2, #2
 800922c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009230:	e03b      	b.n	80092aa <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	7b5b      	ldrb	r3, [r3, #13]
 8009236:	4619      	mov	r1, r3
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f001 ff65 	bl	800b108 <USBH_LL_GetURBState>
 800923e:	4603      	mov	r3, r0
 8009240:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009242:	7afb      	ldrb	r3, [r7, #11]
 8009244:	2b01      	cmp	r3, #1
 8009246:	d128      	bne.n	800929a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800924c:	68fa      	ldr	r2, [r7, #12]
 800924e:	8b12      	ldrh	r2, [r2, #24]
 8009250:	4293      	cmp	r3, r2
 8009252:	d90e      	bls.n	8009272 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009258:	68fa      	ldr	r2, [r7, #12]
 800925a:	8b12      	ldrh	r2, [r2, #24]
 800925c:	1a9a      	subs	r2, r3, r2
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	69db      	ldr	r3, [r3, #28]
 8009266:	68fa      	ldr	r2, [r7, #12]
 8009268:	8b12      	ldrh	r2, [r2, #24]
 800926a:	441a      	add	r2, r3
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	61da      	str	r2, [r3, #28]
 8009270:	e002      	b.n	8009278 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2200      	movs	r2, #0
 8009276:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800927c:	2b00      	cmp	r3, #0
 800927e:	d004      	beq.n	800928a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009288:	e00e      	b.n	80092a8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2200      	movs	r2, #0
 800928e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 f868 	bl	8009368 <USBH_CDC_TransmitCallback>
      break;
 8009298:	e006      	b.n	80092a8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800929a:	7afb      	ldrb	r3, [r7, #11]
 800929c:	2b02      	cmp	r3, #2
 800929e:	d103      	bne.n	80092a8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80092a8:	bf00      	nop
  }
}
 80092aa:	bf00      	nop
 80092ac:	3710      	adds	r7, #16
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}

080092b2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80092b2:	b580      	push	{r7, lr}
 80092b4:	b086      	sub	sp, #24
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80092c0:	69db      	ldr	r3, [r3, #28]
 80092c2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80092c4:	2300      	movs	r3, #0
 80092c6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80092ce:	2b03      	cmp	r3, #3
 80092d0:	d002      	beq.n	80092d8 <CDC_ProcessReception+0x26>
 80092d2:	2b04      	cmp	r3, #4
 80092d4:	d00e      	beq.n	80092f4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80092d6:	e043      	b.n	8009360 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80092d8:	697b      	ldr	r3, [r7, #20]
 80092da:	6a19      	ldr	r1, [r3, #32]
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	8b5a      	ldrh	r2, [r3, #26]
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	7b1b      	ldrb	r3, [r3, #12]
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f001 fbff 	bl	800aae8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	2204      	movs	r2, #4
 80092ee:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80092f2:	e035      	b.n	8009360 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	7b1b      	ldrb	r3, [r3, #12]
 80092f8:	4619      	mov	r1, r3
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f001 ff04 	bl	800b108 <USBH_LL_GetURBState>
 8009300:	4603      	mov	r3, r0
 8009302:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009304:	7cfb      	ldrb	r3, [r7, #19]
 8009306:	2b01      	cmp	r3, #1
 8009308:	d129      	bne.n	800935e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	7b1b      	ldrb	r3, [r3, #12]
 800930e:	4619      	mov	r1, r3
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f001 fe67 	bl	800afe4 <USBH_LL_GetLastXferSize>
 8009316:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8009318:	697b      	ldr	r3, [r7, #20]
 800931a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800931c:	68fa      	ldr	r2, [r7, #12]
 800931e:	429a      	cmp	r2, r3
 8009320:	d016      	beq.n	8009350 <CDC_ProcessReception+0x9e>
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	8b5b      	ldrh	r3, [r3, #26]
 8009326:	461a      	mov	r2, r3
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	4293      	cmp	r3, r2
 800932c:	d910      	bls.n	8009350 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	1ad2      	subs	r2, r2, r3
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	6a1a      	ldr	r2, [r3, #32]
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	441a      	add	r2, r3
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	2203      	movs	r2, #3
 800934a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800934e:	e006      	b.n	800935e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	2200      	movs	r2, #0
 8009354:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009358:	6878      	ldr	r0, [r7, #4]
 800935a:	f000 f80f 	bl	800937c <USBH_CDC_ReceiveCallback>
      break;
 800935e:	bf00      	nop
  }
}
 8009360:	bf00      	nop
 8009362:	3718      	adds	r7, #24
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}

08009368 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009368:	b480      	push	{r7}
 800936a:	b083      	sub	sp, #12
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009370:	bf00      	nop
 8009372:	370c      	adds	r7, #12
 8009374:	46bd      	mov	sp, r7
 8009376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937a:	4770      	bx	lr

0800937c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800937c:	b480      	push	{r7}
 800937e:	b083      	sub	sp, #12
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009384:	bf00      	nop
 8009386:	370c      	adds	r7, #12
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr

08009390 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009390:	b480      	push	{r7}
 8009392:	b083      	sub	sp, #12
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009398:	bf00      	nop
 800939a:	370c      	adds	r7, #12
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b084      	sub	sp, #16
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	4613      	mov	r3, r2
 80093b0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d101      	bne.n	80093bc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80093b8:	2302      	movs	r3, #2
 80093ba:	e029      	b.n	8009410 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	79fa      	ldrb	r2, [r7, #7]
 80093c0:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	2200      	movs	r2, #0
 80093c8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2200      	movs	r2, #0
 80093d0:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80093d4:	68f8      	ldr	r0, [r7, #12]
 80093d6:	f000 f81f 	bl	8009418 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	2200      	movs	r2, #0
 80093de:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	2200      	movs	r2, #0
 80093e6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	2200      	movs	r2, #0
 80093ee:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2200      	movs	r2, #0
 80093f6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d003      	beq.n	8009408 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	68ba      	ldr	r2, [r7, #8]
 8009404:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009408:	68f8      	ldr	r0, [r7, #12]
 800940a:	f001 fd2d 	bl	800ae68 <USBH_LL_Init>

  return USBH_OK;
 800940e:	2300      	movs	r3, #0
}
 8009410:	4618      	mov	r0, r3
 8009412:	3710      	adds	r7, #16
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}

08009418 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009418:	b480      	push	{r7}
 800941a:	b085      	sub	sp, #20
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009420:	2300      	movs	r3, #0
 8009422:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009424:	2300      	movs	r3, #0
 8009426:	60fb      	str	r3, [r7, #12]
 8009428:	e009      	b.n	800943e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	33e0      	adds	r3, #224	; 0xe0
 8009430:	009b      	lsls	r3, r3, #2
 8009432:	4413      	add	r3, r2
 8009434:	2200      	movs	r2, #0
 8009436:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	3301      	adds	r3, #1
 800943c:	60fb      	str	r3, [r7, #12]
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2b0f      	cmp	r3, #15
 8009442:	d9f2      	bls.n	800942a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009444:	2300      	movs	r3, #0
 8009446:	60fb      	str	r3, [r7, #12]
 8009448:	e009      	b.n	800945e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800944a:	687a      	ldr	r2, [r7, #4]
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	4413      	add	r3, r2
 8009450:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009454:	2200      	movs	r2, #0
 8009456:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	3301      	adds	r3, #1
 800945c:	60fb      	str	r3, [r7, #12]
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009464:	d3f1      	bcc.n	800944a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2200      	movs	r2, #0
 800946a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2201      	movs	r2, #1
 8009476:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2200      	movs	r2, #0
 800947c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2240      	movs	r2, #64	; 0x40
 800948a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2200      	movs	r2, #0
 8009490:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2200      	movs	r2, #0
 8009496:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2201      	movs	r2, #1
 800949e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2200      	movs	r2, #0
 80094a6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2200      	movs	r2, #0
 80094ae:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80094b2:	2300      	movs	r3, #0
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3714      	adds	r7, #20
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80094ca:	2300      	movs	r3, #0
 80094cc:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d016      	beq.n	8009502 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d10e      	bne.n	80094fc <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80094e4:	1c59      	adds	r1, r3, #1
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80094ec:	687a      	ldr	r2, [r7, #4]
 80094ee:	33de      	adds	r3, #222	; 0xde
 80094f0:	6839      	ldr	r1, [r7, #0]
 80094f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80094f6:	2300      	movs	r3, #0
 80094f8:	73fb      	strb	r3, [r7, #15]
 80094fa:	e004      	b.n	8009506 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80094fc:	2302      	movs	r3, #2
 80094fe:	73fb      	strb	r3, [r7, #15]
 8009500:	e001      	b.n	8009506 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009502:	2302      	movs	r3, #2
 8009504:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009506:	7bfb      	ldrb	r3, [r7, #15]
}
 8009508:	4618      	mov	r0, r3
 800950a:	3714      	adds	r7, #20
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr

08009514 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009514:	b480      	push	{r7}
 8009516:	b085      	sub	sp, #20
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	460b      	mov	r3, r1
 800951e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009520:	2300      	movs	r3, #0
 8009522:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800952a:	78fa      	ldrb	r2, [r7, #3]
 800952c:	429a      	cmp	r2, r3
 800952e:	d204      	bcs.n	800953a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	78fa      	ldrb	r2, [r7, #3]
 8009534:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8009538:	e001      	b.n	800953e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800953a:	2302      	movs	r3, #2
 800953c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800953e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009540:	4618      	mov	r0, r3
 8009542:	3714      	adds	r7, #20
 8009544:	46bd      	mov	sp, r7
 8009546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954a:	4770      	bx	lr

0800954c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800954c:	b480      	push	{r7}
 800954e:	b087      	sub	sp, #28
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	4608      	mov	r0, r1
 8009556:	4611      	mov	r1, r2
 8009558:	461a      	mov	r2, r3
 800955a:	4603      	mov	r3, r0
 800955c:	70fb      	strb	r3, [r7, #3]
 800955e:	460b      	mov	r3, r1
 8009560:	70bb      	strb	r3, [r7, #2]
 8009562:	4613      	mov	r3, r2
 8009564:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009566:	2300      	movs	r3, #0
 8009568:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800956a:	2300      	movs	r3, #0
 800956c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009574:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009576:	e025      	b.n	80095c4 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009578:	7dfb      	ldrb	r3, [r7, #23]
 800957a:	221a      	movs	r2, #26
 800957c:	fb02 f303 	mul.w	r3, r2, r3
 8009580:	3308      	adds	r3, #8
 8009582:	68fa      	ldr	r2, [r7, #12]
 8009584:	4413      	add	r3, r2
 8009586:	3302      	adds	r3, #2
 8009588:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	795b      	ldrb	r3, [r3, #5]
 800958e:	78fa      	ldrb	r2, [r7, #3]
 8009590:	429a      	cmp	r2, r3
 8009592:	d002      	beq.n	800959a <USBH_FindInterface+0x4e>
 8009594:	78fb      	ldrb	r3, [r7, #3]
 8009596:	2bff      	cmp	r3, #255	; 0xff
 8009598:	d111      	bne.n	80095be <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800959e:	78ba      	ldrb	r2, [r7, #2]
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d002      	beq.n	80095aa <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80095a4:	78bb      	ldrb	r3, [r7, #2]
 80095a6:	2bff      	cmp	r3, #255	; 0xff
 80095a8:	d109      	bne.n	80095be <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80095ae:	787a      	ldrb	r2, [r7, #1]
 80095b0:	429a      	cmp	r2, r3
 80095b2:	d002      	beq.n	80095ba <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80095b4:	787b      	ldrb	r3, [r7, #1]
 80095b6:	2bff      	cmp	r3, #255	; 0xff
 80095b8:	d101      	bne.n	80095be <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80095ba:	7dfb      	ldrb	r3, [r7, #23]
 80095bc:	e006      	b.n	80095cc <USBH_FindInterface+0x80>
    }
    if_ix++;
 80095be:	7dfb      	ldrb	r3, [r7, #23]
 80095c0:	3301      	adds	r3, #1
 80095c2:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80095c4:	7dfb      	ldrb	r3, [r7, #23]
 80095c6:	2b01      	cmp	r3, #1
 80095c8:	d9d6      	bls.n	8009578 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80095ca:	23ff      	movs	r3, #255	; 0xff
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	371c      	adds	r7, #28
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f001 fc87 	bl	800aef4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80095e6:	2101      	movs	r1, #1
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f001 fda0 	bl	800b12e <USBH_LL_DriverVBUS>

  return USBH_OK;
 80095ee:	2300      	movs	r3, #0
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	3708      	adds	r7, #8
 80095f4:	46bd      	mov	sp, r7
 80095f6:	bd80      	pop	{r7, pc}

080095f8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b088      	sub	sp, #32
 80095fc:	af04      	add	r7, sp, #16
 80095fe:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009600:	2302      	movs	r3, #2
 8009602:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009604:	2300      	movs	r3, #0
 8009606:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b01      	cmp	r3, #1
 8009612:	d102      	bne.n	800961a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2203      	movs	r2, #3
 8009618:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	781b      	ldrb	r3, [r3, #0]
 800961e:	b2db      	uxtb	r3, r3
 8009620:	2b0b      	cmp	r3, #11
 8009622:	f200 81be 	bhi.w	80099a2 <USBH_Process+0x3aa>
 8009626:	a201      	add	r2, pc, #4	; (adr r2, 800962c <USBH_Process+0x34>)
 8009628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800962c:	0800965d 	.word	0x0800965d
 8009630:	0800968f 	.word	0x0800968f
 8009634:	080096f7 	.word	0x080096f7
 8009638:	0800993d 	.word	0x0800993d
 800963c:	080099a3 	.word	0x080099a3
 8009640:	0800979b 	.word	0x0800979b
 8009644:	080098e3 	.word	0x080098e3
 8009648:	080097d1 	.word	0x080097d1
 800964c:	080097f1 	.word	0x080097f1
 8009650:	08009811 	.word	0x08009811
 8009654:	08009855 	.word	0x08009855
 8009658:	08009925 	.word	0x08009925
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009662:	b2db      	uxtb	r3, r3
 8009664:	2b00      	cmp	r3, #0
 8009666:	f000 819e 	beq.w	80099a6 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2201      	movs	r2, #1
 800966e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009670:	20c8      	movs	r0, #200	; 0xc8
 8009672:	f001 fda3 	bl	800b1bc <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f001 fc99 	bl	800afae <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2200      	movs	r2, #0
 8009680:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800968c:	e18b      	b.n	80099a6 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8009694:	2b01      	cmp	r3, #1
 8009696:	d107      	bne.n	80096a8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2200      	movs	r2, #0
 800969c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2202      	movs	r2, #2
 80096a4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80096a6:	e18d      	b.n	80099c4 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80096ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80096b2:	d914      	bls.n	80096de <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80096ba:	3301      	adds	r3, #1
 80096bc:	b2da      	uxtb	r2, r3
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 80096ca:	2b03      	cmp	r3, #3
 80096cc:	d903      	bls.n	80096d6 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	220d      	movs	r2, #13
 80096d2:	701a      	strb	r2, [r3, #0]
      break;
 80096d4:	e176      	b.n	80099c4 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2200      	movs	r2, #0
 80096da:	701a      	strb	r2, [r3, #0]
      break;
 80096dc:	e172      	b.n	80099c4 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80096e4:	f103 020a 	add.w	r2, r3, #10
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80096ee:	200a      	movs	r0, #10
 80096f0:	f001 fd64 	bl	800b1bc <USBH_Delay>
      break;
 80096f4:	e166      	b.n	80099c4 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d005      	beq.n	800970c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009706:	2104      	movs	r1, #4
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800970c:	2064      	movs	r0, #100	; 0x64
 800970e:	f001 fd55 	bl	800b1bc <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f001 fc24 	bl	800af60 <USBH_LL_GetSpeed>
 8009718:	4603      	mov	r3, r0
 800971a:	461a      	mov	r2, r3
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2205      	movs	r2, #5
 8009726:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009728:	2100      	movs	r1, #0
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f001 fa29 	bl	800ab82 <USBH_AllocPipe>
 8009730:	4603      	mov	r3, r0
 8009732:	461a      	mov	r2, r3
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009738:	2180      	movs	r1, #128	; 0x80
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f001 fa21 	bl	800ab82 <USBH_AllocPipe>
 8009740:	4603      	mov	r3, r0
 8009742:	461a      	mov	r2, r3
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	7919      	ldrb	r1, [r3, #4]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800975c:	b292      	uxth	r2, r2
 800975e:	9202      	str	r2, [sp, #8]
 8009760:	2200      	movs	r2, #0
 8009762:	9201      	str	r2, [sp, #4]
 8009764:	9300      	str	r3, [sp, #0]
 8009766:	4603      	mov	r3, r0
 8009768:	2280      	movs	r2, #128	; 0x80
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f001 f9da 	bl	800ab24 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	7959      	ldrb	r1, [r3, #5]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009780:	687a      	ldr	r2, [r7, #4]
 8009782:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009784:	b292      	uxth	r2, r2
 8009786:	9202      	str	r2, [sp, #8]
 8009788:	2200      	movs	r2, #0
 800978a:	9201      	str	r2, [sp, #4]
 800978c:	9300      	str	r3, [sp, #0]
 800978e:	4603      	mov	r3, r0
 8009790:	2200      	movs	r2, #0
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f001 f9c6 	bl	800ab24 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009798:	e114      	b.n	80099c4 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 f918 	bl	80099d0 <USBH_HandleEnum>
 80097a0:	4603      	mov	r3, r0
 80097a2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80097a4:	7bbb      	ldrb	r3, [r7, #14]
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	f040 80fe 	bne.w	80099aa <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d103      	bne.n	80097c8 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2208      	movs	r2, #8
 80097c4:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80097c6:	e0f0      	b.n	80099aa <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2207      	movs	r2, #7
 80097cc:	701a      	strb	r2, [r3, #0]
      break;
 80097ce:	e0ec      	b.n	80099aa <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	f000 80e9 	beq.w	80099ae <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80097e2:	2101      	movs	r1, #1
 80097e4:	6878      	ldr	r0, [r7, #4]
 80097e6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2208      	movs	r2, #8
 80097ec:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 80097ee:	e0de      	b.n	80099ae <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80097f6:	b29b      	uxth	r3, r3
 80097f8:	4619      	mov	r1, r3
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 fc2c 	bl	800a058 <USBH_SetCfg>
 8009800:	4603      	mov	r3, r0
 8009802:	2b00      	cmp	r3, #0
 8009804:	f040 80d5 	bne.w	80099b2 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2209      	movs	r2, #9
 800980c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800980e:	e0d0      	b.n	80099b2 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8009816:	f003 0320 	and.w	r3, r3, #32
 800981a:	2b00      	cmp	r3, #0
 800981c:	d016      	beq.n	800984c <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800981e:	2101      	movs	r1, #1
 8009820:	6878      	ldr	r0, [r7, #4]
 8009822:	f000 fc3c 	bl	800a09e <USBH_SetFeature>
 8009826:	4603      	mov	r3, r0
 8009828:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800982a:	7bbb      	ldrb	r3, [r7, #14]
 800982c:	b2db      	uxtb	r3, r3
 800982e:	2b00      	cmp	r3, #0
 8009830:	d103      	bne.n	800983a <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	220a      	movs	r2, #10
 8009836:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009838:	e0bd      	b.n	80099b6 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800983a:	7bbb      	ldrb	r3, [r7, #14]
 800983c:	b2db      	uxtb	r3, r3
 800983e:	2b03      	cmp	r3, #3
 8009840:	f040 80b9 	bne.w	80099b6 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	220a      	movs	r2, #10
 8009848:	701a      	strb	r2, [r3, #0]
      break;
 800984a:	e0b4      	b.n	80099b6 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	220a      	movs	r2, #10
 8009850:	701a      	strb	r2, [r3, #0]
      break;
 8009852:	e0b0      	b.n	80099b6 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800985a:	2b00      	cmp	r3, #0
 800985c:	f000 80ad 	beq.w	80099ba <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009868:	2300      	movs	r3, #0
 800986a:	73fb      	strb	r3, [r7, #15]
 800986c:	e016      	b.n	800989c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800986e:	7bfa      	ldrb	r2, [r7, #15]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	32de      	adds	r2, #222	; 0xde
 8009874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009878:	791a      	ldrb	r2, [r3, #4]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8009880:	429a      	cmp	r2, r3
 8009882:	d108      	bne.n	8009896 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009884:	7bfa      	ldrb	r2, [r7, #15]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	32de      	adds	r2, #222	; 0xde
 800988a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8009894:	e005      	b.n	80098a2 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009896:	7bfb      	ldrb	r3, [r7, #15]
 8009898:	3301      	adds	r3, #1
 800989a:	73fb      	strb	r3, [r7, #15]
 800989c:	7bfb      	ldrb	r3, [r7, #15]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d0e5      	beq.n	800986e <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d016      	beq.n	80098da <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	4798      	blx	r3
 80098b8:	4603      	mov	r3, r0
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d109      	bne.n	80098d2 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2206      	movs	r2, #6
 80098c2:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80098ca:	2103      	movs	r1, #3
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80098d0:	e073      	b.n	80099ba <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	220d      	movs	r2, #13
 80098d6:	701a      	strb	r2, [r3, #0]
      break;
 80098d8:	e06f      	b.n	80099ba <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	220d      	movs	r2, #13
 80098de:	701a      	strb	r2, [r3, #0]
      break;
 80098e0:	e06b      	b.n	80099ba <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d017      	beq.n	800991c <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098f2:	691b      	ldr	r3, [r3, #16]
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	4798      	blx	r3
 80098f8:	4603      	mov	r3, r0
 80098fa:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80098fc:	7bbb      	ldrb	r3, [r7, #14]
 80098fe:	b2db      	uxtb	r3, r3
 8009900:	2b00      	cmp	r3, #0
 8009902:	d103      	bne.n	800990c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	220b      	movs	r2, #11
 8009908:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800990a:	e058      	b.n	80099be <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800990c:	7bbb      	ldrb	r3, [r7, #14]
 800990e:	b2db      	uxtb	r3, r3
 8009910:	2b02      	cmp	r3, #2
 8009912:	d154      	bne.n	80099be <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	220d      	movs	r2, #13
 8009918:	701a      	strb	r2, [r3, #0]
      break;
 800991a:	e050      	b.n	80099be <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	220d      	movs	r2, #13
 8009920:	701a      	strb	r2, [r3, #0]
      break;
 8009922:	e04c      	b.n	80099be <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800992a:	2b00      	cmp	r3, #0
 800992c:	d049      	beq.n	80099c2 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009934:	695b      	ldr	r3, [r3, #20]
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	4798      	blx	r3
      }
      break;
 800993a:	e042      	b.n	80099c2 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2200      	movs	r2, #0
 8009940:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f7ff fd67 	bl	8009418 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009950:	2b00      	cmp	r3, #0
 8009952:	d009      	beq.n	8009968 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800995a:	68db      	ldr	r3, [r3, #12]
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	2200      	movs	r2, #0
 8009964:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800996e:	2b00      	cmp	r3, #0
 8009970:	d005      	beq.n	800997e <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009978:	2105      	movs	r1, #5
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8009984:	b2db      	uxtb	r3, r3
 8009986:	2b01      	cmp	r3, #1
 8009988:	d107      	bne.n	800999a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2200      	movs	r2, #0
 800998e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f7ff fe20 	bl	80095d8 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009998:	e014      	b.n	80099c4 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f001 faaa 	bl	800aef4 <USBH_LL_Start>
      break;
 80099a0:	e010      	b.n	80099c4 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 80099a2:	bf00      	nop
 80099a4:	e00e      	b.n	80099c4 <USBH_Process+0x3cc>
      break;
 80099a6:	bf00      	nop
 80099a8:	e00c      	b.n	80099c4 <USBH_Process+0x3cc>
      break;
 80099aa:	bf00      	nop
 80099ac:	e00a      	b.n	80099c4 <USBH_Process+0x3cc>
    break;
 80099ae:	bf00      	nop
 80099b0:	e008      	b.n	80099c4 <USBH_Process+0x3cc>
      break;
 80099b2:	bf00      	nop
 80099b4:	e006      	b.n	80099c4 <USBH_Process+0x3cc>
      break;
 80099b6:	bf00      	nop
 80099b8:	e004      	b.n	80099c4 <USBH_Process+0x3cc>
      break;
 80099ba:	bf00      	nop
 80099bc:	e002      	b.n	80099c4 <USBH_Process+0x3cc>
      break;
 80099be:	bf00      	nop
 80099c0:	e000      	b.n	80099c4 <USBH_Process+0x3cc>
      break;
 80099c2:	bf00      	nop
  }
  return USBH_OK;
 80099c4:	2300      	movs	r3, #0
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3710      	adds	r7, #16
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
 80099ce:	bf00      	nop

080099d0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b088      	sub	sp, #32
 80099d4:	af04      	add	r7, sp, #16
 80099d6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80099d8:	2301      	movs	r3, #1
 80099da:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80099dc:	2301      	movs	r3, #1
 80099de:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	785b      	ldrb	r3, [r3, #1]
 80099e4:	2b07      	cmp	r3, #7
 80099e6:	f200 81c1 	bhi.w	8009d6c <USBH_HandleEnum+0x39c>
 80099ea:	a201      	add	r2, pc, #4	; (adr r2, 80099f0 <USBH_HandleEnum+0x20>)
 80099ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099f0:	08009a11 	.word	0x08009a11
 80099f4:	08009acf 	.word	0x08009acf
 80099f8:	08009b39 	.word	0x08009b39
 80099fc:	08009bc7 	.word	0x08009bc7
 8009a00:	08009c31 	.word	0x08009c31
 8009a04:	08009ca1 	.word	0x08009ca1
 8009a08:	08009ce7 	.word	0x08009ce7
 8009a0c:	08009d2d 	.word	0x08009d2d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009a10:	2108      	movs	r1, #8
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 fa50 	bl	8009eb8 <USBH_Get_DevDesc>
 8009a18:	4603      	mov	r3, r0
 8009a1a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009a1c:	7bbb      	ldrb	r3, [r7, #14]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d130      	bne.n	8009a84 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2201      	movs	r2, #1
 8009a30:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	7919      	ldrb	r1, [r3, #4]
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009a46:	b292      	uxth	r2, r2
 8009a48:	9202      	str	r2, [sp, #8]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	9201      	str	r2, [sp, #4]
 8009a4e:	9300      	str	r3, [sp, #0]
 8009a50:	4603      	mov	r3, r0
 8009a52:	2280      	movs	r2, #128	; 0x80
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f001 f865 	bl	800ab24 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	7959      	ldrb	r1, [r3, #5]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009a6a:	687a      	ldr	r2, [r7, #4]
 8009a6c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009a6e:	b292      	uxth	r2, r2
 8009a70:	9202      	str	r2, [sp, #8]
 8009a72:	2200      	movs	r2, #0
 8009a74:	9201      	str	r2, [sp, #4]
 8009a76:	9300      	str	r3, [sp, #0]
 8009a78:	4603      	mov	r3, r0
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f001 f851 	bl	800ab24 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009a82:	e175      	b.n	8009d70 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009a84:	7bbb      	ldrb	r3, [r7, #14]
 8009a86:	2b03      	cmp	r3, #3
 8009a88:	f040 8172 	bne.w	8009d70 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009a92:	3301      	adds	r3, #1
 8009a94:	b2da      	uxtb	r2, r3
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009aa2:	2b03      	cmp	r3, #3
 8009aa4:	d903      	bls.n	8009aae <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	220d      	movs	r2, #13
 8009aaa:	701a      	strb	r2, [r3, #0]
      break;
 8009aac:	e160      	b.n	8009d70 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	795b      	ldrb	r3, [r3, #5]
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f001 f885 	bl	800abc4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	791b      	ldrb	r3, [r3, #4]
 8009abe:	4619      	mov	r1, r3
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f001 f87f 	bl	800abc4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	701a      	strb	r2, [r3, #0]
      break;
 8009acc:	e150      	b.n	8009d70 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009ace:	2112      	movs	r1, #18
 8009ad0:	6878      	ldr	r0, [r7, #4]
 8009ad2:	f000 f9f1 	bl	8009eb8 <USBH_Get_DevDesc>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009ada:	7bbb      	ldrb	r3, [r7, #14]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d103      	bne.n	8009ae8 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2202      	movs	r2, #2
 8009ae4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009ae6:	e145      	b.n	8009d74 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009ae8:	7bbb      	ldrb	r3, [r7, #14]
 8009aea:	2b03      	cmp	r3, #3
 8009aec:	f040 8142 	bne.w	8009d74 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009af6:	3301      	adds	r3, #1
 8009af8:	b2da      	uxtb	r2, r3
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009b06:	2b03      	cmp	r3, #3
 8009b08:	d903      	bls.n	8009b12 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	220d      	movs	r2, #13
 8009b0e:	701a      	strb	r2, [r3, #0]
      break;
 8009b10:	e130      	b.n	8009d74 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	795b      	ldrb	r3, [r3, #5]
 8009b16:	4619      	mov	r1, r3
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f001 f853 	bl	800abc4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	791b      	ldrb	r3, [r3, #4]
 8009b22:	4619      	mov	r1, r3
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f001 f84d 	bl	800abc4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2200      	movs	r2, #0
 8009b34:	701a      	strb	r2, [r3, #0]
      break;
 8009b36:	e11d      	b.n	8009d74 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009b38:	2101      	movs	r1, #1
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f000 fa68 	bl	800a010 <USBH_SetAddress>
 8009b40:	4603      	mov	r3, r0
 8009b42:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009b44:	7bbb      	ldrb	r3, [r7, #14]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d132      	bne.n	8009bb0 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8009b4a:	2002      	movs	r0, #2
 8009b4c:	f001 fb36 	bl	800b1bc <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2201      	movs	r2, #1
 8009b54:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2203      	movs	r2, #3
 8009b5c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	7919      	ldrb	r1, [r3, #4]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009b6e:	687a      	ldr	r2, [r7, #4]
 8009b70:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009b72:	b292      	uxth	r2, r2
 8009b74:	9202      	str	r2, [sp, #8]
 8009b76:	2200      	movs	r2, #0
 8009b78:	9201      	str	r2, [sp, #4]
 8009b7a:	9300      	str	r3, [sp, #0]
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	2280      	movs	r2, #128	; 0x80
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	f000 ffcf 	bl	800ab24 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	7959      	ldrb	r1, [r3, #5]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009b96:	687a      	ldr	r2, [r7, #4]
 8009b98:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009b9a:	b292      	uxth	r2, r2
 8009b9c:	9202      	str	r2, [sp, #8]
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	9201      	str	r2, [sp, #4]
 8009ba2:	9300      	str	r3, [sp, #0]
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f000 ffbb 	bl	800ab24 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009bae:	e0e3      	b.n	8009d78 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009bb0:	7bbb      	ldrb	r3, [r7, #14]
 8009bb2:	2b03      	cmp	r3, #3
 8009bb4:	f040 80e0 	bne.w	8009d78 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	220d      	movs	r2, #13
 8009bbc:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	705a      	strb	r2, [r3, #1]
      break;
 8009bc4:	e0d8      	b.n	8009d78 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009bc6:	2109      	movs	r1, #9
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f000 f99d 	bl	8009f08 <USBH_Get_CfgDesc>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009bd2:	7bbb      	ldrb	r3, [r7, #14]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d103      	bne.n	8009be0 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2204      	movs	r2, #4
 8009bdc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009bde:	e0cd      	b.n	8009d7c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009be0:	7bbb      	ldrb	r3, [r7, #14]
 8009be2:	2b03      	cmp	r3, #3
 8009be4:	f040 80ca 	bne.w	8009d7c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009bee:	3301      	adds	r3, #1
 8009bf0:	b2da      	uxtb	r2, r3
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009bfe:	2b03      	cmp	r3, #3
 8009c00:	d903      	bls.n	8009c0a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	220d      	movs	r2, #13
 8009c06:	701a      	strb	r2, [r3, #0]
      break;
 8009c08:	e0b8      	b.n	8009d7c <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	795b      	ldrb	r3, [r3, #5]
 8009c0e:	4619      	mov	r1, r3
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 ffd7 	bl	800abc4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	791b      	ldrb	r3, [r3, #4]
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f000 ffd1 	bl	800abc4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2200      	movs	r2, #0
 8009c26:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	701a      	strb	r2, [r3, #0]
      break;
 8009c2e:	e0a5      	b.n	8009d7c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 8009c36:	4619      	mov	r1, r3
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f965 	bl	8009f08 <USBH_Get_CfgDesc>
 8009c3e:	4603      	mov	r3, r0
 8009c40:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009c42:	7bbb      	ldrb	r3, [r7, #14]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d103      	bne.n	8009c50 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2205      	movs	r2, #5
 8009c4c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009c4e:	e097      	b.n	8009d80 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009c50:	7bbb      	ldrb	r3, [r7, #14]
 8009c52:	2b03      	cmp	r3, #3
 8009c54:	f040 8094 	bne.w	8009d80 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009c5e:	3301      	adds	r3, #1
 8009c60:	b2da      	uxtb	r2, r3
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009c6e:	2b03      	cmp	r3, #3
 8009c70:	d903      	bls.n	8009c7a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	220d      	movs	r2, #13
 8009c76:	701a      	strb	r2, [r3, #0]
      break;
 8009c78:	e082      	b.n	8009d80 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	795b      	ldrb	r3, [r3, #5]
 8009c7e:	4619      	mov	r1, r3
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f000 ff9f 	bl	800abc4 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	791b      	ldrb	r3, [r3, #4]
 8009c8a:	4619      	mov	r1, r3
 8009c8c:	6878      	ldr	r0, [r7, #4]
 8009c8e:	f000 ff99 	bl	800abc4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2200      	movs	r2, #0
 8009c96:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	701a      	strb	r2, [r3, #0]
      break;
 8009c9e:	e06f      	b.n	8009d80 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d019      	beq.n	8009cde <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8009cb6:	23ff      	movs	r3, #255	; 0xff
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f000 f949 	bl	8009f50 <USBH_Get_StringDesc>
 8009cbe:	4603      	mov	r3, r0
 8009cc0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009cc2:	7bbb      	ldrb	r3, [r7, #14]
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d103      	bne.n	8009cd0 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2206      	movs	r2, #6
 8009ccc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009cce:	e059      	b.n	8009d84 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009cd0:	7bbb      	ldrb	r3, [r7, #14]
 8009cd2:	2b03      	cmp	r3, #3
 8009cd4:	d156      	bne.n	8009d84 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2206      	movs	r2, #6
 8009cda:	705a      	strb	r2, [r3, #1]
      break;
 8009cdc:	e052      	b.n	8009d84 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2206      	movs	r2, #6
 8009ce2:	705a      	strb	r2, [r3, #1]
      break;
 8009ce4:	e04e      	b.n	8009d84 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d019      	beq.n	8009d24 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8009cfc:	23ff      	movs	r3, #255	; 0xff
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 f926 	bl	8009f50 <USBH_Get_StringDesc>
 8009d04:	4603      	mov	r3, r0
 8009d06:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009d08:	7bbb      	ldrb	r3, [r7, #14]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d103      	bne.n	8009d16 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2207      	movs	r2, #7
 8009d12:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009d14:	e038      	b.n	8009d88 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009d16:	7bbb      	ldrb	r3, [r7, #14]
 8009d18:	2b03      	cmp	r3, #3
 8009d1a:	d135      	bne.n	8009d88 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2207      	movs	r2, #7
 8009d20:	705a      	strb	r2, [r3, #1]
      break;
 8009d22:	e031      	b.n	8009d88 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2207      	movs	r2, #7
 8009d28:	705a      	strb	r2, [r3, #1]
      break;
 8009d2a:	e02d      	b.n	8009d88 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d017      	beq.n	8009d66 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8009d42:	23ff      	movs	r3, #255	; 0xff
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 f903 	bl	8009f50 <USBH_Get_StringDesc>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8009d4e:	7bbb      	ldrb	r3, [r7, #14]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d102      	bne.n	8009d5a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8009d54:	2300      	movs	r3, #0
 8009d56:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8009d58:	e018      	b.n	8009d8c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009d5a:	7bbb      	ldrb	r3, [r7, #14]
 8009d5c:	2b03      	cmp	r3, #3
 8009d5e:	d115      	bne.n	8009d8c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8009d60:	2300      	movs	r3, #0
 8009d62:	73fb      	strb	r3, [r7, #15]
      break;
 8009d64:	e012      	b.n	8009d8c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8009d66:	2300      	movs	r3, #0
 8009d68:	73fb      	strb	r3, [r7, #15]
      break;
 8009d6a:	e00f      	b.n	8009d8c <USBH_HandleEnum+0x3bc>

    default:
      break;
 8009d6c:	bf00      	nop
 8009d6e:	e00e      	b.n	8009d8e <USBH_HandleEnum+0x3be>
      break;
 8009d70:	bf00      	nop
 8009d72:	e00c      	b.n	8009d8e <USBH_HandleEnum+0x3be>
      break;
 8009d74:	bf00      	nop
 8009d76:	e00a      	b.n	8009d8e <USBH_HandleEnum+0x3be>
      break;
 8009d78:	bf00      	nop
 8009d7a:	e008      	b.n	8009d8e <USBH_HandleEnum+0x3be>
      break;
 8009d7c:	bf00      	nop
 8009d7e:	e006      	b.n	8009d8e <USBH_HandleEnum+0x3be>
      break;
 8009d80:	bf00      	nop
 8009d82:	e004      	b.n	8009d8e <USBH_HandleEnum+0x3be>
      break;
 8009d84:	bf00      	nop
 8009d86:	e002      	b.n	8009d8e <USBH_HandleEnum+0x3be>
      break;
 8009d88:	bf00      	nop
 8009d8a:	e000      	b.n	8009d8e <USBH_HandleEnum+0x3be>
      break;
 8009d8c:	bf00      	nop
  }
  return Status;
 8009d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3710      	adds	r7, #16
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8009d98:	b480      	push	{r7}
 8009d9a:	b083      	sub	sp, #12
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
 8009da0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	683a      	ldr	r2, [r7, #0]
 8009da6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8009daa:	bf00      	nop
 8009dac:	370c      	adds	r7, #12
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr

08009db6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8009db6:	b580      	push	{r7, lr}
 8009db8:	b082      	sub	sp, #8
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8009dc4:	1c5a      	adds	r2, r3, #1
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f000 f804 	bl	8009dda <USBH_HandleSof>
}
 8009dd2:	bf00      	nop
 8009dd4:	3708      	adds	r7, #8
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bd80      	pop	{r7, pc}

08009dda <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8009dda:	b580      	push	{r7, lr}
 8009ddc:	b082      	sub	sp, #8
 8009dde:	af00      	add	r7, sp, #0
 8009de0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	781b      	ldrb	r3, [r3, #0]
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	2b0b      	cmp	r3, #11
 8009dea:	d10a      	bne.n	8009e02 <USBH_HandleSof+0x28>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d005      	beq.n	8009e02 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009dfc:	699b      	ldr	r3, [r3, #24]
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	4798      	blx	r3
  }
}
 8009e02:	bf00      	nop
 8009e04:	3708      	adds	r7, #8
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}

08009e0a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009e0a:	b480      	push	{r7}
 8009e0c:	b083      	sub	sp, #12
 8009e0e:	af00      	add	r7, sp, #0
 8009e10:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2201      	movs	r2, #1
 8009e16:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8009e1a:	bf00      	nop
}
 8009e1c:	370c      	adds	r7, #12
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e24:	4770      	bx	lr

08009e26 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009e26:	b480      	push	{r7}
 8009e28:	b083      	sub	sp, #12
 8009e2a:	af00      	add	r7, sp, #0
 8009e2c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2200      	movs	r2, #0
 8009e32:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8009e36:	bf00      	nop
}
 8009e38:	370c      	adds	r7, #12
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr

08009e42 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009e42:	b480      	push	{r7}
 8009e44:	b083      	sub	sp, #12
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2201      	movs	r2, #1
 8009e4e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2200      	movs	r2, #0
 8009e56:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009e62:	2300      	movs	r3, #0
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	370c      	adds	r7, #12
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr

08009e70 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2200      	movs	r2, #0
 8009e84:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f001 f84a 	bl	800af2a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	791b      	ldrb	r3, [r3, #4]
 8009e9a:	4619      	mov	r1, r3
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 fe91 	bl	800abc4 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	795b      	ldrb	r3, [r3, #5]
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f000 fe8b 	bl	800abc4 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8009eae:	2300      	movs	r3, #0
}
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	3708      	adds	r7, #8
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	bd80      	pop	{r7, pc}

08009eb8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b086      	sub	sp, #24
 8009ebc:	af02      	add	r7, sp, #8
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8009eca:	78fb      	ldrb	r3, [r7, #3]
 8009ecc:	b29b      	uxth	r3, r3
 8009ece:	9300      	str	r3, [sp, #0]
 8009ed0:	4613      	mov	r3, r2
 8009ed2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009ed6:	2100      	movs	r1, #0
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 f864 	bl	8009fa6 <USBH_GetDescriptor>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8009ee2:	7bfb      	ldrb	r3, [r7, #15]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d10a      	bne.n	8009efe <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f203 3026 	addw	r0, r3, #806	; 0x326
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009ef4:	78fa      	ldrb	r2, [r7, #3]
 8009ef6:	b292      	uxth	r2, r2
 8009ef8:	4619      	mov	r1, r3
 8009efa:	f000 f918 	bl	800a12e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8009efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3710      	adds	r7, #16
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}

08009f08 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b086      	sub	sp, #24
 8009f0c:	af02      	add	r7, sp, #8
 8009f0e:	6078      	str	r0, [r7, #4]
 8009f10:	460b      	mov	r3, r1
 8009f12:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	331c      	adds	r3, #28
 8009f18:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009f1a:	887b      	ldrh	r3, [r7, #2]
 8009f1c:	9300      	str	r3, [sp, #0]
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009f24:	2100      	movs	r1, #0
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f000 f83d 	bl	8009fa6 <USBH_GetDescriptor>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009f30:	7bfb      	ldrb	r3, [r7, #15]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d107      	bne.n	8009f46 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8009f36:	887b      	ldrh	r3, [r7, #2]
 8009f38:	461a      	mov	r2, r3
 8009f3a:	68b9      	ldr	r1, [r7, #8]
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	f000 f987 	bl	800a250 <USBH_ParseCfgDesc>
 8009f42:	4603      	mov	r3, r0
 8009f44:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3710      	adds	r7, #16
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}

08009f50 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b088      	sub	sp, #32
 8009f54:	af02      	add	r7, sp, #8
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	607a      	str	r2, [r7, #4]
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	460b      	mov	r3, r1
 8009f5e:	72fb      	strb	r3, [r7, #11]
 8009f60:	4613      	mov	r3, r2
 8009f62:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8009f64:	7afb      	ldrb	r3, [r7, #11]
 8009f66:	b29b      	uxth	r3, r3
 8009f68:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8009f6c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8009f74:	893b      	ldrh	r3, [r7, #8]
 8009f76:	9300      	str	r3, [sp, #0]
 8009f78:	460b      	mov	r3, r1
 8009f7a:	2100      	movs	r1, #0
 8009f7c:	68f8      	ldr	r0, [r7, #12]
 8009f7e:	f000 f812 	bl	8009fa6 <USBH_GetDescriptor>
 8009f82:	4603      	mov	r3, r0
 8009f84:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009f86:	7dfb      	ldrb	r3, [r7, #23]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d107      	bne.n	8009f9c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009f92:	893a      	ldrh	r2, [r7, #8]
 8009f94:	6879      	ldr	r1, [r7, #4]
 8009f96:	4618      	mov	r0, r3
 8009f98:	f000 fb24 	bl	800a5e4 <USBH_ParseStringDesc>
  }

  return status;
 8009f9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	3718      	adds	r7, #24
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}

08009fa6 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b084      	sub	sp, #16
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	60f8      	str	r0, [r7, #12]
 8009fae:	607b      	str	r3, [r7, #4]
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	72fb      	strb	r3, [r7, #11]
 8009fb4:	4613      	mov	r3, r2
 8009fb6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	789b      	ldrb	r3, [r3, #2]
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d11c      	bne.n	8009ffa <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009fc0:	7afb      	ldrb	r3, [r7, #11]
 8009fc2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009fc6:	b2da      	uxtb	r2, r3
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2206      	movs	r2, #6
 8009fd0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	893a      	ldrh	r2, [r7, #8]
 8009fd6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009fd8:	893b      	ldrh	r3, [r7, #8]
 8009fda:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009fde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009fe2:	d104      	bne.n	8009fee <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f240 4209 	movw	r2, #1033	; 0x409
 8009fea:	829a      	strh	r2, [r3, #20]
 8009fec:	e002      	b.n	8009ff4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	8b3a      	ldrh	r2, [r7, #24]
 8009ff8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009ffa:	8b3b      	ldrh	r3, [r7, #24]
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	6879      	ldr	r1, [r7, #4]
 800a000:	68f8      	ldr	r0, [r7, #12]
 800a002:	f000 fb3d 	bl	800a680 <USBH_CtlReq>
 800a006:	4603      	mov	r3, r0
}
 800a008:	4618      	mov	r0, r3
 800a00a:	3710      	adds	r7, #16
 800a00c:	46bd      	mov	sp, r7
 800a00e:	bd80      	pop	{r7, pc}

0800a010 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b082      	sub	sp, #8
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	460b      	mov	r3, r1
 800a01a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	789b      	ldrb	r3, [r3, #2]
 800a020:	2b01      	cmp	r3, #1
 800a022:	d10f      	bne.n	800a044 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2200      	movs	r2, #0
 800a028:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2205      	movs	r2, #5
 800a02e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a030:	78fb      	ldrb	r3, [r7, #3]
 800a032:	b29a      	uxth	r2, r3
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2200      	movs	r2, #0
 800a03c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	2200      	movs	r2, #0
 800a042:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a044:	2200      	movs	r2, #0
 800a046:	2100      	movs	r1, #0
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 fb19 	bl	800a680 <USBH_CtlReq>
 800a04e:	4603      	mov	r3, r0
}
 800a050:	4618      	mov	r0, r3
 800a052:	3708      	adds	r7, #8
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}

0800a058 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b082      	sub	sp, #8
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	460b      	mov	r3, r1
 800a062:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	789b      	ldrb	r3, [r3, #2]
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d10e      	bne.n	800a08a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2200      	movs	r2, #0
 800a070:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2209      	movs	r2, #9
 800a076:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	887a      	ldrh	r2, [r7, #2]
 800a07c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	2200      	movs	r2, #0
 800a082:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a08a:	2200      	movs	r2, #0
 800a08c:	2100      	movs	r1, #0
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f000 faf6 	bl	800a680 <USBH_CtlReq>
 800a094:	4603      	mov	r3, r0
}
 800a096:	4618      	mov	r0, r3
 800a098:	3708      	adds	r7, #8
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd80      	pop	{r7, pc}

0800a09e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a09e:	b580      	push	{r7, lr}
 800a0a0:	b082      	sub	sp, #8
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	6078      	str	r0, [r7, #4]
 800a0a6:	460b      	mov	r3, r1
 800a0a8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	789b      	ldrb	r3, [r3, #2]
 800a0ae:	2b01      	cmp	r3, #1
 800a0b0:	d10f      	bne.n	800a0d2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2203      	movs	r2, #3
 800a0bc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a0be:	78fb      	ldrb	r3, [r7, #3]
 800a0c0:	b29a      	uxth	r2, r3
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2200      	movs	r2, #0
 800a0d0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	2100      	movs	r1, #0
 800a0d6:	6878      	ldr	r0, [r7, #4]
 800a0d8:	f000 fad2 	bl	800a680 <USBH_CtlReq>
 800a0dc:	4603      	mov	r3, r0
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3708      	adds	r7, #8
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}

0800a0e6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a0e6:	b580      	push	{r7, lr}
 800a0e8:	b082      	sub	sp, #8
 800a0ea:	af00      	add	r7, sp, #0
 800a0ec:	6078      	str	r0, [r7, #4]
 800a0ee:	460b      	mov	r3, r1
 800a0f0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	789b      	ldrb	r3, [r3, #2]
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d10f      	bne.n	800a11a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2202      	movs	r2, #2
 800a0fe:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2201      	movs	r2, #1
 800a104:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2200      	movs	r2, #0
 800a10a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a10c:	78fb      	ldrb	r3, [r7, #3]
 800a10e:	b29a      	uxth	r2, r3
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800a11a:	2200      	movs	r2, #0
 800a11c:	2100      	movs	r1, #0
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f000 faae 	bl	800a680 <USBH_CtlReq>
 800a124:	4603      	mov	r3, r0
}
 800a126:	4618      	mov	r0, r3
 800a128:	3708      	adds	r7, #8
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}

0800a12e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800a12e:	b480      	push	{r7}
 800a130:	b085      	sub	sp, #20
 800a132:	af00      	add	r7, sp, #0
 800a134:	60f8      	str	r0, [r7, #12]
 800a136:	60b9      	str	r1, [r7, #8]
 800a138:	4613      	mov	r3, r2
 800a13a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	781a      	ldrb	r2, [r3, #0]
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	785a      	ldrb	r2, [r3, #1]
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	3302      	adds	r3, #2
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	b29a      	uxth	r2, r3
 800a154:	68bb      	ldr	r3, [r7, #8]
 800a156:	3303      	adds	r3, #3
 800a158:	781b      	ldrb	r3, [r3, #0]
 800a15a:	b29b      	uxth	r3, r3
 800a15c:	021b      	lsls	r3, r3, #8
 800a15e:	b29b      	uxth	r3, r3
 800a160:	4313      	orrs	r3, r2
 800a162:	b29a      	uxth	r2, r3
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	791a      	ldrb	r2, [r3, #4]
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	795a      	ldrb	r2, [r3, #5]
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	799a      	ldrb	r2, [r3, #6]
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	79da      	ldrb	r2, [r3, #7]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	79db      	ldrb	r3, [r3, #7]
 800a18c:	2b20      	cmp	r3, #32
 800a18e:	dc11      	bgt.n	800a1b4 <USBH_ParseDevDesc+0x86>
 800a190:	2b08      	cmp	r3, #8
 800a192:	db16      	blt.n	800a1c2 <USBH_ParseDevDesc+0x94>
 800a194:	3b08      	subs	r3, #8
 800a196:	2201      	movs	r2, #1
 800a198:	fa02 f303 	lsl.w	r3, r2, r3
 800a19c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800a1a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	bf14      	ite	ne
 800a1a8:	2301      	movne	r3, #1
 800a1aa:	2300      	moveq	r3, #0
 800a1ac:	b2db      	uxtb	r3, r3
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d102      	bne.n	800a1b8 <USBH_ParseDevDesc+0x8a>
 800a1b2:	e006      	b.n	800a1c2 <USBH_ParseDevDesc+0x94>
 800a1b4:	2b40      	cmp	r3, #64	; 0x40
 800a1b6:	d104      	bne.n	800a1c2 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	79da      	ldrb	r2, [r3, #7]
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	71da      	strb	r2, [r3, #7]
      break;
 800a1c0:	e003      	b.n	800a1ca <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	2240      	movs	r2, #64	; 0x40
 800a1c6:	71da      	strb	r2, [r3, #7]
      break;
 800a1c8:	bf00      	nop
  }

  if (length > 8U)
 800a1ca:	88fb      	ldrh	r3, [r7, #6]
 800a1cc:	2b08      	cmp	r3, #8
 800a1ce:	d939      	bls.n	800a244 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	3308      	adds	r3, #8
 800a1d4:	781b      	ldrb	r3, [r3, #0]
 800a1d6:	b29a      	uxth	r2, r3
 800a1d8:	68bb      	ldr	r3, [r7, #8]
 800a1da:	3309      	adds	r3, #9
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	b29b      	uxth	r3, r3
 800a1e0:	021b      	lsls	r3, r3, #8
 800a1e2:	b29b      	uxth	r3, r3
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	b29a      	uxth	r2, r3
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	330a      	adds	r3, #10
 800a1f0:	781b      	ldrb	r3, [r3, #0]
 800a1f2:	b29a      	uxth	r2, r3
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	330b      	adds	r3, #11
 800a1f8:	781b      	ldrb	r3, [r3, #0]
 800a1fa:	b29b      	uxth	r3, r3
 800a1fc:	021b      	lsls	r3, r3, #8
 800a1fe:	b29b      	uxth	r3, r3
 800a200:	4313      	orrs	r3, r2
 800a202:	b29a      	uxth	r2, r3
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	330c      	adds	r3, #12
 800a20c:	781b      	ldrb	r3, [r3, #0]
 800a20e:	b29a      	uxth	r2, r3
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	330d      	adds	r3, #13
 800a214:	781b      	ldrb	r3, [r3, #0]
 800a216:	b29b      	uxth	r3, r3
 800a218:	021b      	lsls	r3, r3, #8
 800a21a:	b29b      	uxth	r3, r3
 800a21c:	4313      	orrs	r3, r2
 800a21e:	b29a      	uxth	r2, r3
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	7b9a      	ldrb	r2, [r3, #14]
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	7bda      	ldrb	r2, [r3, #15]
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	7c1a      	ldrb	r2, [r3, #16]
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	7c5a      	ldrb	r2, [r3, #17]
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	745a      	strb	r2, [r3, #17]
  }
}
 800a244:	bf00      	nop
 800a246:	3714      	adds	r7, #20
 800a248:	46bd      	mov	sp, r7
 800a24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24e:	4770      	bx	lr

0800a250 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b08c      	sub	sp, #48	; 0x30
 800a254:	af00      	add	r7, sp, #0
 800a256:	60f8      	str	r0, [r7, #12]
 800a258:	60b9      	str	r1, [r7, #8]
 800a25a:	4613      	mov	r3, r2
 800a25c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a264:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a266:	2300      	movs	r3, #0
 800a268:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a270:	2300      	movs	r3, #0
 800a272:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800a276:	2300      	movs	r3, #0
 800a278:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800a280:	68bb      	ldr	r3, [r7, #8]
 800a282:	781a      	ldrb	r2, [r3, #0]
 800a284:	6a3b      	ldr	r3, [r7, #32]
 800a286:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	785a      	ldrb	r2, [r3, #1]
 800a28c:	6a3b      	ldr	r3, [r7, #32]
 800a28e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	3302      	adds	r3, #2
 800a294:	781b      	ldrb	r3, [r3, #0]
 800a296:	b29a      	uxth	r2, r3
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	3303      	adds	r3, #3
 800a29c:	781b      	ldrb	r3, [r3, #0]
 800a29e:	b29b      	uxth	r3, r3
 800a2a0:	021b      	lsls	r3, r3, #8
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a2ac:	bf28      	it	cs
 800a2ae:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800a2b2:	b29a      	uxth	r2, r3
 800a2b4:	6a3b      	ldr	r3, [r7, #32]
 800a2b6:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	791a      	ldrb	r2, [r3, #4]
 800a2bc:	6a3b      	ldr	r3, [r7, #32]
 800a2be:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800a2c0:	68bb      	ldr	r3, [r7, #8]
 800a2c2:	795a      	ldrb	r2, [r3, #5]
 800a2c4:	6a3b      	ldr	r3, [r7, #32]
 800a2c6:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	799a      	ldrb	r2, [r3, #6]
 800a2cc:	6a3b      	ldr	r3, [r7, #32]
 800a2ce:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	79da      	ldrb	r2, [r3, #7]
 800a2d4:	6a3b      	ldr	r3, [r7, #32]
 800a2d6:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800a2d8:	68bb      	ldr	r3, [r7, #8]
 800a2da:	7a1a      	ldrb	r2, [r3, #8]
 800a2dc:	6a3b      	ldr	r3, [r7, #32]
 800a2de:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800a2e0:	6a3b      	ldr	r3, [r7, #32]
 800a2e2:	781b      	ldrb	r3, [r3, #0]
 800a2e4:	2b09      	cmp	r3, #9
 800a2e6:	d002      	beq.n	800a2ee <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a2e8:	6a3b      	ldr	r3, [r7, #32]
 800a2ea:	2209      	movs	r2, #9
 800a2ec:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a2ee:	88fb      	ldrh	r3, [r7, #6]
 800a2f0:	2b09      	cmp	r3, #9
 800a2f2:	f240 809d 	bls.w	800a430 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800a2f6:	2309      	movs	r3, #9
 800a2f8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a2fe:	e081      	b.n	800a404 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a300:	f107 0316 	add.w	r3, r7, #22
 800a304:	4619      	mov	r1, r3
 800a306:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a308:	f000 f99f 	bl	800a64a <USBH_GetNextDesc>
 800a30c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a30e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a310:	785b      	ldrb	r3, [r3, #1]
 800a312:	2b04      	cmp	r3, #4
 800a314:	d176      	bne.n	800a404 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a318:	781b      	ldrb	r3, [r3, #0]
 800a31a:	2b09      	cmp	r3, #9
 800a31c:	d002      	beq.n	800a324 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a31e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a320:	2209      	movs	r2, #9
 800a322:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a324:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a328:	221a      	movs	r2, #26
 800a32a:	fb02 f303 	mul.w	r3, r2, r3
 800a32e:	3308      	adds	r3, #8
 800a330:	6a3a      	ldr	r2, [r7, #32]
 800a332:	4413      	add	r3, r2
 800a334:	3302      	adds	r3, #2
 800a336:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a338:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a33a:	69f8      	ldr	r0, [r7, #28]
 800a33c:	f000 f87e 	bl	800a43c <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a340:	2300      	movs	r3, #0
 800a342:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a346:	2300      	movs	r3, #0
 800a348:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a34a:	e043      	b.n	800a3d4 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a34c:	f107 0316 	add.w	r3, r7, #22
 800a350:	4619      	mov	r1, r3
 800a352:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a354:	f000 f979 	bl	800a64a <USBH_GetNextDesc>
 800a358:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a35a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a35c:	785b      	ldrb	r3, [r3, #1]
 800a35e:	2b05      	cmp	r3, #5
 800a360:	d138      	bne.n	800a3d4 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800a362:	69fb      	ldr	r3, [r7, #28]
 800a364:	795b      	ldrb	r3, [r3, #5]
 800a366:	2b01      	cmp	r3, #1
 800a368:	d10f      	bne.n	800a38a <USBH_ParseCfgDesc+0x13a>
 800a36a:	69fb      	ldr	r3, [r7, #28]
 800a36c:	799b      	ldrb	r3, [r3, #6]
 800a36e:	2b02      	cmp	r3, #2
 800a370:	d10b      	bne.n	800a38a <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a372:	69fb      	ldr	r3, [r7, #28]
 800a374:	79db      	ldrb	r3, [r3, #7]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d10f      	bne.n	800a39a <USBH_ParseCfgDesc+0x14a>
 800a37a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	2b09      	cmp	r3, #9
 800a380:	d00b      	beq.n	800a39a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800a382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a384:	2209      	movs	r2, #9
 800a386:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a388:	e007      	b.n	800a39a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800a38a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a38c:	781b      	ldrb	r3, [r3, #0]
 800a38e:	2b07      	cmp	r3, #7
 800a390:	d004      	beq.n	800a39c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a394:	2207      	movs	r2, #7
 800a396:	701a      	strb	r2, [r3, #0]
 800a398:	e000      	b.n	800a39c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a39a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a39c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a3a0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a3a4:	3201      	adds	r2, #1
 800a3a6:	00d2      	lsls	r2, r2, #3
 800a3a8:	211a      	movs	r1, #26
 800a3aa:	fb01 f303 	mul.w	r3, r1, r3
 800a3ae:	4413      	add	r3, r2
 800a3b0:	3308      	adds	r3, #8
 800a3b2:	6a3a      	ldr	r2, [r7, #32]
 800a3b4:	4413      	add	r3, r2
 800a3b6:	3304      	adds	r3, #4
 800a3b8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a3ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a3bc:	69b9      	ldr	r1, [r7, #24]
 800a3be:	68f8      	ldr	r0, [r7, #12]
 800a3c0:	f000 f86b 	bl	800a49a <USBH_ParseEPDesc>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800a3ca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a3ce:	3301      	adds	r3, #1
 800a3d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a3d4:	69fb      	ldr	r3, [r7, #28]
 800a3d6:	791b      	ldrb	r3, [r3, #4]
 800a3d8:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d204      	bcs.n	800a3ea <USBH_ParseCfgDesc+0x19a>
 800a3e0:	6a3b      	ldr	r3, [r7, #32]
 800a3e2:	885a      	ldrh	r2, [r3, #2]
 800a3e4:	8afb      	ldrh	r3, [r7, #22]
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d8b0      	bhi.n	800a34c <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a3ea:	69fb      	ldr	r3, [r7, #28]
 800a3ec:	791b      	ldrb	r3, [r3, #4]
 800a3ee:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d201      	bcs.n	800a3fa <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800a3f6:	2303      	movs	r3, #3
 800a3f8:	e01c      	b.n	800a434 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800a3fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a3fe:	3301      	adds	r3, #1
 800a400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a404:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a408:	2b01      	cmp	r3, #1
 800a40a:	d805      	bhi.n	800a418 <USBH_ParseCfgDesc+0x1c8>
 800a40c:	6a3b      	ldr	r3, [r7, #32]
 800a40e:	885a      	ldrh	r2, [r3, #2]
 800a410:	8afb      	ldrh	r3, [r7, #22]
 800a412:	429a      	cmp	r2, r3
 800a414:	f63f af74 	bhi.w	800a300 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a418:	6a3b      	ldr	r3, [r7, #32]
 800a41a:	791b      	ldrb	r3, [r3, #4]
 800a41c:	2b02      	cmp	r3, #2
 800a41e:	bf28      	it	cs
 800a420:	2302      	movcs	r3, #2
 800a422:	b2db      	uxtb	r3, r3
 800a424:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a428:	429a      	cmp	r2, r3
 800a42a:	d201      	bcs.n	800a430 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800a42c:	2303      	movs	r3, #3
 800a42e:	e001      	b.n	800a434 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800a430:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a434:	4618      	mov	r0, r3
 800a436:	3730      	adds	r7, #48	; 0x30
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}

0800a43c <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a43c:	b480      	push	{r7}
 800a43e:	b083      	sub	sp, #12
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
 800a444:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	781a      	ldrb	r2, [r3, #0]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	785a      	ldrb	r2, [r3, #1]
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	789a      	ldrb	r2, [r3, #2]
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	78da      	ldrb	r2, [r3, #3]
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	791a      	ldrb	r2, [r3, #4]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a46e:	683b      	ldr	r3, [r7, #0]
 800a470:	795a      	ldrb	r2, [r3, #5]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	799a      	ldrb	r2, [r3, #6]
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	79da      	ldrb	r2, [r3, #7]
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	7a1a      	ldrb	r2, [r3, #8]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	721a      	strb	r2, [r3, #8]
}
 800a48e:	bf00      	nop
 800a490:	370c      	adds	r7, #12
 800a492:	46bd      	mov	sp, r7
 800a494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a498:	4770      	bx	lr

0800a49a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800a49a:	b480      	push	{r7}
 800a49c:	b087      	sub	sp, #28
 800a49e:	af00      	add	r7, sp, #0
 800a4a0:	60f8      	str	r0, [r7, #12]
 800a4a2:	60b9      	str	r1, [r7, #8]
 800a4a4:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	781a      	ldrb	r2, [r3, #0]
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	785a      	ldrb	r2, [r3, #1]
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	789a      	ldrb	r2, [r3, #2]
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	78da      	ldrb	r2, [r3, #3]
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	3304      	adds	r3, #4
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	b29a      	uxth	r2, r3
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	3305      	adds	r3, #5
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	b29b      	uxth	r3, r3
 800a4da:	021b      	lsls	r3, r3, #8
 800a4dc:	b29b      	uxth	r3, r3
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	b29a      	uxth	r2, r3
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	799a      	ldrb	r2, [r3, #6]
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	889b      	ldrh	r3, [r3, #4]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d102      	bne.n	800a4fc <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800a4f6:	2303      	movs	r3, #3
 800a4f8:	75fb      	strb	r3, [r7, #23]
 800a4fa:	e033      	b.n	800a564 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	889b      	ldrh	r3, [r3, #4]
 800a500:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a504:	f023 0307 	bic.w	r3, r3, #7
 800a508:	b29a      	uxth	r2, r3
 800a50a:	68bb      	ldr	r3, [r7, #8]
 800a50c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	889b      	ldrh	r3, [r3, #4]
 800a512:	b21a      	sxth	r2, r3
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	3304      	adds	r3, #4
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	b299      	uxth	r1, r3
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	3305      	adds	r3, #5
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	b29b      	uxth	r3, r3
 800a524:	021b      	lsls	r3, r3, #8
 800a526:	b29b      	uxth	r3, r3
 800a528:	430b      	orrs	r3, r1
 800a52a:	b29b      	uxth	r3, r3
 800a52c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a530:	2b00      	cmp	r3, #0
 800a532:	d110      	bne.n	800a556 <USBH_ParseEPDesc+0xbc>
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	3304      	adds	r3, #4
 800a538:	781b      	ldrb	r3, [r3, #0]
 800a53a:	b299      	uxth	r1, r3
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	3305      	adds	r3, #5
 800a540:	781b      	ldrb	r3, [r3, #0]
 800a542:	b29b      	uxth	r3, r3
 800a544:	021b      	lsls	r3, r3, #8
 800a546:	b29b      	uxth	r3, r3
 800a548:	430b      	orrs	r3, r1
 800a54a:	b29b      	uxth	r3, r3
 800a54c:	b21b      	sxth	r3, r3
 800a54e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a552:	b21b      	sxth	r3, r3
 800a554:	e001      	b.n	800a55a <USBH_ParseEPDesc+0xc0>
 800a556:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a55a:	4313      	orrs	r3, r2
 800a55c:	b21b      	sxth	r3, r3
 800a55e:	b29a      	uxth	r2, r3
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d116      	bne.n	800a59c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a56e:	68bb      	ldr	r3, [r7, #8]
 800a570:	78db      	ldrb	r3, [r3, #3]
 800a572:	f003 0303 	and.w	r3, r3, #3
 800a576:	2b01      	cmp	r3, #1
 800a578:	d005      	beq.n	800a586 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a57a:	68bb      	ldr	r3, [r7, #8]
 800a57c:	78db      	ldrb	r3, [r3, #3]
 800a57e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a582:	2b03      	cmp	r3, #3
 800a584:	d127      	bne.n	800a5d6 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a586:	68bb      	ldr	r3, [r7, #8]
 800a588:	799b      	ldrb	r3, [r3, #6]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d003      	beq.n	800a596 <USBH_ParseEPDesc+0xfc>
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	799b      	ldrb	r3, [r3, #6]
 800a592:	2b10      	cmp	r3, #16
 800a594:	d91f      	bls.n	800a5d6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a596:	2303      	movs	r3, #3
 800a598:	75fb      	strb	r3, [r7, #23]
 800a59a:	e01c      	b.n	800a5d6 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	78db      	ldrb	r3, [r3, #3]
 800a5a0:	f003 0303 	and.w	r3, r3, #3
 800a5a4:	2b01      	cmp	r3, #1
 800a5a6:	d10a      	bne.n	800a5be <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	799b      	ldrb	r3, [r3, #6]
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d003      	beq.n	800a5b8 <USBH_ParseEPDesc+0x11e>
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	799b      	ldrb	r3, [r3, #6]
 800a5b4:	2b10      	cmp	r3, #16
 800a5b6:	d90e      	bls.n	800a5d6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a5b8:	2303      	movs	r3, #3
 800a5ba:	75fb      	strb	r3, [r7, #23]
 800a5bc:	e00b      	b.n	800a5d6 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a5be:	68bb      	ldr	r3, [r7, #8]
 800a5c0:	78db      	ldrb	r3, [r3, #3]
 800a5c2:	f003 0303 	and.w	r3, r3, #3
 800a5c6:	2b03      	cmp	r3, #3
 800a5c8:	d105      	bne.n	800a5d6 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	799b      	ldrb	r3, [r3, #6]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d101      	bne.n	800a5d6 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a5d2:	2303      	movs	r3, #3
 800a5d4:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800a5d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	371c      	adds	r7, #28
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr

0800a5e4 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b087      	sub	sp, #28
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	60f8      	str	r0, [r7, #12]
 800a5ec:	60b9      	str	r1, [r7, #8]
 800a5ee:	4613      	mov	r3, r2
 800a5f0:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	3301      	adds	r3, #1
 800a5f6:	781b      	ldrb	r3, [r3, #0]
 800a5f8:	2b03      	cmp	r3, #3
 800a5fa:	d120      	bne.n	800a63e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	781b      	ldrb	r3, [r3, #0]
 800a600:	1e9a      	subs	r2, r3, #2
 800a602:	88fb      	ldrh	r3, [r7, #6]
 800a604:	4293      	cmp	r3, r2
 800a606:	bf28      	it	cs
 800a608:	4613      	movcs	r3, r2
 800a60a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	3302      	adds	r3, #2
 800a610:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800a612:	2300      	movs	r3, #0
 800a614:	82fb      	strh	r3, [r7, #22]
 800a616:	e00b      	b.n	800a630 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800a618:	8afb      	ldrh	r3, [r7, #22]
 800a61a:	68fa      	ldr	r2, [r7, #12]
 800a61c:	4413      	add	r3, r2
 800a61e:	781a      	ldrb	r2, [r3, #0]
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	701a      	strb	r2, [r3, #0]
      pdest++;
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	3301      	adds	r3, #1
 800a628:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800a62a:	8afb      	ldrh	r3, [r7, #22]
 800a62c:	3302      	adds	r3, #2
 800a62e:	82fb      	strh	r3, [r7, #22]
 800a630:	8afa      	ldrh	r2, [r7, #22]
 800a632:	8abb      	ldrh	r3, [r7, #20]
 800a634:	429a      	cmp	r2, r3
 800a636:	d3ef      	bcc.n	800a618 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	2200      	movs	r2, #0
 800a63c:	701a      	strb	r2, [r3, #0]
  }
}
 800a63e:	bf00      	nop
 800a640:	371c      	adds	r7, #28
 800a642:	46bd      	mov	sp, r7
 800a644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a648:	4770      	bx	lr

0800a64a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800a64a:	b480      	push	{r7}
 800a64c:	b085      	sub	sp, #20
 800a64e:	af00      	add	r7, sp, #0
 800a650:	6078      	str	r0, [r7, #4]
 800a652:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	881a      	ldrh	r2, [r3, #0]
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	781b      	ldrb	r3, [r3, #0]
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	4413      	add	r3, r2
 800a660:	b29a      	uxth	r2, r3
 800a662:	683b      	ldr	r3, [r7, #0]
 800a664:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	781b      	ldrb	r3, [r3, #0]
 800a66a:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	4413      	add	r3, r2
 800a670:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a672:	68fb      	ldr	r3, [r7, #12]
}
 800a674:	4618      	mov	r0, r3
 800a676:	3714      	adds	r7, #20
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr

0800a680 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b086      	sub	sp, #24
 800a684:	af00      	add	r7, sp, #0
 800a686:	60f8      	str	r0, [r7, #12]
 800a688:	60b9      	str	r1, [r7, #8]
 800a68a:	4613      	mov	r3, r2
 800a68c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800a68e:	2301      	movs	r3, #1
 800a690:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	789b      	ldrb	r3, [r3, #2]
 800a696:	2b01      	cmp	r3, #1
 800a698:	d002      	beq.n	800a6a0 <USBH_CtlReq+0x20>
 800a69a:	2b02      	cmp	r3, #2
 800a69c:	d00f      	beq.n	800a6be <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800a69e:	e027      	b.n	800a6f0 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	68ba      	ldr	r2, [r7, #8]
 800a6a4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	88fa      	ldrh	r2, [r7, #6]
 800a6aa:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2202      	movs	r2, #2
 800a6b6:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	75fb      	strb	r3, [r7, #23]
      break;
 800a6bc:	e018      	b.n	800a6f0 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800a6be:	68f8      	ldr	r0, [r7, #12]
 800a6c0:	f000 f81c 	bl	800a6fc <USBH_HandleControl>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800a6c8:	7dfb      	ldrb	r3, [r7, #23]
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d002      	beq.n	800a6d4 <USBH_CtlReq+0x54>
 800a6ce:	7dfb      	ldrb	r3, [r7, #23]
 800a6d0:	2b03      	cmp	r3, #3
 800a6d2:	d106      	bne.n	800a6e2 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	761a      	strb	r2, [r3, #24]
      break;
 800a6e0:	e005      	b.n	800a6ee <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800a6e2:	7dfb      	ldrb	r3, [r7, #23]
 800a6e4:	2b02      	cmp	r3, #2
 800a6e6:	d102      	bne.n	800a6ee <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	709a      	strb	r2, [r3, #2]
      break;
 800a6ee:	bf00      	nop
  }
  return status;
 800a6f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3718      	adds	r7, #24
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
	...

0800a6fc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b086      	sub	sp, #24
 800a700:	af02      	add	r7, sp, #8
 800a702:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800a704:	2301      	movs	r3, #1
 800a706:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a708:	2300      	movs	r3, #0
 800a70a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	7e1b      	ldrb	r3, [r3, #24]
 800a710:	3b01      	subs	r3, #1
 800a712:	2b0a      	cmp	r3, #10
 800a714:	f200 8156 	bhi.w	800a9c4 <USBH_HandleControl+0x2c8>
 800a718:	a201      	add	r2, pc, #4	; (adr r2, 800a720 <USBH_HandleControl+0x24>)
 800a71a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a71e:	bf00      	nop
 800a720:	0800a74d 	.word	0x0800a74d
 800a724:	0800a767 	.word	0x0800a767
 800a728:	0800a7d1 	.word	0x0800a7d1
 800a72c:	0800a7f7 	.word	0x0800a7f7
 800a730:	0800a82f 	.word	0x0800a82f
 800a734:	0800a859 	.word	0x0800a859
 800a738:	0800a8ab 	.word	0x0800a8ab
 800a73c:	0800a8cd 	.word	0x0800a8cd
 800a740:	0800a909 	.word	0x0800a909
 800a744:	0800a92f 	.word	0x0800a92f
 800a748:	0800a96d 	.word	0x0800a96d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f103 0110 	add.w	r1, r3, #16
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	795b      	ldrb	r3, [r3, #5]
 800a756:	461a      	mov	r2, r3
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 f943 	bl	800a9e4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	2202      	movs	r2, #2
 800a762:	761a      	strb	r2, [r3, #24]
      break;
 800a764:	e139      	b.n	800a9da <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	795b      	ldrb	r3, [r3, #5]
 800a76a:	4619      	mov	r1, r3
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f000 fccb 	bl	800b108 <USBH_LL_GetURBState>
 800a772:	4603      	mov	r3, r0
 800a774:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800a776:	7bbb      	ldrb	r3, [r7, #14]
 800a778:	2b01      	cmp	r3, #1
 800a77a:	d11e      	bne.n	800a7ba <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	7c1b      	ldrb	r3, [r3, #16]
 800a780:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a784:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	8adb      	ldrh	r3, [r3, #22]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d00a      	beq.n	800a7a4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800a78e:	7b7b      	ldrb	r3, [r7, #13]
 800a790:	2b80      	cmp	r3, #128	; 0x80
 800a792:	d103      	bne.n	800a79c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2203      	movs	r2, #3
 800a798:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a79a:	e115      	b.n	800a9c8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2205      	movs	r2, #5
 800a7a0:	761a      	strb	r2, [r3, #24]
      break;
 800a7a2:	e111      	b.n	800a9c8 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800a7a4:	7b7b      	ldrb	r3, [r7, #13]
 800a7a6:	2b80      	cmp	r3, #128	; 0x80
 800a7a8:	d103      	bne.n	800a7b2 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2209      	movs	r2, #9
 800a7ae:	761a      	strb	r2, [r3, #24]
      break;
 800a7b0:	e10a      	b.n	800a9c8 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2207      	movs	r2, #7
 800a7b6:	761a      	strb	r2, [r3, #24]
      break;
 800a7b8:	e106      	b.n	800a9c8 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800a7ba:	7bbb      	ldrb	r3, [r7, #14]
 800a7bc:	2b04      	cmp	r3, #4
 800a7be:	d003      	beq.n	800a7c8 <USBH_HandleControl+0xcc>
 800a7c0:	7bbb      	ldrb	r3, [r7, #14]
 800a7c2:	2b02      	cmp	r3, #2
 800a7c4:	f040 8100 	bne.w	800a9c8 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	220b      	movs	r2, #11
 800a7cc:	761a      	strb	r2, [r3, #24]
      break;
 800a7ce:	e0fb      	b.n	800a9c8 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a7d6:	b29a      	uxth	r2, r3
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6899      	ldr	r1, [r3, #8]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	899a      	ldrh	r2, [r3, #12]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	791b      	ldrb	r3, [r3, #4]
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	f000 f93a 	bl	800aa62 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2204      	movs	r2, #4
 800a7f2:	761a      	strb	r2, [r3, #24]
      break;
 800a7f4:	e0f1      	b.n	800a9da <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	791b      	ldrb	r3, [r3, #4]
 800a7fa:	4619      	mov	r1, r3
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f000 fc83 	bl	800b108 <USBH_LL_GetURBState>
 800a802:	4603      	mov	r3, r0
 800a804:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800a806:	7bbb      	ldrb	r3, [r7, #14]
 800a808:	2b01      	cmp	r3, #1
 800a80a:	d102      	bne.n	800a812 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2209      	movs	r2, #9
 800a810:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800a812:	7bbb      	ldrb	r3, [r7, #14]
 800a814:	2b05      	cmp	r3, #5
 800a816:	d102      	bne.n	800a81e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800a818:	2303      	movs	r3, #3
 800a81a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a81c:	e0d6      	b.n	800a9cc <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800a81e:	7bbb      	ldrb	r3, [r7, #14]
 800a820:	2b04      	cmp	r3, #4
 800a822:	f040 80d3 	bne.w	800a9cc <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	220b      	movs	r2, #11
 800a82a:	761a      	strb	r2, [r3, #24]
      break;
 800a82c:	e0ce      	b.n	800a9cc <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6899      	ldr	r1, [r3, #8]
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	899a      	ldrh	r2, [r3, #12]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	795b      	ldrb	r3, [r3, #5]
 800a83a:	2001      	movs	r0, #1
 800a83c:	9000      	str	r0, [sp, #0]
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 f8ea 	bl	800aa18 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a84a:	b29a      	uxth	r2, r3
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2206      	movs	r2, #6
 800a854:	761a      	strb	r2, [r3, #24]
      break;
 800a856:	e0c0      	b.n	800a9da <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	795b      	ldrb	r3, [r3, #5]
 800a85c:	4619      	mov	r1, r3
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 fc52 	bl	800b108 <USBH_LL_GetURBState>
 800a864:	4603      	mov	r3, r0
 800a866:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a868:	7bbb      	ldrb	r3, [r7, #14]
 800a86a:	2b01      	cmp	r3, #1
 800a86c:	d103      	bne.n	800a876 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2207      	movs	r2, #7
 800a872:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a874:	e0ac      	b.n	800a9d0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800a876:	7bbb      	ldrb	r3, [r7, #14]
 800a878:	2b05      	cmp	r3, #5
 800a87a:	d105      	bne.n	800a888 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	220c      	movs	r2, #12
 800a880:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800a882:	2303      	movs	r3, #3
 800a884:	73fb      	strb	r3, [r7, #15]
      break;
 800a886:	e0a3      	b.n	800a9d0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a888:	7bbb      	ldrb	r3, [r7, #14]
 800a88a:	2b02      	cmp	r3, #2
 800a88c:	d103      	bne.n	800a896 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2205      	movs	r2, #5
 800a892:	761a      	strb	r2, [r3, #24]
      break;
 800a894:	e09c      	b.n	800a9d0 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800a896:	7bbb      	ldrb	r3, [r7, #14]
 800a898:	2b04      	cmp	r3, #4
 800a89a:	f040 8099 	bne.w	800a9d0 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	220b      	movs	r2, #11
 800a8a2:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800a8a4:	2302      	movs	r3, #2
 800a8a6:	73fb      	strb	r3, [r7, #15]
      break;
 800a8a8:	e092      	b.n	800a9d0 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	791b      	ldrb	r3, [r3, #4]
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	2100      	movs	r1, #0
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f000 f8d5 	bl	800aa62 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a8be:	b29a      	uxth	r2, r3
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2208      	movs	r2, #8
 800a8c8:	761a      	strb	r2, [r3, #24]

      break;
 800a8ca:	e086      	b.n	800a9da <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	791b      	ldrb	r3, [r3, #4]
 800a8d0:	4619      	mov	r1, r3
 800a8d2:	6878      	ldr	r0, [r7, #4]
 800a8d4:	f000 fc18 	bl	800b108 <USBH_LL_GetURBState>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800a8dc:	7bbb      	ldrb	r3, [r7, #14]
 800a8de:	2b01      	cmp	r3, #1
 800a8e0:	d105      	bne.n	800a8ee <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	220d      	movs	r2, #13
 800a8e6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a8ec:	e072      	b.n	800a9d4 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800a8ee:	7bbb      	ldrb	r3, [r7, #14]
 800a8f0:	2b04      	cmp	r3, #4
 800a8f2:	d103      	bne.n	800a8fc <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	220b      	movs	r2, #11
 800a8f8:	761a      	strb	r2, [r3, #24]
      break;
 800a8fa:	e06b      	b.n	800a9d4 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800a8fc:	7bbb      	ldrb	r3, [r7, #14]
 800a8fe:	2b05      	cmp	r3, #5
 800a900:	d168      	bne.n	800a9d4 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800a902:	2303      	movs	r3, #3
 800a904:	73fb      	strb	r3, [r7, #15]
      break;
 800a906:	e065      	b.n	800a9d4 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	795b      	ldrb	r3, [r3, #5]
 800a90c:	2201      	movs	r2, #1
 800a90e:	9200      	str	r2, [sp, #0]
 800a910:	2200      	movs	r2, #0
 800a912:	2100      	movs	r1, #0
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f000 f87f 	bl	800aa18 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a920:	b29a      	uxth	r2, r3
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	220a      	movs	r2, #10
 800a92a:	761a      	strb	r2, [r3, #24]
      break;
 800a92c:	e055      	b.n	800a9da <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	795b      	ldrb	r3, [r3, #5]
 800a932:	4619      	mov	r1, r3
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 fbe7 	bl	800b108 <USBH_LL_GetURBState>
 800a93a:	4603      	mov	r3, r0
 800a93c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800a93e:	7bbb      	ldrb	r3, [r7, #14]
 800a940:	2b01      	cmp	r3, #1
 800a942:	d105      	bne.n	800a950 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800a944:	2300      	movs	r3, #0
 800a946:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	220d      	movs	r2, #13
 800a94c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800a94e:	e043      	b.n	800a9d8 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800a950:	7bbb      	ldrb	r3, [r7, #14]
 800a952:	2b02      	cmp	r3, #2
 800a954:	d103      	bne.n	800a95e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2209      	movs	r2, #9
 800a95a:	761a      	strb	r2, [r3, #24]
      break;
 800a95c:	e03c      	b.n	800a9d8 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800a95e:	7bbb      	ldrb	r3, [r7, #14]
 800a960:	2b04      	cmp	r3, #4
 800a962:	d139      	bne.n	800a9d8 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	220b      	movs	r2, #11
 800a968:	761a      	strb	r2, [r3, #24]
      break;
 800a96a:	e035      	b.n	800a9d8 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	7e5b      	ldrb	r3, [r3, #25]
 800a970:	3301      	adds	r3, #1
 800a972:	b2da      	uxtb	r2, r3
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	765a      	strb	r2, [r3, #25]
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	7e5b      	ldrb	r3, [r3, #25]
 800a97c:	2b02      	cmp	r3, #2
 800a97e:	d806      	bhi.n	800a98e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2201      	movs	r2, #1
 800a984:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	2201      	movs	r2, #1
 800a98a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800a98c:	e025      	b.n	800a9da <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a994:	2106      	movs	r1, #6
 800a996:	6878      	ldr	r0, [r7, #4]
 800a998:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2200      	movs	r2, #0
 800a99e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	795b      	ldrb	r3, [r3, #5]
 800a9a4:	4619      	mov	r1, r3
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 f90c 	bl	800abc4 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	791b      	ldrb	r3, [r3, #4]
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f000 f906 	bl	800abc4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800a9be:	2302      	movs	r3, #2
 800a9c0:	73fb      	strb	r3, [r7, #15]
      break;
 800a9c2:	e00a      	b.n	800a9da <USBH_HandleControl+0x2de>

    default:
      break;
 800a9c4:	bf00      	nop
 800a9c6:	e008      	b.n	800a9da <USBH_HandleControl+0x2de>
      break;
 800a9c8:	bf00      	nop
 800a9ca:	e006      	b.n	800a9da <USBH_HandleControl+0x2de>
      break;
 800a9cc:	bf00      	nop
 800a9ce:	e004      	b.n	800a9da <USBH_HandleControl+0x2de>
      break;
 800a9d0:	bf00      	nop
 800a9d2:	e002      	b.n	800a9da <USBH_HandleControl+0x2de>
      break;
 800a9d4:	bf00      	nop
 800a9d6:	e000      	b.n	800a9da <USBH_HandleControl+0x2de>
      break;
 800a9d8:	bf00      	nop
  }

  return status;
 800a9da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3710      	adds	r7, #16
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}

0800a9e4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b088      	sub	sp, #32
 800a9e8:	af04      	add	r7, sp, #16
 800a9ea:	60f8      	str	r0, [r7, #12]
 800a9ec:	60b9      	str	r1, [r7, #8]
 800a9ee:	4613      	mov	r3, r2
 800a9f0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800a9f2:	79f9      	ldrb	r1, [r7, #7]
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	9303      	str	r3, [sp, #12]
 800a9f8:	2308      	movs	r3, #8
 800a9fa:	9302      	str	r3, [sp, #8]
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	9301      	str	r3, [sp, #4]
 800aa00:	2300      	movs	r3, #0
 800aa02:	9300      	str	r3, [sp, #0]
 800aa04:	2300      	movs	r3, #0
 800aa06:	2200      	movs	r2, #0
 800aa08:	68f8      	ldr	r0, [r7, #12]
 800aa0a:	f000 fb4c 	bl	800b0a6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800aa0e:	2300      	movs	r3, #0
}
 800aa10:	4618      	mov	r0, r3
 800aa12:	3710      	adds	r7, #16
 800aa14:	46bd      	mov	sp, r7
 800aa16:	bd80      	pop	{r7, pc}

0800aa18 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b088      	sub	sp, #32
 800aa1c:	af04      	add	r7, sp, #16
 800aa1e:	60f8      	str	r0, [r7, #12]
 800aa20:	60b9      	str	r1, [r7, #8]
 800aa22:	4611      	mov	r1, r2
 800aa24:	461a      	mov	r2, r3
 800aa26:	460b      	mov	r3, r1
 800aa28:	80fb      	strh	r3, [r7, #6]
 800aa2a:	4613      	mov	r3, r2
 800aa2c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d001      	beq.n	800aa3c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aa3c:	7979      	ldrb	r1, [r7, #5]
 800aa3e:	7e3b      	ldrb	r3, [r7, #24]
 800aa40:	9303      	str	r3, [sp, #12]
 800aa42:	88fb      	ldrh	r3, [r7, #6]
 800aa44:	9302      	str	r3, [sp, #8]
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	9301      	str	r3, [sp, #4]
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	9300      	str	r3, [sp, #0]
 800aa4e:	2300      	movs	r3, #0
 800aa50:	2200      	movs	r2, #0
 800aa52:	68f8      	ldr	r0, [r7, #12]
 800aa54:	f000 fb27 	bl	800b0a6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800aa58:	2300      	movs	r3, #0
}
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	3710      	adds	r7, #16
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	bd80      	pop	{r7, pc}

0800aa62 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800aa62:	b580      	push	{r7, lr}
 800aa64:	b088      	sub	sp, #32
 800aa66:	af04      	add	r7, sp, #16
 800aa68:	60f8      	str	r0, [r7, #12]
 800aa6a:	60b9      	str	r1, [r7, #8]
 800aa6c:	4611      	mov	r1, r2
 800aa6e:	461a      	mov	r2, r3
 800aa70:	460b      	mov	r3, r1
 800aa72:	80fb      	strh	r3, [r7, #6]
 800aa74:	4613      	mov	r3, r2
 800aa76:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aa78:	7979      	ldrb	r1, [r7, #5]
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	9303      	str	r3, [sp, #12]
 800aa7e:	88fb      	ldrh	r3, [r7, #6]
 800aa80:	9302      	str	r3, [sp, #8]
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	9301      	str	r3, [sp, #4]
 800aa86:	2301      	movs	r3, #1
 800aa88:	9300      	str	r3, [sp, #0]
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	68f8      	ldr	r0, [r7, #12]
 800aa90:	f000 fb09 	bl	800b0a6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800aa94:	2300      	movs	r3, #0

}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3710      	adds	r7, #16
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}

0800aa9e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800aa9e:	b580      	push	{r7, lr}
 800aaa0:	b088      	sub	sp, #32
 800aaa2:	af04      	add	r7, sp, #16
 800aaa4:	60f8      	str	r0, [r7, #12]
 800aaa6:	60b9      	str	r1, [r7, #8]
 800aaa8:	4611      	mov	r1, r2
 800aaaa:	461a      	mov	r2, r3
 800aaac:	460b      	mov	r3, r1
 800aaae:	80fb      	strh	r3, [r7, #6]
 800aab0:	4613      	mov	r3, r2
 800aab2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d001      	beq.n	800aac2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800aabe:	2300      	movs	r3, #0
 800aac0:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aac2:	7979      	ldrb	r1, [r7, #5]
 800aac4:	7e3b      	ldrb	r3, [r7, #24]
 800aac6:	9303      	str	r3, [sp, #12]
 800aac8:	88fb      	ldrh	r3, [r7, #6]
 800aaca:	9302      	str	r3, [sp, #8]
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	9301      	str	r3, [sp, #4]
 800aad0:	2301      	movs	r3, #1
 800aad2:	9300      	str	r3, [sp, #0]
 800aad4:	2302      	movs	r3, #2
 800aad6:	2200      	movs	r2, #0
 800aad8:	68f8      	ldr	r0, [r7, #12]
 800aada:	f000 fae4 	bl	800b0a6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800aade:	2300      	movs	r3, #0
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	3710      	adds	r7, #16
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bd80      	pop	{r7, pc}

0800aae8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b088      	sub	sp, #32
 800aaec:	af04      	add	r7, sp, #16
 800aaee:	60f8      	str	r0, [r7, #12]
 800aaf0:	60b9      	str	r1, [r7, #8]
 800aaf2:	4611      	mov	r1, r2
 800aaf4:	461a      	mov	r2, r3
 800aaf6:	460b      	mov	r3, r1
 800aaf8:	80fb      	strh	r3, [r7, #6]
 800aafa:	4613      	mov	r3, r2
 800aafc:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aafe:	7979      	ldrb	r1, [r7, #5]
 800ab00:	2300      	movs	r3, #0
 800ab02:	9303      	str	r3, [sp, #12]
 800ab04:	88fb      	ldrh	r3, [r7, #6]
 800ab06:	9302      	str	r3, [sp, #8]
 800ab08:	68bb      	ldr	r3, [r7, #8]
 800ab0a:	9301      	str	r3, [sp, #4]
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	9300      	str	r3, [sp, #0]
 800ab10:	2302      	movs	r3, #2
 800ab12:	2201      	movs	r2, #1
 800ab14:	68f8      	ldr	r0, [r7, #12]
 800ab16:	f000 fac6 	bl	800b0a6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ab1a:	2300      	movs	r3, #0
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3710      	adds	r7, #16
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b086      	sub	sp, #24
 800ab28:	af04      	add	r7, sp, #16
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	4608      	mov	r0, r1
 800ab2e:	4611      	mov	r1, r2
 800ab30:	461a      	mov	r2, r3
 800ab32:	4603      	mov	r3, r0
 800ab34:	70fb      	strb	r3, [r7, #3]
 800ab36:	460b      	mov	r3, r1
 800ab38:	70bb      	strb	r3, [r7, #2]
 800ab3a:	4613      	mov	r3, r2
 800ab3c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ab3e:	7878      	ldrb	r0, [r7, #1]
 800ab40:	78ba      	ldrb	r2, [r7, #2]
 800ab42:	78f9      	ldrb	r1, [r7, #3]
 800ab44:	8b3b      	ldrh	r3, [r7, #24]
 800ab46:	9302      	str	r3, [sp, #8]
 800ab48:	7d3b      	ldrb	r3, [r7, #20]
 800ab4a:	9301      	str	r3, [sp, #4]
 800ab4c:	7c3b      	ldrb	r3, [r7, #16]
 800ab4e:	9300      	str	r3, [sp, #0]
 800ab50:	4603      	mov	r3, r0
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 fa59 	bl	800b00a <USBH_LL_OpenPipe>

  return USBH_OK;
 800ab58:	2300      	movs	r3, #0
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3708      	adds	r7, #8
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}

0800ab62 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ab62:	b580      	push	{r7, lr}
 800ab64:	b082      	sub	sp, #8
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	6078      	str	r0, [r7, #4]
 800ab6a:	460b      	mov	r3, r1
 800ab6c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ab6e:	78fb      	ldrb	r3, [r7, #3]
 800ab70:	4619      	mov	r1, r3
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f000 fa78 	bl	800b068 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ab78:	2300      	movs	r3, #0
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3708      	adds	r7, #8
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}

0800ab82 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ab82:	b580      	push	{r7, lr}
 800ab84:	b084      	sub	sp, #16
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	6078      	str	r0, [r7, #4]
 800ab8a:	460b      	mov	r3, r1
 800ab8c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ab8e:	6878      	ldr	r0, [r7, #4]
 800ab90:	f000 f836 	bl	800ac00 <USBH_GetFreePipe>
 800ab94:	4603      	mov	r3, r0
 800ab96:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ab98:	89fb      	ldrh	r3, [r7, #14]
 800ab9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d00a      	beq.n	800abb8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800aba2:	78fa      	ldrb	r2, [r7, #3]
 800aba4:	89fb      	ldrh	r3, [r7, #14]
 800aba6:	f003 030f 	and.w	r3, r3, #15
 800abaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800abae:	6879      	ldr	r1, [r7, #4]
 800abb0:	33e0      	adds	r3, #224	; 0xe0
 800abb2:	009b      	lsls	r3, r3, #2
 800abb4:	440b      	add	r3, r1
 800abb6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800abb8:	89fb      	ldrh	r3, [r7, #14]
 800abba:	b2db      	uxtb	r3, r3
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3710      	adds	r7, #16
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	460b      	mov	r3, r1
 800abce:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800abd0:	78fb      	ldrb	r3, [r7, #3]
 800abd2:	2b0f      	cmp	r3, #15
 800abd4:	d80d      	bhi.n	800abf2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800abd6:	78fb      	ldrb	r3, [r7, #3]
 800abd8:	687a      	ldr	r2, [r7, #4]
 800abda:	33e0      	adds	r3, #224	; 0xe0
 800abdc:	009b      	lsls	r3, r3, #2
 800abde:	4413      	add	r3, r2
 800abe0:	685a      	ldr	r2, [r3, #4]
 800abe2:	78fb      	ldrb	r3, [r7, #3]
 800abe4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800abe8:	6879      	ldr	r1, [r7, #4]
 800abea:	33e0      	adds	r3, #224	; 0xe0
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	440b      	add	r3, r1
 800abf0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800abf2:	2300      	movs	r3, #0
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	370c      	adds	r7, #12
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr

0800ac00 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ac00:	b480      	push	{r7}
 800ac02:	b085      	sub	sp, #20
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	73fb      	strb	r3, [r7, #15]
 800ac10:	e00f      	b.n	800ac32 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ac12:	7bfb      	ldrb	r3, [r7, #15]
 800ac14:	687a      	ldr	r2, [r7, #4]
 800ac16:	33e0      	adds	r3, #224	; 0xe0
 800ac18:	009b      	lsls	r3, r3, #2
 800ac1a:	4413      	add	r3, r2
 800ac1c:	685b      	ldr	r3, [r3, #4]
 800ac1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d102      	bne.n	800ac2c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ac26:	7bfb      	ldrb	r3, [r7, #15]
 800ac28:	b29b      	uxth	r3, r3
 800ac2a:	e007      	b.n	800ac3c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ac2c:	7bfb      	ldrb	r3, [r7, #15]
 800ac2e:	3301      	adds	r3, #1
 800ac30:	73fb      	strb	r3, [r7, #15]
 800ac32:	7bfb      	ldrb	r3, [r7, #15]
 800ac34:	2b0f      	cmp	r3, #15
 800ac36:	d9ec      	bls.n	800ac12 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ac38:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3714      	adds	r7, #20
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr

0800ac48 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	490e      	ldr	r1, [pc, #56]	; (800ac88 <MX_USB_HOST_Init+0x40>)
 800ac50:	480e      	ldr	r0, [pc, #56]	; (800ac8c <MX_USB_HOST_Init+0x44>)
 800ac52:	f7fe fba7 	bl	80093a4 <USBH_Init>
 800ac56:	4603      	mov	r3, r0
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d001      	beq.n	800ac60 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800ac5c:	f7f6 f94e 	bl	8000efc <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 800ac60:	490b      	ldr	r1, [pc, #44]	; (800ac90 <MX_USB_HOST_Init+0x48>)
 800ac62:	480a      	ldr	r0, [pc, #40]	; (800ac8c <MX_USB_HOST_Init+0x44>)
 800ac64:	f7fe fc2c 	bl	80094c0 <USBH_RegisterClass>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d001      	beq.n	800ac72 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ac6e:	f7f6 f945 	bl	8000efc <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800ac72:	4806      	ldr	r0, [pc, #24]	; (800ac8c <MX_USB_HOST_Init+0x44>)
 800ac74:	f7fe fcb0 	bl	80095d8 <USBH_Start>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d001      	beq.n	800ac82 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ac7e:	f7f6 f93d 	bl	8000efc <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ac82:	bf00      	nop
 800ac84:	bd80      	pop	{r7, pc}
 800ac86:	bf00      	nop
 800ac88:	0800aca9 	.word	0x0800aca9
 800ac8c:	200007e0 	.word	0x200007e0
 800ac90:	20000010 	.word	0x20000010

0800ac94 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 800ac98:	4802      	ldr	r0, [pc, #8]	; (800aca4 <MX_USB_HOST_Process+0x10>)
 800ac9a:	f7fe fcad 	bl	80095f8 <USBH_Process>
}
 800ac9e:	bf00      	nop
 800aca0:	bd80      	pop	{r7, pc}
 800aca2:	bf00      	nop
 800aca4:	200007e0 	.word	0x200007e0

0800aca8 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b083      	sub	sp, #12
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	460b      	mov	r3, r1
 800acb2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800acb4:	78fb      	ldrb	r3, [r7, #3]
 800acb6:	3b01      	subs	r3, #1
 800acb8:	2b04      	cmp	r3, #4
 800acba:	d819      	bhi.n	800acf0 <USBH_UserProcess+0x48>
 800acbc:	a201      	add	r2, pc, #4	; (adr r2, 800acc4 <USBH_UserProcess+0x1c>)
 800acbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acc2:	bf00      	nop
 800acc4:	0800acf1 	.word	0x0800acf1
 800acc8:	0800ace1 	.word	0x0800ace1
 800accc:	0800acf1 	.word	0x0800acf1
 800acd0:	0800ace9 	.word	0x0800ace9
 800acd4:	0800acd9 	.word	0x0800acd9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800acd8:	4b09      	ldr	r3, [pc, #36]	; (800ad00 <USBH_UserProcess+0x58>)
 800acda:	2203      	movs	r2, #3
 800acdc:	701a      	strb	r2, [r3, #0]
  break;
 800acde:	e008      	b.n	800acf2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ace0:	4b07      	ldr	r3, [pc, #28]	; (800ad00 <USBH_UserProcess+0x58>)
 800ace2:	2202      	movs	r2, #2
 800ace4:	701a      	strb	r2, [r3, #0]
  break;
 800ace6:	e004      	b.n	800acf2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ace8:	4b05      	ldr	r3, [pc, #20]	; (800ad00 <USBH_UserProcess+0x58>)
 800acea:	2201      	movs	r2, #1
 800acec:	701a      	strb	r2, [r3, #0]
  break;
 800acee:	e000      	b.n	800acf2 <USBH_UserProcess+0x4a>

  default:
  break;
 800acf0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800acf2:	bf00      	nop
 800acf4:	370c      	adds	r7, #12
 800acf6:	46bd      	mov	sp, r7
 800acf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfc:	4770      	bx	lr
 800acfe:	bf00      	nop
 800ad00:	20000bb8 	.word	0x20000bb8

0800ad04 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	b08a      	sub	sp, #40	; 0x28
 800ad08:	af00      	add	r7, sp, #0
 800ad0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ad0c:	f107 0314 	add.w	r3, r7, #20
 800ad10:	2200      	movs	r2, #0
 800ad12:	601a      	str	r2, [r3, #0]
 800ad14:	605a      	str	r2, [r3, #4]
 800ad16:	609a      	str	r2, [r3, #8]
 800ad18:	60da      	str	r2, [r3, #12]
 800ad1a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a24      	ldr	r2, [pc, #144]	; (800adb4 <HAL_HCD_MspInit+0xb0>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d141      	bne.n	800adaa <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ad26:	2300      	movs	r3, #0
 800ad28:	613b      	str	r3, [r7, #16]
 800ad2a:	4b23      	ldr	r3, [pc, #140]	; (800adb8 <HAL_HCD_MspInit+0xb4>)
 800ad2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad2e:	4a22      	ldr	r2, [pc, #136]	; (800adb8 <HAL_HCD_MspInit+0xb4>)
 800ad30:	f043 0302 	orr.w	r3, r3, #2
 800ad34:	6313      	str	r3, [r2, #48]	; 0x30
 800ad36:	4b20      	ldr	r3, [pc, #128]	; (800adb8 <HAL_HCD_MspInit+0xb4>)
 800ad38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad3a:	f003 0302 	and.w	r3, r3, #2
 800ad3e:	613b      	str	r3, [r7, #16]
 800ad40:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800ad42:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800ad46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ad48:	2302      	movs	r3, #2
 800ad4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad4c:	2300      	movs	r3, #0
 800ad4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ad50:	2300      	movs	r3, #0
 800ad52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800ad54:	230c      	movs	r3, #12
 800ad56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ad58:	f107 0314 	add.w	r3, r7, #20
 800ad5c:	4619      	mov	r1, r3
 800ad5e:	4817      	ldr	r0, [pc, #92]	; (800adbc <HAL_HCD_MspInit+0xb8>)
 800ad60:	f7f8 fabc 	bl	80032dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800ad64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ad68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800ad72:	f107 0314 	add.w	r3, r7, #20
 800ad76:	4619      	mov	r1, r3
 800ad78:	4810      	ldr	r0, [pc, #64]	; (800adbc <HAL_HCD_MspInit+0xb8>)
 800ad7a:	f7f8 faaf 	bl	80032dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800ad7e:	2300      	movs	r3, #0
 800ad80:	60fb      	str	r3, [r7, #12]
 800ad82:	4b0d      	ldr	r3, [pc, #52]	; (800adb8 <HAL_HCD_MspInit+0xb4>)
 800ad84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad86:	4a0c      	ldr	r2, [pc, #48]	; (800adb8 <HAL_HCD_MspInit+0xb4>)
 800ad88:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ad8c:	6313      	str	r3, [r2, #48]	; 0x30
 800ad8e:	4b0a      	ldr	r3, [pc, #40]	; (800adb8 <HAL_HCD_MspInit+0xb4>)
 800ad90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ad96:	60fb      	str	r3, [r7, #12]
 800ad98:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	2100      	movs	r1, #0
 800ad9e:	204d      	movs	r0, #77	; 0x4d
 800ada0:	f7f7 fd61 	bl	8002866 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800ada4:	204d      	movs	r0, #77	; 0x4d
 800ada6:	f7f7 fd7a 	bl	800289e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800adaa:	bf00      	nop
 800adac:	3728      	adds	r7, #40	; 0x28
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}
 800adb2:	bf00      	nop
 800adb4:	40040000 	.word	0x40040000
 800adb8:	40023800 	.word	0x40023800
 800adbc:	40020400 	.word	0x40020400

0800adc0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b082      	sub	sp, #8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800adce:	4618      	mov	r0, r3
 800add0:	f7fe fff1 	bl	8009db6 <USBH_LL_IncTimer>
}
 800add4:	bf00      	nop
 800add6:	3708      	adds	r7, #8
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b082      	sub	sp, #8
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800adea:	4618      	mov	r0, r3
 800adec:	f7ff f829 	bl	8009e42 <USBH_LL_Connect>
}
 800adf0:	bf00      	nop
 800adf2:	3708      	adds	r7, #8
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}

0800adf8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b082      	sub	sp, #8
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ae06:	4618      	mov	r0, r3
 800ae08:	f7ff f832 	bl	8009e70 <USBH_LL_Disconnect>
}
 800ae0c:	bf00      	nop
 800ae0e:	3708      	adds	r7, #8
 800ae10:	46bd      	mov	sp, r7
 800ae12:	bd80      	pop	{r7, pc}

0800ae14 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ae14:	b480      	push	{r7}
 800ae16:	b083      	sub	sp, #12
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
 800ae1c:	460b      	mov	r3, r1
 800ae1e:	70fb      	strb	r3, [r7, #3]
 800ae20:	4613      	mov	r3, r2
 800ae22:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ae24:	bf00      	nop
 800ae26:	370c      	adds	r7, #12
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2e:	4770      	bx	lr

0800ae30 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ae30:	b580      	push	{r7, lr}
 800ae32:	b082      	sub	sp, #8
 800ae34:	af00      	add	r7, sp, #0
 800ae36:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ae3e:	4618      	mov	r0, r3
 800ae40:	f7fe ffe3 	bl	8009e0a <USBH_LL_PortEnabled>
}
 800ae44:	bf00      	nop
 800ae46:	3708      	adds	r7, #8
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b082      	sub	sp, #8
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f7fe ffe3 	bl	8009e26 <USBH_LL_PortDisabled>
}
 800ae60:	bf00      	nop
 800ae62:	3708      	adds	r7, #8
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b082      	sub	sp, #8
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d132      	bne.n	800aee0 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800ae7a:	4a1c      	ldr	r2, [pc, #112]	; (800aeec <USBH_LL_Init+0x84>)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_HS;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	4a19      	ldr	r2, [pc, #100]	; (800aeec <USBH_LL_Init+0x84>)
 800ae86:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800ae8a:	4b18      	ldr	r3, [pc, #96]	; (800aeec <USBH_LL_Init+0x84>)
 800ae8c:	4a18      	ldr	r2, [pc, #96]	; (800aef0 <USBH_LL_Init+0x88>)
 800ae8e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 800ae90:	4b16      	ldr	r3, [pc, #88]	; (800aeec <USBH_LL_Init+0x84>)
 800ae92:	220c      	movs	r2, #12
 800ae94:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800ae96:	4b15      	ldr	r3, [pc, #84]	; (800aeec <USBH_LL_Init+0x84>)
 800ae98:	2201      	movs	r2, #1
 800ae9a:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800ae9c:	4b13      	ldr	r3, [pc, #76]	; (800aeec <USBH_LL_Init+0x84>)
 800ae9e:	2200      	movs	r2, #0
 800aea0:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800aea2:	4b12      	ldr	r3, [pc, #72]	; (800aeec <USBH_LL_Init+0x84>)
 800aea4:	2202      	movs	r2, #2
 800aea6:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800aea8:	4b10      	ldr	r3, [pc, #64]	; (800aeec <USBH_LL_Init+0x84>)
 800aeaa:	2200      	movs	r2, #0
 800aeac:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800aeae:	4b0f      	ldr	r3, [pc, #60]	; (800aeec <USBH_LL_Init+0x84>)
 800aeb0:	2200      	movs	r2, #0
 800aeb2:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800aeb4:	4b0d      	ldr	r3, [pc, #52]	; (800aeec <USBH_LL_Init+0x84>)
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800aeba:	4b0c      	ldr	r3, [pc, #48]	; (800aeec <USBH_LL_Init+0x84>)
 800aebc:	2200      	movs	r2, #0
 800aebe:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800aec0:	480a      	ldr	r0, [pc, #40]	; (800aeec <USBH_LL_Init+0x84>)
 800aec2:	f7f8 fbd0 	bl	8003666 <HAL_HCD_Init>
 800aec6:	4603      	mov	r3, r0
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d001      	beq.n	800aed0 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 800aecc:	f7f6 f816 	bl	8000efc <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800aed0:	4806      	ldr	r0, [pc, #24]	; (800aeec <USBH_LL_Init+0x84>)
 800aed2:	f7f8 ffb4 	bl	8003e3e <HAL_HCD_GetCurrentFrame>
 800aed6:	4603      	mov	r3, r0
 800aed8:	4619      	mov	r1, r3
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f7fe ff5c 	bl	8009d98 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800aee0:	2300      	movs	r3, #0
}
 800aee2:	4618      	mov	r0, r3
 800aee4:	3708      	adds	r7, #8
 800aee6:	46bd      	mov	sp, r7
 800aee8:	bd80      	pop	{r7, pc}
 800aeea:	bf00      	nop
 800aeec:	20000bbc 	.word	0x20000bbc
 800aef0:	40040000 	.word	0x40040000

0800aef4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b084      	sub	sp, #16
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aefc:	2300      	movs	r3, #0
 800aefe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af00:	2300      	movs	r3, #0
 800af02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7f8 ff21 	bl	8003d52 <HAL_HCD_Start>
 800af10:	4603      	mov	r3, r0
 800af12:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800af14:	7bfb      	ldrb	r3, [r7, #15]
 800af16:	4618      	mov	r0, r3
 800af18:	f000 f95c 	bl	800b1d4 <USBH_Get_USB_Status>
 800af1c:	4603      	mov	r3, r0
 800af1e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af20:	7bbb      	ldrb	r3, [r7, #14]
}
 800af22:	4618      	mov	r0, r3
 800af24:	3710      	adds	r7, #16
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b084      	sub	sp, #16
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af32:	2300      	movs	r3, #0
 800af34:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af36:	2300      	movs	r3, #0
 800af38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800af40:	4618      	mov	r0, r3
 800af42:	f7f8 ff29 	bl	8003d98 <HAL_HCD_Stop>
 800af46:	4603      	mov	r3, r0
 800af48:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800af4a:	7bfb      	ldrb	r3, [r7, #15]
 800af4c:	4618      	mov	r0, r3
 800af4e:	f000 f941 	bl	800b1d4 <USBH_Get_USB_Status>
 800af52:	4603      	mov	r3, r0
 800af54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af56:	7bbb      	ldrb	r3, [r7, #14]
}
 800af58:	4618      	mov	r0, r3
 800af5a:	3710      	adds	r7, #16
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}

0800af60 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b084      	sub	sp, #16
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800af68:	2301      	movs	r3, #1
 800af6a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800af72:	4618      	mov	r0, r3
 800af74:	f7f8 ff71 	bl	8003e5a <HAL_HCD_GetCurrentSpeed>
 800af78:	4603      	mov	r3, r0
 800af7a:	2b02      	cmp	r3, #2
 800af7c:	d00c      	beq.n	800af98 <USBH_LL_GetSpeed+0x38>
 800af7e:	2b02      	cmp	r3, #2
 800af80:	d80d      	bhi.n	800af9e <USBH_LL_GetSpeed+0x3e>
 800af82:	2b00      	cmp	r3, #0
 800af84:	d002      	beq.n	800af8c <USBH_LL_GetSpeed+0x2c>
 800af86:	2b01      	cmp	r3, #1
 800af88:	d003      	beq.n	800af92 <USBH_LL_GetSpeed+0x32>
 800af8a:	e008      	b.n	800af9e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800af8c:	2300      	movs	r3, #0
 800af8e:	73fb      	strb	r3, [r7, #15]
    break;
 800af90:	e008      	b.n	800afa4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800af92:	2301      	movs	r3, #1
 800af94:	73fb      	strb	r3, [r7, #15]
    break;
 800af96:	e005      	b.n	800afa4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800af98:	2302      	movs	r3, #2
 800af9a:	73fb      	strb	r3, [r7, #15]
    break;
 800af9c:	e002      	b.n	800afa4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800af9e:	2301      	movs	r3, #1
 800afa0:	73fb      	strb	r3, [r7, #15]
    break;
 800afa2:	bf00      	nop
  }
  return  speed;
 800afa4:	7bfb      	ldrb	r3, [r7, #15]
}
 800afa6:	4618      	mov	r0, r3
 800afa8:	3710      	adds	r7, #16
 800afaa:	46bd      	mov	sp, r7
 800afac:	bd80      	pop	{r7, pc}

0800afae <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800afae:	b580      	push	{r7, lr}
 800afb0:	b084      	sub	sp, #16
 800afb2:	af00      	add	r7, sp, #0
 800afb4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afb6:	2300      	movs	r3, #0
 800afb8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800afba:	2300      	movs	r3, #0
 800afbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800afc4:	4618      	mov	r0, r3
 800afc6:	f7f8 ff04 	bl	8003dd2 <HAL_HCD_ResetPort>
 800afca:	4603      	mov	r3, r0
 800afcc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800afce:	7bfb      	ldrb	r3, [r7, #15]
 800afd0:	4618      	mov	r0, r3
 800afd2:	f000 f8ff 	bl	800b1d4 <USBH_Get_USB_Status>
 800afd6:	4603      	mov	r3, r0
 800afd8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afda:	7bbb      	ldrb	r3, [r7, #14]
}
 800afdc:	4618      	mov	r0, r3
 800afde:	3710      	adds	r7, #16
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}

0800afe4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b082      	sub	sp, #8
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
 800afec:	460b      	mov	r3, r1
 800afee:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aff6:	78fa      	ldrb	r2, [r7, #3]
 800aff8:	4611      	mov	r1, r2
 800affa:	4618      	mov	r0, r3
 800affc:	f7f8 ff0b 	bl	8003e16 <HAL_HCD_HC_GetXferCount>
 800b000:	4603      	mov	r3, r0
}
 800b002:	4618      	mov	r0, r3
 800b004:	3708      	adds	r7, #8
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}

0800b00a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b00a:	b590      	push	{r4, r7, lr}
 800b00c:	b089      	sub	sp, #36	; 0x24
 800b00e:	af04      	add	r7, sp, #16
 800b010:	6078      	str	r0, [r7, #4]
 800b012:	4608      	mov	r0, r1
 800b014:	4611      	mov	r1, r2
 800b016:	461a      	mov	r2, r3
 800b018:	4603      	mov	r3, r0
 800b01a:	70fb      	strb	r3, [r7, #3]
 800b01c:	460b      	mov	r3, r1
 800b01e:	70bb      	strb	r3, [r7, #2]
 800b020:	4613      	mov	r3, r2
 800b022:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b024:	2300      	movs	r3, #0
 800b026:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b028:	2300      	movs	r3, #0
 800b02a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b032:	787c      	ldrb	r4, [r7, #1]
 800b034:	78ba      	ldrb	r2, [r7, #2]
 800b036:	78f9      	ldrb	r1, [r7, #3]
 800b038:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b03a:	9302      	str	r3, [sp, #8]
 800b03c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b040:	9301      	str	r3, [sp, #4]
 800b042:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b046:	9300      	str	r3, [sp, #0]
 800b048:	4623      	mov	r3, r4
 800b04a:	f7f8 fb6e 	bl	800372a <HAL_HCD_HC_Init>
 800b04e:	4603      	mov	r3, r0
 800b050:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b052:	7bfb      	ldrb	r3, [r7, #15]
 800b054:	4618      	mov	r0, r3
 800b056:	f000 f8bd 	bl	800b1d4 <USBH_Get_USB_Status>
 800b05a:	4603      	mov	r3, r0
 800b05c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b05e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b060:	4618      	mov	r0, r3
 800b062:	3714      	adds	r7, #20
 800b064:	46bd      	mov	sp, r7
 800b066:	bd90      	pop	{r4, r7, pc}

0800b068 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b084      	sub	sp, #16
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
 800b070:	460b      	mov	r3, r1
 800b072:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b074:	2300      	movs	r3, #0
 800b076:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b078:	2300      	movs	r3, #0
 800b07a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b082:	78fa      	ldrb	r2, [r7, #3]
 800b084:	4611      	mov	r1, r2
 800b086:	4618      	mov	r0, r3
 800b088:	f7f8 fbde 	bl	8003848 <HAL_HCD_HC_Halt>
 800b08c:	4603      	mov	r3, r0
 800b08e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b090:	7bfb      	ldrb	r3, [r7, #15]
 800b092:	4618      	mov	r0, r3
 800b094:	f000 f89e 	bl	800b1d4 <USBH_Get_USB_Status>
 800b098:	4603      	mov	r3, r0
 800b09a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b09c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	3710      	adds	r7, #16
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}

0800b0a6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b0a6:	b590      	push	{r4, r7, lr}
 800b0a8:	b089      	sub	sp, #36	; 0x24
 800b0aa:	af04      	add	r7, sp, #16
 800b0ac:	6078      	str	r0, [r7, #4]
 800b0ae:	4608      	mov	r0, r1
 800b0b0:	4611      	mov	r1, r2
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	70fb      	strb	r3, [r7, #3]
 800b0b8:	460b      	mov	r3, r1
 800b0ba:	70bb      	strb	r3, [r7, #2]
 800b0bc:	4613      	mov	r3, r2
 800b0be:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b0c4:	2300      	movs	r3, #0
 800b0c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b0ce:	787c      	ldrb	r4, [r7, #1]
 800b0d0:	78ba      	ldrb	r2, [r7, #2]
 800b0d2:	78f9      	ldrb	r1, [r7, #3]
 800b0d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b0d8:	9303      	str	r3, [sp, #12]
 800b0da:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b0dc:	9302      	str	r3, [sp, #8]
 800b0de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0e0:	9301      	str	r3, [sp, #4]
 800b0e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b0e6:	9300      	str	r3, [sp, #0]
 800b0e8:	4623      	mov	r3, r4
 800b0ea:	f7f8 fbd1 	bl	8003890 <HAL_HCD_HC_SubmitRequest>
 800b0ee:	4603      	mov	r3, r0
 800b0f0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b0f2:	7bfb      	ldrb	r3, [r7, #15]
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f000 f86d 	bl	800b1d4 <USBH_Get_USB_Status>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b0fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800b100:	4618      	mov	r0, r3
 800b102:	3714      	adds	r7, #20
 800b104:	46bd      	mov	sp, r7
 800b106:	bd90      	pop	{r4, r7, pc}

0800b108 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
 800b110:	460b      	mov	r3, r1
 800b112:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b11a:	78fa      	ldrb	r2, [r7, #3]
 800b11c:	4611      	mov	r1, r2
 800b11e:	4618      	mov	r0, r3
 800b120:	f7f8 fe65 	bl	8003dee <HAL_HCD_HC_GetURBState>
 800b124:	4603      	mov	r3, r0
}
 800b126:	4618      	mov	r0, r3
 800b128:	3708      	adds	r7, #8
 800b12a:	46bd      	mov	sp, r7
 800b12c:	bd80      	pop	{r7, pc}

0800b12e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b12e:	b580      	push	{r7, lr}
 800b130:	b082      	sub	sp, #8
 800b132:	af00      	add	r7, sp, #0
 800b134:	6078      	str	r0, [r7, #4]
 800b136:	460b      	mov	r3, r1
 800b138:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b140:	2b00      	cmp	r3, #0
 800b142:	d103      	bne.n	800b14c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 800b144:	78fb      	ldrb	r3, [r7, #3]
 800b146:	4618      	mov	r0, r3
 800b148:	f000 f870 	bl	800b22c <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b14c:	20c8      	movs	r0, #200	; 0xc8
 800b14e:	f7f7 fa97 	bl	8002680 <HAL_Delay>
  return USBH_OK;
 800b152:	2300      	movs	r3, #0
}
 800b154:	4618      	mov	r0, r3
 800b156:	3708      	adds	r7, #8
 800b158:	46bd      	mov	sp, r7
 800b15a:	bd80      	pop	{r7, pc}

0800b15c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b15c:	b480      	push	{r7}
 800b15e:	b085      	sub	sp, #20
 800b160:	af00      	add	r7, sp, #0
 800b162:	6078      	str	r0, [r7, #4]
 800b164:	460b      	mov	r3, r1
 800b166:	70fb      	strb	r3, [r7, #3]
 800b168:	4613      	mov	r3, r2
 800b16a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b172:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b174:	78fb      	ldrb	r3, [r7, #3]
 800b176:	68fa      	ldr	r2, [r7, #12]
 800b178:	212c      	movs	r1, #44	; 0x2c
 800b17a:	fb01 f303 	mul.w	r3, r1, r3
 800b17e:	4413      	add	r3, r2
 800b180:	333b      	adds	r3, #59	; 0x3b
 800b182:	781b      	ldrb	r3, [r3, #0]
 800b184:	2b00      	cmp	r3, #0
 800b186:	d009      	beq.n	800b19c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b188:	78fb      	ldrb	r3, [r7, #3]
 800b18a:	68fa      	ldr	r2, [r7, #12]
 800b18c:	212c      	movs	r1, #44	; 0x2c
 800b18e:	fb01 f303 	mul.w	r3, r1, r3
 800b192:	4413      	add	r3, r2
 800b194:	3354      	adds	r3, #84	; 0x54
 800b196:	78ba      	ldrb	r2, [r7, #2]
 800b198:	701a      	strb	r2, [r3, #0]
 800b19a:	e008      	b.n	800b1ae <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b19c:	78fb      	ldrb	r3, [r7, #3]
 800b19e:	68fa      	ldr	r2, [r7, #12]
 800b1a0:	212c      	movs	r1, #44	; 0x2c
 800b1a2:	fb01 f303 	mul.w	r3, r1, r3
 800b1a6:	4413      	add	r3, r2
 800b1a8:	3355      	adds	r3, #85	; 0x55
 800b1aa:	78ba      	ldrb	r2, [r7, #2]
 800b1ac:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b1ae:	2300      	movs	r3, #0
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3714      	adds	r7, #20
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b082      	sub	sp, #8
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f7f7 fa5b 	bl	8002680 <HAL_Delay>
}
 800b1ca:	bf00      	nop
 800b1cc:	3708      	adds	r7, #8
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}
	...

0800b1d4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b085      	sub	sp, #20
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	4603      	mov	r3, r0
 800b1dc:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b1e2:	79fb      	ldrb	r3, [r7, #7]
 800b1e4:	2b03      	cmp	r3, #3
 800b1e6:	d817      	bhi.n	800b218 <USBH_Get_USB_Status+0x44>
 800b1e8:	a201      	add	r2, pc, #4	; (adr r2, 800b1f0 <USBH_Get_USB_Status+0x1c>)
 800b1ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ee:	bf00      	nop
 800b1f0:	0800b201 	.word	0x0800b201
 800b1f4:	0800b207 	.word	0x0800b207
 800b1f8:	0800b20d 	.word	0x0800b20d
 800b1fc:	0800b213 	.word	0x0800b213
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b200:	2300      	movs	r3, #0
 800b202:	73fb      	strb	r3, [r7, #15]
    break;
 800b204:	e00b      	b.n	800b21e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b206:	2302      	movs	r3, #2
 800b208:	73fb      	strb	r3, [r7, #15]
    break;
 800b20a:	e008      	b.n	800b21e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b20c:	2301      	movs	r3, #1
 800b20e:	73fb      	strb	r3, [r7, #15]
    break;
 800b210:	e005      	b.n	800b21e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b212:	2302      	movs	r3, #2
 800b214:	73fb      	strb	r3, [r7, #15]
    break;
 800b216:	e002      	b.n	800b21e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b218:	2302      	movs	r3, #2
 800b21a:	73fb      	strb	r3, [r7, #15]
    break;
 800b21c:	bf00      	nop
  }
  return usb_status;
 800b21e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b220:	4618      	mov	r0, r3
 800b222:	3714      	adds	r7, #20
 800b224:	46bd      	mov	sp, r7
 800b226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22a:	4770      	bx	lr

0800b22c <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b084      	sub	sp, #16
 800b230:	af00      	add	r7, sp, #0
 800b232:	4603      	mov	r3, r0
 800b234:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b236:	79fb      	ldrb	r3, [r7, #7]
 800b238:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 800b23a:	79fb      	ldrb	r3, [r7, #7]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d102      	bne.n	800b246 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800b240:	2301      	movs	r3, #1
 800b242:	73fb      	strb	r3, [r7, #15]
 800b244:	e001      	b.n	800b24a <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800b246:	2300      	movs	r3, #0
 800b248:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 800b24a:	7bfb      	ldrb	r3, [r7, #15]
 800b24c:	461a      	mov	r2, r3
 800b24e:	2110      	movs	r1, #16
 800b250:	4803      	ldr	r0, [pc, #12]	; (800b260 <MX_DriverVbusHS+0x34>)
 800b252:	f7f8 f9ef 	bl	8003634 <HAL_GPIO_WritePin>
}
 800b256:	bf00      	nop
 800b258:	3710      	adds	r7, #16
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}
 800b25e:	bf00      	nop
 800b260:	40020800 	.word	0x40020800

0800b264 <__errno>:
 800b264:	4b01      	ldr	r3, [pc, #4]	; (800b26c <__errno+0x8>)
 800b266:	6818      	ldr	r0, [r3, #0]
 800b268:	4770      	bx	lr
 800b26a:	bf00      	nop
 800b26c:	20000030 	.word	0x20000030

0800b270 <__libc_init_array>:
 800b270:	b570      	push	{r4, r5, r6, lr}
 800b272:	4d0d      	ldr	r5, [pc, #52]	; (800b2a8 <__libc_init_array+0x38>)
 800b274:	4c0d      	ldr	r4, [pc, #52]	; (800b2ac <__libc_init_array+0x3c>)
 800b276:	1b64      	subs	r4, r4, r5
 800b278:	10a4      	asrs	r4, r4, #2
 800b27a:	2600      	movs	r6, #0
 800b27c:	42a6      	cmp	r6, r4
 800b27e:	d109      	bne.n	800b294 <__libc_init_array+0x24>
 800b280:	4d0b      	ldr	r5, [pc, #44]	; (800b2b0 <__libc_init_array+0x40>)
 800b282:	4c0c      	ldr	r4, [pc, #48]	; (800b2b4 <__libc_init_array+0x44>)
 800b284:	f001 f834 	bl	800c2f0 <_init>
 800b288:	1b64      	subs	r4, r4, r5
 800b28a:	10a4      	asrs	r4, r4, #2
 800b28c:	2600      	movs	r6, #0
 800b28e:	42a6      	cmp	r6, r4
 800b290:	d105      	bne.n	800b29e <__libc_init_array+0x2e>
 800b292:	bd70      	pop	{r4, r5, r6, pc}
 800b294:	f855 3b04 	ldr.w	r3, [r5], #4
 800b298:	4798      	blx	r3
 800b29a:	3601      	adds	r6, #1
 800b29c:	e7ee      	b.n	800b27c <__libc_init_array+0xc>
 800b29e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2a2:	4798      	blx	r3
 800b2a4:	3601      	adds	r6, #1
 800b2a6:	e7f2      	b.n	800b28e <__libc_init_array+0x1e>
 800b2a8:	0800cd2c 	.word	0x0800cd2c
 800b2ac:	0800cd2c 	.word	0x0800cd2c
 800b2b0:	0800cd2c 	.word	0x0800cd2c
 800b2b4:	0800cd30 	.word	0x0800cd30

0800b2b8 <malloc>:
 800b2b8:	4b02      	ldr	r3, [pc, #8]	; (800b2c4 <malloc+0xc>)
 800b2ba:	4601      	mov	r1, r0
 800b2bc:	6818      	ldr	r0, [r3, #0]
 800b2be:	f000 b87f 	b.w	800b3c0 <_malloc_r>
 800b2c2:	bf00      	nop
 800b2c4:	20000030 	.word	0x20000030

0800b2c8 <free>:
 800b2c8:	4b02      	ldr	r3, [pc, #8]	; (800b2d4 <free+0xc>)
 800b2ca:	4601      	mov	r1, r0
 800b2cc:	6818      	ldr	r0, [r3, #0]
 800b2ce:	f000 b80b 	b.w	800b2e8 <_free_r>
 800b2d2:	bf00      	nop
 800b2d4:	20000030 	.word	0x20000030

0800b2d8 <memset>:
 800b2d8:	4402      	add	r2, r0
 800b2da:	4603      	mov	r3, r0
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	d100      	bne.n	800b2e2 <memset+0xa>
 800b2e0:	4770      	bx	lr
 800b2e2:	f803 1b01 	strb.w	r1, [r3], #1
 800b2e6:	e7f9      	b.n	800b2dc <memset+0x4>

0800b2e8 <_free_r>:
 800b2e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b2ea:	2900      	cmp	r1, #0
 800b2ec:	d044      	beq.n	800b378 <_free_r+0x90>
 800b2ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2f2:	9001      	str	r0, [sp, #4]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	f1a1 0404 	sub.w	r4, r1, #4
 800b2fa:	bfb8      	it	lt
 800b2fc:	18e4      	addlt	r4, r4, r3
 800b2fe:	f000 fc51 	bl	800bba4 <__malloc_lock>
 800b302:	4a1e      	ldr	r2, [pc, #120]	; (800b37c <_free_r+0x94>)
 800b304:	9801      	ldr	r0, [sp, #4]
 800b306:	6813      	ldr	r3, [r2, #0]
 800b308:	b933      	cbnz	r3, 800b318 <_free_r+0x30>
 800b30a:	6063      	str	r3, [r4, #4]
 800b30c:	6014      	str	r4, [r2, #0]
 800b30e:	b003      	add	sp, #12
 800b310:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b314:	f000 bc4c 	b.w	800bbb0 <__malloc_unlock>
 800b318:	42a3      	cmp	r3, r4
 800b31a:	d908      	bls.n	800b32e <_free_r+0x46>
 800b31c:	6825      	ldr	r5, [r4, #0]
 800b31e:	1961      	adds	r1, r4, r5
 800b320:	428b      	cmp	r3, r1
 800b322:	bf01      	itttt	eq
 800b324:	6819      	ldreq	r1, [r3, #0]
 800b326:	685b      	ldreq	r3, [r3, #4]
 800b328:	1949      	addeq	r1, r1, r5
 800b32a:	6021      	streq	r1, [r4, #0]
 800b32c:	e7ed      	b.n	800b30a <_free_r+0x22>
 800b32e:	461a      	mov	r2, r3
 800b330:	685b      	ldr	r3, [r3, #4]
 800b332:	b10b      	cbz	r3, 800b338 <_free_r+0x50>
 800b334:	42a3      	cmp	r3, r4
 800b336:	d9fa      	bls.n	800b32e <_free_r+0x46>
 800b338:	6811      	ldr	r1, [r2, #0]
 800b33a:	1855      	adds	r5, r2, r1
 800b33c:	42a5      	cmp	r5, r4
 800b33e:	d10b      	bne.n	800b358 <_free_r+0x70>
 800b340:	6824      	ldr	r4, [r4, #0]
 800b342:	4421      	add	r1, r4
 800b344:	1854      	adds	r4, r2, r1
 800b346:	42a3      	cmp	r3, r4
 800b348:	6011      	str	r1, [r2, #0]
 800b34a:	d1e0      	bne.n	800b30e <_free_r+0x26>
 800b34c:	681c      	ldr	r4, [r3, #0]
 800b34e:	685b      	ldr	r3, [r3, #4]
 800b350:	6053      	str	r3, [r2, #4]
 800b352:	4421      	add	r1, r4
 800b354:	6011      	str	r1, [r2, #0]
 800b356:	e7da      	b.n	800b30e <_free_r+0x26>
 800b358:	d902      	bls.n	800b360 <_free_r+0x78>
 800b35a:	230c      	movs	r3, #12
 800b35c:	6003      	str	r3, [r0, #0]
 800b35e:	e7d6      	b.n	800b30e <_free_r+0x26>
 800b360:	6825      	ldr	r5, [r4, #0]
 800b362:	1961      	adds	r1, r4, r5
 800b364:	428b      	cmp	r3, r1
 800b366:	bf04      	itt	eq
 800b368:	6819      	ldreq	r1, [r3, #0]
 800b36a:	685b      	ldreq	r3, [r3, #4]
 800b36c:	6063      	str	r3, [r4, #4]
 800b36e:	bf04      	itt	eq
 800b370:	1949      	addeq	r1, r1, r5
 800b372:	6021      	streq	r1, [r4, #0]
 800b374:	6054      	str	r4, [r2, #4]
 800b376:	e7ca      	b.n	800b30e <_free_r+0x26>
 800b378:	b003      	add	sp, #12
 800b37a:	bd30      	pop	{r4, r5, pc}
 800b37c:	20000ec0 	.word	0x20000ec0

0800b380 <sbrk_aligned>:
 800b380:	b570      	push	{r4, r5, r6, lr}
 800b382:	4e0e      	ldr	r6, [pc, #56]	; (800b3bc <sbrk_aligned+0x3c>)
 800b384:	460c      	mov	r4, r1
 800b386:	6831      	ldr	r1, [r6, #0]
 800b388:	4605      	mov	r5, r0
 800b38a:	b911      	cbnz	r1, 800b392 <sbrk_aligned+0x12>
 800b38c:	f000 f91a 	bl	800b5c4 <_sbrk_r>
 800b390:	6030      	str	r0, [r6, #0]
 800b392:	4621      	mov	r1, r4
 800b394:	4628      	mov	r0, r5
 800b396:	f000 f915 	bl	800b5c4 <_sbrk_r>
 800b39a:	1c43      	adds	r3, r0, #1
 800b39c:	d00a      	beq.n	800b3b4 <sbrk_aligned+0x34>
 800b39e:	1cc4      	adds	r4, r0, #3
 800b3a0:	f024 0403 	bic.w	r4, r4, #3
 800b3a4:	42a0      	cmp	r0, r4
 800b3a6:	d007      	beq.n	800b3b8 <sbrk_aligned+0x38>
 800b3a8:	1a21      	subs	r1, r4, r0
 800b3aa:	4628      	mov	r0, r5
 800b3ac:	f000 f90a 	bl	800b5c4 <_sbrk_r>
 800b3b0:	3001      	adds	r0, #1
 800b3b2:	d101      	bne.n	800b3b8 <sbrk_aligned+0x38>
 800b3b4:	f04f 34ff 	mov.w	r4, #4294967295
 800b3b8:	4620      	mov	r0, r4
 800b3ba:	bd70      	pop	{r4, r5, r6, pc}
 800b3bc:	20000ec4 	.word	0x20000ec4

0800b3c0 <_malloc_r>:
 800b3c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3c4:	1ccd      	adds	r5, r1, #3
 800b3c6:	f025 0503 	bic.w	r5, r5, #3
 800b3ca:	3508      	adds	r5, #8
 800b3cc:	2d0c      	cmp	r5, #12
 800b3ce:	bf38      	it	cc
 800b3d0:	250c      	movcc	r5, #12
 800b3d2:	2d00      	cmp	r5, #0
 800b3d4:	4607      	mov	r7, r0
 800b3d6:	db01      	blt.n	800b3dc <_malloc_r+0x1c>
 800b3d8:	42a9      	cmp	r1, r5
 800b3da:	d905      	bls.n	800b3e8 <_malloc_r+0x28>
 800b3dc:	230c      	movs	r3, #12
 800b3de:	603b      	str	r3, [r7, #0]
 800b3e0:	2600      	movs	r6, #0
 800b3e2:	4630      	mov	r0, r6
 800b3e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3e8:	4e2e      	ldr	r6, [pc, #184]	; (800b4a4 <_malloc_r+0xe4>)
 800b3ea:	f000 fbdb 	bl	800bba4 <__malloc_lock>
 800b3ee:	6833      	ldr	r3, [r6, #0]
 800b3f0:	461c      	mov	r4, r3
 800b3f2:	bb34      	cbnz	r4, 800b442 <_malloc_r+0x82>
 800b3f4:	4629      	mov	r1, r5
 800b3f6:	4638      	mov	r0, r7
 800b3f8:	f7ff ffc2 	bl	800b380 <sbrk_aligned>
 800b3fc:	1c43      	adds	r3, r0, #1
 800b3fe:	4604      	mov	r4, r0
 800b400:	d14d      	bne.n	800b49e <_malloc_r+0xde>
 800b402:	6834      	ldr	r4, [r6, #0]
 800b404:	4626      	mov	r6, r4
 800b406:	2e00      	cmp	r6, #0
 800b408:	d140      	bne.n	800b48c <_malloc_r+0xcc>
 800b40a:	6823      	ldr	r3, [r4, #0]
 800b40c:	4631      	mov	r1, r6
 800b40e:	4638      	mov	r0, r7
 800b410:	eb04 0803 	add.w	r8, r4, r3
 800b414:	f000 f8d6 	bl	800b5c4 <_sbrk_r>
 800b418:	4580      	cmp	r8, r0
 800b41a:	d13a      	bne.n	800b492 <_malloc_r+0xd2>
 800b41c:	6821      	ldr	r1, [r4, #0]
 800b41e:	3503      	adds	r5, #3
 800b420:	1a6d      	subs	r5, r5, r1
 800b422:	f025 0503 	bic.w	r5, r5, #3
 800b426:	3508      	adds	r5, #8
 800b428:	2d0c      	cmp	r5, #12
 800b42a:	bf38      	it	cc
 800b42c:	250c      	movcc	r5, #12
 800b42e:	4629      	mov	r1, r5
 800b430:	4638      	mov	r0, r7
 800b432:	f7ff ffa5 	bl	800b380 <sbrk_aligned>
 800b436:	3001      	adds	r0, #1
 800b438:	d02b      	beq.n	800b492 <_malloc_r+0xd2>
 800b43a:	6823      	ldr	r3, [r4, #0]
 800b43c:	442b      	add	r3, r5
 800b43e:	6023      	str	r3, [r4, #0]
 800b440:	e00e      	b.n	800b460 <_malloc_r+0xa0>
 800b442:	6822      	ldr	r2, [r4, #0]
 800b444:	1b52      	subs	r2, r2, r5
 800b446:	d41e      	bmi.n	800b486 <_malloc_r+0xc6>
 800b448:	2a0b      	cmp	r2, #11
 800b44a:	d916      	bls.n	800b47a <_malloc_r+0xba>
 800b44c:	1961      	adds	r1, r4, r5
 800b44e:	42a3      	cmp	r3, r4
 800b450:	6025      	str	r5, [r4, #0]
 800b452:	bf18      	it	ne
 800b454:	6059      	strne	r1, [r3, #4]
 800b456:	6863      	ldr	r3, [r4, #4]
 800b458:	bf08      	it	eq
 800b45a:	6031      	streq	r1, [r6, #0]
 800b45c:	5162      	str	r2, [r4, r5]
 800b45e:	604b      	str	r3, [r1, #4]
 800b460:	4638      	mov	r0, r7
 800b462:	f104 060b 	add.w	r6, r4, #11
 800b466:	f000 fba3 	bl	800bbb0 <__malloc_unlock>
 800b46a:	f026 0607 	bic.w	r6, r6, #7
 800b46e:	1d23      	adds	r3, r4, #4
 800b470:	1af2      	subs	r2, r6, r3
 800b472:	d0b6      	beq.n	800b3e2 <_malloc_r+0x22>
 800b474:	1b9b      	subs	r3, r3, r6
 800b476:	50a3      	str	r3, [r4, r2]
 800b478:	e7b3      	b.n	800b3e2 <_malloc_r+0x22>
 800b47a:	6862      	ldr	r2, [r4, #4]
 800b47c:	42a3      	cmp	r3, r4
 800b47e:	bf0c      	ite	eq
 800b480:	6032      	streq	r2, [r6, #0]
 800b482:	605a      	strne	r2, [r3, #4]
 800b484:	e7ec      	b.n	800b460 <_malloc_r+0xa0>
 800b486:	4623      	mov	r3, r4
 800b488:	6864      	ldr	r4, [r4, #4]
 800b48a:	e7b2      	b.n	800b3f2 <_malloc_r+0x32>
 800b48c:	4634      	mov	r4, r6
 800b48e:	6876      	ldr	r6, [r6, #4]
 800b490:	e7b9      	b.n	800b406 <_malloc_r+0x46>
 800b492:	230c      	movs	r3, #12
 800b494:	603b      	str	r3, [r7, #0]
 800b496:	4638      	mov	r0, r7
 800b498:	f000 fb8a 	bl	800bbb0 <__malloc_unlock>
 800b49c:	e7a1      	b.n	800b3e2 <_malloc_r+0x22>
 800b49e:	6025      	str	r5, [r4, #0]
 800b4a0:	e7de      	b.n	800b460 <_malloc_r+0xa0>
 800b4a2:	bf00      	nop
 800b4a4:	20000ec0 	.word	0x20000ec0

0800b4a8 <iprintf>:
 800b4a8:	b40f      	push	{r0, r1, r2, r3}
 800b4aa:	4b0a      	ldr	r3, [pc, #40]	; (800b4d4 <iprintf+0x2c>)
 800b4ac:	b513      	push	{r0, r1, r4, lr}
 800b4ae:	681c      	ldr	r4, [r3, #0]
 800b4b0:	b124      	cbz	r4, 800b4bc <iprintf+0x14>
 800b4b2:	69a3      	ldr	r3, [r4, #24]
 800b4b4:	b913      	cbnz	r3, 800b4bc <iprintf+0x14>
 800b4b6:	4620      	mov	r0, r4
 800b4b8:	f000 fa6e 	bl	800b998 <__sinit>
 800b4bc:	ab05      	add	r3, sp, #20
 800b4be:	9a04      	ldr	r2, [sp, #16]
 800b4c0:	68a1      	ldr	r1, [r4, #8]
 800b4c2:	9301      	str	r3, [sp, #4]
 800b4c4:	4620      	mov	r0, r4
 800b4c6:	f000 fba3 	bl	800bc10 <_vfiprintf_r>
 800b4ca:	b002      	add	sp, #8
 800b4cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4d0:	b004      	add	sp, #16
 800b4d2:	4770      	bx	lr
 800b4d4:	20000030 	.word	0x20000030

0800b4d8 <_puts_r>:
 800b4d8:	b570      	push	{r4, r5, r6, lr}
 800b4da:	460e      	mov	r6, r1
 800b4dc:	4605      	mov	r5, r0
 800b4de:	b118      	cbz	r0, 800b4e8 <_puts_r+0x10>
 800b4e0:	6983      	ldr	r3, [r0, #24]
 800b4e2:	b90b      	cbnz	r3, 800b4e8 <_puts_r+0x10>
 800b4e4:	f000 fa58 	bl	800b998 <__sinit>
 800b4e8:	69ab      	ldr	r3, [r5, #24]
 800b4ea:	68ac      	ldr	r4, [r5, #8]
 800b4ec:	b913      	cbnz	r3, 800b4f4 <_puts_r+0x1c>
 800b4ee:	4628      	mov	r0, r5
 800b4f0:	f000 fa52 	bl	800b998 <__sinit>
 800b4f4:	4b2c      	ldr	r3, [pc, #176]	; (800b5a8 <_puts_r+0xd0>)
 800b4f6:	429c      	cmp	r4, r3
 800b4f8:	d120      	bne.n	800b53c <_puts_r+0x64>
 800b4fa:	686c      	ldr	r4, [r5, #4]
 800b4fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b4fe:	07db      	lsls	r3, r3, #31
 800b500:	d405      	bmi.n	800b50e <_puts_r+0x36>
 800b502:	89a3      	ldrh	r3, [r4, #12]
 800b504:	0598      	lsls	r0, r3, #22
 800b506:	d402      	bmi.n	800b50e <_puts_r+0x36>
 800b508:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b50a:	f000 fae3 	bl	800bad4 <__retarget_lock_acquire_recursive>
 800b50e:	89a3      	ldrh	r3, [r4, #12]
 800b510:	0719      	lsls	r1, r3, #28
 800b512:	d51d      	bpl.n	800b550 <_puts_r+0x78>
 800b514:	6923      	ldr	r3, [r4, #16]
 800b516:	b1db      	cbz	r3, 800b550 <_puts_r+0x78>
 800b518:	3e01      	subs	r6, #1
 800b51a:	68a3      	ldr	r3, [r4, #8]
 800b51c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b520:	3b01      	subs	r3, #1
 800b522:	60a3      	str	r3, [r4, #8]
 800b524:	bb39      	cbnz	r1, 800b576 <_puts_r+0x9e>
 800b526:	2b00      	cmp	r3, #0
 800b528:	da38      	bge.n	800b59c <_puts_r+0xc4>
 800b52a:	4622      	mov	r2, r4
 800b52c:	210a      	movs	r1, #10
 800b52e:	4628      	mov	r0, r5
 800b530:	f000 f858 	bl	800b5e4 <__swbuf_r>
 800b534:	3001      	adds	r0, #1
 800b536:	d011      	beq.n	800b55c <_puts_r+0x84>
 800b538:	250a      	movs	r5, #10
 800b53a:	e011      	b.n	800b560 <_puts_r+0x88>
 800b53c:	4b1b      	ldr	r3, [pc, #108]	; (800b5ac <_puts_r+0xd4>)
 800b53e:	429c      	cmp	r4, r3
 800b540:	d101      	bne.n	800b546 <_puts_r+0x6e>
 800b542:	68ac      	ldr	r4, [r5, #8]
 800b544:	e7da      	b.n	800b4fc <_puts_r+0x24>
 800b546:	4b1a      	ldr	r3, [pc, #104]	; (800b5b0 <_puts_r+0xd8>)
 800b548:	429c      	cmp	r4, r3
 800b54a:	bf08      	it	eq
 800b54c:	68ec      	ldreq	r4, [r5, #12]
 800b54e:	e7d5      	b.n	800b4fc <_puts_r+0x24>
 800b550:	4621      	mov	r1, r4
 800b552:	4628      	mov	r0, r5
 800b554:	f000 f898 	bl	800b688 <__swsetup_r>
 800b558:	2800      	cmp	r0, #0
 800b55a:	d0dd      	beq.n	800b518 <_puts_r+0x40>
 800b55c:	f04f 35ff 	mov.w	r5, #4294967295
 800b560:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b562:	07da      	lsls	r2, r3, #31
 800b564:	d405      	bmi.n	800b572 <_puts_r+0x9a>
 800b566:	89a3      	ldrh	r3, [r4, #12]
 800b568:	059b      	lsls	r3, r3, #22
 800b56a:	d402      	bmi.n	800b572 <_puts_r+0x9a>
 800b56c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b56e:	f000 fab2 	bl	800bad6 <__retarget_lock_release_recursive>
 800b572:	4628      	mov	r0, r5
 800b574:	bd70      	pop	{r4, r5, r6, pc}
 800b576:	2b00      	cmp	r3, #0
 800b578:	da04      	bge.n	800b584 <_puts_r+0xac>
 800b57a:	69a2      	ldr	r2, [r4, #24]
 800b57c:	429a      	cmp	r2, r3
 800b57e:	dc06      	bgt.n	800b58e <_puts_r+0xb6>
 800b580:	290a      	cmp	r1, #10
 800b582:	d004      	beq.n	800b58e <_puts_r+0xb6>
 800b584:	6823      	ldr	r3, [r4, #0]
 800b586:	1c5a      	adds	r2, r3, #1
 800b588:	6022      	str	r2, [r4, #0]
 800b58a:	7019      	strb	r1, [r3, #0]
 800b58c:	e7c5      	b.n	800b51a <_puts_r+0x42>
 800b58e:	4622      	mov	r2, r4
 800b590:	4628      	mov	r0, r5
 800b592:	f000 f827 	bl	800b5e4 <__swbuf_r>
 800b596:	3001      	adds	r0, #1
 800b598:	d1bf      	bne.n	800b51a <_puts_r+0x42>
 800b59a:	e7df      	b.n	800b55c <_puts_r+0x84>
 800b59c:	6823      	ldr	r3, [r4, #0]
 800b59e:	250a      	movs	r5, #10
 800b5a0:	1c5a      	adds	r2, r3, #1
 800b5a2:	6022      	str	r2, [r4, #0]
 800b5a4:	701d      	strb	r5, [r3, #0]
 800b5a6:	e7db      	b.n	800b560 <_puts_r+0x88>
 800b5a8:	0800ccb0 	.word	0x0800ccb0
 800b5ac:	0800ccd0 	.word	0x0800ccd0
 800b5b0:	0800cc90 	.word	0x0800cc90

0800b5b4 <puts>:
 800b5b4:	4b02      	ldr	r3, [pc, #8]	; (800b5c0 <puts+0xc>)
 800b5b6:	4601      	mov	r1, r0
 800b5b8:	6818      	ldr	r0, [r3, #0]
 800b5ba:	f7ff bf8d 	b.w	800b4d8 <_puts_r>
 800b5be:	bf00      	nop
 800b5c0:	20000030 	.word	0x20000030

0800b5c4 <_sbrk_r>:
 800b5c4:	b538      	push	{r3, r4, r5, lr}
 800b5c6:	4d06      	ldr	r5, [pc, #24]	; (800b5e0 <_sbrk_r+0x1c>)
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	4604      	mov	r4, r0
 800b5cc:	4608      	mov	r0, r1
 800b5ce:	602b      	str	r3, [r5, #0]
 800b5d0:	f7f6 ffa2 	bl	8002518 <_sbrk>
 800b5d4:	1c43      	adds	r3, r0, #1
 800b5d6:	d102      	bne.n	800b5de <_sbrk_r+0x1a>
 800b5d8:	682b      	ldr	r3, [r5, #0]
 800b5da:	b103      	cbz	r3, 800b5de <_sbrk_r+0x1a>
 800b5dc:	6023      	str	r3, [r4, #0]
 800b5de:	bd38      	pop	{r3, r4, r5, pc}
 800b5e0:	20000ecc 	.word	0x20000ecc

0800b5e4 <__swbuf_r>:
 800b5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5e6:	460e      	mov	r6, r1
 800b5e8:	4614      	mov	r4, r2
 800b5ea:	4605      	mov	r5, r0
 800b5ec:	b118      	cbz	r0, 800b5f6 <__swbuf_r+0x12>
 800b5ee:	6983      	ldr	r3, [r0, #24]
 800b5f0:	b90b      	cbnz	r3, 800b5f6 <__swbuf_r+0x12>
 800b5f2:	f000 f9d1 	bl	800b998 <__sinit>
 800b5f6:	4b21      	ldr	r3, [pc, #132]	; (800b67c <__swbuf_r+0x98>)
 800b5f8:	429c      	cmp	r4, r3
 800b5fa:	d12b      	bne.n	800b654 <__swbuf_r+0x70>
 800b5fc:	686c      	ldr	r4, [r5, #4]
 800b5fe:	69a3      	ldr	r3, [r4, #24]
 800b600:	60a3      	str	r3, [r4, #8]
 800b602:	89a3      	ldrh	r3, [r4, #12]
 800b604:	071a      	lsls	r2, r3, #28
 800b606:	d52f      	bpl.n	800b668 <__swbuf_r+0x84>
 800b608:	6923      	ldr	r3, [r4, #16]
 800b60a:	b36b      	cbz	r3, 800b668 <__swbuf_r+0x84>
 800b60c:	6923      	ldr	r3, [r4, #16]
 800b60e:	6820      	ldr	r0, [r4, #0]
 800b610:	1ac0      	subs	r0, r0, r3
 800b612:	6963      	ldr	r3, [r4, #20]
 800b614:	b2f6      	uxtb	r6, r6
 800b616:	4283      	cmp	r3, r0
 800b618:	4637      	mov	r7, r6
 800b61a:	dc04      	bgt.n	800b626 <__swbuf_r+0x42>
 800b61c:	4621      	mov	r1, r4
 800b61e:	4628      	mov	r0, r5
 800b620:	f000 f926 	bl	800b870 <_fflush_r>
 800b624:	bb30      	cbnz	r0, 800b674 <__swbuf_r+0x90>
 800b626:	68a3      	ldr	r3, [r4, #8]
 800b628:	3b01      	subs	r3, #1
 800b62a:	60a3      	str	r3, [r4, #8]
 800b62c:	6823      	ldr	r3, [r4, #0]
 800b62e:	1c5a      	adds	r2, r3, #1
 800b630:	6022      	str	r2, [r4, #0]
 800b632:	701e      	strb	r6, [r3, #0]
 800b634:	6963      	ldr	r3, [r4, #20]
 800b636:	3001      	adds	r0, #1
 800b638:	4283      	cmp	r3, r0
 800b63a:	d004      	beq.n	800b646 <__swbuf_r+0x62>
 800b63c:	89a3      	ldrh	r3, [r4, #12]
 800b63e:	07db      	lsls	r3, r3, #31
 800b640:	d506      	bpl.n	800b650 <__swbuf_r+0x6c>
 800b642:	2e0a      	cmp	r6, #10
 800b644:	d104      	bne.n	800b650 <__swbuf_r+0x6c>
 800b646:	4621      	mov	r1, r4
 800b648:	4628      	mov	r0, r5
 800b64a:	f000 f911 	bl	800b870 <_fflush_r>
 800b64e:	b988      	cbnz	r0, 800b674 <__swbuf_r+0x90>
 800b650:	4638      	mov	r0, r7
 800b652:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b654:	4b0a      	ldr	r3, [pc, #40]	; (800b680 <__swbuf_r+0x9c>)
 800b656:	429c      	cmp	r4, r3
 800b658:	d101      	bne.n	800b65e <__swbuf_r+0x7a>
 800b65a:	68ac      	ldr	r4, [r5, #8]
 800b65c:	e7cf      	b.n	800b5fe <__swbuf_r+0x1a>
 800b65e:	4b09      	ldr	r3, [pc, #36]	; (800b684 <__swbuf_r+0xa0>)
 800b660:	429c      	cmp	r4, r3
 800b662:	bf08      	it	eq
 800b664:	68ec      	ldreq	r4, [r5, #12]
 800b666:	e7ca      	b.n	800b5fe <__swbuf_r+0x1a>
 800b668:	4621      	mov	r1, r4
 800b66a:	4628      	mov	r0, r5
 800b66c:	f000 f80c 	bl	800b688 <__swsetup_r>
 800b670:	2800      	cmp	r0, #0
 800b672:	d0cb      	beq.n	800b60c <__swbuf_r+0x28>
 800b674:	f04f 37ff 	mov.w	r7, #4294967295
 800b678:	e7ea      	b.n	800b650 <__swbuf_r+0x6c>
 800b67a:	bf00      	nop
 800b67c:	0800ccb0 	.word	0x0800ccb0
 800b680:	0800ccd0 	.word	0x0800ccd0
 800b684:	0800cc90 	.word	0x0800cc90

0800b688 <__swsetup_r>:
 800b688:	4b32      	ldr	r3, [pc, #200]	; (800b754 <__swsetup_r+0xcc>)
 800b68a:	b570      	push	{r4, r5, r6, lr}
 800b68c:	681d      	ldr	r5, [r3, #0]
 800b68e:	4606      	mov	r6, r0
 800b690:	460c      	mov	r4, r1
 800b692:	b125      	cbz	r5, 800b69e <__swsetup_r+0x16>
 800b694:	69ab      	ldr	r3, [r5, #24]
 800b696:	b913      	cbnz	r3, 800b69e <__swsetup_r+0x16>
 800b698:	4628      	mov	r0, r5
 800b69a:	f000 f97d 	bl	800b998 <__sinit>
 800b69e:	4b2e      	ldr	r3, [pc, #184]	; (800b758 <__swsetup_r+0xd0>)
 800b6a0:	429c      	cmp	r4, r3
 800b6a2:	d10f      	bne.n	800b6c4 <__swsetup_r+0x3c>
 800b6a4:	686c      	ldr	r4, [r5, #4]
 800b6a6:	89a3      	ldrh	r3, [r4, #12]
 800b6a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6ac:	0719      	lsls	r1, r3, #28
 800b6ae:	d42c      	bmi.n	800b70a <__swsetup_r+0x82>
 800b6b0:	06dd      	lsls	r5, r3, #27
 800b6b2:	d411      	bmi.n	800b6d8 <__swsetup_r+0x50>
 800b6b4:	2309      	movs	r3, #9
 800b6b6:	6033      	str	r3, [r6, #0]
 800b6b8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b6bc:	81a3      	strh	r3, [r4, #12]
 800b6be:	f04f 30ff 	mov.w	r0, #4294967295
 800b6c2:	e03e      	b.n	800b742 <__swsetup_r+0xba>
 800b6c4:	4b25      	ldr	r3, [pc, #148]	; (800b75c <__swsetup_r+0xd4>)
 800b6c6:	429c      	cmp	r4, r3
 800b6c8:	d101      	bne.n	800b6ce <__swsetup_r+0x46>
 800b6ca:	68ac      	ldr	r4, [r5, #8]
 800b6cc:	e7eb      	b.n	800b6a6 <__swsetup_r+0x1e>
 800b6ce:	4b24      	ldr	r3, [pc, #144]	; (800b760 <__swsetup_r+0xd8>)
 800b6d0:	429c      	cmp	r4, r3
 800b6d2:	bf08      	it	eq
 800b6d4:	68ec      	ldreq	r4, [r5, #12]
 800b6d6:	e7e6      	b.n	800b6a6 <__swsetup_r+0x1e>
 800b6d8:	0758      	lsls	r0, r3, #29
 800b6da:	d512      	bpl.n	800b702 <__swsetup_r+0x7a>
 800b6dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b6de:	b141      	cbz	r1, 800b6f2 <__swsetup_r+0x6a>
 800b6e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b6e4:	4299      	cmp	r1, r3
 800b6e6:	d002      	beq.n	800b6ee <__swsetup_r+0x66>
 800b6e8:	4630      	mov	r0, r6
 800b6ea:	f7ff fdfd 	bl	800b2e8 <_free_r>
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	6363      	str	r3, [r4, #52]	; 0x34
 800b6f2:	89a3      	ldrh	r3, [r4, #12]
 800b6f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b6f8:	81a3      	strh	r3, [r4, #12]
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	6063      	str	r3, [r4, #4]
 800b6fe:	6923      	ldr	r3, [r4, #16]
 800b700:	6023      	str	r3, [r4, #0]
 800b702:	89a3      	ldrh	r3, [r4, #12]
 800b704:	f043 0308 	orr.w	r3, r3, #8
 800b708:	81a3      	strh	r3, [r4, #12]
 800b70a:	6923      	ldr	r3, [r4, #16]
 800b70c:	b94b      	cbnz	r3, 800b722 <__swsetup_r+0x9a>
 800b70e:	89a3      	ldrh	r3, [r4, #12]
 800b710:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b714:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b718:	d003      	beq.n	800b722 <__swsetup_r+0x9a>
 800b71a:	4621      	mov	r1, r4
 800b71c:	4630      	mov	r0, r6
 800b71e:	f000 fa01 	bl	800bb24 <__smakebuf_r>
 800b722:	89a0      	ldrh	r0, [r4, #12]
 800b724:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b728:	f010 0301 	ands.w	r3, r0, #1
 800b72c:	d00a      	beq.n	800b744 <__swsetup_r+0xbc>
 800b72e:	2300      	movs	r3, #0
 800b730:	60a3      	str	r3, [r4, #8]
 800b732:	6963      	ldr	r3, [r4, #20]
 800b734:	425b      	negs	r3, r3
 800b736:	61a3      	str	r3, [r4, #24]
 800b738:	6923      	ldr	r3, [r4, #16]
 800b73a:	b943      	cbnz	r3, 800b74e <__swsetup_r+0xc6>
 800b73c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b740:	d1ba      	bne.n	800b6b8 <__swsetup_r+0x30>
 800b742:	bd70      	pop	{r4, r5, r6, pc}
 800b744:	0781      	lsls	r1, r0, #30
 800b746:	bf58      	it	pl
 800b748:	6963      	ldrpl	r3, [r4, #20]
 800b74a:	60a3      	str	r3, [r4, #8]
 800b74c:	e7f4      	b.n	800b738 <__swsetup_r+0xb0>
 800b74e:	2000      	movs	r0, #0
 800b750:	e7f7      	b.n	800b742 <__swsetup_r+0xba>
 800b752:	bf00      	nop
 800b754:	20000030 	.word	0x20000030
 800b758:	0800ccb0 	.word	0x0800ccb0
 800b75c:	0800ccd0 	.word	0x0800ccd0
 800b760:	0800cc90 	.word	0x0800cc90

0800b764 <__sflush_r>:
 800b764:	898a      	ldrh	r2, [r1, #12]
 800b766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b76a:	4605      	mov	r5, r0
 800b76c:	0710      	lsls	r0, r2, #28
 800b76e:	460c      	mov	r4, r1
 800b770:	d458      	bmi.n	800b824 <__sflush_r+0xc0>
 800b772:	684b      	ldr	r3, [r1, #4]
 800b774:	2b00      	cmp	r3, #0
 800b776:	dc05      	bgt.n	800b784 <__sflush_r+0x20>
 800b778:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	dc02      	bgt.n	800b784 <__sflush_r+0x20>
 800b77e:	2000      	movs	r0, #0
 800b780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b784:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b786:	2e00      	cmp	r6, #0
 800b788:	d0f9      	beq.n	800b77e <__sflush_r+0x1a>
 800b78a:	2300      	movs	r3, #0
 800b78c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b790:	682f      	ldr	r7, [r5, #0]
 800b792:	602b      	str	r3, [r5, #0]
 800b794:	d032      	beq.n	800b7fc <__sflush_r+0x98>
 800b796:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b798:	89a3      	ldrh	r3, [r4, #12]
 800b79a:	075a      	lsls	r2, r3, #29
 800b79c:	d505      	bpl.n	800b7aa <__sflush_r+0x46>
 800b79e:	6863      	ldr	r3, [r4, #4]
 800b7a0:	1ac0      	subs	r0, r0, r3
 800b7a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b7a4:	b10b      	cbz	r3, 800b7aa <__sflush_r+0x46>
 800b7a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b7a8:	1ac0      	subs	r0, r0, r3
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b7b0:	6a21      	ldr	r1, [r4, #32]
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	47b0      	blx	r6
 800b7b6:	1c43      	adds	r3, r0, #1
 800b7b8:	89a3      	ldrh	r3, [r4, #12]
 800b7ba:	d106      	bne.n	800b7ca <__sflush_r+0x66>
 800b7bc:	6829      	ldr	r1, [r5, #0]
 800b7be:	291d      	cmp	r1, #29
 800b7c0:	d82c      	bhi.n	800b81c <__sflush_r+0xb8>
 800b7c2:	4a2a      	ldr	r2, [pc, #168]	; (800b86c <__sflush_r+0x108>)
 800b7c4:	40ca      	lsrs	r2, r1
 800b7c6:	07d6      	lsls	r6, r2, #31
 800b7c8:	d528      	bpl.n	800b81c <__sflush_r+0xb8>
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	6062      	str	r2, [r4, #4]
 800b7ce:	04d9      	lsls	r1, r3, #19
 800b7d0:	6922      	ldr	r2, [r4, #16]
 800b7d2:	6022      	str	r2, [r4, #0]
 800b7d4:	d504      	bpl.n	800b7e0 <__sflush_r+0x7c>
 800b7d6:	1c42      	adds	r2, r0, #1
 800b7d8:	d101      	bne.n	800b7de <__sflush_r+0x7a>
 800b7da:	682b      	ldr	r3, [r5, #0]
 800b7dc:	b903      	cbnz	r3, 800b7e0 <__sflush_r+0x7c>
 800b7de:	6560      	str	r0, [r4, #84]	; 0x54
 800b7e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7e2:	602f      	str	r7, [r5, #0]
 800b7e4:	2900      	cmp	r1, #0
 800b7e6:	d0ca      	beq.n	800b77e <__sflush_r+0x1a>
 800b7e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7ec:	4299      	cmp	r1, r3
 800b7ee:	d002      	beq.n	800b7f6 <__sflush_r+0x92>
 800b7f0:	4628      	mov	r0, r5
 800b7f2:	f7ff fd79 	bl	800b2e8 <_free_r>
 800b7f6:	2000      	movs	r0, #0
 800b7f8:	6360      	str	r0, [r4, #52]	; 0x34
 800b7fa:	e7c1      	b.n	800b780 <__sflush_r+0x1c>
 800b7fc:	6a21      	ldr	r1, [r4, #32]
 800b7fe:	2301      	movs	r3, #1
 800b800:	4628      	mov	r0, r5
 800b802:	47b0      	blx	r6
 800b804:	1c41      	adds	r1, r0, #1
 800b806:	d1c7      	bne.n	800b798 <__sflush_r+0x34>
 800b808:	682b      	ldr	r3, [r5, #0]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d0c4      	beq.n	800b798 <__sflush_r+0x34>
 800b80e:	2b1d      	cmp	r3, #29
 800b810:	d001      	beq.n	800b816 <__sflush_r+0xb2>
 800b812:	2b16      	cmp	r3, #22
 800b814:	d101      	bne.n	800b81a <__sflush_r+0xb6>
 800b816:	602f      	str	r7, [r5, #0]
 800b818:	e7b1      	b.n	800b77e <__sflush_r+0x1a>
 800b81a:	89a3      	ldrh	r3, [r4, #12]
 800b81c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b820:	81a3      	strh	r3, [r4, #12]
 800b822:	e7ad      	b.n	800b780 <__sflush_r+0x1c>
 800b824:	690f      	ldr	r7, [r1, #16]
 800b826:	2f00      	cmp	r7, #0
 800b828:	d0a9      	beq.n	800b77e <__sflush_r+0x1a>
 800b82a:	0793      	lsls	r3, r2, #30
 800b82c:	680e      	ldr	r6, [r1, #0]
 800b82e:	bf08      	it	eq
 800b830:	694b      	ldreq	r3, [r1, #20]
 800b832:	600f      	str	r7, [r1, #0]
 800b834:	bf18      	it	ne
 800b836:	2300      	movne	r3, #0
 800b838:	eba6 0807 	sub.w	r8, r6, r7
 800b83c:	608b      	str	r3, [r1, #8]
 800b83e:	f1b8 0f00 	cmp.w	r8, #0
 800b842:	dd9c      	ble.n	800b77e <__sflush_r+0x1a>
 800b844:	6a21      	ldr	r1, [r4, #32]
 800b846:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b848:	4643      	mov	r3, r8
 800b84a:	463a      	mov	r2, r7
 800b84c:	4628      	mov	r0, r5
 800b84e:	47b0      	blx	r6
 800b850:	2800      	cmp	r0, #0
 800b852:	dc06      	bgt.n	800b862 <__sflush_r+0xfe>
 800b854:	89a3      	ldrh	r3, [r4, #12]
 800b856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b85a:	81a3      	strh	r3, [r4, #12]
 800b85c:	f04f 30ff 	mov.w	r0, #4294967295
 800b860:	e78e      	b.n	800b780 <__sflush_r+0x1c>
 800b862:	4407      	add	r7, r0
 800b864:	eba8 0800 	sub.w	r8, r8, r0
 800b868:	e7e9      	b.n	800b83e <__sflush_r+0xda>
 800b86a:	bf00      	nop
 800b86c:	20400001 	.word	0x20400001

0800b870 <_fflush_r>:
 800b870:	b538      	push	{r3, r4, r5, lr}
 800b872:	690b      	ldr	r3, [r1, #16]
 800b874:	4605      	mov	r5, r0
 800b876:	460c      	mov	r4, r1
 800b878:	b913      	cbnz	r3, 800b880 <_fflush_r+0x10>
 800b87a:	2500      	movs	r5, #0
 800b87c:	4628      	mov	r0, r5
 800b87e:	bd38      	pop	{r3, r4, r5, pc}
 800b880:	b118      	cbz	r0, 800b88a <_fflush_r+0x1a>
 800b882:	6983      	ldr	r3, [r0, #24]
 800b884:	b90b      	cbnz	r3, 800b88a <_fflush_r+0x1a>
 800b886:	f000 f887 	bl	800b998 <__sinit>
 800b88a:	4b14      	ldr	r3, [pc, #80]	; (800b8dc <_fflush_r+0x6c>)
 800b88c:	429c      	cmp	r4, r3
 800b88e:	d11b      	bne.n	800b8c8 <_fflush_r+0x58>
 800b890:	686c      	ldr	r4, [r5, #4]
 800b892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d0ef      	beq.n	800b87a <_fflush_r+0xa>
 800b89a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b89c:	07d0      	lsls	r0, r2, #31
 800b89e:	d404      	bmi.n	800b8aa <_fflush_r+0x3a>
 800b8a0:	0599      	lsls	r1, r3, #22
 800b8a2:	d402      	bmi.n	800b8aa <_fflush_r+0x3a>
 800b8a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8a6:	f000 f915 	bl	800bad4 <__retarget_lock_acquire_recursive>
 800b8aa:	4628      	mov	r0, r5
 800b8ac:	4621      	mov	r1, r4
 800b8ae:	f7ff ff59 	bl	800b764 <__sflush_r>
 800b8b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b8b4:	07da      	lsls	r2, r3, #31
 800b8b6:	4605      	mov	r5, r0
 800b8b8:	d4e0      	bmi.n	800b87c <_fflush_r+0xc>
 800b8ba:	89a3      	ldrh	r3, [r4, #12]
 800b8bc:	059b      	lsls	r3, r3, #22
 800b8be:	d4dd      	bmi.n	800b87c <_fflush_r+0xc>
 800b8c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8c2:	f000 f908 	bl	800bad6 <__retarget_lock_release_recursive>
 800b8c6:	e7d9      	b.n	800b87c <_fflush_r+0xc>
 800b8c8:	4b05      	ldr	r3, [pc, #20]	; (800b8e0 <_fflush_r+0x70>)
 800b8ca:	429c      	cmp	r4, r3
 800b8cc:	d101      	bne.n	800b8d2 <_fflush_r+0x62>
 800b8ce:	68ac      	ldr	r4, [r5, #8]
 800b8d0:	e7df      	b.n	800b892 <_fflush_r+0x22>
 800b8d2:	4b04      	ldr	r3, [pc, #16]	; (800b8e4 <_fflush_r+0x74>)
 800b8d4:	429c      	cmp	r4, r3
 800b8d6:	bf08      	it	eq
 800b8d8:	68ec      	ldreq	r4, [r5, #12]
 800b8da:	e7da      	b.n	800b892 <_fflush_r+0x22>
 800b8dc:	0800ccb0 	.word	0x0800ccb0
 800b8e0:	0800ccd0 	.word	0x0800ccd0
 800b8e4:	0800cc90 	.word	0x0800cc90

0800b8e8 <std>:
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	b510      	push	{r4, lr}
 800b8ec:	4604      	mov	r4, r0
 800b8ee:	e9c0 3300 	strd	r3, r3, [r0]
 800b8f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8f6:	6083      	str	r3, [r0, #8]
 800b8f8:	8181      	strh	r1, [r0, #12]
 800b8fa:	6643      	str	r3, [r0, #100]	; 0x64
 800b8fc:	81c2      	strh	r2, [r0, #14]
 800b8fe:	6183      	str	r3, [r0, #24]
 800b900:	4619      	mov	r1, r3
 800b902:	2208      	movs	r2, #8
 800b904:	305c      	adds	r0, #92	; 0x5c
 800b906:	f7ff fce7 	bl	800b2d8 <memset>
 800b90a:	4b05      	ldr	r3, [pc, #20]	; (800b920 <std+0x38>)
 800b90c:	6263      	str	r3, [r4, #36]	; 0x24
 800b90e:	4b05      	ldr	r3, [pc, #20]	; (800b924 <std+0x3c>)
 800b910:	62a3      	str	r3, [r4, #40]	; 0x28
 800b912:	4b05      	ldr	r3, [pc, #20]	; (800b928 <std+0x40>)
 800b914:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b916:	4b05      	ldr	r3, [pc, #20]	; (800b92c <std+0x44>)
 800b918:	6224      	str	r4, [r4, #32]
 800b91a:	6323      	str	r3, [r4, #48]	; 0x30
 800b91c:	bd10      	pop	{r4, pc}
 800b91e:	bf00      	nop
 800b920:	0800c199 	.word	0x0800c199
 800b924:	0800c1bb 	.word	0x0800c1bb
 800b928:	0800c1f3 	.word	0x0800c1f3
 800b92c:	0800c217 	.word	0x0800c217

0800b930 <_cleanup_r>:
 800b930:	4901      	ldr	r1, [pc, #4]	; (800b938 <_cleanup_r+0x8>)
 800b932:	f000 b8af 	b.w	800ba94 <_fwalk_reent>
 800b936:	bf00      	nop
 800b938:	0800b871 	.word	0x0800b871

0800b93c <__sfmoreglue>:
 800b93c:	b570      	push	{r4, r5, r6, lr}
 800b93e:	2268      	movs	r2, #104	; 0x68
 800b940:	1e4d      	subs	r5, r1, #1
 800b942:	4355      	muls	r5, r2
 800b944:	460e      	mov	r6, r1
 800b946:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b94a:	f7ff fd39 	bl	800b3c0 <_malloc_r>
 800b94e:	4604      	mov	r4, r0
 800b950:	b140      	cbz	r0, 800b964 <__sfmoreglue+0x28>
 800b952:	2100      	movs	r1, #0
 800b954:	e9c0 1600 	strd	r1, r6, [r0]
 800b958:	300c      	adds	r0, #12
 800b95a:	60a0      	str	r0, [r4, #8]
 800b95c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b960:	f7ff fcba 	bl	800b2d8 <memset>
 800b964:	4620      	mov	r0, r4
 800b966:	bd70      	pop	{r4, r5, r6, pc}

0800b968 <__sfp_lock_acquire>:
 800b968:	4801      	ldr	r0, [pc, #4]	; (800b970 <__sfp_lock_acquire+0x8>)
 800b96a:	f000 b8b3 	b.w	800bad4 <__retarget_lock_acquire_recursive>
 800b96e:	bf00      	nop
 800b970:	20000ec9 	.word	0x20000ec9

0800b974 <__sfp_lock_release>:
 800b974:	4801      	ldr	r0, [pc, #4]	; (800b97c <__sfp_lock_release+0x8>)
 800b976:	f000 b8ae 	b.w	800bad6 <__retarget_lock_release_recursive>
 800b97a:	bf00      	nop
 800b97c:	20000ec9 	.word	0x20000ec9

0800b980 <__sinit_lock_acquire>:
 800b980:	4801      	ldr	r0, [pc, #4]	; (800b988 <__sinit_lock_acquire+0x8>)
 800b982:	f000 b8a7 	b.w	800bad4 <__retarget_lock_acquire_recursive>
 800b986:	bf00      	nop
 800b988:	20000eca 	.word	0x20000eca

0800b98c <__sinit_lock_release>:
 800b98c:	4801      	ldr	r0, [pc, #4]	; (800b994 <__sinit_lock_release+0x8>)
 800b98e:	f000 b8a2 	b.w	800bad6 <__retarget_lock_release_recursive>
 800b992:	bf00      	nop
 800b994:	20000eca 	.word	0x20000eca

0800b998 <__sinit>:
 800b998:	b510      	push	{r4, lr}
 800b99a:	4604      	mov	r4, r0
 800b99c:	f7ff fff0 	bl	800b980 <__sinit_lock_acquire>
 800b9a0:	69a3      	ldr	r3, [r4, #24]
 800b9a2:	b11b      	cbz	r3, 800b9ac <__sinit+0x14>
 800b9a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9a8:	f7ff bff0 	b.w	800b98c <__sinit_lock_release>
 800b9ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b9b0:	6523      	str	r3, [r4, #80]	; 0x50
 800b9b2:	4b13      	ldr	r3, [pc, #76]	; (800ba00 <__sinit+0x68>)
 800b9b4:	4a13      	ldr	r2, [pc, #76]	; (800ba04 <__sinit+0x6c>)
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	62a2      	str	r2, [r4, #40]	; 0x28
 800b9ba:	42a3      	cmp	r3, r4
 800b9bc:	bf04      	itt	eq
 800b9be:	2301      	moveq	r3, #1
 800b9c0:	61a3      	streq	r3, [r4, #24]
 800b9c2:	4620      	mov	r0, r4
 800b9c4:	f000 f820 	bl	800ba08 <__sfp>
 800b9c8:	6060      	str	r0, [r4, #4]
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	f000 f81c 	bl	800ba08 <__sfp>
 800b9d0:	60a0      	str	r0, [r4, #8]
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	f000 f818 	bl	800ba08 <__sfp>
 800b9d8:	2200      	movs	r2, #0
 800b9da:	60e0      	str	r0, [r4, #12]
 800b9dc:	2104      	movs	r1, #4
 800b9de:	6860      	ldr	r0, [r4, #4]
 800b9e0:	f7ff ff82 	bl	800b8e8 <std>
 800b9e4:	68a0      	ldr	r0, [r4, #8]
 800b9e6:	2201      	movs	r2, #1
 800b9e8:	2109      	movs	r1, #9
 800b9ea:	f7ff ff7d 	bl	800b8e8 <std>
 800b9ee:	68e0      	ldr	r0, [r4, #12]
 800b9f0:	2202      	movs	r2, #2
 800b9f2:	2112      	movs	r1, #18
 800b9f4:	f7ff ff78 	bl	800b8e8 <std>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	61a3      	str	r3, [r4, #24]
 800b9fc:	e7d2      	b.n	800b9a4 <__sinit+0xc>
 800b9fe:	bf00      	nop
 800ba00:	0800cc8c 	.word	0x0800cc8c
 800ba04:	0800b931 	.word	0x0800b931

0800ba08 <__sfp>:
 800ba08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba0a:	4607      	mov	r7, r0
 800ba0c:	f7ff ffac 	bl	800b968 <__sfp_lock_acquire>
 800ba10:	4b1e      	ldr	r3, [pc, #120]	; (800ba8c <__sfp+0x84>)
 800ba12:	681e      	ldr	r6, [r3, #0]
 800ba14:	69b3      	ldr	r3, [r6, #24]
 800ba16:	b913      	cbnz	r3, 800ba1e <__sfp+0x16>
 800ba18:	4630      	mov	r0, r6
 800ba1a:	f7ff ffbd 	bl	800b998 <__sinit>
 800ba1e:	3648      	adds	r6, #72	; 0x48
 800ba20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ba24:	3b01      	subs	r3, #1
 800ba26:	d503      	bpl.n	800ba30 <__sfp+0x28>
 800ba28:	6833      	ldr	r3, [r6, #0]
 800ba2a:	b30b      	cbz	r3, 800ba70 <__sfp+0x68>
 800ba2c:	6836      	ldr	r6, [r6, #0]
 800ba2e:	e7f7      	b.n	800ba20 <__sfp+0x18>
 800ba30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ba34:	b9d5      	cbnz	r5, 800ba6c <__sfp+0x64>
 800ba36:	4b16      	ldr	r3, [pc, #88]	; (800ba90 <__sfp+0x88>)
 800ba38:	60e3      	str	r3, [r4, #12]
 800ba3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ba3e:	6665      	str	r5, [r4, #100]	; 0x64
 800ba40:	f000 f847 	bl	800bad2 <__retarget_lock_init_recursive>
 800ba44:	f7ff ff96 	bl	800b974 <__sfp_lock_release>
 800ba48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ba4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ba50:	6025      	str	r5, [r4, #0]
 800ba52:	61a5      	str	r5, [r4, #24]
 800ba54:	2208      	movs	r2, #8
 800ba56:	4629      	mov	r1, r5
 800ba58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ba5c:	f7ff fc3c 	bl	800b2d8 <memset>
 800ba60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ba64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ba68:	4620      	mov	r0, r4
 800ba6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba6c:	3468      	adds	r4, #104	; 0x68
 800ba6e:	e7d9      	b.n	800ba24 <__sfp+0x1c>
 800ba70:	2104      	movs	r1, #4
 800ba72:	4638      	mov	r0, r7
 800ba74:	f7ff ff62 	bl	800b93c <__sfmoreglue>
 800ba78:	4604      	mov	r4, r0
 800ba7a:	6030      	str	r0, [r6, #0]
 800ba7c:	2800      	cmp	r0, #0
 800ba7e:	d1d5      	bne.n	800ba2c <__sfp+0x24>
 800ba80:	f7ff ff78 	bl	800b974 <__sfp_lock_release>
 800ba84:	230c      	movs	r3, #12
 800ba86:	603b      	str	r3, [r7, #0]
 800ba88:	e7ee      	b.n	800ba68 <__sfp+0x60>
 800ba8a:	bf00      	nop
 800ba8c:	0800cc8c 	.word	0x0800cc8c
 800ba90:	ffff0001 	.word	0xffff0001

0800ba94 <_fwalk_reent>:
 800ba94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba98:	4606      	mov	r6, r0
 800ba9a:	4688      	mov	r8, r1
 800ba9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800baa0:	2700      	movs	r7, #0
 800baa2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800baa6:	f1b9 0901 	subs.w	r9, r9, #1
 800baaa:	d505      	bpl.n	800bab8 <_fwalk_reent+0x24>
 800baac:	6824      	ldr	r4, [r4, #0]
 800baae:	2c00      	cmp	r4, #0
 800bab0:	d1f7      	bne.n	800baa2 <_fwalk_reent+0xe>
 800bab2:	4638      	mov	r0, r7
 800bab4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bab8:	89ab      	ldrh	r3, [r5, #12]
 800baba:	2b01      	cmp	r3, #1
 800babc:	d907      	bls.n	800bace <_fwalk_reent+0x3a>
 800babe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bac2:	3301      	adds	r3, #1
 800bac4:	d003      	beq.n	800bace <_fwalk_reent+0x3a>
 800bac6:	4629      	mov	r1, r5
 800bac8:	4630      	mov	r0, r6
 800baca:	47c0      	blx	r8
 800bacc:	4307      	orrs	r7, r0
 800bace:	3568      	adds	r5, #104	; 0x68
 800bad0:	e7e9      	b.n	800baa6 <_fwalk_reent+0x12>

0800bad2 <__retarget_lock_init_recursive>:
 800bad2:	4770      	bx	lr

0800bad4 <__retarget_lock_acquire_recursive>:
 800bad4:	4770      	bx	lr

0800bad6 <__retarget_lock_release_recursive>:
 800bad6:	4770      	bx	lr

0800bad8 <__swhatbuf_r>:
 800bad8:	b570      	push	{r4, r5, r6, lr}
 800bada:	460e      	mov	r6, r1
 800badc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bae0:	2900      	cmp	r1, #0
 800bae2:	b096      	sub	sp, #88	; 0x58
 800bae4:	4614      	mov	r4, r2
 800bae6:	461d      	mov	r5, r3
 800bae8:	da08      	bge.n	800bafc <__swhatbuf_r+0x24>
 800baea:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800baee:	2200      	movs	r2, #0
 800baf0:	602a      	str	r2, [r5, #0]
 800baf2:	061a      	lsls	r2, r3, #24
 800baf4:	d410      	bmi.n	800bb18 <__swhatbuf_r+0x40>
 800baf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bafa:	e00e      	b.n	800bb1a <__swhatbuf_r+0x42>
 800bafc:	466a      	mov	r2, sp
 800bafe:	f000 fbb1 	bl	800c264 <_fstat_r>
 800bb02:	2800      	cmp	r0, #0
 800bb04:	dbf1      	blt.n	800baea <__swhatbuf_r+0x12>
 800bb06:	9a01      	ldr	r2, [sp, #4]
 800bb08:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bb0c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bb10:	425a      	negs	r2, r3
 800bb12:	415a      	adcs	r2, r3
 800bb14:	602a      	str	r2, [r5, #0]
 800bb16:	e7ee      	b.n	800baf6 <__swhatbuf_r+0x1e>
 800bb18:	2340      	movs	r3, #64	; 0x40
 800bb1a:	2000      	movs	r0, #0
 800bb1c:	6023      	str	r3, [r4, #0]
 800bb1e:	b016      	add	sp, #88	; 0x58
 800bb20:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bb24 <__smakebuf_r>:
 800bb24:	898b      	ldrh	r3, [r1, #12]
 800bb26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bb28:	079d      	lsls	r5, r3, #30
 800bb2a:	4606      	mov	r6, r0
 800bb2c:	460c      	mov	r4, r1
 800bb2e:	d507      	bpl.n	800bb40 <__smakebuf_r+0x1c>
 800bb30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bb34:	6023      	str	r3, [r4, #0]
 800bb36:	6123      	str	r3, [r4, #16]
 800bb38:	2301      	movs	r3, #1
 800bb3a:	6163      	str	r3, [r4, #20]
 800bb3c:	b002      	add	sp, #8
 800bb3e:	bd70      	pop	{r4, r5, r6, pc}
 800bb40:	ab01      	add	r3, sp, #4
 800bb42:	466a      	mov	r2, sp
 800bb44:	f7ff ffc8 	bl	800bad8 <__swhatbuf_r>
 800bb48:	9900      	ldr	r1, [sp, #0]
 800bb4a:	4605      	mov	r5, r0
 800bb4c:	4630      	mov	r0, r6
 800bb4e:	f7ff fc37 	bl	800b3c0 <_malloc_r>
 800bb52:	b948      	cbnz	r0, 800bb68 <__smakebuf_r+0x44>
 800bb54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb58:	059a      	lsls	r2, r3, #22
 800bb5a:	d4ef      	bmi.n	800bb3c <__smakebuf_r+0x18>
 800bb5c:	f023 0303 	bic.w	r3, r3, #3
 800bb60:	f043 0302 	orr.w	r3, r3, #2
 800bb64:	81a3      	strh	r3, [r4, #12]
 800bb66:	e7e3      	b.n	800bb30 <__smakebuf_r+0xc>
 800bb68:	4b0d      	ldr	r3, [pc, #52]	; (800bba0 <__smakebuf_r+0x7c>)
 800bb6a:	62b3      	str	r3, [r6, #40]	; 0x28
 800bb6c:	89a3      	ldrh	r3, [r4, #12]
 800bb6e:	6020      	str	r0, [r4, #0]
 800bb70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb74:	81a3      	strh	r3, [r4, #12]
 800bb76:	9b00      	ldr	r3, [sp, #0]
 800bb78:	6163      	str	r3, [r4, #20]
 800bb7a:	9b01      	ldr	r3, [sp, #4]
 800bb7c:	6120      	str	r0, [r4, #16]
 800bb7e:	b15b      	cbz	r3, 800bb98 <__smakebuf_r+0x74>
 800bb80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb84:	4630      	mov	r0, r6
 800bb86:	f000 fb7f 	bl	800c288 <_isatty_r>
 800bb8a:	b128      	cbz	r0, 800bb98 <__smakebuf_r+0x74>
 800bb8c:	89a3      	ldrh	r3, [r4, #12]
 800bb8e:	f023 0303 	bic.w	r3, r3, #3
 800bb92:	f043 0301 	orr.w	r3, r3, #1
 800bb96:	81a3      	strh	r3, [r4, #12]
 800bb98:	89a0      	ldrh	r0, [r4, #12]
 800bb9a:	4305      	orrs	r5, r0
 800bb9c:	81a5      	strh	r5, [r4, #12]
 800bb9e:	e7cd      	b.n	800bb3c <__smakebuf_r+0x18>
 800bba0:	0800b931 	.word	0x0800b931

0800bba4 <__malloc_lock>:
 800bba4:	4801      	ldr	r0, [pc, #4]	; (800bbac <__malloc_lock+0x8>)
 800bba6:	f7ff bf95 	b.w	800bad4 <__retarget_lock_acquire_recursive>
 800bbaa:	bf00      	nop
 800bbac:	20000ec8 	.word	0x20000ec8

0800bbb0 <__malloc_unlock>:
 800bbb0:	4801      	ldr	r0, [pc, #4]	; (800bbb8 <__malloc_unlock+0x8>)
 800bbb2:	f7ff bf90 	b.w	800bad6 <__retarget_lock_release_recursive>
 800bbb6:	bf00      	nop
 800bbb8:	20000ec8 	.word	0x20000ec8

0800bbbc <__sfputc_r>:
 800bbbc:	6893      	ldr	r3, [r2, #8]
 800bbbe:	3b01      	subs	r3, #1
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	b410      	push	{r4}
 800bbc4:	6093      	str	r3, [r2, #8]
 800bbc6:	da08      	bge.n	800bbda <__sfputc_r+0x1e>
 800bbc8:	6994      	ldr	r4, [r2, #24]
 800bbca:	42a3      	cmp	r3, r4
 800bbcc:	db01      	blt.n	800bbd2 <__sfputc_r+0x16>
 800bbce:	290a      	cmp	r1, #10
 800bbd0:	d103      	bne.n	800bbda <__sfputc_r+0x1e>
 800bbd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbd6:	f7ff bd05 	b.w	800b5e4 <__swbuf_r>
 800bbda:	6813      	ldr	r3, [r2, #0]
 800bbdc:	1c58      	adds	r0, r3, #1
 800bbde:	6010      	str	r0, [r2, #0]
 800bbe0:	7019      	strb	r1, [r3, #0]
 800bbe2:	4608      	mov	r0, r1
 800bbe4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bbe8:	4770      	bx	lr

0800bbea <__sfputs_r>:
 800bbea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbec:	4606      	mov	r6, r0
 800bbee:	460f      	mov	r7, r1
 800bbf0:	4614      	mov	r4, r2
 800bbf2:	18d5      	adds	r5, r2, r3
 800bbf4:	42ac      	cmp	r4, r5
 800bbf6:	d101      	bne.n	800bbfc <__sfputs_r+0x12>
 800bbf8:	2000      	movs	r0, #0
 800bbfa:	e007      	b.n	800bc0c <__sfputs_r+0x22>
 800bbfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc00:	463a      	mov	r2, r7
 800bc02:	4630      	mov	r0, r6
 800bc04:	f7ff ffda 	bl	800bbbc <__sfputc_r>
 800bc08:	1c43      	adds	r3, r0, #1
 800bc0a:	d1f3      	bne.n	800bbf4 <__sfputs_r+0xa>
 800bc0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bc10 <_vfiprintf_r>:
 800bc10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc14:	460d      	mov	r5, r1
 800bc16:	b09d      	sub	sp, #116	; 0x74
 800bc18:	4614      	mov	r4, r2
 800bc1a:	4698      	mov	r8, r3
 800bc1c:	4606      	mov	r6, r0
 800bc1e:	b118      	cbz	r0, 800bc28 <_vfiprintf_r+0x18>
 800bc20:	6983      	ldr	r3, [r0, #24]
 800bc22:	b90b      	cbnz	r3, 800bc28 <_vfiprintf_r+0x18>
 800bc24:	f7ff feb8 	bl	800b998 <__sinit>
 800bc28:	4b89      	ldr	r3, [pc, #548]	; (800be50 <_vfiprintf_r+0x240>)
 800bc2a:	429d      	cmp	r5, r3
 800bc2c:	d11b      	bne.n	800bc66 <_vfiprintf_r+0x56>
 800bc2e:	6875      	ldr	r5, [r6, #4]
 800bc30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc32:	07d9      	lsls	r1, r3, #31
 800bc34:	d405      	bmi.n	800bc42 <_vfiprintf_r+0x32>
 800bc36:	89ab      	ldrh	r3, [r5, #12]
 800bc38:	059a      	lsls	r2, r3, #22
 800bc3a:	d402      	bmi.n	800bc42 <_vfiprintf_r+0x32>
 800bc3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc3e:	f7ff ff49 	bl	800bad4 <__retarget_lock_acquire_recursive>
 800bc42:	89ab      	ldrh	r3, [r5, #12]
 800bc44:	071b      	lsls	r3, r3, #28
 800bc46:	d501      	bpl.n	800bc4c <_vfiprintf_r+0x3c>
 800bc48:	692b      	ldr	r3, [r5, #16]
 800bc4a:	b9eb      	cbnz	r3, 800bc88 <_vfiprintf_r+0x78>
 800bc4c:	4629      	mov	r1, r5
 800bc4e:	4630      	mov	r0, r6
 800bc50:	f7ff fd1a 	bl	800b688 <__swsetup_r>
 800bc54:	b1c0      	cbz	r0, 800bc88 <_vfiprintf_r+0x78>
 800bc56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc58:	07dc      	lsls	r4, r3, #31
 800bc5a:	d50e      	bpl.n	800bc7a <_vfiprintf_r+0x6a>
 800bc5c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc60:	b01d      	add	sp, #116	; 0x74
 800bc62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc66:	4b7b      	ldr	r3, [pc, #492]	; (800be54 <_vfiprintf_r+0x244>)
 800bc68:	429d      	cmp	r5, r3
 800bc6a:	d101      	bne.n	800bc70 <_vfiprintf_r+0x60>
 800bc6c:	68b5      	ldr	r5, [r6, #8]
 800bc6e:	e7df      	b.n	800bc30 <_vfiprintf_r+0x20>
 800bc70:	4b79      	ldr	r3, [pc, #484]	; (800be58 <_vfiprintf_r+0x248>)
 800bc72:	429d      	cmp	r5, r3
 800bc74:	bf08      	it	eq
 800bc76:	68f5      	ldreq	r5, [r6, #12]
 800bc78:	e7da      	b.n	800bc30 <_vfiprintf_r+0x20>
 800bc7a:	89ab      	ldrh	r3, [r5, #12]
 800bc7c:	0598      	lsls	r0, r3, #22
 800bc7e:	d4ed      	bmi.n	800bc5c <_vfiprintf_r+0x4c>
 800bc80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc82:	f7ff ff28 	bl	800bad6 <__retarget_lock_release_recursive>
 800bc86:	e7e9      	b.n	800bc5c <_vfiprintf_r+0x4c>
 800bc88:	2300      	movs	r3, #0
 800bc8a:	9309      	str	r3, [sp, #36]	; 0x24
 800bc8c:	2320      	movs	r3, #32
 800bc8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc92:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc96:	2330      	movs	r3, #48	; 0x30
 800bc98:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800be5c <_vfiprintf_r+0x24c>
 800bc9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bca0:	f04f 0901 	mov.w	r9, #1
 800bca4:	4623      	mov	r3, r4
 800bca6:	469a      	mov	sl, r3
 800bca8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bcac:	b10a      	cbz	r2, 800bcb2 <_vfiprintf_r+0xa2>
 800bcae:	2a25      	cmp	r2, #37	; 0x25
 800bcb0:	d1f9      	bne.n	800bca6 <_vfiprintf_r+0x96>
 800bcb2:	ebba 0b04 	subs.w	fp, sl, r4
 800bcb6:	d00b      	beq.n	800bcd0 <_vfiprintf_r+0xc0>
 800bcb8:	465b      	mov	r3, fp
 800bcba:	4622      	mov	r2, r4
 800bcbc:	4629      	mov	r1, r5
 800bcbe:	4630      	mov	r0, r6
 800bcc0:	f7ff ff93 	bl	800bbea <__sfputs_r>
 800bcc4:	3001      	adds	r0, #1
 800bcc6:	f000 80aa 	beq.w	800be1e <_vfiprintf_r+0x20e>
 800bcca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bccc:	445a      	add	r2, fp
 800bcce:	9209      	str	r2, [sp, #36]	; 0x24
 800bcd0:	f89a 3000 	ldrb.w	r3, [sl]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	f000 80a2 	beq.w	800be1e <_vfiprintf_r+0x20e>
 800bcda:	2300      	movs	r3, #0
 800bcdc:	f04f 32ff 	mov.w	r2, #4294967295
 800bce0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bce4:	f10a 0a01 	add.w	sl, sl, #1
 800bce8:	9304      	str	r3, [sp, #16]
 800bcea:	9307      	str	r3, [sp, #28]
 800bcec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bcf0:	931a      	str	r3, [sp, #104]	; 0x68
 800bcf2:	4654      	mov	r4, sl
 800bcf4:	2205      	movs	r2, #5
 800bcf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcfa:	4858      	ldr	r0, [pc, #352]	; (800be5c <_vfiprintf_r+0x24c>)
 800bcfc:	f7f4 fa78 	bl	80001f0 <memchr>
 800bd00:	9a04      	ldr	r2, [sp, #16]
 800bd02:	b9d8      	cbnz	r0, 800bd3c <_vfiprintf_r+0x12c>
 800bd04:	06d1      	lsls	r1, r2, #27
 800bd06:	bf44      	itt	mi
 800bd08:	2320      	movmi	r3, #32
 800bd0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd0e:	0713      	lsls	r3, r2, #28
 800bd10:	bf44      	itt	mi
 800bd12:	232b      	movmi	r3, #43	; 0x2b
 800bd14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bd18:	f89a 3000 	ldrb.w	r3, [sl]
 800bd1c:	2b2a      	cmp	r3, #42	; 0x2a
 800bd1e:	d015      	beq.n	800bd4c <_vfiprintf_r+0x13c>
 800bd20:	9a07      	ldr	r2, [sp, #28]
 800bd22:	4654      	mov	r4, sl
 800bd24:	2000      	movs	r0, #0
 800bd26:	f04f 0c0a 	mov.w	ip, #10
 800bd2a:	4621      	mov	r1, r4
 800bd2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd30:	3b30      	subs	r3, #48	; 0x30
 800bd32:	2b09      	cmp	r3, #9
 800bd34:	d94e      	bls.n	800bdd4 <_vfiprintf_r+0x1c4>
 800bd36:	b1b0      	cbz	r0, 800bd66 <_vfiprintf_r+0x156>
 800bd38:	9207      	str	r2, [sp, #28]
 800bd3a:	e014      	b.n	800bd66 <_vfiprintf_r+0x156>
 800bd3c:	eba0 0308 	sub.w	r3, r0, r8
 800bd40:	fa09 f303 	lsl.w	r3, r9, r3
 800bd44:	4313      	orrs	r3, r2
 800bd46:	9304      	str	r3, [sp, #16]
 800bd48:	46a2      	mov	sl, r4
 800bd4a:	e7d2      	b.n	800bcf2 <_vfiprintf_r+0xe2>
 800bd4c:	9b03      	ldr	r3, [sp, #12]
 800bd4e:	1d19      	adds	r1, r3, #4
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	9103      	str	r1, [sp, #12]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	bfbb      	ittet	lt
 800bd58:	425b      	neglt	r3, r3
 800bd5a:	f042 0202 	orrlt.w	r2, r2, #2
 800bd5e:	9307      	strge	r3, [sp, #28]
 800bd60:	9307      	strlt	r3, [sp, #28]
 800bd62:	bfb8      	it	lt
 800bd64:	9204      	strlt	r2, [sp, #16]
 800bd66:	7823      	ldrb	r3, [r4, #0]
 800bd68:	2b2e      	cmp	r3, #46	; 0x2e
 800bd6a:	d10c      	bne.n	800bd86 <_vfiprintf_r+0x176>
 800bd6c:	7863      	ldrb	r3, [r4, #1]
 800bd6e:	2b2a      	cmp	r3, #42	; 0x2a
 800bd70:	d135      	bne.n	800bdde <_vfiprintf_r+0x1ce>
 800bd72:	9b03      	ldr	r3, [sp, #12]
 800bd74:	1d1a      	adds	r2, r3, #4
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	9203      	str	r2, [sp, #12]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	bfb8      	it	lt
 800bd7e:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd82:	3402      	adds	r4, #2
 800bd84:	9305      	str	r3, [sp, #20]
 800bd86:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800be6c <_vfiprintf_r+0x25c>
 800bd8a:	7821      	ldrb	r1, [r4, #0]
 800bd8c:	2203      	movs	r2, #3
 800bd8e:	4650      	mov	r0, sl
 800bd90:	f7f4 fa2e 	bl	80001f0 <memchr>
 800bd94:	b140      	cbz	r0, 800bda8 <_vfiprintf_r+0x198>
 800bd96:	2340      	movs	r3, #64	; 0x40
 800bd98:	eba0 000a 	sub.w	r0, r0, sl
 800bd9c:	fa03 f000 	lsl.w	r0, r3, r0
 800bda0:	9b04      	ldr	r3, [sp, #16]
 800bda2:	4303      	orrs	r3, r0
 800bda4:	3401      	adds	r4, #1
 800bda6:	9304      	str	r3, [sp, #16]
 800bda8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdac:	482c      	ldr	r0, [pc, #176]	; (800be60 <_vfiprintf_r+0x250>)
 800bdae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bdb2:	2206      	movs	r2, #6
 800bdb4:	f7f4 fa1c 	bl	80001f0 <memchr>
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	d03f      	beq.n	800be3c <_vfiprintf_r+0x22c>
 800bdbc:	4b29      	ldr	r3, [pc, #164]	; (800be64 <_vfiprintf_r+0x254>)
 800bdbe:	bb1b      	cbnz	r3, 800be08 <_vfiprintf_r+0x1f8>
 800bdc0:	9b03      	ldr	r3, [sp, #12]
 800bdc2:	3307      	adds	r3, #7
 800bdc4:	f023 0307 	bic.w	r3, r3, #7
 800bdc8:	3308      	adds	r3, #8
 800bdca:	9303      	str	r3, [sp, #12]
 800bdcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bdce:	443b      	add	r3, r7
 800bdd0:	9309      	str	r3, [sp, #36]	; 0x24
 800bdd2:	e767      	b.n	800bca4 <_vfiprintf_r+0x94>
 800bdd4:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdd8:	460c      	mov	r4, r1
 800bdda:	2001      	movs	r0, #1
 800bddc:	e7a5      	b.n	800bd2a <_vfiprintf_r+0x11a>
 800bdde:	2300      	movs	r3, #0
 800bde0:	3401      	adds	r4, #1
 800bde2:	9305      	str	r3, [sp, #20]
 800bde4:	4619      	mov	r1, r3
 800bde6:	f04f 0c0a 	mov.w	ip, #10
 800bdea:	4620      	mov	r0, r4
 800bdec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdf0:	3a30      	subs	r2, #48	; 0x30
 800bdf2:	2a09      	cmp	r2, #9
 800bdf4:	d903      	bls.n	800bdfe <_vfiprintf_r+0x1ee>
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d0c5      	beq.n	800bd86 <_vfiprintf_r+0x176>
 800bdfa:	9105      	str	r1, [sp, #20]
 800bdfc:	e7c3      	b.n	800bd86 <_vfiprintf_r+0x176>
 800bdfe:	fb0c 2101 	mla	r1, ip, r1, r2
 800be02:	4604      	mov	r4, r0
 800be04:	2301      	movs	r3, #1
 800be06:	e7f0      	b.n	800bdea <_vfiprintf_r+0x1da>
 800be08:	ab03      	add	r3, sp, #12
 800be0a:	9300      	str	r3, [sp, #0]
 800be0c:	462a      	mov	r2, r5
 800be0e:	4b16      	ldr	r3, [pc, #88]	; (800be68 <_vfiprintf_r+0x258>)
 800be10:	a904      	add	r1, sp, #16
 800be12:	4630      	mov	r0, r6
 800be14:	f3af 8000 	nop.w
 800be18:	4607      	mov	r7, r0
 800be1a:	1c78      	adds	r0, r7, #1
 800be1c:	d1d6      	bne.n	800bdcc <_vfiprintf_r+0x1bc>
 800be1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be20:	07d9      	lsls	r1, r3, #31
 800be22:	d405      	bmi.n	800be30 <_vfiprintf_r+0x220>
 800be24:	89ab      	ldrh	r3, [r5, #12]
 800be26:	059a      	lsls	r2, r3, #22
 800be28:	d402      	bmi.n	800be30 <_vfiprintf_r+0x220>
 800be2a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be2c:	f7ff fe53 	bl	800bad6 <__retarget_lock_release_recursive>
 800be30:	89ab      	ldrh	r3, [r5, #12]
 800be32:	065b      	lsls	r3, r3, #25
 800be34:	f53f af12 	bmi.w	800bc5c <_vfiprintf_r+0x4c>
 800be38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800be3a:	e711      	b.n	800bc60 <_vfiprintf_r+0x50>
 800be3c:	ab03      	add	r3, sp, #12
 800be3e:	9300      	str	r3, [sp, #0]
 800be40:	462a      	mov	r2, r5
 800be42:	4b09      	ldr	r3, [pc, #36]	; (800be68 <_vfiprintf_r+0x258>)
 800be44:	a904      	add	r1, sp, #16
 800be46:	4630      	mov	r0, r6
 800be48:	f000 f880 	bl	800bf4c <_printf_i>
 800be4c:	e7e4      	b.n	800be18 <_vfiprintf_r+0x208>
 800be4e:	bf00      	nop
 800be50:	0800ccb0 	.word	0x0800ccb0
 800be54:	0800ccd0 	.word	0x0800ccd0
 800be58:	0800cc90 	.word	0x0800cc90
 800be5c:	0800ccf0 	.word	0x0800ccf0
 800be60:	0800ccfa 	.word	0x0800ccfa
 800be64:	00000000 	.word	0x00000000
 800be68:	0800bbeb 	.word	0x0800bbeb
 800be6c:	0800ccf6 	.word	0x0800ccf6

0800be70 <_printf_common>:
 800be70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be74:	4616      	mov	r6, r2
 800be76:	4699      	mov	r9, r3
 800be78:	688a      	ldr	r2, [r1, #8]
 800be7a:	690b      	ldr	r3, [r1, #16]
 800be7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800be80:	4293      	cmp	r3, r2
 800be82:	bfb8      	it	lt
 800be84:	4613      	movlt	r3, r2
 800be86:	6033      	str	r3, [r6, #0]
 800be88:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800be8c:	4607      	mov	r7, r0
 800be8e:	460c      	mov	r4, r1
 800be90:	b10a      	cbz	r2, 800be96 <_printf_common+0x26>
 800be92:	3301      	adds	r3, #1
 800be94:	6033      	str	r3, [r6, #0]
 800be96:	6823      	ldr	r3, [r4, #0]
 800be98:	0699      	lsls	r1, r3, #26
 800be9a:	bf42      	ittt	mi
 800be9c:	6833      	ldrmi	r3, [r6, #0]
 800be9e:	3302      	addmi	r3, #2
 800bea0:	6033      	strmi	r3, [r6, #0]
 800bea2:	6825      	ldr	r5, [r4, #0]
 800bea4:	f015 0506 	ands.w	r5, r5, #6
 800bea8:	d106      	bne.n	800beb8 <_printf_common+0x48>
 800beaa:	f104 0a19 	add.w	sl, r4, #25
 800beae:	68e3      	ldr	r3, [r4, #12]
 800beb0:	6832      	ldr	r2, [r6, #0]
 800beb2:	1a9b      	subs	r3, r3, r2
 800beb4:	42ab      	cmp	r3, r5
 800beb6:	dc26      	bgt.n	800bf06 <_printf_common+0x96>
 800beb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bebc:	1e13      	subs	r3, r2, #0
 800bebe:	6822      	ldr	r2, [r4, #0]
 800bec0:	bf18      	it	ne
 800bec2:	2301      	movne	r3, #1
 800bec4:	0692      	lsls	r2, r2, #26
 800bec6:	d42b      	bmi.n	800bf20 <_printf_common+0xb0>
 800bec8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800becc:	4649      	mov	r1, r9
 800bece:	4638      	mov	r0, r7
 800bed0:	47c0      	blx	r8
 800bed2:	3001      	adds	r0, #1
 800bed4:	d01e      	beq.n	800bf14 <_printf_common+0xa4>
 800bed6:	6823      	ldr	r3, [r4, #0]
 800bed8:	68e5      	ldr	r5, [r4, #12]
 800beda:	6832      	ldr	r2, [r6, #0]
 800bedc:	f003 0306 	and.w	r3, r3, #6
 800bee0:	2b04      	cmp	r3, #4
 800bee2:	bf08      	it	eq
 800bee4:	1aad      	subeq	r5, r5, r2
 800bee6:	68a3      	ldr	r3, [r4, #8]
 800bee8:	6922      	ldr	r2, [r4, #16]
 800beea:	bf0c      	ite	eq
 800beec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bef0:	2500      	movne	r5, #0
 800bef2:	4293      	cmp	r3, r2
 800bef4:	bfc4      	itt	gt
 800bef6:	1a9b      	subgt	r3, r3, r2
 800bef8:	18ed      	addgt	r5, r5, r3
 800befa:	2600      	movs	r6, #0
 800befc:	341a      	adds	r4, #26
 800befe:	42b5      	cmp	r5, r6
 800bf00:	d11a      	bne.n	800bf38 <_printf_common+0xc8>
 800bf02:	2000      	movs	r0, #0
 800bf04:	e008      	b.n	800bf18 <_printf_common+0xa8>
 800bf06:	2301      	movs	r3, #1
 800bf08:	4652      	mov	r2, sl
 800bf0a:	4649      	mov	r1, r9
 800bf0c:	4638      	mov	r0, r7
 800bf0e:	47c0      	blx	r8
 800bf10:	3001      	adds	r0, #1
 800bf12:	d103      	bne.n	800bf1c <_printf_common+0xac>
 800bf14:	f04f 30ff 	mov.w	r0, #4294967295
 800bf18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf1c:	3501      	adds	r5, #1
 800bf1e:	e7c6      	b.n	800beae <_printf_common+0x3e>
 800bf20:	18e1      	adds	r1, r4, r3
 800bf22:	1c5a      	adds	r2, r3, #1
 800bf24:	2030      	movs	r0, #48	; 0x30
 800bf26:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bf2a:	4422      	add	r2, r4
 800bf2c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bf30:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bf34:	3302      	adds	r3, #2
 800bf36:	e7c7      	b.n	800bec8 <_printf_common+0x58>
 800bf38:	2301      	movs	r3, #1
 800bf3a:	4622      	mov	r2, r4
 800bf3c:	4649      	mov	r1, r9
 800bf3e:	4638      	mov	r0, r7
 800bf40:	47c0      	blx	r8
 800bf42:	3001      	adds	r0, #1
 800bf44:	d0e6      	beq.n	800bf14 <_printf_common+0xa4>
 800bf46:	3601      	adds	r6, #1
 800bf48:	e7d9      	b.n	800befe <_printf_common+0x8e>
	...

0800bf4c <_printf_i>:
 800bf4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf50:	7e0f      	ldrb	r7, [r1, #24]
 800bf52:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bf54:	2f78      	cmp	r7, #120	; 0x78
 800bf56:	4691      	mov	r9, r2
 800bf58:	4680      	mov	r8, r0
 800bf5a:	460c      	mov	r4, r1
 800bf5c:	469a      	mov	sl, r3
 800bf5e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bf62:	d807      	bhi.n	800bf74 <_printf_i+0x28>
 800bf64:	2f62      	cmp	r7, #98	; 0x62
 800bf66:	d80a      	bhi.n	800bf7e <_printf_i+0x32>
 800bf68:	2f00      	cmp	r7, #0
 800bf6a:	f000 80d8 	beq.w	800c11e <_printf_i+0x1d2>
 800bf6e:	2f58      	cmp	r7, #88	; 0x58
 800bf70:	f000 80a3 	beq.w	800c0ba <_printf_i+0x16e>
 800bf74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf78:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bf7c:	e03a      	b.n	800bff4 <_printf_i+0xa8>
 800bf7e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bf82:	2b15      	cmp	r3, #21
 800bf84:	d8f6      	bhi.n	800bf74 <_printf_i+0x28>
 800bf86:	a101      	add	r1, pc, #4	; (adr r1, 800bf8c <_printf_i+0x40>)
 800bf88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf8c:	0800bfe5 	.word	0x0800bfe5
 800bf90:	0800bff9 	.word	0x0800bff9
 800bf94:	0800bf75 	.word	0x0800bf75
 800bf98:	0800bf75 	.word	0x0800bf75
 800bf9c:	0800bf75 	.word	0x0800bf75
 800bfa0:	0800bf75 	.word	0x0800bf75
 800bfa4:	0800bff9 	.word	0x0800bff9
 800bfa8:	0800bf75 	.word	0x0800bf75
 800bfac:	0800bf75 	.word	0x0800bf75
 800bfb0:	0800bf75 	.word	0x0800bf75
 800bfb4:	0800bf75 	.word	0x0800bf75
 800bfb8:	0800c105 	.word	0x0800c105
 800bfbc:	0800c029 	.word	0x0800c029
 800bfc0:	0800c0e7 	.word	0x0800c0e7
 800bfc4:	0800bf75 	.word	0x0800bf75
 800bfc8:	0800bf75 	.word	0x0800bf75
 800bfcc:	0800c127 	.word	0x0800c127
 800bfd0:	0800bf75 	.word	0x0800bf75
 800bfd4:	0800c029 	.word	0x0800c029
 800bfd8:	0800bf75 	.word	0x0800bf75
 800bfdc:	0800bf75 	.word	0x0800bf75
 800bfe0:	0800c0ef 	.word	0x0800c0ef
 800bfe4:	682b      	ldr	r3, [r5, #0]
 800bfe6:	1d1a      	adds	r2, r3, #4
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	602a      	str	r2, [r5, #0]
 800bfec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bff0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bff4:	2301      	movs	r3, #1
 800bff6:	e0a3      	b.n	800c140 <_printf_i+0x1f4>
 800bff8:	6820      	ldr	r0, [r4, #0]
 800bffa:	6829      	ldr	r1, [r5, #0]
 800bffc:	0606      	lsls	r6, r0, #24
 800bffe:	f101 0304 	add.w	r3, r1, #4
 800c002:	d50a      	bpl.n	800c01a <_printf_i+0xce>
 800c004:	680e      	ldr	r6, [r1, #0]
 800c006:	602b      	str	r3, [r5, #0]
 800c008:	2e00      	cmp	r6, #0
 800c00a:	da03      	bge.n	800c014 <_printf_i+0xc8>
 800c00c:	232d      	movs	r3, #45	; 0x2d
 800c00e:	4276      	negs	r6, r6
 800c010:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c014:	485e      	ldr	r0, [pc, #376]	; (800c190 <_printf_i+0x244>)
 800c016:	230a      	movs	r3, #10
 800c018:	e019      	b.n	800c04e <_printf_i+0x102>
 800c01a:	680e      	ldr	r6, [r1, #0]
 800c01c:	602b      	str	r3, [r5, #0]
 800c01e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c022:	bf18      	it	ne
 800c024:	b236      	sxthne	r6, r6
 800c026:	e7ef      	b.n	800c008 <_printf_i+0xbc>
 800c028:	682b      	ldr	r3, [r5, #0]
 800c02a:	6820      	ldr	r0, [r4, #0]
 800c02c:	1d19      	adds	r1, r3, #4
 800c02e:	6029      	str	r1, [r5, #0]
 800c030:	0601      	lsls	r1, r0, #24
 800c032:	d501      	bpl.n	800c038 <_printf_i+0xec>
 800c034:	681e      	ldr	r6, [r3, #0]
 800c036:	e002      	b.n	800c03e <_printf_i+0xf2>
 800c038:	0646      	lsls	r6, r0, #25
 800c03a:	d5fb      	bpl.n	800c034 <_printf_i+0xe8>
 800c03c:	881e      	ldrh	r6, [r3, #0]
 800c03e:	4854      	ldr	r0, [pc, #336]	; (800c190 <_printf_i+0x244>)
 800c040:	2f6f      	cmp	r7, #111	; 0x6f
 800c042:	bf0c      	ite	eq
 800c044:	2308      	moveq	r3, #8
 800c046:	230a      	movne	r3, #10
 800c048:	2100      	movs	r1, #0
 800c04a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c04e:	6865      	ldr	r5, [r4, #4]
 800c050:	60a5      	str	r5, [r4, #8]
 800c052:	2d00      	cmp	r5, #0
 800c054:	bfa2      	ittt	ge
 800c056:	6821      	ldrge	r1, [r4, #0]
 800c058:	f021 0104 	bicge.w	r1, r1, #4
 800c05c:	6021      	strge	r1, [r4, #0]
 800c05e:	b90e      	cbnz	r6, 800c064 <_printf_i+0x118>
 800c060:	2d00      	cmp	r5, #0
 800c062:	d04d      	beq.n	800c100 <_printf_i+0x1b4>
 800c064:	4615      	mov	r5, r2
 800c066:	fbb6 f1f3 	udiv	r1, r6, r3
 800c06a:	fb03 6711 	mls	r7, r3, r1, r6
 800c06e:	5dc7      	ldrb	r7, [r0, r7]
 800c070:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c074:	4637      	mov	r7, r6
 800c076:	42bb      	cmp	r3, r7
 800c078:	460e      	mov	r6, r1
 800c07a:	d9f4      	bls.n	800c066 <_printf_i+0x11a>
 800c07c:	2b08      	cmp	r3, #8
 800c07e:	d10b      	bne.n	800c098 <_printf_i+0x14c>
 800c080:	6823      	ldr	r3, [r4, #0]
 800c082:	07de      	lsls	r6, r3, #31
 800c084:	d508      	bpl.n	800c098 <_printf_i+0x14c>
 800c086:	6923      	ldr	r3, [r4, #16]
 800c088:	6861      	ldr	r1, [r4, #4]
 800c08a:	4299      	cmp	r1, r3
 800c08c:	bfde      	ittt	le
 800c08e:	2330      	movle	r3, #48	; 0x30
 800c090:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c094:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c098:	1b52      	subs	r2, r2, r5
 800c09a:	6122      	str	r2, [r4, #16]
 800c09c:	f8cd a000 	str.w	sl, [sp]
 800c0a0:	464b      	mov	r3, r9
 800c0a2:	aa03      	add	r2, sp, #12
 800c0a4:	4621      	mov	r1, r4
 800c0a6:	4640      	mov	r0, r8
 800c0a8:	f7ff fee2 	bl	800be70 <_printf_common>
 800c0ac:	3001      	adds	r0, #1
 800c0ae:	d14c      	bne.n	800c14a <_printf_i+0x1fe>
 800c0b0:	f04f 30ff 	mov.w	r0, #4294967295
 800c0b4:	b004      	add	sp, #16
 800c0b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0ba:	4835      	ldr	r0, [pc, #212]	; (800c190 <_printf_i+0x244>)
 800c0bc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c0c0:	6829      	ldr	r1, [r5, #0]
 800c0c2:	6823      	ldr	r3, [r4, #0]
 800c0c4:	f851 6b04 	ldr.w	r6, [r1], #4
 800c0c8:	6029      	str	r1, [r5, #0]
 800c0ca:	061d      	lsls	r5, r3, #24
 800c0cc:	d514      	bpl.n	800c0f8 <_printf_i+0x1ac>
 800c0ce:	07df      	lsls	r7, r3, #31
 800c0d0:	bf44      	itt	mi
 800c0d2:	f043 0320 	orrmi.w	r3, r3, #32
 800c0d6:	6023      	strmi	r3, [r4, #0]
 800c0d8:	b91e      	cbnz	r6, 800c0e2 <_printf_i+0x196>
 800c0da:	6823      	ldr	r3, [r4, #0]
 800c0dc:	f023 0320 	bic.w	r3, r3, #32
 800c0e0:	6023      	str	r3, [r4, #0]
 800c0e2:	2310      	movs	r3, #16
 800c0e4:	e7b0      	b.n	800c048 <_printf_i+0xfc>
 800c0e6:	6823      	ldr	r3, [r4, #0]
 800c0e8:	f043 0320 	orr.w	r3, r3, #32
 800c0ec:	6023      	str	r3, [r4, #0]
 800c0ee:	2378      	movs	r3, #120	; 0x78
 800c0f0:	4828      	ldr	r0, [pc, #160]	; (800c194 <_printf_i+0x248>)
 800c0f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c0f6:	e7e3      	b.n	800c0c0 <_printf_i+0x174>
 800c0f8:	0659      	lsls	r1, r3, #25
 800c0fa:	bf48      	it	mi
 800c0fc:	b2b6      	uxthmi	r6, r6
 800c0fe:	e7e6      	b.n	800c0ce <_printf_i+0x182>
 800c100:	4615      	mov	r5, r2
 800c102:	e7bb      	b.n	800c07c <_printf_i+0x130>
 800c104:	682b      	ldr	r3, [r5, #0]
 800c106:	6826      	ldr	r6, [r4, #0]
 800c108:	6961      	ldr	r1, [r4, #20]
 800c10a:	1d18      	adds	r0, r3, #4
 800c10c:	6028      	str	r0, [r5, #0]
 800c10e:	0635      	lsls	r5, r6, #24
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	d501      	bpl.n	800c118 <_printf_i+0x1cc>
 800c114:	6019      	str	r1, [r3, #0]
 800c116:	e002      	b.n	800c11e <_printf_i+0x1d2>
 800c118:	0670      	lsls	r0, r6, #25
 800c11a:	d5fb      	bpl.n	800c114 <_printf_i+0x1c8>
 800c11c:	8019      	strh	r1, [r3, #0]
 800c11e:	2300      	movs	r3, #0
 800c120:	6123      	str	r3, [r4, #16]
 800c122:	4615      	mov	r5, r2
 800c124:	e7ba      	b.n	800c09c <_printf_i+0x150>
 800c126:	682b      	ldr	r3, [r5, #0]
 800c128:	1d1a      	adds	r2, r3, #4
 800c12a:	602a      	str	r2, [r5, #0]
 800c12c:	681d      	ldr	r5, [r3, #0]
 800c12e:	6862      	ldr	r2, [r4, #4]
 800c130:	2100      	movs	r1, #0
 800c132:	4628      	mov	r0, r5
 800c134:	f7f4 f85c 	bl	80001f0 <memchr>
 800c138:	b108      	cbz	r0, 800c13e <_printf_i+0x1f2>
 800c13a:	1b40      	subs	r0, r0, r5
 800c13c:	6060      	str	r0, [r4, #4]
 800c13e:	6863      	ldr	r3, [r4, #4]
 800c140:	6123      	str	r3, [r4, #16]
 800c142:	2300      	movs	r3, #0
 800c144:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c148:	e7a8      	b.n	800c09c <_printf_i+0x150>
 800c14a:	6923      	ldr	r3, [r4, #16]
 800c14c:	462a      	mov	r2, r5
 800c14e:	4649      	mov	r1, r9
 800c150:	4640      	mov	r0, r8
 800c152:	47d0      	blx	sl
 800c154:	3001      	adds	r0, #1
 800c156:	d0ab      	beq.n	800c0b0 <_printf_i+0x164>
 800c158:	6823      	ldr	r3, [r4, #0]
 800c15a:	079b      	lsls	r3, r3, #30
 800c15c:	d413      	bmi.n	800c186 <_printf_i+0x23a>
 800c15e:	68e0      	ldr	r0, [r4, #12]
 800c160:	9b03      	ldr	r3, [sp, #12]
 800c162:	4298      	cmp	r0, r3
 800c164:	bfb8      	it	lt
 800c166:	4618      	movlt	r0, r3
 800c168:	e7a4      	b.n	800c0b4 <_printf_i+0x168>
 800c16a:	2301      	movs	r3, #1
 800c16c:	4632      	mov	r2, r6
 800c16e:	4649      	mov	r1, r9
 800c170:	4640      	mov	r0, r8
 800c172:	47d0      	blx	sl
 800c174:	3001      	adds	r0, #1
 800c176:	d09b      	beq.n	800c0b0 <_printf_i+0x164>
 800c178:	3501      	adds	r5, #1
 800c17a:	68e3      	ldr	r3, [r4, #12]
 800c17c:	9903      	ldr	r1, [sp, #12]
 800c17e:	1a5b      	subs	r3, r3, r1
 800c180:	42ab      	cmp	r3, r5
 800c182:	dcf2      	bgt.n	800c16a <_printf_i+0x21e>
 800c184:	e7eb      	b.n	800c15e <_printf_i+0x212>
 800c186:	2500      	movs	r5, #0
 800c188:	f104 0619 	add.w	r6, r4, #25
 800c18c:	e7f5      	b.n	800c17a <_printf_i+0x22e>
 800c18e:	bf00      	nop
 800c190:	0800cd01 	.word	0x0800cd01
 800c194:	0800cd12 	.word	0x0800cd12

0800c198 <__sread>:
 800c198:	b510      	push	{r4, lr}
 800c19a:	460c      	mov	r4, r1
 800c19c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1a0:	f000 f894 	bl	800c2cc <_read_r>
 800c1a4:	2800      	cmp	r0, #0
 800c1a6:	bfab      	itete	ge
 800c1a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c1aa:	89a3      	ldrhlt	r3, [r4, #12]
 800c1ac:	181b      	addge	r3, r3, r0
 800c1ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c1b2:	bfac      	ite	ge
 800c1b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800c1b6:	81a3      	strhlt	r3, [r4, #12]
 800c1b8:	bd10      	pop	{r4, pc}

0800c1ba <__swrite>:
 800c1ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1be:	461f      	mov	r7, r3
 800c1c0:	898b      	ldrh	r3, [r1, #12]
 800c1c2:	05db      	lsls	r3, r3, #23
 800c1c4:	4605      	mov	r5, r0
 800c1c6:	460c      	mov	r4, r1
 800c1c8:	4616      	mov	r6, r2
 800c1ca:	d505      	bpl.n	800c1d8 <__swrite+0x1e>
 800c1cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1d0:	2302      	movs	r3, #2
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f000 f868 	bl	800c2a8 <_lseek_r>
 800c1d8:	89a3      	ldrh	r3, [r4, #12]
 800c1da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c1e2:	81a3      	strh	r3, [r4, #12]
 800c1e4:	4632      	mov	r2, r6
 800c1e6:	463b      	mov	r3, r7
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ee:	f000 b817 	b.w	800c220 <_write_r>

0800c1f2 <__sseek>:
 800c1f2:	b510      	push	{r4, lr}
 800c1f4:	460c      	mov	r4, r1
 800c1f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c1fa:	f000 f855 	bl	800c2a8 <_lseek_r>
 800c1fe:	1c43      	adds	r3, r0, #1
 800c200:	89a3      	ldrh	r3, [r4, #12]
 800c202:	bf15      	itete	ne
 800c204:	6560      	strne	r0, [r4, #84]	; 0x54
 800c206:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c20a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c20e:	81a3      	strheq	r3, [r4, #12]
 800c210:	bf18      	it	ne
 800c212:	81a3      	strhne	r3, [r4, #12]
 800c214:	bd10      	pop	{r4, pc}

0800c216 <__sclose>:
 800c216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c21a:	f000 b813 	b.w	800c244 <_close_r>
	...

0800c220 <_write_r>:
 800c220:	b538      	push	{r3, r4, r5, lr}
 800c222:	4d07      	ldr	r5, [pc, #28]	; (800c240 <_write_r+0x20>)
 800c224:	4604      	mov	r4, r0
 800c226:	4608      	mov	r0, r1
 800c228:	4611      	mov	r1, r2
 800c22a:	2200      	movs	r2, #0
 800c22c:	602a      	str	r2, [r5, #0]
 800c22e:	461a      	mov	r2, r3
 800c230:	f7f6 f921 	bl	8002476 <_write>
 800c234:	1c43      	adds	r3, r0, #1
 800c236:	d102      	bne.n	800c23e <_write_r+0x1e>
 800c238:	682b      	ldr	r3, [r5, #0]
 800c23a:	b103      	cbz	r3, 800c23e <_write_r+0x1e>
 800c23c:	6023      	str	r3, [r4, #0]
 800c23e:	bd38      	pop	{r3, r4, r5, pc}
 800c240:	20000ecc 	.word	0x20000ecc

0800c244 <_close_r>:
 800c244:	b538      	push	{r3, r4, r5, lr}
 800c246:	4d06      	ldr	r5, [pc, #24]	; (800c260 <_close_r+0x1c>)
 800c248:	2300      	movs	r3, #0
 800c24a:	4604      	mov	r4, r0
 800c24c:	4608      	mov	r0, r1
 800c24e:	602b      	str	r3, [r5, #0]
 800c250:	f7f6 f92d 	bl	80024ae <_close>
 800c254:	1c43      	adds	r3, r0, #1
 800c256:	d102      	bne.n	800c25e <_close_r+0x1a>
 800c258:	682b      	ldr	r3, [r5, #0]
 800c25a:	b103      	cbz	r3, 800c25e <_close_r+0x1a>
 800c25c:	6023      	str	r3, [r4, #0]
 800c25e:	bd38      	pop	{r3, r4, r5, pc}
 800c260:	20000ecc 	.word	0x20000ecc

0800c264 <_fstat_r>:
 800c264:	b538      	push	{r3, r4, r5, lr}
 800c266:	4d07      	ldr	r5, [pc, #28]	; (800c284 <_fstat_r+0x20>)
 800c268:	2300      	movs	r3, #0
 800c26a:	4604      	mov	r4, r0
 800c26c:	4608      	mov	r0, r1
 800c26e:	4611      	mov	r1, r2
 800c270:	602b      	str	r3, [r5, #0]
 800c272:	f7f6 f928 	bl	80024c6 <_fstat>
 800c276:	1c43      	adds	r3, r0, #1
 800c278:	d102      	bne.n	800c280 <_fstat_r+0x1c>
 800c27a:	682b      	ldr	r3, [r5, #0]
 800c27c:	b103      	cbz	r3, 800c280 <_fstat_r+0x1c>
 800c27e:	6023      	str	r3, [r4, #0]
 800c280:	bd38      	pop	{r3, r4, r5, pc}
 800c282:	bf00      	nop
 800c284:	20000ecc 	.word	0x20000ecc

0800c288 <_isatty_r>:
 800c288:	b538      	push	{r3, r4, r5, lr}
 800c28a:	4d06      	ldr	r5, [pc, #24]	; (800c2a4 <_isatty_r+0x1c>)
 800c28c:	2300      	movs	r3, #0
 800c28e:	4604      	mov	r4, r0
 800c290:	4608      	mov	r0, r1
 800c292:	602b      	str	r3, [r5, #0]
 800c294:	f7f6 f927 	bl	80024e6 <_isatty>
 800c298:	1c43      	adds	r3, r0, #1
 800c29a:	d102      	bne.n	800c2a2 <_isatty_r+0x1a>
 800c29c:	682b      	ldr	r3, [r5, #0]
 800c29e:	b103      	cbz	r3, 800c2a2 <_isatty_r+0x1a>
 800c2a0:	6023      	str	r3, [r4, #0]
 800c2a2:	bd38      	pop	{r3, r4, r5, pc}
 800c2a4:	20000ecc 	.word	0x20000ecc

0800c2a8 <_lseek_r>:
 800c2a8:	b538      	push	{r3, r4, r5, lr}
 800c2aa:	4d07      	ldr	r5, [pc, #28]	; (800c2c8 <_lseek_r+0x20>)
 800c2ac:	4604      	mov	r4, r0
 800c2ae:	4608      	mov	r0, r1
 800c2b0:	4611      	mov	r1, r2
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	602a      	str	r2, [r5, #0]
 800c2b6:	461a      	mov	r2, r3
 800c2b8:	f7f6 f920 	bl	80024fc <_lseek>
 800c2bc:	1c43      	adds	r3, r0, #1
 800c2be:	d102      	bne.n	800c2c6 <_lseek_r+0x1e>
 800c2c0:	682b      	ldr	r3, [r5, #0]
 800c2c2:	b103      	cbz	r3, 800c2c6 <_lseek_r+0x1e>
 800c2c4:	6023      	str	r3, [r4, #0]
 800c2c6:	bd38      	pop	{r3, r4, r5, pc}
 800c2c8:	20000ecc 	.word	0x20000ecc

0800c2cc <_read_r>:
 800c2cc:	b538      	push	{r3, r4, r5, lr}
 800c2ce:	4d07      	ldr	r5, [pc, #28]	; (800c2ec <_read_r+0x20>)
 800c2d0:	4604      	mov	r4, r0
 800c2d2:	4608      	mov	r0, r1
 800c2d4:	4611      	mov	r1, r2
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	602a      	str	r2, [r5, #0]
 800c2da:	461a      	mov	r2, r3
 800c2dc:	f7f6 f8ae 	bl	800243c <_read>
 800c2e0:	1c43      	adds	r3, r0, #1
 800c2e2:	d102      	bne.n	800c2ea <_read_r+0x1e>
 800c2e4:	682b      	ldr	r3, [r5, #0]
 800c2e6:	b103      	cbz	r3, 800c2ea <_read_r+0x1e>
 800c2e8:	6023      	str	r3, [r4, #0]
 800c2ea:	bd38      	pop	{r3, r4, r5, pc}
 800c2ec:	20000ecc 	.word	0x20000ecc

0800c2f0 <_init>:
 800c2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2f2:	bf00      	nop
 800c2f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2f6:	bc08      	pop	{r3}
 800c2f8:	469e      	mov	lr, r3
 800c2fa:	4770      	bx	lr

0800c2fc <_fini>:
 800c2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2fe:	bf00      	nop
 800c300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c302:	bc08      	pop	{r3}
 800c304:	469e      	mov	lr, r3
 800c306:	4770      	bx	lr
