C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult/dspba_library.vhd {1 {vcom -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult/dspba_library.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 07:03:35 on Mar 16,2020
vcom -reportprogress 300 -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult/dspba_library.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package dspba_library_package
-- Compiling entity dspba_delay
-- Compiling architecture delay of dspba_delay
-- Loading package NUMERIC_STD
-- Compiling entity dspba_sync_reg
-- Compiling architecture sync_reg of dspba_sync_reg
-- Compiling entity dspba_pipe
-- Compiling architecture rtl of dspba_pipe
End time: 07:03:35 on Mar 16,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/expr/expr_tb.v {1 {vlog -work work -stats=none C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/expr/expr_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module expr_tb

Top level modules:
	expr_tb

} {} {}} C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/cordic/cordic.v {1 {vlog -work work C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/cordic/cordic.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 07:03:34 on Mar 16,2020
vlog -reportprogress 300 -work work C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/cordic/cordic.v 
-- Compiling module cordic

Top level modules:
	cordic
End time: 07:03:34 on Mar 16,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add.v {1 {vlog -work work C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 07:03:34 on Mar 16,2020
vlog -reportprogress 300 -work work C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add.v 
-- Compiling module fp_add

Top level modules:
	fp_add
End time: 07:03:34 on Mar 16,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add/dspba_library_package.vhd {1 {vcom -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add/dspba_library_package.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 07:03:34 on Mar 16,2020
vcom -reportprogress 300 -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add/dspba_library_package.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package dspba_library_package
End time: 07:03:34 on Mar 16,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult/fp_mult_0002.vhd {1 {vcom -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult/fp_mult_0002.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 07:03:35 on Mar 16,2020
vcom -reportprogress 300 -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult/fp_mult_0002.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package dspba_library_package
-- Loading package altera_mf_components
-- Loading package altera_lnsim_components
-- Loading package LPM_COMPONENTS
-- Compiling entity fp_mult_0002
-- Compiling architecture normal of fp_mult_0002
End time: 07:03:35 on Mar 16,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add/dspba_library.vhd {1 {vcom -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add/dspba_library.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 07:03:35 on Mar 16,2020
vcom -reportprogress 300 -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add/dspba_library.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package dspba_library_package
-- Compiling entity dspba_delay
-- Compiling architecture delay of dspba_delay
-- Loading package NUMERIC_STD
-- Compiling entity dspba_sync_reg
-- Compiling architecture sync_reg of dspba_sync_reg
-- Compiling entity dspba_pipe
-- Compiling architecture rtl of dspba_pipe
End time: 07:03:35 on Mar 16,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult.v {1 {vlog -work work C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 07:03:34 on Mar 16,2020
vlog -reportprogress 300 -work work C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult.v 
-- Compiling module fp_mult

Top level modules:
	fp_mult
End time: 07:03:34 on Mar 16,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add/fp_add_0002.vhd {1 {vcom -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add/fp_add_0002.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 07:03:34 on Mar 16,2020
vcom -reportprogress 300 -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_add/fp_add/fp_add_0002.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Loading package dspba_library_package
-- Loading package altera_mf_components
-- Loading package altera_lnsim_components
-- Loading package LPM_COMPONENTS
-- Compiling entity fp_add_0002
-- Compiling architecture normal of fp_add_0002
End time: 07:03:35 on Mar 16,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0

} {} {}} C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult/dspba_library_package.vhd {1 {vcom -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult/dspba_library_package.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 07:03:35 on Mar 16,2020
vcom -reportprogress 300 -work work -2002 -explicit C:/Users/Omar/Documents/DSD/system_template_de1_soc/ip/fp_mult/fp_mult/dspba_library_package.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package dspba_library_package
End time: 07:03:35 on Mar 16,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}}
