<stg><name>Conv</name>


<trans_list>

<trans id="666" from="1" to="2">
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="2" to="3">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="3" to="4">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="4" to="5">
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="5" to="6">
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="6" to="7">
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="7" to="8">
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="8" to="9">
<condition id="731">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="8" to="20">
<condition id="748">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="8" to="56">
<condition id="1007">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="9" to="10">
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="10" to="11">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="11" to="12">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="12" to="13">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="13" to="14">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="14" to="15">
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="15" to="16">
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="16" to="17">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="17" to="19">
<condition id="1031">
<or_exp><and_exp><literal name="tmp_101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="17" to="18">
<condition id="1033">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="18" to="17">
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="20" to="21">
<condition id="750">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="20" to="19">
<condition id="1005">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="21" to="25">
<condition id="1034">
<or_exp><and_exp><literal name="exitcond_flatten30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="21" to="22">
<condition id="1038">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="22" to="23">
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="23" to="24">
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="24" to="21">
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="25" to="26">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="26" to="55">
<condition id="1039">
<or_exp><and_exp><literal name="exitcond_flatten32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="26" to="27">
<condition id="1068">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="27" to="28">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="28" to="29">
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="29" to="30">
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="30" to="31">
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="31" to="32">
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="32" to="33">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="33" to="34">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="34" to="35">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="35" to="36">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="36" to="37">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="37" to="38">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="38" to="39">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="39" to="40">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="40" to="41">
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="41" to="42">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="42" to="43">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="43" to="44">
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="44" to="45">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="45" to="46">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="46" to="47">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="47" to="48">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="48" to="49">
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="49" to="50">
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="50" to="51">
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="51" to="52">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="52" to="53">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="53" to="54">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="54" to="26">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="55" to="20">
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="56" to="62">
<condition id="1069">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="56" to="57">
<condition id="1075">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="57" to="58">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="58" to="59">
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="59" to="60">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="60" to="61">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="61" to="56">
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="62" to="63">
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="63" to="66">
<condition id="1076">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="63" to="64">
<condition id="1079">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="64" to="65">
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="65" to="63">
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="66" to="19">
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:5  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:7  %tmp_V_159 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_159"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:9  %tmp_V_161 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_161"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:11  %tmp_V_163 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_163"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:13  %tmp_V_165 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_165"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:15  %tmp_V_167 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_167"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:16  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:17  %tmp_V_169 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_169"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:18  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [1 x i8]* @p_str216)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecMemCore([448 x i12]* @A_V_3_0, [448 x i12]* @A_V_3_1, [448 x i12]* @A_V_3_2, [448 x i12]* @A_V_3_3, [448 x i12]* @A_V_3_4, [448 x i12]* @A_V_3_5, [448 x i12]* @A_V_3_6, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecMemCore([6144 x i12]* @B_V_3_0, [6144 x i12]* @B_V_3_1, [6144 x i12]* @B_V_3_2, [1 x i8]* @p_str1, [12 x i8]* @p_str8, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl1:4  call void (...)* @_ssdm_op_SpecMemCore([32 x i12]* @bias_V_7, [1 x i8]* @p_str1, [14 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:19  %tmp_V_171 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_171"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl1:20  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:21  %tmp_s = icmp eq i16 %tmp_V, 4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1:22  br i1 %tmp_s, label %0, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_96 = icmp eq i16 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_96, label %.preheader487.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="16">
<![CDATA[
:0  %lhs_V = sext i16 %tmp_V_167 to i32

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="16">
<![CDATA[
:1  %rhs_V = sext i16 %tmp_V_163 to i32

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="16">
<![CDATA[
:2  %tmp_98 = sext i16 %tmp_V_161 to i32

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp8 = mul i32 %tmp_98, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp9 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader487.preheader:0  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="16">
<![CDATA[
:0  %tmp_260 = trunc i16 %tmp_V_171 to i12

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  store i12 %tmp_260, i12* @multiple_V_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="101" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp8 = mul i32 %tmp_98, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp9 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="103" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp8 = mul i32 %tmp_98, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp9 = mul i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="109" st_id="15" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %p_s = mul i32 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %KER_bound = add i32 %p_s, %lhs_V

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0  %i8 = phi i31 [ 0, %7 ], [ %i, %9 ]

]]></Node>
<StgValue><ssdm name="i8"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
:1  %i8_cast = zext i31 %i8 to i32

]]></Node>
<StgValue><ssdm name="i8_cast"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_101 = icmp slt i32 %i8_cast, %KER_bound

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i = add i31 %i8, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_101, label %9, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 416, i32 18560, i32 10632, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_V_174 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_174"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_174)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_136 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_104)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0">
<![CDATA[
.loopexit490:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader487:0  %num_img = phi i15 [ %num_img_5, %6 ], [ 0, %.preheader487.preheader ]

]]></Node>
<StgValue><ssdm name="num_img"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="15">
<![CDATA[
.preheader487:1  %num_img_cast = zext i15 %num_img to i16

]]></Node>
<StgValue><ssdm name="num_img_cast"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader487:2  %tmp_100 = icmp slt i16 %num_img_cast, %tmp_V_159

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader487:3  %num_img_5 = add i15 %num_img, 1

]]></Node>
<StgValue><ssdm name="num_img_5"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader487:4  br i1 %tmp_100, label %4, label %.loopexit.loopexit402

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp><literal name="tmp_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit402:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader485:0  %indvar_flatten21 = phi i12 [ 0, %4 ], [ %indvar_flatten_next3, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader485:1  %j2 = phi i3 [ 0, %4 ], [ %tmp_107_mid2_v, %5 ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader485:2  %indvar_flatten22 = phi i10 [ 0, %4 ], [ %indvar_flatten_next2_7, %5 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten22"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader485:3  %k = phi i3 [ 0, %4 ], [ %k_mid2, %5 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader485:4  %i3 = phi i7 [ 0, %4 ], [ %i_5, %5 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader485:5  %exitcond_flatten30 = icmp eq i12 %indvar_flatten21, -960

]]></Node>
<StgValue><ssdm name="exitcond_flatten30"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader485:6  %indvar_flatten_next3 = add i12 %indvar_flatten21, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader485:7  br i1 %exitcond_flatten30, label %.preheader481.preheader, label %.preheader486.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader486.preheader:1  %exitcond_flatten31 = icmp eq i10 %indvar_flatten22, 448

]]></Node>
<StgValue><ssdm name="exitcond_flatten31"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %indvar_flatten44_op = add i10 %indvar_flatten22, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten44_op"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  %indvar_flatten_next2_7 = select i1 %exitcond_flatten31, i10 1, i10 %indvar_flatten44_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="147" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1080">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
<literal name="exitcond_flatten31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader486.preheader:0  %j_7 = add i3 1, %j2

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader486.preheader:2  %k_mid = select i1 %exitcond_flatten31, i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader486.preheader:3  %tmp_107_mid2_v = select i1 %exitcond_flatten31, i3 %j_7, i3 %j2

]]></Node>
<StgValue><ssdm name="tmp_107_mid2_v"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader486.preheader:5  %not_exitcond_flatten = xor i1 %exitcond_flatten31, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader486.preheader:6  %exitcond19 = icmp eq i7 %i3, -64

]]></Node>
<StgValue><ssdm name="exitcond19"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader486.preheader:7  %exitcond9_mid = and i1 %exitcond19, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond9_mid"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader486.preheader:8  %k_4 = add i3 1, %k_mid

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader486.preheader:9  %tmp_255 = or i1 %exitcond9_mid, %exitcond_flatten31

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader486.preheader:10  %i3_mid2 = select i1 %tmp_255, i7 0, i7 %i3

]]></Node>
<StgValue><ssdm name="i3_mid2"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader486.preheader:11  %k_mid2 = select i1 %exitcond9_mid, i3 %k_4, i3 %k_mid

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader486.preheader:12  %tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_114)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %i_5 = add i7 %i3_mid2, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader485

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="3">
<![CDATA[
.preheader486.preheader:4  %tmp_107_mid2_cast = zext i3 %tmp_107_mid2_v to i10

]]></Node>
<StgValue><ssdm name="tmp_107_mid2_cast"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader486.preheader:14  %tmp_V_180 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_180"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="7">
<![CDATA[
.preheader486.preheader:15  %tmp_115_cast = zext i7 %i3_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader486.preheader:16  %tmp_256 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %i3_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader486.preheader:17  %tmp_257 = sub i10 %tmp_256, %tmp_115_cast

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader486.preheader:18  %tmp_258 = add i10 %tmp_107_mid2_cast, %tmp_257

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="16">
<![CDATA[
.preheader486.preheader:27  %tmp_288 = trunc i16 %tmp_V_180 to i12

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0">
<![CDATA[
.preheader486.preheader:28  switch i3 %k_mid2, label %branch69 [
    i3 0, label %branch63
    i3 1, label %branch64
    i3 2, label %branch65
    i3 3, label %branch66
    i3 -4, label %branch67
    i3 -3, label %branch68
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader486.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="10">
<![CDATA[
.preheader486.preheader:19  %tmp_264_cast = sext i10 %tmp_258 to i64

]]></Node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:20  %A_V_3_0_addr = getelementptr [448 x i12]* @A_V_3_0, i64 0, i64 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="A_V_3_0_addr"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:21  %A_V_3_1_addr = getelementptr [448 x i12]* @A_V_3_1, i64 0, i64 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="A_V_3_1_addr"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:22  %A_V_3_2_addr = getelementptr [448 x i12]* @A_V_3_2, i64 0, i64 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="A_V_3_2_addr"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:23  %A_V_3_3_addr = getelementptr [448 x i12]* @A_V_3_3, i64 0, i64 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="A_V_3_3_addr"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:24  %A_V_3_4_addr = getelementptr [448 x i12]* @A_V_3_4, i64 0, i64 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="A_V_3_4_addr"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:25  %A_V_3_5_addr = getelementptr [448 x i12]* @A_V_3_5, i64 0, i64 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="A_V_3_5_addr"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader486.preheader:26  %A_V_3_6_addr = getelementptr [448 x i12]* @A_V_3_6, i64 0, i64 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="A_V_3_6_addr"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="k_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch68:0  store i12 %tmp_288, i12* %A_V_3_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp><literal name="k_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="k_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch67:0  store i12 %tmp_288, i12* %A_V_3_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp><literal name="k_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch66:0  store i12 %tmp_288, i12* %A_V_3_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp><literal name="k_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch65:0  store i12 %tmp_288, i12* %A_V_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp><literal name="k_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch64:0  store i12 %tmp_288, i12* %A_V_3_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="k_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch63:0  store i12 %tmp_288, i12* %A_V_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp><literal name="k_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="k_mid2" val="6"/>
</and_exp><and_exp><literal name="k_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
branch69:0  store i12 %tmp_288, i12* %A_V_3_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp><literal name="k_mid2" val="6"/>
</and_exp><and_exp><literal name="k_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader481.preheader:0  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="193" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader481:0  %indvar_flatten23 = phi i16 [ %indvar_flatten_next3_3, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader481:1  %ia = phi i3 [ %tmp_150_1_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader481:2  %indvar_flatten24 = phi i15 [ %indvar_flatten_next3_2, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten24"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader481:3  %ib = phi i3 [ %ib_mid2, %ifFalse ], [ 1, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader481:4  %indvar_flatten25 = phi i13 [ %indvar_flatten_next3_1, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten25"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader481:5  %i4 = phi i6 [ %tmp_117_mid2, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader481:6  %p_5 = phi i32 [ %buf_V_5_2_2, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader481:7  %j5 = phi i7 [ %j_9, %ifFalse ], [ 0, %.preheader481.preheader ]

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader481:8  %tmp_109 = add i3 %ia, -1

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader481:9  %ia_1 = add i3 %ia, 1

]]></Node>
<StgValue><ssdm name="ia_1"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader481:10  %exitcond_flatten32 = icmp eq i16 %indvar_flatten23, -14336

]]></Node>
<StgValue><ssdm name="exitcond_flatten32"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader481:11  %indvar_flatten_next3_3 = add i16 %indvar_flatten23, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3_3"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader481:12  br i1 %exitcond_flatten32, label %6, label %.preheader484.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader484.loopexit:0  %exitcond_flatten33 = icmp eq i15 %indvar_flatten24, 10240

]]></Node>
<StgValue><ssdm name="exitcond_flatten33"/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:1  %ib_mid = select i1 %exitcond_flatten33, i3 1, i3 %ib

]]></Node>
<StgValue><ssdm name="ib_mid"/></StgValue>
</operation>

<operation id="208" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:9  %not_exitcond_flatten_9 = xor i1 %exitcond_flatten33, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_9"/></StgValue>
</operation>

<operation id="209" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader484.loopexit:10  %exitcond20 = icmp eq i7 %j5, -64

]]></Node>
<StgValue><ssdm name="exitcond20"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:11  %exitcond1_mid = and i1 %exitcond20, %not_exitcond_flatten_9

]]></Node>
<StgValue><ssdm name="exitcond1_mid"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader484.loopexit:12  %exitcond_flatten34 = icmp eq i13 %indvar_flatten25, 2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten34"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:13  %exitcond_flatten65_m = and i1 %exitcond_flatten34, %not_exitcond_flatten_9

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_m"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:17  %exitcond_flatten65_n = xor i1 %exitcond_flatten34, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten65_n"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:18  %not_exitcond_flatten_10 = or i1 %exitcond_flatten33, %exitcond_flatten65_n

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_10"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:19  %exitcond1_mid3 = and i1 %exitcond1_mid, %not_exitcond_flatten_10

]]></Node>
<StgValue><ssdm name="exitcond1_mid3"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
ifFalse:0  %indvar_flatten63_op = add i13 %indvar_flatten25, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten63_op"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
ifFalse:2  %indvar_flatten78_op = add i15 %indvar_flatten24, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten78_op"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="218" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:4  %tmp_150_1_mid2 = select i1 %exitcond_flatten33, i3 %ia_1, i3 %ia

]]></Node>
<StgValue><ssdm name="tmp_150_1_mid2"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1081">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="exitcond_flatten65_m" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader484.loopexit:14  %ib_1 = add i3 1, %ib_mid

]]></Node>
<StgValue><ssdm name="ib_1"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:15  %tmp_259 = or i1 %exitcond_flatten65_m, %exitcond_flatten33

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader484.loopexit:16  %i4_mid = select i1 %tmp_259, i6 0, i6 %i4

]]></Node>
<StgValue><ssdm name="i4_mid"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:20  %ib_mid2 = select i1 %exitcond_flatten65_m, i3 %ib_1, i3 %ib_mid

]]></Node>
<StgValue><ssdm name="ib_mid2"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1083">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="exitcond1_mid3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader484.loopexit:21  %i_29 = add i6 1, %i4_mid

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:22  %tmp_261 = or i1 %exitcond1_mid3, %exitcond_flatten65_m

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader484.loopexit:23  %tmp_289 = or i1 %tmp_261, %exitcond_flatten33

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader484.loopexit:25  %j5_mid2 = select i1 %tmp_289, i7 0, i7 %j5

]]></Node>
<StgValue><ssdm name="j5_mid2"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.014:23  %j_9 = add i7 %j5_mid2, 1

]]></Node>
<StgValue><ssdm name="j_9"/></StgValue>
</operation>

<operation id="228" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
ifFalse:1  %indvar_flatten_next3_1 = select i1 %tmp_259, i13 1, i13 %indvar_flatten63_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3_1"/></StgValue>
</operation>

<operation id="229" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ifFalse:3  %indvar_flatten_next3_2 = select i1 %exitcond_flatten33, i15 1, i15 %indvar_flatten78_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3_2"/></StgValue>
</operation>

<operation id="230" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:4  br label %.preheader481

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="231" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:2  %tmp_110_mid2 = select i1 %exitcond_flatten33, i3 %ia, i3 %tmp_109

]]></Node>
<StgValue><ssdm name="tmp_110_mid2"/></StgValue>
</operation>

<operation id="232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="3">
<![CDATA[
.preheader484.loopexit:3  %tmp_110_mid2_cast = zext i3 %tmp_110_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_110_mid2_cast"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="3">
<![CDATA[
.preheader484.loopexit:5  %tmp_150_1_mid2_cast = zext i3 %tmp_150_1_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_150_1_mid2_cast"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1082">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="exitcond_flatten33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader484.loopexit:6  %ia_1_mid1 = add i3 2, %ia

]]></Node>
<StgValue><ssdm name="ia_1_mid1"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:7  %tmp_150_2_mid2 = select i1 %exitcond_flatten33, i3 %ia_1_mid1, i3 %ia_1

]]></Node>
<StgValue><ssdm name="tmp_150_2_mid2"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="3">
<![CDATA[
.preheader484.loopexit:8  %tmp_150_2_mid2_cast = zext i3 %tmp_150_2_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_150_2_mid2_cast"/></StgValue>
</operation>

<operation id="237" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader484.loopexit:26  %tmp_117_mid2 = select i1 %exitcond1_mid3, i6 %i_29, i6 %i4_mid

]]></Node>
<StgValue><ssdm name="tmp_117_mid2"/></StgValue>
</operation>

<operation id="238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader484.loopexit:28  %tmp_290 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_117_mid2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="239" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="12">
<![CDATA[
.preheader484.loopexit:29  %tmp_262 = zext i12 %tmp_290 to i64

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="7">
<![CDATA[
.preheader484.loopexit:32  %tmp_121 = zext i7 %j5_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="7">
<![CDATA[
.preheader484.loopexit:33  %tmp_121_cast = zext i7 %j5_mid2 to i10

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader484.loopexit:34  %tmp_263 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j5_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.loopexit:35  %tmp_264 = sub i10 %tmp_263, %tmp_121_cast

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.loopexit:36  %tmp_265 = add i10 %tmp_110_mid2_cast, %tmp_264

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.loopexit:39  %tmp_267 = add i10 %tmp_150_1_mid2_cast, %tmp_264

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader484.loopexit:42  %tmp_270 = add i10 %tmp_150_2_mid2_cast, %tmp_264

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader484.loopexit:63  %tmp_271 = add i64 %tmp_121, %tmp_262

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="248" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="64">
<![CDATA[
.preheader484.loopexit:64  %tmp_291 = trunc i64 %tmp_271 to i14

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="249" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="64">
<![CDATA[
.preheader484.loopexit:65  %tmp_292 = trunc i64 %tmp_271 to i12

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="250" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader484.loopexit:82  switch i3 %ib_mid2, label %branch60 [
    i3 1, label %branch56
    i3 2, label %branch57
    i3 3, label %branch58
    i3 -4, label %branch59
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.0140:6  switch i3 %ib_mid2, label %branch54 [
    i3 1, label %branch50
    i3 2, label %branch51
    i3 3, label %branch52
    i3 -4, label %branch53
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.0124:6  switch i3 %ib_mid2, label %branch48 [
    i3 1, label %branch44
    i3 2, label %branch45
    i3 3, label %branch46
    i3 -4, label %branch47
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.0108:6  switch i3 %ib_mid2, label %branch39 [
    i3 1, label %branch35
    i3 2, label %branch36
    i3 3, label %branch37
    i3 -4, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.092:6  switch i3 %ib_mid2, label %branch33 [
    i3 1, label %branch29
    i3 2, label %branch30
    i3 3, label %branch31
    i3 -4, label %branch32
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.076:6  switch i3 %ib_mid2, label %branch27 [
    i3 1, label %branch23
    i3 2, label %branch24
    i3 3, label %branch25
    i3 -4, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.060:6  switch i3 %ib_mid2, label %branch18 [
    i3 1, label %branch14
    i3 2, label %branch15
    i3 3, label %branch16
    i3 -4, label %branch17
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.044:6  switch i3 %ib_mid2, label %branch12 [
    i3 1, label %branch8
    i3 2, label %branch9
    i3 3, label %branch10
    i3 -4, label %branch11
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader.preheader.029:6  switch i3 %ib_mid2, label %branch6 [
    i3 1, label %branch2
    i3 2, label %branch3
    i3 3, label %branch4
    i3 -4, label %branch5
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="259" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
.preheader484.loopexit:37  %tmp_273_cast = sext i10 %tmp_265 to i64

]]></Node>
<StgValue><ssdm name="tmp_273_cast"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:38  %A_V_3_0_addr_1 = getelementptr [448 x i12]* @A_V_3_0, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="A_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="10">
<![CDATA[
.preheader484.loopexit:40  %tmp_274_cast = sext i10 %tmp_267 to i64

]]></Node>
<StgValue><ssdm name="tmp_274_cast"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:41  %A_V_3_0_addr_2 = getelementptr [448 x i12]* @A_V_3_0, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="A_V_3_0_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="10">
<![CDATA[
.preheader484.loopexit:43  %tmp_275_cast = sext i10 %tmp_270 to i64

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="264" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:44  %A_V_3_0_addr_3 = getelementptr [448 x i12]* @A_V_3_0, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="A_V_3_0_addr_3"/></StgValue>
</operation>

<operation id="265" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:45  %A_V_3_1_addr_1 = getelementptr [448 x i12]* @A_V_3_1, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="A_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="266" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:46  %A_V_3_1_addr_2 = getelementptr [448 x i12]* @A_V_3_1, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="A_V_3_1_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:47  %A_V_3_1_addr_3 = getelementptr [448 x i12]* @A_V_3_1, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="A_V_3_1_addr_3"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:48  %A_V_3_2_addr_1 = getelementptr [448 x i12]* @A_V_3_2, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="A_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:49  %A_V_3_2_addr_2 = getelementptr [448 x i12]* @A_V_3_2, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="A_V_3_2_addr_2"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:50  %A_V_3_2_addr_3 = getelementptr [448 x i12]* @A_V_3_2, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="A_V_3_2_addr_3"/></StgValue>
</operation>

<operation id="271" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:51  %A_V_3_3_addr_1 = getelementptr [448 x i12]* @A_V_3_3, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="A_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:52  %A_V_3_3_addr_2 = getelementptr [448 x i12]* @A_V_3_3, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="A_V_3_3_addr_2"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:53  %A_V_3_3_addr_3 = getelementptr [448 x i12]* @A_V_3_3, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="A_V_3_3_addr_3"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:54  %A_V_3_4_addr_1 = getelementptr [448 x i12]* @A_V_3_4, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="A_V_3_4_addr_1"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:55  %A_V_3_4_addr_2 = getelementptr [448 x i12]* @A_V_3_4, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="A_V_3_4_addr_2"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:56  %A_V_3_4_addr_3 = getelementptr [448 x i12]* @A_V_3_4, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="A_V_3_4_addr_3"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:57  %A_V_3_5_addr_1 = getelementptr [448 x i12]* @A_V_3_5, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="A_V_3_5_addr_1"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:58  %A_V_3_5_addr_2 = getelementptr [448 x i12]* @A_V_3_5, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="A_V_3_5_addr_2"/></StgValue>
</operation>

<operation id="279" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:59  %A_V_3_5_addr_3 = getelementptr [448 x i12]* @A_V_3_5, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="A_V_3_5_addr_3"/></StgValue>
</operation>

<operation id="280" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:60  %A_V_3_6_addr_1 = getelementptr [448 x i12]* @A_V_3_6, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="A_V_3_6_addr_1"/></StgValue>
</operation>

<operation id="281" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:61  %A_V_3_6_addr_2 = getelementptr [448 x i12]* @A_V_3_6, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="A_V_3_6_addr_2"/></StgValue>
</operation>

<operation id="282" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:62  %A_V_3_6_addr_3 = getelementptr [448 x i12]* @A_V_3_6, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="A_V_3_6_addr_3"/></StgValue>
</operation>

<operation id="283" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader484.loopexit:66  %p_shl13_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_292, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="284" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader484.loopexit:67  %tmp_272 = sub i14 %p_shl13_cast, %tmp_291

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="285" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader484.loopexit:70  %tmp_273 = add i14 1, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="286" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader484.loopexit:73  %tmp_274 = add i14 2, %tmp_272

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="287" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="9">
<![CDATA[
branch59:0  %A_V_3_3_load = load i12* %A_V_3_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load"/></StgValue>
</operation>

<operation id="288" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="9">
<![CDATA[
branch58:0  %A_V_3_2_load = load i12* %A_V_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="9">
<![CDATA[
branch57:0  %A_V_3_1_load = load i12* %A_V_3_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load"/></StgValue>
</operation>

<operation id="290" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="9">
<![CDATA[
branch56:0  %A_V_3_0_load = load i12* %A_V_3_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_0_load"/></StgValue>
</operation>

<operation id="291" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="9">
<![CDATA[
branch60:0  %A_V_3_4_load = load i12* %A_V_3_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load"/></StgValue>
</operation>

<operation id="292" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="9">
<![CDATA[
branch53:0  %A_V_3_4_load_1 = load i12* %A_V_3_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_1"/></StgValue>
</operation>

<operation id="293" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="9">
<![CDATA[
branch52:0  %A_V_3_3_load_1 = load i12* %A_V_3_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_1"/></StgValue>
</operation>

<operation id="294" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="9">
<![CDATA[
branch51:0  %A_V_3_2_load_1 = load i12* %A_V_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_1"/></StgValue>
</operation>

<operation id="295" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="9">
<![CDATA[
branch50:0  %A_V_3_1_load_1 = load i12* %A_V_3_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_1"/></StgValue>
</operation>

<operation id="296" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="9">
<![CDATA[
branch54:0  %A_V_3_5_load = load i12* %A_V_3_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load"/></StgValue>
</operation>

<operation id="297" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="9">
<![CDATA[
branch47:0  %A_V_3_5_load_1 = load i12* %A_V_3_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_1"/></StgValue>
</operation>

<operation id="298" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="9">
<![CDATA[
branch46:0  %A_V_3_4_load_2 = load i12* %A_V_3_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_2"/></StgValue>
</operation>

<operation id="299" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="9">
<![CDATA[
branch45:0  %A_V_3_3_load_2 = load i12* %A_V_3_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_2"/></StgValue>
</operation>

<operation id="300" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="9">
<![CDATA[
branch44:0  %A_V_3_2_load_2 = load i12* %A_V_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_2"/></StgValue>
</operation>

<operation id="301" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="9">
<![CDATA[
branch48:0  %A_V_3_6_load = load i12* %A_V_3_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_6_load"/></StgValue>
</operation>

<operation id="302" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="9">
<![CDATA[
branch38:0  %A_V_3_3_load_3 = load i12* %A_V_3_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_3"/></StgValue>
</operation>

<operation id="303" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="9">
<![CDATA[
branch37:0  %A_V_3_2_load_3 = load i12* %A_V_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_3"/></StgValue>
</operation>

<operation id="304" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="9">
<![CDATA[
branch36:0  %A_V_3_1_load_2 = load i12* %A_V_3_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_2"/></StgValue>
</operation>

<operation id="305" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="9">
<![CDATA[
branch35:0  %A_V_3_0_load_1 = load i12* %A_V_3_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_0_load_1"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="9">
<![CDATA[
branch39:0  %A_V_3_4_load_3 = load i12* %A_V_3_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_3"/></StgValue>
</operation>

<operation id="307" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="9">
<![CDATA[
branch26:0  %A_V_3_5_load_3 = load i12* %A_V_3_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_3"/></StgValue>
</operation>

<operation id="308" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="9">
<![CDATA[
branch25:0  %A_V_3_4_load_5 = load i12* %A_V_3_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_5"/></StgValue>
</operation>

<operation id="309" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="9">
<![CDATA[
branch24:0  %A_V_3_3_load_5 = load i12* %A_V_3_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_5"/></StgValue>
</operation>

<operation id="310" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="9">
<![CDATA[
branch23:0  %A_V_3_2_load_5 = load i12* %A_V_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_5"/></StgValue>
</operation>

<operation id="311" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="9">
<![CDATA[
branch27:0  %A_V_3_6_load_1 = load i12* %A_V_3_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_6_load_1"/></StgValue>
</operation>

<operation id="312" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="9">
<![CDATA[
branch11:0  %A_V_3_4_load_7 = load i12* %A_V_3_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_7"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="9">
<![CDATA[
branch10:0  %A_V_3_3_load_7 = load i12* %A_V_3_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_7"/></StgValue>
</operation>

<operation id="314" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="9">
<![CDATA[
branch9:0  %A_V_3_2_load_7 = load i12* %A_V_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_7"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="9">
<![CDATA[
branch8:0  %A_V_3_1_load_5 = load i12* %A_V_3_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_5"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="9">
<![CDATA[
branch12:0  %A_V_3_5_load_4 = load i12* %A_V_3_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_4"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader.014:24  %ifzero = icmp eq i7 %j_9, -64

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.014:25  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="319" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="14">
<![CDATA[
.preheader484.loopexit:68  %tmp_278_cast = zext i14 %tmp_272 to i64

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="320" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:69  %B_V_3_0_addr_1 = getelementptr [6144 x i12]* @B_V_3_0, i64 0, i64 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="B_V_3_0_addr_1"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="14">
<![CDATA[
.preheader484.loopexit:71  %tmp_279_cast = zext i14 %tmp_273 to i64

]]></Node>
<StgValue><ssdm name="tmp_279_cast"/></StgValue>
</operation>

<operation id="322" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:72  %B_V_3_0_addr_2 = getelementptr [6144 x i12]* @B_V_3_0, i64 0, i64 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="B_V_3_0_addr_2"/></StgValue>
</operation>

<operation id="323" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="14">
<![CDATA[
.preheader484.loopexit:74  %tmp_280_cast = zext i14 %tmp_274 to i64

]]></Node>
<StgValue><ssdm name="tmp_280_cast"/></StgValue>
</operation>

<operation id="324" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:75  %B_V_3_0_addr_3 = getelementptr [6144 x i12]* @B_V_3_0, i64 0, i64 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="B_V_3_0_addr_3"/></StgValue>
</operation>

<operation id="325" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:76  %B_V_3_1_addr_1 = getelementptr [6144 x i12]* @B_V_3_1, i64 0, i64 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="B_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="326" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:77  %B_V_3_1_addr_2 = getelementptr [6144 x i12]* @B_V_3_1, i64 0, i64 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="B_V_3_1_addr_2"/></StgValue>
</operation>

<operation id="327" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:78  %B_V_3_1_addr_3 = getelementptr [6144 x i12]* @B_V_3_1, i64 0, i64 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="B_V_3_1_addr_3"/></StgValue>
</operation>

<operation id="328" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:79  %B_V_3_2_addr_1 = getelementptr [6144 x i12]* @B_V_3_2, i64 0, i64 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="B_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:80  %B_V_3_2_addr_2 = getelementptr [6144 x i12]* @B_V_3_2, i64 0, i64 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="B_V_3_2_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader484.loopexit:81  %B_V_3_2_addr_3 = getelementptr [6144 x i12]* @B_V_3_2, i64 0, i64 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="B_V_3_2_addr_3"/></StgValue>
</operation>

<operation id="331" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="9">
<![CDATA[
branch59:0  %A_V_3_3_load = load i12* %A_V_3_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="9">
<![CDATA[
branch58:0  %A_V_3_2_load = load i12* %A_V_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load"/></StgValue>
</operation>

<operation id="333" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="9">
<![CDATA[
branch57:0  %A_V_3_1_load = load i12* %A_V_3_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load"/></StgValue>
</operation>

<operation id="334" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="9">
<![CDATA[
branch56:0  %A_V_3_0_load = load i12* %A_V_3_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_0_load"/></StgValue>
</operation>

<operation id="335" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="9">
<![CDATA[
branch60:0  %A_V_3_4_load = load i12* %A_V_3_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load"/></StgValue>
</operation>

<operation id="336" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0140:2  %B_V_3_0_load = load i12* %B_V_3_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_0_load"/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="9">
<![CDATA[
branch53:0  %A_V_3_4_load_1 = load i12* %A_V_3_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_1"/></StgValue>
</operation>

<operation id="338" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="9">
<![CDATA[
branch52:0  %A_V_3_3_load_1 = load i12* %A_V_3_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_1"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="9">
<![CDATA[
branch51:0  %A_V_3_2_load_1 = load i12* %A_V_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_1"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="9">
<![CDATA[
branch50:0  %A_V_3_1_load_1 = load i12* %A_V_3_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_1"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="9">
<![CDATA[
branch54:0  %A_V_3_5_load = load i12* %A_V_3_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0124:2  %B_V_3_1_load = load i12* %B_V_3_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_1_load"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="9">
<![CDATA[
branch47:0  %A_V_3_5_load_1 = load i12* %A_V_3_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_1"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="9">
<![CDATA[
branch46:0  %A_V_3_4_load_2 = load i12* %A_V_3_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_2"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="9">
<![CDATA[
branch45:0  %A_V_3_3_load_2 = load i12* %A_V_3_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_2"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="9">
<![CDATA[
branch44:0  %A_V_3_2_load_2 = load i12* %A_V_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_2"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="9">
<![CDATA[
branch48:0  %A_V_3_6_load = load i12* %A_V_3_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_6_load"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0108:2  %B_V_3_2_load = load i12* %B_V_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_2_load"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="9">
<![CDATA[
branch38:0  %A_V_3_3_load_3 = load i12* %A_V_3_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_3"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="12" op_0_bw="9">
<![CDATA[
branch37:0  %A_V_3_2_load_3 = load i12* %A_V_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_3"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="9">
<![CDATA[
branch36:0  %A_V_3_1_load_2 = load i12* %A_V_3_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_2"/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="9">
<![CDATA[
branch35:0  %A_V_3_0_load_1 = load i12* %A_V_3_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_0_load_1"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="9">
<![CDATA[
branch39:0  %A_V_3_4_load_3 = load i12* %A_V_3_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_3"/></StgValue>
</operation>

<operation id="354" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.092:2  %B_V_3_0_load_1 = load i12* %B_V_3_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_0_load_1"/></StgValue>
</operation>

<operation id="355" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="9">
<![CDATA[
branch32:0  %A_V_3_4_load_4 = load i12* %A_V_3_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_4"/></StgValue>
</operation>

<operation id="356" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="9">
<![CDATA[
branch31:0  %A_V_3_3_load_4 = load i12* %A_V_3_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_4"/></StgValue>
</operation>

<operation id="357" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="9">
<![CDATA[
branch30:0  %A_V_3_2_load_4 = load i12* %A_V_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_4"/></StgValue>
</operation>

<operation id="358" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="9">
<![CDATA[
branch29:0  %A_V_3_1_load_3 = load i12* %A_V_3_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_3"/></StgValue>
</operation>

<operation id="359" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="9">
<![CDATA[
branch33:0  %A_V_3_5_load_2 = load i12* %A_V_3_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_2"/></StgValue>
</operation>

<operation id="360" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="9">
<![CDATA[
branch26:0  %A_V_3_5_load_3 = load i12* %A_V_3_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_3"/></StgValue>
</operation>

<operation id="361" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="9">
<![CDATA[
branch25:0  %A_V_3_4_load_5 = load i12* %A_V_3_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_5"/></StgValue>
</operation>

<operation id="362" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="9">
<![CDATA[
branch24:0  %A_V_3_3_load_5 = load i12* %A_V_3_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_5"/></StgValue>
</operation>

<operation id="363" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="9">
<![CDATA[
branch23:0  %A_V_3_2_load_5 = load i12* %A_V_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_5"/></StgValue>
</operation>

<operation id="364" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="9">
<![CDATA[
branch27:0  %A_V_3_6_load_1 = load i12* %A_V_3_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_6_load_1"/></StgValue>
</operation>

<operation id="365" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.060:2  %B_V_3_2_load_1 = load i12* %B_V_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_2_load_1"/></StgValue>
</operation>

<operation id="366" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="9">
<![CDATA[
branch17:0  %A_V_3_3_load_6 = load i12* %A_V_3_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_6"/></StgValue>
</operation>

<operation id="367" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="9">
<![CDATA[
branch16:0  %A_V_3_2_load_6 = load i12* %A_V_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_6"/></StgValue>
</operation>

<operation id="368" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="9">
<![CDATA[
branch15:0  %A_V_3_1_load_4 = load i12* %A_V_3_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_4"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="9">
<![CDATA[
branch14:0  %A_V_3_0_load_2 = load i12* %A_V_3_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_0_load_2"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="9">
<![CDATA[
branch18:0  %A_V_3_4_load_6 = load i12* %A_V_3_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_6"/></StgValue>
</operation>

<operation id="371" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="9">
<![CDATA[
branch11:0  %A_V_3_4_load_7 = load i12* %A_V_3_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_7"/></StgValue>
</operation>

<operation id="372" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="9">
<![CDATA[
branch10:0  %A_V_3_3_load_7 = load i12* %A_V_3_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_7"/></StgValue>
</operation>

<operation id="373" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="9">
<![CDATA[
branch9:0  %A_V_3_2_load_7 = load i12* %A_V_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_7"/></StgValue>
</operation>

<operation id="374" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="9">
<![CDATA[
branch8:0  %A_V_3_1_load_5 = load i12* %A_V_3_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_5"/></StgValue>
</operation>

<operation id="375" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="9">
<![CDATA[
branch12:0  %A_V_3_5_load_4 = load i12* %A_V_3_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_4"/></StgValue>
</operation>

<operation id="376" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.029:2  %B_V_3_1_load_2 = load i12* %B_V_3_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_1_load_2"/></StgValue>
</operation>

<operation id="377" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="9">
<![CDATA[
branch5:0  %A_V_3_5_load_5 = load i12* %A_V_3_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_5"/></StgValue>
</operation>

<operation id="378" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="9">
<![CDATA[
branch4:0  %A_V_3_4_load_8 = load i12* %A_V_3_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_8"/></StgValue>
</operation>

<operation id="379" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="9">
<![CDATA[
branch3:0  %A_V_3_3_load_8 = load i12* %A_V_3_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_8"/></StgValue>
</operation>

<operation id="380" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="9">
<![CDATA[
branch2:0  %A_V_3_2_load_8 = load i12* %A_V_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_8"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="9">
<![CDATA[
branch6:0  %A_V_3_6_load_2 = load i12* %A_V_3_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_6_load_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="382" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %.preheader.preheader.0140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %.preheader.preheader.0140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %.preheader.preheader.0140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %.preheader.preheader.0140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %.preheader.preheader.0140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0140:2  %B_V_3_0_load = load i12* %B_V_3_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_0_load"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %.preheader.preheader.0124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %.preheader.preheader.0124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %.preheader.preheader.0124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %.preheader.preheader.0124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %.preheader.preheader.0124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0124:2  %B_V_3_1_load = load i12* %B_V_3_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_1_load"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %.preheader.preheader.0108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %.preheader.preheader.0108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %.preheader.preheader.0108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %.preheader.preheader.0108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %.preheader.preheader.0108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.0108:2  %B_V_3_2_load = load i12* %B_V_3_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_2_load"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %.preheader.preheader.092

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %.preheader.preheader.092

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %.preheader.preheader.092

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %.preheader.preheader.092

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %.preheader.preheader.092

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.092:2  %B_V_3_0_load_1 = load i12* %B_V_3_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_0_load_1"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="9">
<![CDATA[
branch32:0  %A_V_3_4_load_4 = load i12* %A_V_3_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_4"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="9">
<![CDATA[
branch31:0  %A_V_3_3_load_4 = load i12* %A_V_3_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_4"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="9">
<![CDATA[
branch30:0  %A_V_3_2_load_4 = load i12* %A_V_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_4"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="9">
<![CDATA[
branch29:0  %A_V_3_1_load_3 = load i12* %A_V_3_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_3"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="9">
<![CDATA[
branch33:0  %A_V_3_5_load_2 = load i12* %A_V_3_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_2"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.076:2  %B_V_3_1_load_1 = load i12* %B_V_3_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_1_load_1"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %.preheader.preheader.060

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %.preheader.preheader.060

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %.preheader.preheader.060

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %.preheader.preheader.060

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %.preheader.preheader.060

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.060:2  %B_V_3_2_load_1 = load i12* %B_V_3_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_2_load_1"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="9">
<![CDATA[
branch17:0  %A_V_3_3_load_6 = load i12* %A_V_3_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_6"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="12" op_0_bw="9">
<![CDATA[
branch16:0  %A_V_3_2_load_6 = load i12* %A_V_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_6"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="9">
<![CDATA[
branch15:0  %A_V_3_1_load_4 = load i12* %A_V_3_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_1_load_4"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="12" op_0_bw="9">
<![CDATA[
branch14:0  %A_V_3_0_load_2 = load i12* %A_V_3_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_0_load_2"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="9">
<![CDATA[
branch18:0  %A_V_3_4_load_6 = load i12* %A_V_3_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_6"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.044:2  %B_V_3_0_load_2 = load i12* %B_V_3_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_0_load_2"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %.preheader.preheader.029

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %.preheader.preheader.029

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %.preheader.preheader.029

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %.preheader.preheader.029

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %.preheader.preheader.029

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.029:2  %B_V_3_1_load_2 = load i12* %B_V_3_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_1_load_2"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="9">
<![CDATA[
branch5:0  %A_V_3_5_load_5 = load i12* %A_V_3_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_5_load_5"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="9">
<![CDATA[
branch4:0  %A_V_3_4_load_8 = load i12* %A_V_3_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_4_load_8"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="9">
<![CDATA[
branch3:0  %A_V_3_3_load_8 = load i12* %A_V_3_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_3_load_8"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="9">
<![CDATA[
branch2:0  %A_V_3_2_load_8 = load i12* %A_V_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_2_load_8"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="9">
<![CDATA[
branch6:0  %A_V_3_6_load_2 = load i12* %A_V_3_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name="A_V_3_6_load_2"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.014:2  %B_V_3_2_load_2 = load i12* %B_V_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_2_load_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="436" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12">
<![CDATA[
.preheader.preheader.0140:0  %A_V_3_load_0_0_phi = phi i12 [ %A_V_3_0_load, %branch56 ], [ %A_V_3_1_load, %branch57 ], [ %A_V_3_2_load, %branch58 ], [ %A_V_3_3_load, %branch59 ], [ %A_V_3_4_load, %branch60 ]

]]></Node>
<StgValue><ssdm name="A_V_3_load_0_0_phi"/></StgValue>
</operation>

<operation id="437" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0140:1  %lhs_V_s = sext i12 %A_V_3_load_0_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_s"/></StgValue>
</operation>

<operation id="438" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0140:3  %rhs_V_1 = sext i12 %B_V_3_0_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="439" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0140:4  %r_V_1 = mul i24 %lhs_V_s, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="440" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12">
<![CDATA[
.preheader.preheader.0124:0  %A_V_3_load_0_1_phi = phi i12 [ %A_V_3_1_load_1, %branch50 ], [ %A_V_3_2_load_1, %branch51 ], [ %A_V_3_3_load_1, %branch52 ], [ %A_V_3_4_load_1, %branch53 ], [ %A_V_3_5_load, %branch54 ]

]]></Node>
<StgValue><ssdm name="A_V_3_load_0_1_phi"/></StgValue>
</operation>

<operation id="441" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0124:1  %lhs_V_12_0_1 = sext i12 %A_V_3_load_0_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_12_0_1"/></StgValue>
</operation>

<operation id="442" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0124:3  %rhs_V_12_0_1 = sext i12 %B_V_3_1_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_12_0_1"/></StgValue>
</operation>

<operation id="443" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0124:4  %r_V_12_0_1 = mul i24 %rhs_V_12_0_1, %lhs_V_12_0_1

]]></Node>
<StgValue><ssdm name="r_V_12_0_1"/></StgValue>
</operation>

<operation id="444" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12">
<![CDATA[
.preheader.preheader.0108:0  %A_V_3_load_0_2_phi = phi i12 [ %A_V_3_2_load_2, %branch44 ], [ %A_V_3_3_load_2, %branch45 ], [ %A_V_3_4_load_2, %branch46 ], [ %A_V_3_5_load_1, %branch47 ], [ %A_V_3_6_load, %branch48 ]

]]></Node>
<StgValue><ssdm name="A_V_3_load_0_2_phi"/></StgValue>
</operation>

<operation id="445" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0108:1  %lhs_V_12_0_2 = sext i12 %A_V_3_load_0_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_12_0_2"/></StgValue>
</operation>

<operation id="446" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.0108:3  %rhs_V_12_0_2 = sext i12 %B_V_3_2_load to i24

]]></Node>
<StgValue><ssdm name="rhs_V_12_0_2"/></StgValue>
</operation>

<operation id="447" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0108:4  %r_V_12_0_2 = mul i24 %lhs_V_12_0_2, %rhs_V_12_0_2

]]></Node>
<StgValue><ssdm name="r_V_12_0_2"/></StgValue>
</operation>

<operation id="448" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12">
<![CDATA[
.preheader.preheader.092:0  %A_V_3_load_1_0_phi = phi i12 [ %A_V_3_0_load_1, %branch35 ], [ %A_V_3_1_load_2, %branch36 ], [ %A_V_3_2_load_3, %branch37 ], [ %A_V_3_3_load_3, %branch38 ], [ %A_V_3_4_load_3, %branch39 ]

]]></Node>
<StgValue><ssdm name="A_V_3_load_1_0_phi"/></StgValue>
</operation>

<operation id="449" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.092:1  %lhs_V_12_1 = sext i12 %A_V_3_load_1_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_12_1"/></StgValue>
</operation>

<operation id="450" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.092:3  %rhs_V_12_1 = sext i12 %B_V_3_0_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_12_1"/></StgValue>
</operation>

<operation id="451" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.092:4  %r_V_12_1 = mul i24 %lhs_V_12_1, %rhs_V_12_1

]]></Node>
<StgValue><ssdm name="r_V_12_1"/></StgValue>
</operation>

<operation id="452" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %.preheader.preheader.076

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %.preheader.preheader.076

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %.preheader.preheader.076

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %.preheader.preheader.076

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %.preheader.preheader.076

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.076:2  %B_V_3_1_load_1 = load i12* %B_V_3_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_1_load_1"/></StgValue>
</operation>

<operation id="458" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12">
<![CDATA[
.preheader.preheader.060:0  %A_V_3_load_1_2_phi = phi i12 [ %A_V_3_2_load_5, %branch23 ], [ %A_V_3_3_load_5, %branch24 ], [ %A_V_3_4_load_5, %branch25 ], [ %A_V_3_5_load_3, %branch26 ], [ %A_V_3_6_load_1, %branch27 ]

]]></Node>
<StgValue><ssdm name="A_V_3_load_1_2_phi"/></StgValue>
</operation>

<operation id="459" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %.preheader.preheader.044

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %.preheader.preheader.044

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %.preheader.preheader.044

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %.preheader.preheader.044

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %.preheader.preheader.044

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.044:2  %B_V_3_0_load_2 = load i12* %B_V_3_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_0_load_2"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12">
<![CDATA[
.preheader.preheader.029:0  %A_V_3_load_2_1_phi = phi i12 [ %A_V_3_1_load_5, %branch8 ], [ %A_V_3_2_load_7, %branch9 ], [ %A_V_3_3_load_7, %branch10 ], [ %A_V_3_4_load_7, %branch11 ], [ %A_V_3_5_load_4, %branch12 ]

]]></Node>
<StgValue><ssdm name="A_V_3_load_2_1_phi"/></StgValue>
</operation>

<operation id="466" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.029:1  %lhs_V_12_2_1 = sext i12 %A_V_3_load_2_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_12_2_1"/></StgValue>
</operation>

<operation id="467" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.029:3  %rhs_V_12_2_1 = sext i12 %B_V_3_1_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_12_2_1"/></StgValue>
</operation>

<operation id="468" st_id="32" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.029:4  %r_V_12_2_1 = mul i24 %lhs_V_12_2_1, %rhs_V_12_2_1

]]></Node>
<StgValue><ssdm name="r_V_12_2_1"/></StgValue>
</operation>

<operation id="469" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %.preheader.preheader.014

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %.preheader.preheader.014

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader.preheader.014

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader.preheader.014

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
<literal name="ib_mid2" val="!1"/>
<literal name="ib_mid2" val="!2"/>
<literal name="ib_mid2" val="!3"/>
<literal name="ib_mid2" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %.preheader.preheader.014

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="32" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="12" op_0_bw="13">
<![CDATA[
.preheader.preheader.014:2  %B_V_3_2_load_2 = load i12* %B_V_3_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="B_V_3_2_load_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="475" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0140:4  %r_V_1 = mul i24 %lhs_V_s, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="476" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0124:4  %r_V_12_0_1 = mul i24 %rhs_V_12_0_1, %lhs_V_12_0_1

]]></Node>
<StgValue><ssdm name="r_V_12_0_1"/></StgValue>
</operation>

<operation id="477" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0108:4  %r_V_12_0_2 = mul i24 %lhs_V_12_0_2, %rhs_V_12_0_2

]]></Node>
<StgValue><ssdm name="r_V_12_0_2"/></StgValue>
</operation>

<operation id="478" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.092:4  %r_V_12_1 = mul i24 %lhs_V_12_1, %rhs_V_12_1

]]></Node>
<StgValue><ssdm name="r_V_12_1"/></StgValue>
</operation>

<operation id="479" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12">
<![CDATA[
.preheader.preheader.076:0  %A_V_3_load_1_1_phi = phi i12 [ %A_V_3_1_load_3, %branch29 ], [ %A_V_3_2_load_4, %branch30 ], [ %A_V_3_3_load_4, %branch31 ], [ %A_V_3_4_load_4, %branch32 ], [ %A_V_3_5_load_2, %branch33 ]

]]></Node>
<StgValue><ssdm name="A_V_3_load_1_1_phi"/></StgValue>
</operation>

<operation id="480" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.076:1  %lhs_V_12_1_1 = sext i12 %A_V_3_load_1_1_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_12_1_1"/></StgValue>
</operation>

<operation id="481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.076:3  %rhs_V_12_1_1 = sext i12 %B_V_3_1_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_12_1_1"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.076:4  %r_V_12_1_1 = mul i24 %lhs_V_12_1_1, %rhs_V_12_1_1

]]></Node>
<StgValue><ssdm name="r_V_12_1_1"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.060:1  %lhs_V_12_1_2 = sext i12 %A_V_3_load_1_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_12_1_2"/></StgValue>
</operation>

<operation id="484" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.060:3  %rhs_V_12_1_2 = sext i12 %B_V_3_2_load_1 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_12_1_2"/></StgValue>
</operation>

<operation id="485" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.060:4  %r_V_12_1_2 = mul i24 %lhs_V_12_1_2, %rhs_V_12_1_2

]]></Node>
<StgValue><ssdm name="r_V_12_1_2"/></StgValue>
</operation>

<operation id="486" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12">
<![CDATA[
.preheader.preheader.044:0  %A_V_3_load_2_0_phi = phi i12 [ %A_V_3_0_load_2, %branch14 ], [ %A_V_3_1_load_4, %branch15 ], [ %A_V_3_2_load_6, %branch16 ], [ %A_V_3_3_load_6, %branch17 ], [ %A_V_3_4_load_6, %branch18 ]

]]></Node>
<StgValue><ssdm name="A_V_3_load_2_0_phi"/></StgValue>
</operation>

<operation id="487" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.044:1  %lhs_V_12_2 = sext i12 %A_V_3_load_2_0_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_12_2"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.044:3  %rhs_V_12_2 = sext i12 %B_V_3_0_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_12_2"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.044:4  %r_V_12_2 = mul i24 %lhs_V_12_2, %rhs_V_12_2

]]></Node>
<StgValue><ssdm name="r_V_12_2"/></StgValue>
</operation>

<operation id="490" st_id="33" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.029:4  %r_V_12_2_1 = mul i24 %lhs_V_12_2_1, %rhs_V_12_2_1

]]></Node>
<StgValue><ssdm name="r_V_12_2_1"/></StgValue>
</operation>

<operation id="491" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12">
<![CDATA[
.preheader.preheader.014:0  %A_V_3_load_2_2_phi = phi i12 [ %A_V_3_2_load_8, %branch2 ], [ %A_V_3_3_load_8, %branch3 ], [ %A_V_3_4_load_8, %branch4 ], [ %A_V_3_5_load_5, %branch5 ], [ %A_V_3_6_load_2, %branch6 ]

]]></Node>
<StgValue><ssdm name="A_V_3_load_2_2_phi"/></StgValue>
</operation>

<operation id="492" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.014:1  %lhs_V_12_2_2 = sext i12 %A_V_3_load_2_2_phi to i24

]]></Node>
<StgValue><ssdm name="lhs_V_12_2_2"/></StgValue>
</operation>

<operation id="493" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="12">
<![CDATA[
.preheader.preheader.014:3  %rhs_V_12_2_2 = sext i12 %B_V_3_2_load_2 to i24

]]></Node>
<StgValue><ssdm name="rhs_V_12_2_2"/></StgValue>
</operation>

<operation id="494" st_id="33" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.014:4  %r_V_12_2_2 = mul i24 %lhs_V_12_2_2, %rhs_V_12_2_2

]]></Node>
<StgValue><ssdm name="r_V_12_2_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="495" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0140:4  %r_V_1 = mul i24 %lhs_V_s, %rhs_V_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="496" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0124:4  %r_V_12_0_1 = mul i24 %rhs_V_12_0_1, %lhs_V_12_0_1

]]></Node>
<StgValue><ssdm name="r_V_12_0_1"/></StgValue>
</operation>

<operation id="497" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.0108:4  %r_V_12_0_2 = mul i24 %lhs_V_12_0_2, %rhs_V_12_0_2

]]></Node>
<StgValue><ssdm name="r_V_12_0_2"/></StgValue>
</operation>

<operation id="498" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.092:4  %r_V_12_1 = mul i24 %lhs_V_12_1, %rhs_V_12_1

]]></Node>
<StgValue><ssdm name="r_V_12_1"/></StgValue>
</operation>

<operation id="499" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.076:4  %r_V_12_1_1 = mul i24 %lhs_V_12_1_1, %rhs_V_12_1_1

]]></Node>
<StgValue><ssdm name="r_V_12_1_1"/></StgValue>
</operation>

<operation id="500" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.060:4  %r_V_12_1_2 = mul i24 %lhs_V_12_1_2, %rhs_V_12_1_2

]]></Node>
<StgValue><ssdm name="r_V_12_1_2"/></StgValue>
</operation>

<operation id="501" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.044:4  %r_V_12_2 = mul i24 %lhs_V_12_2, %rhs_V_12_2

]]></Node>
<StgValue><ssdm name="r_V_12_2"/></StgValue>
</operation>

<operation id="502" st_id="34" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.029:4  %r_V_12_2_1 = mul i24 %lhs_V_12_2_1, %rhs_V_12_2_1

]]></Node>
<StgValue><ssdm name="r_V_12_2_1"/></StgValue>
</operation>

<operation id="503" st_id="34" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.014:4  %r_V_12_2_2 = mul i24 %lhs_V_12_2_2, %rhs_V_12_2_2

]]></Node>
<StgValue><ssdm name="r_V_12_2_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="504" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0140:5  %tmp_156_cast = sext i24 %r_V_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_156_cast"/></StgValue>
</operation>

<operation id="505" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0124:5  %tmp_156_0_1_cast = sext i24 %r_V_12_0_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_156_0_1_cast"/></StgValue>
</operation>

<operation id="506" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.0108:5  %tmp_156_0_2_cast = sext i24 %r_V_12_0_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_156_0_2_cast"/></StgValue>
</operation>

<operation id="507" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.092:5  %tmp_156_1_cast = sext i24 %r_V_12_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_156_1_cast"/></StgValue>
</operation>

<operation id="508" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.076:4  %r_V_12_1_1 = mul i24 %lhs_V_12_1_1, %rhs_V_12_1_1

]]></Node>
<StgValue><ssdm name="r_V_12_1_1"/></StgValue>
</operation>

<operation id="509" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.060:4  %r_V_12_1_2 = mul i24 %lhs_V_12_1_2, %rhs_V_12_1_2

]]></Node>
<StgValue><ssdm name="r_V_12_1_2"/></StgValue>
</operation>

<operation id="510" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.044:4  %r_V_12_2 = mul i24 %lhs_V_12_2, %rhs_V_12_2

]]></Node>
<StgValue><ssdm name="r_V_12_2"/></StgValue>
</operation>

<operation id="511" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.029:5  %tmp_156_2_1_cast = sext i24 %r_V_12_2_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_156_2_1_cast"/></StgValue>
</operation>

<operation id="512" st_id="35" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader.014:4  %r_V_12_2_2 = mul i24 %lhs_V_12_2_2, %rhs_V_12_2_2

]]></Node>
<StgValue><ssdm name="r_V_12_2_2"/></StgValue>
</operation>

<operation id="513" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.014:5  %tmp_156_2_2_cast = sext i24 %r_V_12_2_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_156_2_2_cast"/></StgValue>
</operation>

<operation id="514" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.014:6  %tmp2 = add i25 %tmp_156_cast, %tmp_156_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="515" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.014:8  %tmp3 = add i25 %tmp_156_0_2_cast, %tmp_156_1_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="516" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.014:14  %tmp7 = add i25 %tmp_156_2_1_cast, %tmp_156_2_2_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="517" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.076:5  %tmp_156_1_1_cast = sext i24 %r_V_12_1_1 to i25

]]></Node>
<StgValue><ssdm name="tmp_156_1_1_cast"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.060:5  %tmp_156_1_2_cast = sext i24 %r_V_12_1_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_156_1_2_cast"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="25" op_0_bw="24">
<![CDATA[
.preheader.preheader.044:5  %tmp_156_2_cast = sext i24 %r_V_12_2 to i25

]]></Node>
<StgValue><ssdm name="tmp_156_2_cast"/></StgValue>
</operation>

<operation id="520" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.014:7  %tmp2_cast = sext i25 %tmp2 to i26

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="521" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.014:9  %tmp3_cast = sext i25 %tmp3 to i26

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="522" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.014:10  %tmp1 = add i26 %tmp3_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="523" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.014:12  %tmp5 = add i25 %tmp_156_1_1_cast, %tmp_156_1_2_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="524" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
.preheader.preheader.014:15  %tmp6 = add i25 %tmp7, %tmp_156_2_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="525" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.014:13  %tmp5_cast = sext i25 %tmp5 to i26

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="526" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="26" op_0_bw="25">
<![CDATA[
.preheader.preheader.014:16  %tmp6_cast = sext i25 %tmp6 to i26

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader.014:17  %tmp4 = add i26 %tmp6_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="528" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader484.loopexit:24  %p_5_mid2 = select i1 %tmp_289, i32 0, i32 %p_5

]]></Node>
<StgValue><ssdm name="p_5_mid2"/></StgValue>
</operation>

<operation id="529" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="6">
<![CDATA[
.preheader484.loopexit:27  %tmp_117_mid2_cast = zext i6 %tmp_117_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_mid2_cast"/></StgValue>
</operation>

<operation id="530" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader484.loopexit:30  %tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="531" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader484.loopexit:31  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.014:11  %tmp1_cast = sext i26 %tmp1 to i27

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="533" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="27" op_0_bw="26">
<![CDATA[
.preheader.preheader.014:18  %tmp4_cast = sext i26 %tmp4 to i27

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="534" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader.preheader.014:19  %tmp_122 = add i27 %tmp4_cast, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="535" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:1  %bias_V_7_addr_1 = getelementptr [32 x i12]* @bias_V_7, i64 0, i64 %tmp_117_mid2_cast

]]></Node>
<StgValue><ssdm name="bias_V_7_addr_1"/></StgValue>
</operation>

<operation id="536" st_id="38" stage="2" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="5">
<![CDATA[
ifTrue:2  %bias_V_7_load = load i12* %bias_V_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_V_7_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="537" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="27">
<![CDATA[
.preheader.preheader.014:20  %p_cast = sext i27 %tmp_122 to i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="538" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.014:21  %buf_V_5_2_2 = add nsw i32 %p_5_mid2, %p_cast

]]></Node>
<StgValue><ssdm name="buf_V_5_2_2"/></StgValue>
</operation>

<operation id="539" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="exitcond_flatten32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader.014:22  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_120)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="540" st_id="39" stage="1" lat="2">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="5">
<![CDATA[
ifTrue:2  %bias_V_7_load = load i12* %bias_V_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="bias_V_7_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="541" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="33" op_0_bw="32">
<![CDATA[
ifTrue:0  %lhs_V_3 = sext i32 %buf_V_5_2_2 to i33

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="542" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="33" op_0_bw="12">
<![CDATA[
ifTrue:3  %rhs_V_3 = sext i12 %bias_V_7_load to i33

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="543" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:4  %r_V = add nsw i33 %rhs_V_3, %lhs_V_3

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="544" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ifTrue:5  %tmp_293 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="545" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="21" op_0_bw="21" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:10  %tmp_276 = call i21 @_ssdm_op_PartSelect.i21.i33.i32.i32(i33 %r_V, i32 12, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="546" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1087">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:6  %p_neg = sub i33 0, %r_V

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="547" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1086">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="21" op_0_bw="21" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:7  %tmp_275 = call i21 @_ssdm_op_PartSelect.i21.i33.i32.i32(i33 %p_neg, i32 12, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="548" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1085">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="22" op_0_bw="21">
<![CDATA[
ifTrue:8  %p_lshr_cast = zext i21 %tmp_275 to i22

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="549" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1084">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ifTrue:9  %p_neg_t = sub i22 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="550" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1088">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="22" op_0_bw="21">
<![CDATA[
ifTrue:11  %p_lshr_f_cast = zext i21 %tmp_276 to i22

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="551" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
ifTrue:12  %tmp_118 = select i1 %tmp_293, i22 %p_neg_t, i22 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="552" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="33" op_0_bw="22">
<![CDATA[
ifTrue:13  %tmp_128_cast = sext i22 %tmp_118 to i33

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="553" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="12">
<![CDATA[
ifTrue:14  %multiple_V_7_load = load i12* @multiple_V_7, align 2

]]></Node>
<StgValue><ssdm name="multiple_V_7_load"/></StgValue>
</operation>

<operation id="554" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="33" op_0_bw="12">
<![CDATA[
ifTrue:15  %rhs_V_s = sext i12 %multiple_V_7_load to i33

]]></Node>
<StgValue><ssdm name="rhs_V_s"/></StgValue>
</operation>

<operation id="555" st_id="43" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:16  %r_V_s = mul i33 %rhs_V_s, %tmp_128_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="556" st_id="44" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:16  %r_V_s = mul i33 %rhs_V_s, %tmp_128_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="557" st_id="45" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:16  %r_V_s = mul i33 %rhs_V_s, %tmp_128_cast

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="558" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ifTrue:20  %tmp_294 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_s, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="559" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="67" op_0_bw="33">
<![CDATA[
ifTrue:17  %sext_cast = sext i33 %r_V_s to i67

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="560" st_id="46" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:18  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="561" st_id="47" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:18  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="562" st_id="48" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:18  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="563" st_id="49" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:18  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="564" st_id="50" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:18  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="565" st_id="51" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:18  %mul = mul i67 13743895348, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="566" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="29" op_0_bw="29" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:23  %tmp_296 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %mul, i32 38, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="567" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1096">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="67" op_0_bw="67" op_1_bw="67">
<![CDATA[
ifTrue:19  %neg_mul = sub i67 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="568" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1095">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="29" op_0_bw="29" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:21  %tmp_295 = call i29 @_ssdm_op_PartSelect.i29.i67.i32.i32(i67 %neg_mul, i32 38, i32 66)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="569" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1094">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="33" op_0_bw="29">
<![CDATA[
ifTrue:22  %tmp_278 = sext i29 %tmp_295 to i33

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="570" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="33" op_0_bw="29">
<![CDATA[
ifTrue:24  %tmp_279 = sext i29 %tmp_296 to i33

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="571" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1093">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
ifTrue:25  %tmp_280 = select i1 %tmp_294, i33 %tmp_278, i33 %tmp_279

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="572" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1092">
<or_exp><and_exp><literal name="ifzero" val="1"/>
<literal name="tmp_294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
ifTrue:26  %neg_ti = sub i33 0, %tmp_280

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="573" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
ifTrue:27  %tmp_119 = select i1 %tmp_294, i33 %neg_ti, i33 %tmp_279

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="574" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
ifTrue:28  %tmp_297 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_119, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="575" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="33">
<![CDATA[
ifTrue:29  %tmp_298 = trunc i33 %tmp_119 to i16

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="576" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ifTrue:30  %Outbuf_V = select i1 %tmp_297, i16 0, i16 %tmp_298

]]></Node>
<StgValue><ssdm name="Outbuf_V"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="577" st_id="54" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
ifTrue:31  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:32  br label %ifFalse

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="579" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_103)

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="580" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="581" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader491:0  %indvar_flatten20 = phi i15 [ 0, %0 ], [ %indvar_flatten_next2, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="582" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader491:1  %ka = phi i3 [ 2, %0 ], [ %tmp_99_mid2_v_v, %1 ]

]]></Node>
<StgValue><ssdm name="ka"/></StgValue>
</operation>

<operation id="583" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
.preheader491:2  %indvar_flatten13 = phi i14 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="584" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader491:3  %kb = phi i3 [ 2, %0 ], [ %kb_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="kb"/></StgValue>
</operation>

<operation id="585" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader491:4  %indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="586" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader491:5  %j = phi i7 [ 0, %0 ], [ %tmp_108_mid2, %1 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="587" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader491:6  %i18 = phi i6 [ 0, %0 ], [ %i_28, %1 ]

]]></Node>
<StgValue><ssdm name="i18"/></StgValue>
</operation>

<operation id="588" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader491:7  %exitcond_flatten = icmp eq i15 %indvar_flatten20, -14336

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="589" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader491:8  %indvar_flatten_next2 = add i15 %indvar_flatten20, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="590" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader491:9  br i1 %exitcond_flatten, label %.preheader489.preheader, label %.preheader493.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader493.preheader:1  %exitcond_flatten28 = icmp eq i14 %indvar_flatten13, 6144

]]></Node>
<StgValue><ssdm name="exitcond_flatten28"/></StgValue>
</operation>

<operation id="592" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %indvar_flatten13_op = add i14 %indvar_flatten13, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13_op"/></StgValue>
</operation>

<operation id="593" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:6  %indvar_flatten_next1 = select i1 %exitcond_flatten28, i14 1, i14 %indvar_flatten13_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="594" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader493.preheader:2  %kb_mid = select i1 %exitcond_flatten28, i3 2, i3 %kb

]]></Node>
<StgValue><ssdm name="kb_mid"/></StgValue>
</operation>

<operation id="595" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1097">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="3">
<![CDATA[
.preheader493.preheader:5  %tmp_266 = trunc i3 %kb to i2

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="596" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader493.preheader:6  %kb_t_mid = select i1 %exitcond_flatten28, i2 -2, i2 %tmp_266

]]></Node>
<StgValue><ssdm name="kb_t_mid"/></StgValue>
</operation>

<operation id="597" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:7  %not_exitcond_flatten_11 = xor i1 %exitcond_flatten28, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_11"/></StgValue>
</operation>

<operation id="598" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader493.preheader:10  %exitcond_flatten29 = icmp eq i13 %indvar_flatten, 2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten29"/></StgValue>
</operation>

<operation id="599" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:11  %exitcond_flatten_mid = and i1 %exitcond_flatten29, %not_exitcond_flatten_11

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="600" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader493.preheader:12  %kb_2 = add i3 -1, %kb_mid

]]></Node>
<StgValue><ssdm name="kb_2"/></StgValue>
</operation>

<operation id="601" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:13  %tmp_249 = or i1 %exitcond_flatten_mid, %exitcond_flatten28

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="602" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="2" op_0_bw="3">
<![CDATA[
.preheader493.preheader:15  %tmp_268 = trunc i3 %kb_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="603" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader493.preheader:16  %kb_t_mid2 = select i1 %exitcond_flatten_mid, i2 %tmp_268, i2 %kb_t_mid

]]></Node>
<StgValue><ssdm name="kb_t_mid2"/></StgValue>
</operation>

<operation id="604" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader493.preheader:20  %kb_mid2 = select i1 %exitcond_flatten_mid, i3 %kb_2, i3 %kb_mid

]]></Node>
<StgValue><ssdm name="kb_mid2"/></StgValue>
</operation>

<operation id="605" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %indvar_flatten_op = add i13 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="606" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
:4  %indvar_flatten_next = select i1 %tmp_249, i13 1, i13 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="607" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1098">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader493.preheader:0  %ka_3 = add i3 -1, %ka

]]></Node>
<StgValue><ssdm name="ka_3"/></StgValue>
</operation>

<operation id="608" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader493.preheader:3  %tmp_99_mid2_v_v = select i1 %exitcond_flatten28, i3 %ka_3, i3 %ka

]]></Node>
<StgValue><ssdm name="tmp_99_mid2_v_v"/></StgValue>
</operation>

<operation id="609" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader493.preheader:8  %exitcond18 = icmp eq i6 %i18, -32

]]></Node>
<StgValue><ssdm name="exitcond18"/></StgValue>
</operation>

<operation id="610" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:9  %exitcond5_mid = and i1 %exitcond18, %not_exitcond_flatten_11

]]></Node>
<StgValue><ssdm name="exitcond5_mid"/></StgValue>
</operation>

<operation id="611" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader493.preheader:14  %j_mid = select i1 %tmp_249, i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="612" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:17  %exitcond_flatten_not = xor i1 %exitcond_flatten29, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="613" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:18  %not_exitcond_flatten_8 = or i1 %exitcond_flatten28, %exitcond_flatten_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_8"/></StgValue>
</operation>

<operation id="614" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:19  %exitcond5_mid1 = and i1 %exitcond5_mid, %not_exitcond_flatten_8

]]></Node>
<StgValue><ssdm name="exitcond5_mid1"/></StgValue>
</operation>

<operation id="615" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader493.preheader:21  %j_8 = add i7 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="616" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:22  %tmp_250 = or i1 %exitcond5_mid1, %exitcond_flatten_mid

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="617" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader493.preheader:23  %tmp_269 = or i1 %tmp_250, %exitcond_flatten28

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="618" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader493.preheader:24  %i18_mid2 = select i1 %tmp_269, i6 0, i6 %i18

]]></Node>
<StgValue><ssdm name="i18_mid2"/></StgValue>
</operation>

<operation id="619" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader493.preheader:25  %tmp_108_mid2 = select i1 %exitcond5_mid1, i7 %j_8, i7 %j_mid

]]></Node>
<StgValue><ssdm name="tmp_108_mid2"/></StgValue>
</operation>

<operation id="620" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader493.preheader:43  switch i2 %kb_t_mid2, label %branch72 [
    i2 0, label %branch70
    i2 1, label %branch71
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %i_28 = add i6 %i18_mid2, 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="622" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="13" op_0_bw="7">
<![CDATA[
.preheader493.preheader:26  %tmp_108_mid2_cast = zext i7 %tmp_108_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_108_mid2_cast"/></StgValue>
</operation>

<operation id="623" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader493.preheader:30  %tmp_251 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i18_mid2, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="624" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="12">
<![CDATA[
.preheader493.preheader:31  %tmp_255_cast = zext i12 %tmp_251 to i13

]]></Node>
<StgValue><ssdm name="tmp_255_cast"/></StgValue>
</operation>

<operation id="625" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader493.preheader:32  %tmp_252 = add i13 %tmp_108_mid2_cast, %tmp_255_cast

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="626" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="13">
<![CDATA[
.preheader493.preheader:34  %tmp_277 = trunc i13 %tmp_252 to i12

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="627" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="14" op_0_bw="3">
<![CDATA[
.preheader493.preheader:4  %tmp_99_mid2_cast = sext i3 %tmp_99_mid2_v_v to i14

]]></Node>
<StgValue><ssdm name="tmp_99_mid2_cast"/></StgValue>
</operation>

<operation id="628" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader493.preheader:27  %tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="629" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader493.preheader:29  %tmp_V_177 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_177"/></StgValue>
</operation>

<operation id="630" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="14" op_0_bw="13">
<![CDATA[
.preheader493.preheader:33  %tmp_256_cast = zext i13 %tmp_252 to i14

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="631" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="14" op_0_bw="14" op_1_bw="12" op_2_bw="2">
<![CDATA[
.preheader493.preheader:35  %p_shl_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %tmp_277, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="632" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader493.preheader:36  %tmp_253 = sub i14 %p_shl_cast, %tmp_256_cast

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="633" st_id="60" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader493.preheader:37  %tmp_254 = add i14 %tmp_99_mid2_cast, %tmp_253

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="634" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="16">
<![CDATA[
.preheader493.preheader:42  %tmp_286 = trunc i16 %tmp_V_177 to i12

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="635" st_id="60" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_177)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_111)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="637" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="638" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader493.preheader:28  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="14">
<![CDATA[
.preheader493.preheader:38  %tmp_259_cast = zext i14 %tmp_254 to i64

]]></Node>
<StgValue><ssdm name="tmp_259_cast"/></StgValue>
</operation>

<operation id="640" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader493.preheader:39  %B_V_3_0_addr = getelementptr [6144 x i12]* @B_V_3_0, i64 0, i64 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="B_V_3_0_addr"/></StgValue>
</operation>

<operation id="641" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader493.preheader:40  %B_V_3_1_addr = getelementptr [6144 x i12]* @B_V_3_1, i64 0, i64 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="B_V_3_1_addr"/></StgValue>
</operation>

<operation id="642" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader493.preheader:41  %B_V_3_2_addr = getelementptr [6144 x i12]* @B_V_3_2, i64 0, i64 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="B_V_3_2_addr"/></StgValue>
</operation>

<operation id="643" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="kb_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
branch71:0  store i12 %tmp_286, i12* %B_V_3_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="kb_t_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="kb_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
branch70:0  store i12 %tmp_286, i12* %B_V_3_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp><literal name="kb_t_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="61" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="kb_t_mid2" val="!0"/>
<literal name="kb_t_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="12" op_1_bw="13">
<![CDATA[
branch72:0  store i12 %tmp_286, i12* %B_V_3_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="kb_t_mid2" val="!0"/>
<literal name="kb_t_mid2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="649" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
.preheader489.preheader:0  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="650" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader489:0  %i1 = phi i6 [ %i_27, %2 ], [ 0, %.preheader489.preheader ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="651" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader489:1  %exitcond = icmp eq i6 %i1, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="652" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader489:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader489:3  %i_27 = add i6 %i1, 1

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="654" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader489:4  br i1 %exitcond, label %.loopexit490.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="655" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %tmp_V_176 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_176"/></StgValue>
</operation>

<operation id="656" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="16">
<![CDATA[
:4  %tmp_287 = trunc i16 %tmp_V_176 to i12

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="657" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_176)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="658" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="659" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="6">
<![CDATA[
:3  %tmp_105 = zext i6 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="661" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %bias_V_7_addr = getelementptr [32 x i12]* @bias_V_7, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="bias_V_7_addr"/></StgValue>
</operation>

<operation id="662" st_id="65" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="12" op_1_bw="5">
<![CDATA[
:6  store i12 %tmp_287, i12* %bias_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="664" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader489

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="665" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
.loopexit490.loopexit:0  br label %.loopexit490

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
