// Seed: 2378683728
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3
);
  wire id_5;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    output tri   id_3,
    input  uwire id_4
);
  tri0 id_6;
  assign id_6 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1
  );
  wire id_7;
endmodule
module module_2 #(
    parameter id_5 = 32'd25,
    parameter id_8 = 32'd41
) (
    output tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    output wire _id_5,
    input wor id_6,
    input wand id_7,
    output wand _id_8,
    input tri id_9
    , id_17,
    output supply0 id_10,
    input supply0 id_11,
    output wire id_12,
    output wire id_13,
    output tri1 id_14,
    input supply0 id_15
);
  logic [id_5 : id_8] id_18;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_11,
      id_7
  );
endmodule
