Analysis & Synthesis report for CPU
Tue Sep 27 22:21:02 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated
 15. Source assignments for lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_o641:auto_generated
 16. Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component
 17. Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component
 18. Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component
 19. Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component
 20. Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component
 21. Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component
 22. Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_mux2_4_8:inst2|lpm_mux:lpm_mux_component
 23. Parameter Settings for User Entity Instance: lpm_mux1:inst11|lpm_mux:LPM_MUX_component
 24. Parameter Settings for User Entity Instance: myram_256_8:inst16|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: lpm_rom_256_16:inst18|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: lpm_mux2:inst20|lpm_mux:LPM_MUX_component
 27. Parameter Settings for User Entity Instance: lpm_mux1:inst10|lpm_mux:LPM_MUX_component
 28. altsyncram Parameter Settings by Entity Instance
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 27 22:21:02 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; CPU                                             ;
; Top-level Entity Name              ; systemA                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 245                                             ;
;     Total combinational functions  ; 221                                             ;
;     Dedicated logic registers      ; 44                                              ;
; Total registers                    ; 44                                              ;
; Total pins                         ; 107                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 6,144                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; systemA            ; CPU                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                         ; Library ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; waitAclock.v                     ; yes             ; User Verilog HDL File                 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v                ;         ;
; systemA.bdf                      ; yes             ; User Block Diagram/Schematic File     ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf                 ;         ;
; rom/lpm_rom_256_16.vhd           ; yes             ; User Wizard-Generated File            ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd      ;         ;
; systemA.hex                      ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.hex                 ;         ;
; myram/myram_256_8.v              ; yes             ; User Wizard-Generated File            ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v         ;         ;
; lpm_mux2.v                       ; yes             ; User Wizard-Generated File            ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v                  ;         ;
; lpm_mux1.v                       ; yes             ; User Wizard-Generated File            ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v                  ;         ;
; instrconunit/instrconunit.v      ; yes             ; User Verilog HDL File                 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v ;         ;
; ctrlunit/ctrlunit.v              ; yes             ; User Verilog HDL File                 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v         ;         ;
; Flag/Flag.v                      ; yes             ; User Verilog HDL File                 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Flag/Flag.v                 ;         ;
; reg4_8/reg4_8.bdf                ; yes             ; User Block Diagram/Schematic File     ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf           ;         ;
; reg4_8/lpm_mux2_4_8.vhd          ; yes             ; User Wizard-Generated File            ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd     ;         ;
; reg4_8/lpm_dff_8_en.vhd          ; yes             ; User Wizard-Generated File            ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd     ;         ;
; reg4_8/lpm_decode2_4.vhd         ; yes             ; User Wizard-Generated File            ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd    ;         ;
; ALU/myALU.v                      ; yes             ; User Verilog HDL File                 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                     ;         ;
; muxlut.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                       ;         ;
; altshift.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                       ;         ;
; db/mux_vmc.tdf                   ; yes             ; Auto-Generated Megafunction           ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_vmc.tdf              ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ff.tdf                                         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                   ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                     ;         ;
; declut.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                    ;         ;
; db/decode_uqf.tdf                ; yes             ; Auto-Generated Megafunction           ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/decode_uqf.tdf           ;         ;
; db/mux_smc.tdf                   ; yes             ; Auto-Generated Megafunction           ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_smc.tdf              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_r4a1.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_r4a1.tdf      ;         ;
; db/altsyncram_o641.tdf           ; yes             ; Auto-Generated Megafunction           ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_o641.tdf      ;         ;
; db/mux_mmc.tdf                   ; yes             ; Auto-Generated Megafunction           ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_mmc.tdf              ;         ;
+----------------------------------+-----------------+---------------------------------------+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 245   ;
;                                             ;       ;
; Total combinational functions               ; 221   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 74    ;
;     -- 3 input functions                    ; 119   ;
;     -- <=2 input functions                  ; 28    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 177   ;
;     -- arithmetic mode                      ; 44    ;
;                                             ;       ;
; Total registers                             ; 44    ;
;     -- Dedicated logic registers            ; 44    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 107   ;
; Total memory bits                           ; 6144  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; CLK   ;
; Maximum fan-out                             ; 61    ;
; Total fan-out                               ; 1192  ;
; Average fan-out                             ; 3.01  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |systemA                                   ; 221 (0)           ; 44 (0)       ; 6144        ; 0            ; 0       ; 0         ; 107  ; 0            ; |systemA                                                                                            ; work         ;
;    |Flag:inst6|                            ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|Flag:inst6                                                                                 ; work         ;
;    |ctrlunit:inst|                         ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|ctrlunit:inst                                                                              ; work         ;
;    |instrconunit:inst1|                    ; 25 (25)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|instrconunit:inst1                                                                         ; work         ;
;    |lpm_mux1:inst10|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst10                                                                            ; work         ;
;       |lpm_mux:LPM_MUX_component|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst10|lpm_mux:LPM_MUX_component                                                  ; work         ;
;          |mux_smc:auto_generated|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst10|lpm_mux:LPM_MUX_component|mux_smc:auto_generated                           ; work         ;
;    |lpm_mux1:inst11|                       ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst11                                                                            ; work         ;
;       |lpm_mux:LPM_MUX_component|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst11|lpm_mux:LPM_MUX_component                                                  ; work         ;
;          |mux_smc:auto_generated|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux1:inst11|lpm_mux:LPM_MUX_component|mux_smc:auto_generated                           ; work         ;
;    |lpm_mux2:inst20|                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux2:inst20                                                                            ; work         ;
;       |lpm_mux:LPM_MUX_component|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux2:inst20|lpm_mux:LPM_MUX_component                                                  ; work         ;
;          |mux_mmc:auto_generated|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_mux2:inst20|lpm_mux:LPM_MUX_component|mux_mmc:auto_generated                           ; work         ;
;    |lpm_rom_256_16:inst18|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_rom_256_16:inst18                                                                      ; work         ;
;       |altsyncram:altsyncram_component|    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_rom_256_16:inst18|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_o641:auto_generated|  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_o641:auto_generated       ; work         ;
;    |myALU:inst17|                          ; 94 (94)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|myALU:inst17                                                                               ; work         ;
;    |myram_256_8:inst16|                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|myram_256_8:inst16                                                                         ; work         ;
;       |altsyncram:altsyncram_component|    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|myram_256_8:inst16|altsyncram:altsyncram_component                                         ; work         ;
;          |altsyncram_r4a1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated          ; work         ;
;    |reg4_8:inst14|                         ; 36 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14                                                                              ; work         ;
;       |lpm_decode2_4:inst|                 ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_decode2_4:inst                                                           ; work         ;
;          |lpm_decode:lpm_decode_component| ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component                           ; work         ;
;             |decode_uqf:auto_generated|    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component|decode_uqf:auto_generated ; work         ;
;       |lpm_dff_8_en:inst6|                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst6                                                           ; work         ;
;          |lpm_ff:lpm_ff_component|         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component                                   ; work         ;
;       |lpm_dff_8_en:inst7|                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst7                                                           ; work         ;
;          |lpm_ff:lpm_ff_component|         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component                                   ; work         ;
;       |lpm_dff_8_en:inst8|                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst8                                                           ; work         ;
;          |lpm_ff:lpm_ff_component|         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component                                   ; work         ;
;       |lpm_dff_8_en:inst9|                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst9                                                           ; work         ;
;          |lpm_ff:lpm_ff_component|         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component                                   ; work         ;
;       |lpm_mux2_4_8:inst1|                 ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_mux2_4_8:inst1                                                           ; work         ;
;          |lpm_mux:lpm_mux_component|       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component                                 ; work         ;
;             |mux_vmc:auto_generated|       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated          ; work         ;
;       |lpm_mux2_4_8:inst2|                 ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_mux2_4_8:inst2                                                           ; work         ;
;          |lpm_mux:lpm_mux_component|       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_mux2_4_8:inst2|lpm_mux:lpm_mux_component                                 ; work         ;
;             |mux_vmc:auto_generated|       ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|reg4_8:inst14|lpm_mux2_4_8:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated          ; work         ;
;    |waitAclock:inst2|                      ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |systemA|waitAclock:inst2                                                                           ; work         ;
+--------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_o641:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 16           ; --           ; --           ; 4096 ; systemA.hex ;
; myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None        ;
+-------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |systemA|lpm_mux1:inst10                  ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v               ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |systemA|lpm_mux1:inst11                  ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v               ;
; Altera ; LPM_DECODE   ; N/A     ; N/A          ; N/A          ; |systemA|reg4_8:inst14|lpm_decode2_4:inst ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |systemA|reg4_8:inst14|lpm_mux2_4_8:inst1 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd  ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |systemA|reg4_8:inst14|lpm_mux2_4_8:inst2 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd  ;
; Altera ; LPM_FF       ; N/A     ; N/A          ; N/A          ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst6 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd  ;
; Altera ; LPM_FF       ; N/A     ; N/A          ; N/A          ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst7 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd  ;
; Altera ; LPM_FF       ; N/A     ; N/A          ; N/A          ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst8 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd  ;
; Altera ; LPM_FF       ; N/A     ; N/A          ; N/A          ; |systemA|reg4_8:inst14|lpm_dff_8_en:inst9 ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd  ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |systemA|myram_256_8:inst16               ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v      ;
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |systemA|lpm_rom_256_16:inst18            ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd   ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |systemA|lpm_mux2:inst20                  ; C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; ctrlunit:inst|WriteMem                              ; GND                      ; yes                    ;
; myALU:inst17|carry_out                              ; myALU:inst17|carry_out   ; yes                    ;
; myALU:inst17|RESULT[6]                              ; myALU:inst17|RESULT[7]   ; yes                    ;
; myALU:inst17|RESULT[5]                              ; myALU:inst17|RESULT[7]   ; yes                    ;
; myALU:inst17|RESULT[4]                              ; myALU:inst17|RESULT[7]   ; yes                    ;
; myALU:inst17|RESULT[3]                              ; myALU:inst17|RESULT[7]   ; yes                    ;
; myALU:inst17|RESULT[2]                              ; myALU:inst17|RESULT[7]   ; yes                    ;
; myALU:inst17|RESULT[1]                              ; myALU:inst17|RESULT[7]   ; yes                    ;
; myALU:inst17|RESULT[0]                              ; myALU:inst17|RESULT[7]   ; yes                    ;
; myALU:inst17|RESULT[7]                              ; myALU:inst17|RESULT[7]   ; yes                    ;
; ctrlunit:inst|WrFlag                                ; GND                      ; yes                    ;
; ctrlunit:inst|ALUC[2]                               ; GND                      ; yes                    ;
; ctrlunit:inst|ALUC[1]                               ; GND                      ; yes                    ;
; ctrlunit:inst|ALUC[0]                               ; GND                      ; yes                    ;
; ctrlunit:inst|WriteReg                              ; GND                      ; yes                    ;
; ctrlunit:inst|MemToReg                              ; GND                      ; yes                    ;
; ctrlunit:inst|branch                                ; ctrlunit:inst|jump       ; yes                    ;
; ctrlunit:inst|jump                                  ; GND                      ; yes                    ;
; ctrlunit:inst|RegDes                                ; GND                      ; yes                    ;
; ctrlunit:inst|ALUSRCB                               ; GND                      ; yes                    ;
; waitAclock:inst2|clk_out                            ; waitAclock:inst2|clk_out ; yes                    ;
; Number of user-specified and inferred latches = 21  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; Flag:inst6|Flagout[3..7]              ; Merged with Flag:inst6|Flagout[2]      ;
; Flag:inst6|Flagout[2]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 44    ;
; Number of registers using Synchronous Clear  ; 8     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |systemA|Flag:inst6|Flagout[1]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |systemA|instrconunit:inst1|PC[4] ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |systemA|myALU:inst17|RESULT[1]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_o641:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component ;
+------------------------+------------+-------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                              ;
+------------------------+------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 8          ; Signed Integer                                                    ;
; LPM_SIZE               ; 4          ; Signed Integer                                                    ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                                    ;
; LPM_PIPELINE           ; 0          ; Untyped                                                           ;
; CBXI_PARAMETER         ; mux_vmc    ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                           ;
+------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                            ;
+------------------------+------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                                  ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                         ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                  ;
+------------------------+------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component ;
+------------------------+------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                    ;
+------------------------+------------+-------------------------------------------------------------------------+
; LPM_WIDTH              ; 2          ; Signed Integer                                                          ;
; LPM_DECODES            ; 4          ; Signed Integer                                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                 ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                 ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                 ;
; CBXI_PARAMETER         ; decode_uqf ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                          ;
+------------------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_dff_8_en:inst7|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                            ;
+------------------------+------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                                  ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                         ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                  ;
+------------------------+------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_dff_8_en:inst8|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                            ;
+------------------------+------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                                  ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                         ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                  ;
+------------------------+------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_dff_8_en:inst9|lpm_ff:lpm_ff_component ;
+------------------------+------------+-----------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                            ;
+------------------------+------------+-----------------------------------------------------------------+
; LPM_WIDTH              ; 8          ; Signed Integer                                                  ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                         ;
; LPM_FFTYPE             ; DFF        ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                         ;
; CBXI_PARAMETER         ; NOTHING    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                  ;
+------------------------+------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg4_8:inst14|lpm_mux2_4_8:inst2|lpm_mux:lpm_mux_component ;
+------------------------+------------+-------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                              ;
+------------------------+------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 8          ; Signed Integer                                                    ;
; LPM_SIZE               ; 4          ; Signed Integer                                                    ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                                    ;
; LPM_PIPELINE           ; 0          ; Untyped                                                           ;
; CBXI_PARAMETER         ; mux_vmc    ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                           ;
+------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst11|lpm_mux:LPM_MUX_component ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 8          ; Signed Integer                                   ;
; LPM_SIZE               ; 2          ; Signed Integer                                   ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                   ;
; LPM_PIPELINE           ; 0          ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_smc    ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myram_256_8:inst16|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_r4a1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_rom_256_16:inst18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; systemA.hex          ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_o641      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux2:inst20|lpm_mux:LPM_MUX_component ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 2          ; Signed Integer                                   ;
; LPM_SIZE               ; 2          ; Signed Integer                                   ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                   ;
; LPM_PIPELINE           ; 0          ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_mmc    ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst10|lpm_mux:LPM_MUX_component ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 8          ; Signed Integer                                   ;
; LPM_SIZE               ; 2          ; Signed Integer                                   ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                   ;
; LPM_PIPELINE           ; 0          ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_smc    ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; myram_256_8:inst16|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; lpm_rom_256_16:inst18|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 16                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Sep 27 22:20:59 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file waitaclock.v
    Info (12023): Found entity 1: waitAclock
Info (12021): Found 1 design units, including 1 entities, in source file systema.bdf
    Info (12023): Found entity 1: systemA
Info (12021): Found 2 design units, including 1 entities, in source file rom/lpm_rom_256_16.vhd
    Info (12022): Found design unit 1: lpm_rom_256_16-SYN
    Info (12023): Found entity 1: lpm_rom_256_16
Info (12021): Found 1 design units, including 1 entities, in source file myram/myram_256_8.v
    Info (12023): Found entity 1: myram_256_8
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mux2.v
    Info (12023): Found entity 1: lpm_mux2
Info (12021): Found 1 design units, including 1 entities, in source file lpm_mux1.v
    Info (12023): Found entity 1: lpm_mux1
Info (12021): Found 1 design units, including 1 entities, in source file instrconunit/instrconunit.v
    Info (12023): Found entity 1: instrconunit
Info (12021): Found 1 design units, including 1 entities, in source file ctrlunit/ctrlunit.v
    Info (12023): Found entity 1: ctrlunit
Info (12021): Found 1 design units, including 1 entities, in source file flag/flag.v
    Info (12023): Found entity 1: Flag
Info (12021): Found 2 design units, including 1 entities, in source file alu/zero_detect.vhd
    Info (12022): Found design unit 1: zero_detect-behave
    Info (12023): Found entity 1: zero_detect
Info (12021): Found 2 design units, including 1 entities, in source file alu/zero_convert.vhd
    Info (12022): Found design unit 1: zero_convert-behave
    Info (12023): Found entity 1: zero_convert
Info (12021): Found 2 design units, including 1 entities, in source file alu/muxunit.vhd
    Info (12022): Found design unit 1: muxunit-muxunit_a
    Info (12023): Found entity 1: muxunit
Info (12021): Found 2 design units, including 1 entities, in source file alu/lpm_or_8.vhd
    Info (12022): Found design unit 1: lpm_or_8-SYN
    Info (12023): Found entity 1: lpm_or_8
Info (12021): Found 2 design units, including 1 entities, in source file alu/lpm_compare_8.vhd
    Info (12022): Found design unit 1: lpm_compare_8-SYN
    Info (12023): Found entity 1: lpm_compare_8
Info (12021): Found 2 design units, including 1 entities, in source file alu/lpm_and_8.vhd
    Info (12022): Found design unit 1: lpm_and_8-SYN
    Info (12023): Found entity 1: lpm_and_8
Info (12021): Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8_c.vhd
    Info (12022): Found design unit 1: lpm_add_sub_8_c-SYN
    Info (12023): Found entity 1: lpm_add_sub_8_C
Info (12021): Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8.vhd
    Info (12022): Found design unit 1: lpm_add_sub_8-SYN
    Info (12023): Found entity 1: lpm_add_sub_8
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu8.bdf
    Info (12023): Found entity 1: alu8
Info (12021): Found 1 design units, including 1 entities, in source file myrom/myrom.v
    Info (12023): Found entity 1: myrom
Info (12021): Found 1 design units, including 1 entities, in source file io_port/lpm_mux8_1.tdf
    Info (12023): Found entity 1: lpm_mux8_1
Info (12021): Found 1 design units, including 1 entities, in source file io_port/lpm_decode3_8.tdf
    Info (12023): Found entity 1: lpm_decode3_8
Info (12021): Found 1 design units, including 1 entities, in source file io_port/lpm_bustri0.tdf
    Info (12023): Found entity 1: lpm_bustri0
Info (12021): Found 1 design units, including 1 entities, in source file io_port/io_port.bdf
    Info (12023): Found entity 1: IO_PORT
Info (12021): Found 1 design units, including 1 entities, in source file reg4_8/reg4_8.bdf
    Info (12023): Found entity 1: reg4_8
Info (12021): Found 2 design units, including 1 entities, in source file reg4_8/lpm_mux2_4_8.vhd
    Info (12022): Found design unit 1: lpm_mux2_4_8-SYN
    Info (12023): Found entity 1: lpm_mux2_4_8
Info (12021): Found 2 design units, including 1 entities, in source file reg4_8/lpm_dff_8_en.vhd
    Info (12022): Found design unit 1: lpm_dff_8_en-SYN
    Info (12023): Found entity 1: lpm_dff_8_en
Info (12021): Found 2 design units, including 1 entities, in source file reg4_8/lpm_decode2_4.vhd
    Info (12022): Found design unit 1: lpm_decode2_4-SYN
    Info (12023): Found entity 1: lpm_decode2_4
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Warning (10238): Verilog Module Declaration warning at myALU.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "myALU"
Info (12021): Found 1 design units, including 1 entities, in source file alu/myalu.v
    Info (12023): Found entity 1: myALU
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: test
Info (12127): Elaborating entity "systemA" for the top level hierarchy
Info (12128): Elaborating entity "ctrlunit" for hierarchy "ctrlunit:inst"
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "jump", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "branch", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "ALUC", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "ALUSRCB", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "WriteMem", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "WriteReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "MemToReg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "RegDes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable "WrFlag", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "WrFlag" at ctrlunit.v(28)
Info (10041): Inferred latch for "RegDes" at ctrlunit.v(28)
Info (10041): Inferred latch for "MemToReg" at ctrlunit.v(28)
Info (10041): Inferred latch for "WriteReg" at ctrlunit.v(28)
Info (10041): Inferred latch for "WriteMem" at ctrlunit.v(28)
Info (10041): Inferred latch for "ALUSRCB" at ctrlunit.v(28)
Info (10041): Inferred latch for "ALUC[0]" at ctrlunit.v(28)
Info (10041): Inferred latch for "ALUC[1]" at ctrlunit.v(28)
Info (10041): Inferred latch for "ALUC[2]" at ctrlunit.v(28)
Info (10041): Inferred latch for "branch" at ctrlunit.v(28)
Info (10041): Inferred latch for "jump" at ctrlunit.v(28)
Info (12128): Elaborating entity "myALU" for hierarchy "myALU:inst17"
Warning (10230): Verilog HDL assignment warning at myALU.v(24): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at myALU.v(28): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at myALU.v(44): truncated value with size 32 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable "RESULT", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable "sum", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable "carry_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "carry_out" at myALU.v(17)
Info (10041): Inferred latch for "RESULT[0]" at myALU.v(17)
Info (10041): Inferred latch for "RESULT[1]" at myALU.v(17)
Info (10041): Inferred latch for "RESULT[2]" at myALU.v(17)
Info (10041): Inferred latch for "RESULT[3]" at myALU.v(17)
Info (10041): Inferred latch for "RESULT[4]" at myALU.v(17)
Info (10041): Inferred latch for "RESULT[5]" at myALU.v(17)
Info (10041): Inferred latch for "RESULT[6]" at myALU.v(17)
Info (10041): Inferred latch for "RESULT[7]" at myALU.v(17)
Info (12128): Elaborating entity "Flag" for hierarchy "Flag:inst6"
Info (12128): Elaborating entity "reg4_8" for hierarchy "reg4_8:inst14"
Info (12128): Elaborating entity "lpm_mux2_4_8" for hierarchy "reg4_8:inst14|lpm_mux2_4_8:inst1"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component"
Info (12130): Elaborated megafunction instantiation "reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component"
Info (12133): Instantiated megafunction "reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_widths" = "2"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf
    Info (12023): Found entity 1: mux_vmc
Info (12128): Elaborating entity "mux_vmc" for hierarchy "reg4_8:inst14|lpm_mux2_4_8:inst1|lpm_mux:lpm_mux_component|mux_vmc:auto_generated"
Info (12128): Elaborating entity "lpm_dff_8_en" for hierarchy "reg4_8:inst14|lpm_dff_8_en:inst6"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component"
Info (12130): Elaborated megafunction instantiation "reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component"
Info (12133): Instantiated megafunction "reg4_8:inst14|lpm_dff_8_en:inst6|lpm_ff:lpm_ff_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "LPM_FF"
    Info (12134): Parameter "lpm_fftype" = "DFF"
Info (12128): Elaborating entity "lpm_decode2_4" for hierarchy "reg4_8:inst14|lpm_decode2_4:inst"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component"
Info (12130): Elaborated megafunction instantiation "reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component"
Info (12133): Instantiated megafunction "reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "2"
    Info (12134): Parameter "lpm_decodes" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_DECODE"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_uqf.tdf
    Info (12023): Found entity 1: decode_uqf
Info (12128): Elaborating entity "decode_uqf" for hierarchy "reg4_8:inst14|lpm_decode2_4:inst|lpm_decode:lpm_decode_component|decode_uqf:auto_generated"
Info (12128): Elaborating entity "lpm_mux1" for hierarchy "lpm_mux1:inst11"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "lpm_mux1:inst11|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "lpm_mux1:inst11|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "lpm_mux1:inst11|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_smc.tdf
    Info (12023): Found entity 1: mux_smc
Info (12128): Elaborating entity "mux_smc" for hierarchy "lpm_mux1:inst11|lpm_mux:LPM_MUX_component|mux_smc:auto_generated"
Info (12128): Elaborating entity "myram_256_8" for hierarchy "myram_256_8:inst16"
Info (12128): Elaborating entity "altsyncram" for hierarchy "myram_256_8:inst16|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "myram_256_8:inst16|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "myram_256_8:inst16|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r4a1.tdf
    Info (12023): Found entity 1: altsyncram_r4a1
Info (12128): Elaborating entity "altsyncram_r4a1" for hierarchy "myram_256_8:inst16|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated"
Info (12128): Elaborating entity "lpm_rom_256_16" for hierarchy "lpm_rom_256_16:inst18"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lpm_rom_256_16:inst18|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lpm_rom_256_16:inst18|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lpm_rom_256_16:inst18|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "init_file" = "systemA.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o641.tdf
    Info (12023): Found entity 1: altsyncram_o641
Info (12128): Elaborating entity "altsyncram_o641" for hierarchy "lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_o641:auto_generated"
Info (12128): Elaborating entity "instrconunit" for hierarchy "instrconunit:inst1"
Warning (10230): Verilog HDL assignment warning at instrconunit.v(19): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at instrconunit.v(29): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "waitAclock" for hierarchy "waitAclock:inst2"
Warning (10230): Verilog HDL assignment warning at waitAclock.v(9): truncated value with size 32 to match size of target (2)
Warning (10240): Verilog HDL Always Construct warning at waitAclock.v(16): inferring latch(es) for variable "clk_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "clk_out" at waitAclock.v(23)
Info (12128): Elaborating entity "lpm_mux2" for hierarchy "lpm_mux2:inst20"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "lpm_mux2:inst20|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "lpm_mux2:inst20|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "lpm_mux2:inst20|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "2"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mmc.tdf
    Info (12023): Found entity 1: mux_mmc
Info (12128): Elaborating entity "mux_mmc" for hierarchy "lpm_mux2:inst20|lpm_mux:LPM_MUX_component|mux_mmc:auto_generated"
Warning (13012): Latch myALU:inst17|carry_out has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[1]
Warning (13012): Latch myALU:inst17|RESULT[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[1]
Warning (13012): Latch myALU:inst17|RESULT[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[1]
Warning (13012): Latch myALU:inst17|RESULT[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[1]
Warning (13012): Latch myALU:inst17|RESULT[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[1]
Warning (13012): Latch myALU:inst17|RESULT[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[1]
Warning (13012): Latch myALU:inst17|RESULT[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[1]
Warning (13012): Latch myALU:inst17|RESULT[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[1]
Warning (13012): Latch myALU:inst17|RESULT[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ctrlunit:inst|ALUC[1]
Warning (13012): Latch ctrlunit:inst|branch has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_o641:auto_generated|q_a[12]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal lpm_rom_256_16:inst18|altsyncram:altsyncram_component|altsyncram_o641:auto_generated|q_a[15]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "flagout[7]" is stuck at GND
    Warning (13410): Pin "flagout[6]" is stuck at GND
    Warning (13410): Pin "flagout[5]" is stuck at GND
    Warning (13410): Pin "flagout[4]" is stuck at GND
    Warning (13410): Pin "flagout[3]" is stuck at GND
    Warning (13410): Pin "flagout[2]" is stuck at GND
    Warning (13410): Pin "ND[7]" is stuck at GND
    Warning (13410): Pin "ND[6]" is stuck at GND
    Warning (13410): Pin "ND[5]" is stuck at GND
    Warning (13410): Pin "ND[4]" is stuck at GND
    Warning (13410): Pin "ND[3]" is stuck at GND
    Warning (13410): Pin "ND[2]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 384 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 105 output pins
    Info (21061): Implemented 253 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Tue Sep 27 22:21:02 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.map.smsg.


