# Verilog Coding Challenges â€“ K-VLSI Cohort 2

This repository contains my daily Verilog design challenge submissions as part of the K-VLSI Cohort 2 program. Each day focuses on a different digital design concept, implemented and tested using Verilog HDL.
