# FPGA-Based-Smart-Traffic-Light-Controller-with-Pedestrian-Priority
A SystemVerilog implementation of a dual-mode traffic light controller featuring an FSM-driven sequence, configurable timers, and synchronized pedestrian request handling.
