<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: DRAMCtrl Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>DRAMCtrl Class Reference</h1><!-- doxytag: class="DRAMCtrl" --><!-- doxytag: inherits="AbstractMemory" -->
<p>The DRAM controller is a single-channel memory controller capturing the most important timing constraints associated with a contemporary DRAM.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for DRAMCtrl:</div>
<div class="dynsection">
 <div class="center">
  <img src="classDRAMCtrl.gif" usemap="#DRAMCtrl_map" alt=""/>
  <map id="DRAMCtrl_map" name="DRAMCtrl_map">
<area href="classAbstractMemory.html" alt="AbstractMemory" shape="rect" coords="115,224,220,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="115,168,220,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="115,112,220,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="115,56,220,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,105,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="115,0,220,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="230,0,335,24"/>
</map>
 </div>
</div>

<p><a href="classDRAMCtrl-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1Bank.html">Bank</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A basic class to track the bank state, i.e.  <a href="classDRAMCtrl_1_1Bank.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1BurstHelper.html">BurstHelper</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A burst helper helps organize and manage a packet that is larger than the DRAM burst size.  <a href="classDRAMCtrl_1_1BurstHelper.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">A DRAM packet stores packets along with the timestamp of when the packet entered the queue, and also the decoded address.  <a href="classDRAMCtrl_1_1DRAMPacket.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1MemoryPort.html">MemoryPort</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl_1_1Rank.html">Rank</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classDRAMCtrl_1_1Rank.html" title="Rank class includes a vector of banks.">Rank</a> class includes a vector of banks.  <a href="classDRAMCtrl_1_1Rank.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aba1a68e804c3a30b4add00e87f462842">regStats</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Register Statistics.  <a href="#aba1a68e804c3a30b4add00e87f462842"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a2e87a3a11f35da670f669bc771a11679">DRAMCtrl</a> (const DRAMCtrlParams *p)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aa0beabe573e2af900736ec24bbc33bf4">drain</a> (<a class="el" href="classDrainManager.html">DrainManager</a> *dm)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained.  <a href="#aa0beabe573e2af900736ec24bbc33bf4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseSlavePort.html">BaseSlavePort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a7b5a2aeeb5ca1d61585c08ab11779078">getSlavePort</a> (const std::string &amp;if_name, <a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx=<a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a slave port with a given name and index.  <a href="#a7b5a2aeeb5ca1d61585c08ab11779078"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a088ce3c7956af09dc2895f814d2f76fd">init</a> () M5_ATTR_OVERRIDE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialise this memory.  <a href="#a088ce3c7956af09dc2895f814d2f76fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ab9e388cee37d7256a9d60dd0ff527a66">startup</a> () M5_ATTR_OVERRIDE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classDRAMCtrl.html#ab9e388cee37d7256a9d60dd0ff527a66" title="startup() is the final initialization call before simulation.">startup()</a> is the final initialization call before simulation.  <a href="#ab9e388cee37d7256a9d60dd0ff527a66"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a23076dc0bfa8851eca587d148fcefe06">drainResume</a> () M5_ATTR_OVERRIDE</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Resume execution after a successful drain.  <a href="#a23076dc0bfa8851eca587d148fcefe06"></a><br/></td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a3ddb47f5fb5188a2f7c63ae3b6fb6adb">recvAtomic</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a34fd9e9861ef8b240d80ea18f7bc2707">recvFunctional</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a54cc6c75a9f00865e829d327e68bd528">recvTimingReq</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td colspan="2"><h2>Private Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a9fd8e6d41eafaea0e3d8aacc74b6bdf5">BusState</a> { <a class="el" href="classDRAMCtrl.html#a9fd8e6d41eafaea0e3d8aacc74b6bdf5aad09600d62b9e49769bdba2c87e68bd3">READ</a> =  0, 
<a class="el" href="classDRAMCtrl.html#a9fd8e6d41eafaea0e3d8aacc74b6bdf5a1dfa9f95b0a89824a2021d1b4f72ae44">READ_TO_WRITE</a>, 
<a class="el" href="classDRAMCtrl.html#a9fd8e6d41eafaea0e3d8aacc74b6bdf5aee722b2d7ee5730cb92608a8e5bdaca2">WRITE</a>, 
<a class="el" href="classDRAMCtrl.html#a9fd8e6d41eafaea0e3d8aacc74b6bdf5a04e9fe9c48972d0bb520742836ff92b6">WRITE_TO_READ</a>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Bus state used to control the read/write switching and drive the scheduling of the next request. </p>
 <a href="classDRAMCtrl.html#a9fd8e6d41eafaea0e3d8aacc74b6bdf5">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ad44eb7aa821b2e88ebaf1a81ff3cb970">processNextReqEvent</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bunch of things requires to setup "events" in gem5 When event "respondEvent" occurs for example, the method processRespondEvent is called; no parameters are allowed in these methods.  <a href="#ad44eb7aa821b2e88ebaf1a81ff3cb970"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a0609a3945562267e6f92748621e835d9">processRespondEvent</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a665bd267ecb592be30072d227221bc97">readQueueFull</a> (unsigned int pktCount) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if the read queue has room for more entries.  <a href="#a665bd267ecb592be30072d227221bc97"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a692d54b6d5d615a5a691af7b09f60ef0">writeQueueFull</a> (unsigned int pktCount) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if the write queue has room for more entries.  <a href="#a692d54b6d5d615a5a691af7b09f60ef0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a89ace0260a5feca88628aa2bd678642c">addToReadQueue</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt, unsigned int pktCount)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When a new read comes in, first check if the write q has a pending request to the same address. If not, decode the address to populate rank/bank/row, create one or mutliple "dram_pkt", and push them to the back of the read queue.  <a href="#a89ace0260a5feca88628aa2bd678642c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a637e6d86494bd6ee839df478a9025427">addToWriteQueue</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt, unsigned int pktCount)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Decode the incoming pkt, create a dram_pkt and push to the back of the write queue.  <a href="#a637e6d86494bd6ee839df478a9025427"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a349772bfe111e2019b56c5edcead2c12">doDRAMAccess</a> (<a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> *dram_pkt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Actually do the DRAM access - figure out the latency it will take to service the req based on bank state, channel state etc and then update those states to account for this request. Based on this, update the packet's "readyTime" and move it to the response q from where it will eventually go back to the outside world.  <a href="#a349772bfe111e2019b56c5edcead2c12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a2d8b5823fa1899c3eb0e3a0aed1663f6">accessAndRespond</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> static_latency)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When a packet reaches its "readyTime" in the response Q, use the "access()" method in <a class="el" href="classAbstractMemory.html" title="An abstract memory represents a contiguous block of physical memory, with an associated...">AbstractMemory</a> to actually create the response packet, and send it back to the outside world requestor.  <a href="#a2d8b5823fa1899c3eb0e3a0aed1663f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a2aad4dd7b85f1f0b1ac395e429b819d7">decodeAddr</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> dramPktAddr, unsigned int size, bool isRead)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classAddress.html">Address</a> decoder to figure out physical mapping onto ranks, banks, and rows.  <a href="#a2aad4dd7b85f1f0b1ac395e429b819d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a61739184c84f0dbc76bd970e2c29df12">chooseNext</a> (<a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> * &gt; &amp;queue, bool switched_cmd_type)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The memory schduler/arbiter - picks which request needs to go next, based on the specified policy such as FCFS or FR-FCFS and moves it to the head of the queue.  <a href="#a61739184c84f0dbc76bd970e2c29df12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ac67d00dcddc4d8c308a91519853f7a58">reorderQueue</a> (<a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> * &gt; &amp;queue, bool switched_cmd_type)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">For FR-FCFS policy reorder the read/write queue depending on row buffer hits and earliest banks available in DRAM Prioritizes accesses to the same rank as previous burst unless controller is switching command type.  <a href="#ac67d00dcddc4d8c308a91519853f7a58"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a89edb261a10dfa66aaf13cceb88fbb6f">minBankPrep</a> (const <a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> * &gt; &amp;queue, bool switched_cmd_type) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Find which are the earliest banks ready to issue an activate for the enqueued requests.  <a href="#a89edb261a10dfa66aaf13cceb88fbb6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a6f2918ec23ddd901e763de2ebfe987c2">activateBank</a> (<a class="el" href="classDRAMCtrl_1_1Rank.html">Rank</a> &amp;rank_ref, <a class="el" href="classDRAMCtrl_1_1Bank.html">Bank</a> &amp;bank_ref, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> act_tick, uint32_t row)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Keep track of when row activations happen, in order to enforce the maximum number of activations in the activation window.  <a href="#a6f2918ec23ddd901e763de2ebfe987c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a7004ae8efe3eeb94220b53be3d25ea0e">prechargeBank</a> (<a class="el" href="classDRAMCtrl_1_1Rank.html">Rank</a> &amp;rank_ref, <a class="el" href="classDRAMCtrl_1_1Bank.html">Bank</a> &amp;bank_ref, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> pre_at, bool trace=true)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Precharge a given bank and also update when the precharge is done.  <a href="#a7004ae8efe3eeb94220b53be3d25ea0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a37bab146e4d29158c2d75b0ef6f83880">printQs</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used for debugging to observe the contents of the queues.  <a href="#a37bab146e4d29158c2d75b0ef6f83880"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ad7dbb6e5660961b4b83bfca751a10930">updatePowerStats</a> (<a class="el" href="classDRAMCtrl_1_1Rank.html">Rank</a> &amp;rank_ref)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">This function increments the energy when called.  <a href="#ad7dbb6e5660961b4b83bfca751a10930"></a><br/></td></tr>
<tr><td colspan="2"><h2>Static Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a2d7bd480bef4100bbd0933a60899f33d">sortTime</a> (const Data::MemCommand &amp;m1, const Data::MemCommand &amp;m2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function for sorting commands in the command list of <a class="el" href="classDRAMPower.html" title="DRAMPower is a standalone tool which calculates the power consumed by a DRAM in the...">DRAMPower</a>.  <a href="#a2d7bd480bef4100bbd0933a60899f33d"></a><br/></td></tr>
<tr><td colspan="2"><h2>Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDRAMCtrl_1_1MemoryPort.html">MemoryPort</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a87ee1aa46b80d77aea809cf3d00dbc31">port</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Our incoming port, for a multi-ported controller add a crossbar in front of it.  <a href="#a87ee1aa46b80d77aea809cf3d00dbc31"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">isTimingMode</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remeber if the memory system is in timing mode.  <a href="#a8a67548a130229c2a7be4383f9082c85"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a2129ada5d479943d1a45b4ad01351510">retryRdReq</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remember if we have to retry a request when available.  <a href="#a2129ada5d479943d1a45b4ad01351510"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a757620eaaec709daed4fc65621f1c4fa">retryWrReq</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDRAMCtrl.html#a9fd8e6d41eafaea0e3d8aacc74b6bdf5">BusState</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a7cda39e7b9e7664f1b1e1c3686880310">busState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt; <a class="el" href="classDRAMCtrl.html">DRAMCtrl</a>,&amp;DRAMCtrl::processNextReqEvent &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a5fa82583b2b6829d9a445ba16d7f54d4">nextReqEvent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt; <a class="el" href="classDRAMCtrl.html">DRAMCtrl</a>,&amp;DRAMCtrl::processRespondEvent &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#acfd6a4867b7082b4bb7e8e50838a47c7">respondEvent</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a1ac46f1cd13d3969e50d235afa51227a">readQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The controller's main read and write queues.  <a href="#a1ac46f1cd13d3969e50d235afa51227a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aa1e1b4ddf9fdb5152b8c0f2eb4bec56f">writeQueue</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">respQueue</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Response queue where read packets wait after we're done working with them, but it's not time to send the response yet.  <a href="#a13805258612037f8e9fb94a370948342"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classDrainManager.html">DrainManager</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#abb7acccc1136f56df2290bb7373053ac">drainManager</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If we need to drain, keep the drain manager around until we're done here.  <a href="#abb7acccc1136f56df2290bb7373053ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classDRAMCtrl_1_1Rank.html">Rank</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">ranks</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Vector of ranks.  <a href="#af8ffca69b1f93102e8b157f21628c64d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a377540fe2bbf8f3465c13f27f37d228c">deviceSize</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The following are basic design parameters of the memory controller, and are initialized based on parameter values.  <a href="#a377540fe2bbf8f3465c13f27f37d228c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a4750792f7625537213d529569a66da73">deviceBusWidth</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a148db627e8b6a7198b472497f8083045">burstLength</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a6ca9e6956474c90b27c940773469a9b6">deviceRowBufferSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a72d0aec53605ee36ff410dd8970a0eaa">devicesPerRank</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">burstSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">rowBufferSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ae187868f5c8a209363ab6b5d0ad721e6">columnsPerRowBuffer</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a2c4b08a55047b3c2ca605d75843fba4e">columnsPerStripe</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">ranksPerChannel</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a146a0c2b6b2fc67b55d32c07336835ee">bankGroupsPerRank</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a0f8e4a158ae37c8d2925a9fa327691f0">bankGroupArch</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">banksPerRank</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a2c555ba14d5fb51ab6857af93a274051">channels</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ad29fab6a3b46686b09be87f38049dee0">rowsPerBank</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ab4f3dbe59b69329fe8d70a8951771f74">readBufferSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">writeBufferSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ac6eef2ce959ef8ca4921f645cc89763d">writeHighThreshold</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a583a12d49bb3e8aebcdc831435d57d77">writeLowThreshold</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a0afdc6290b613e9d1fc3154c5158cb02">minWritesPerSwitch</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a7814700d7f197a5693cb7586d3bd6112">writesThisTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aac2e9d7261bfe724e35f179152b588b1">readsThisTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> M5_CLASS_VAR_USED&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a84edadf633285a26a1ff5ae6e6987cbd">tCK</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Basic memory timing parameters initialized based on parameter values.  <a href="#a84edadf633285a26a1ff5ae6e6987cbd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a6d591f133bc578f26c6a75493377b09d">tWTR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ac39aa285ac9e493331132691102d1c90">tRTW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a7273c4b539ed79e3931eb372656edcf0">tCS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">tBURST</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a5a598180d4af2be89f5f209b40b9d03e">tCCD_L</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">tRCD</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ae7ebffccab6cd342fddbcba75aee6c3b">tCL</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">tRP</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a2f51efde09e5109c6dabc084ddc688f5">tRAS</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a336384539e0cdac4da285d2684684a9e">tWR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a680a2a39548e49ce0f2395710b095567">tRTP</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aad8f72c5b11730c9346de00a53d108fe">tRFC</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a845143aad659120f25f1d26c06574660">tREFI</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a534e8ffd35d85f2016c2c98d0b50cf2c">tRRD</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a45b442edfd5e743e0ab20184e03b6ea2">tRRD_L</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a548a59c51b5f2db7cbdd9848b932912f">tXAW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a672f14358c685122136d12a52eda5056">activationLimit</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Enums::MemSched&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a0190da0af74310a407ffaf1935afe671">memSchedPolicy</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory controller configuration initialized based on parameter values.  <a href="#a0190da0af74310a407ffaf1935afe671"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Enums::AddrMap&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">addrMapping</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Enums::PageManage&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a93448eecf9f2ec65d70de82b94c2839f">pageMgmt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a9b7d1e35f9bf63be72006cb67691d3ef">maxAccessesPerRow</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Max column accesses (read and write) per row, before forefully closing it.  <a href="#a9b7d1e35f9bf63be72006cb67691d3ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a09bfc4deb4906dbc01007b1a4420224d">frontendLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pipeline latency of the controller frontend.  <a href="#a09bfc4deb4906dbc01007b1a4420224d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aa0144008a2be698cd3e1dc05d442cb5e">backendLatency</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pipeline latency of the backend and PHY.  <a href="#aa0144008a2be698cd3e1dc05d442cb5e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a14f669b4a31a66dd15e42f02a7f0cb62">busBusyUntil</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Till when has the main data bus been spoken for already?  <a href="#a14f669b4a31a66dd15e42f02a7f0cb62"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ae83ae07b698fa2ed71175f43edc3852f">prevArrival</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#adbacf8863a807c97c1a157b085c49d4f">nextReqTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The soonest you have to start thinking about the next request is the longest access time that can occur before busBusyUntil.  <a href="#adbacf8863a807c97c1a157b085c49d4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ab7f21b330feeb44e38df54e2ba459272">readReqs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a7ec9d1bff02a1ee089a6b2e52a25ddf7">writeReqs</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a9f29a99e44a63f7c54f396d42ec29c4a">readBursts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a62d593c9cf45e7c36be919ce2b8a7673">writeBursts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aa497ed2e8bdabb8a4b24546dc7d84ba8">bytesReadDRAM</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a5dde296a293f780e9aba9c7e55bc2f02">bytesReadWrQ</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a1770ca8069c1b96091dbdc0847812ab8">bytesWritten</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes written to this memory.  <a href="#a1770ca8069c1b96091dbdc0847812ab8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#afdc8b398ddc7ab7cfd8fb73e0feb95a0">bytesReadSys</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a5bc36b3ae809b51a496f8d879c3b41e6">bytesWrittenSys</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aef20a1d281cf709372d7764085099517">servicedByWrQ</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ae193808abcaef94127dd307cd0fda9a4">mergedWrBursts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a6126d0f178c01a6bac05013216c219e0">neitherReadNorWrite</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aa776c33f88e7b9befd7759a15144173f">perBankRdBursts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aa55805fbfefbec74965d03ae915f5043">perBankWrBursts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#af9226ff3e9ace9736d27fd10fd577f03">numRdRetry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ad0b5620e2ea84dd1719ce9ca1d9615a1">numWrRetry</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ab26b0b6d86b24b989cb825d35423d832">totGap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a3a77806d4ec83769799fd9cbc3024027">readPktSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a3df581e1ab71e7895d3894e700beac79">writePktSize</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a69579ae38ad58ab0a4f2a045026c078f">rdQLenPdf</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aa16e1a3aeaa40ba0dcfa25ea50faec34">wrQLenPdf</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#abdc3b8276837ac7c784edf434d3bfd9d">bytesPerActivate</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a8d8343a696fce288cc32066bc67747d3">rdPerTurnAround</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a892341d6024351995e693ad6638389ac">wrPerTurnAround</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a284c28527546d2d044cb7a2576a8681e">totQLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#adccc242d738f69f8a4f8572861195a5a">totMemAccLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ac924b3fe4ea525e98e8d48799f680edd">totBusLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ac5245e7513a0b0b0c8948e0934d5e829">avgQLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a35f378691d6953216c38e33efe0680ad">avgBusLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a650e985dfc9a45d11f6f77da2ef46315">avgMemAccLat</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ab1ef098e90fdeca755dd198cfcca24ec">avgRdBW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a7f7cd6d22e13ab1dded95f9f939eae66">avgWrBW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a09b547e3843c17550c790fa12fea9901">avgRdBWSys</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a6d91bc5d683e30ae765b79b5a3a08f3d">avgWrBWSys</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aeb884b23095ddc79aee2afc5fe2b144a">peakBW</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a3f753165126c1c7c03e5447ab14e00b7">busUtil</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a7ae0be304cca28887e7f16dc057f3e17">busUtilRead</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a150f564c22cdf5601fe268013699c9f5">busUtilWrite</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Average.html">Stats::Average</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aee32fb42bdd298319a24f82878398487">avgRdQLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Average.html">Stats::Average</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a83afaa015a549164f698db8ba7ea51b0">avgWrQLen</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aa38e66ebc077727f6538d2827bf5f8e0">readRowHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a2305f05a56ecdd2839ec5c5c4549701d">writeRowHits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#aa61bbbb8931c75eeb15945c0d065305e">readRowHitRate</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#adbae4dc75ee9cd8ff040eb39819387b1">writeRowHitRate</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ab613d4f5c78ce9f3335099d8405012b2">avgGap</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ad2f76a22dc53e1acf57d18ac7f900ec8">pageHitRate</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#ac8f112decf864fe3a7877790f950ebb9">activeRank</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a814fd74ac86e22454d2d9eeb27020212">timeStampOffset</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classPacket.html">PacketPtr</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classDRAMCtrl.html#a191c65a436d32961f1e75b219da49349">pendingDelete</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>The DRAM controller is a single-channel memory controller capturing the most important timing constraints associated with a contemporary DRAM. </p>
<p>For multi-channel memory systems, the controller is combined with a crossbar model, with the channel address interleaving taking part in the crossbar.</p>
<p>As a basic design principle, this controller model is not cycle callable, but instead uses events to: 1) decide when new decisions can be made, 2) when resources become available, 3) when things are to be considered done, and 4) when to send things back. Through these simple principles, the model delivers high performance, and lots of flexibility, allowing users to evaluate the system impact of a wide range of memory technologies, such as DDR3/4, LPDDR2/3/4, WideIO1/2, HBM and HMC.</p>
<p>For more details, please see Hansson et al, "Simulating DRAM
 controllers for future system architecture exploration", Proc. ISPASS, 2014. If you use this model as part of your research please cite the paper. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00088">88</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="a9fd8e6d41eafaea0e3d8aacc74b6bdf5"></a><!-- doxytag: member="DRAMCtrl::BusState" ref="a9fd8e6d41eafaea0e3d8aacc74b6bdf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classDRAMCtrl.html#a9fd8e6d41eafaea0e3d8aacc74b6bdf5">DRAMCtrl::BusState</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bus state used to control the read/write switching and drive the scheduling of the next request. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a9fd8e6d41eafaea0e3d8aacc74b6bdf5aad09600d62b9e49769bdba2c87e68bd3"></a><!-- doxytag: member="READ" ref="a9fd8e6d41eafaea0e3d8aacc74b6bdf5aad09600d62b9e49769bdba2c87e68bd3" args="" -->READ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9fd8e6d41eafaea0e3d8aacc74b6bdf5a1dfa9f95b0a89824a2021d1b4f72ae44"></a><!-- doxytag: member="READ_TO_WRITE" ref="a9fd8e6d41eafaea0e3d8aacc74b6bdf5a1dfa9f95b0a89824a2021d1b4f72ae44" args="" -->READ_TO_WRITE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9fd8e6d41eafaea0e3d8aacc74b6bdf5aee722b2d7ee5730cb92608a8e5bdaca2"></a><!-- doxytag: member="WRITE" ref="a9fd8e6d41eafaea0e3d8aacc74b6bdf5aee722b2d7ee5730cb92608a8e5bdaca2" args="" -->WRITE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a9fd8e6d41eafaea0e3d8aacc74b6bdf5a04e9fe9c48972d0bb520742836ff92b6"></a><!-- doxytag: member="WRITE_TO_READ" ref="a9fd8e6d41eafaea0e3d8aacc74b6bdf5a04e9fe9c48972d0bb520742836ff92b6" args="" -->WRITE_TO_READ</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00138">138</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a2e87a3a11f35da670f669bc771a11679"></a><!-- doxytag: member="DRAMCtrl::DRAMCtrl" ref="a2e87a3a11f35da670f669bc771a11679" args="(const DRAMCtrlParams *p)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DRAMCtrl::DRAMCtrl </td>
          <td>(</td>
          <td class="paramtype">const DRAMCtrlParams *&nbsp;</td>
          <td class="paramname"> <em>p</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00058">58</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00716">activationLimit</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00330">DRAMCtrl::Rank::actTicks</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01562">ArmISA::b</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00683">bankGroupArch</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00682">bankGroupsPerRank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00321">DRAMCtrl::Rank::banks</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00684">banksPerRank</a>, <a class="el" href="intmath_8hh_source.html#l00174">ceilLog2()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00679">columnsPerRowBuffer</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00672">deviceSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00676">devicesPerRank</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="base_2misc_8hh_source.html#l00113">fatal</a>, <a class="el" href="base_2misc_8hh_source.html#l00139">fatal_if</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="intmath_8hh_source.html#l00073">isPowerOf2()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00310">DRAMCtrl::Rank::rank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00664">ranks</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00681">ranksPerChannel</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00678">rowBufferSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00686">rowsPerBank</a>, <a class="el" href="abstract__mem_8hh_source.html#l00260">AbstractMemory::size()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00703">tBURST</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00704">tCCD_L</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00712">tREFI</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00711">tRFC</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00707">tRP</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00713">tRRD</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00714">tRRD_L</a>, <a class="el" href="base_2types_8hh_source.html#l00049">ULL</a>, and <a class="el" href="base_2misc_8hh_source.html#l00207">warn</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a2d8b5823fa1899c3eb0e3a0aed1663f6"></a><!-- doxytag: member="DRAMCtrl::accessAndRespond" ref="a2d8b5823fa1899c3eb0e3a0aed1663f6" args="(PacketPtr pkt, Tick static_latency)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::accessAndRespond </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>static_latency</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When a packet reaches its "readyTime" in the response Q, use the "access()" method in <a class="el" href="classAbstractMemory.html" title="An abstract memory represents a contiguous block of physical memory, with an associated...">AbstractMemory</a> to actually create the response packet, and send it back to the outside world requestor. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The packet from the outside world </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>static_latency</em>&nbsp;</td><td>Static latency to add before sending the packet </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00867">867</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="abstract__mem_8cc_source.html#l00323">AbstractMemory::access()</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00321">Packet::headerDelay</a>, <a class="el" href="packet_8hh_source.html#l00479">Packet::isResponse()</a>, <a class="el" href="packet_8hh_source.html#l00481">Packet::needsResponse()</a>, <a class="el" href="packet_8hh_source.html#l00331">Packet::payloadDelay</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00831">pendingDelete</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00121">port</a>, and <a class="el" href="qport_8hh_source.html#l00091">QueuedSlavePort::schedTimingResp()</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a6f2918ec23ddd901e763de2ebfe987c2"></a><!-- doxytag: member="DRAMCtrl::activateBank" ref="a6f2918ec23ddd901e763de2ebfe987c2" args="(Rank &amp;rank_ref, Bank &amp;bank_ref, Tick act_tick, uint32_t row)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::activateBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDRAMCtrl_1_1Rank.html">Rank</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>rank_ref</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classDRAMCtrl_1_1Bank.html">Bank</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>bank_ref</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>act_tick</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>row</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Keep track of when row activations happen, in order to enforce the maximum number of activations in the activation window. </p>
<p>The method updates the time that the banks become available based on the current limits.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>rank_ref</em>&nbsp;</td><td>Reference to the rank </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bank_ref</em>&nbsp;</td><td>Reference to the bank </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>act_tick</em>&nbsp;</td><td><a class="el" href="classTime.html">Time</a> when the activation takes place </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>row</em>&nbsp;</td><td>Index of the row </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00904">904</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00372">DRAMCtrl::Rank::activateEvent</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00716">activationLimit</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00330">DRAMCtrl::Rank::actTicks</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00164">DRAMCtrl::Bank::bank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00165">DRAMCtrl::Bank::bankgr</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00683">bankGroupArch</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00321">DRAMCtrl::Rank::banks</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00684">banksPerRank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00172">DRAMCtrl::Bank::bytesAccessed</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00167">DRAMCtrl::Bank::colAllowedAt</a>, <a class="el" href="intmath_8hh_source.html#l00198">divCeil()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01368">ArmISA::j</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00161">DRAMCtrl::Bank::NO_ROW</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00327">DRAMCtrl::Rank::numBanksActive</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00163">DRAMCtrl::Bank::openRow</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00315">DRAMCtrl::Rank::power</a>, <a class="el" href="drampower_8hh_source.html#l00096">DRAMPower::powerlib</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00168">DRAMCtrl::Bank::preAllowedAt</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00310">DRAMCtrl::Rank::rank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00664">ranks</a>, <a class="el" href="eventq_8hh_source.html#l00690">EventManager::reschedule()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00171">DRAMCtrl::Bank::rowAccesses</a>, <a class="el" href="eventq_8hh_source.html#l00678">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00330">Event::scheduled()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00699">tCK</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00825">timeStampOffset</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00708">tRAS</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00705">tRCD</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00713">tRRD</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00714">tRRD_L</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00715">tXAW</a>, and <a class="el" href="eventq_8hh_source.html#l00342">Event::when()</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>.</p>

</div>
</div>
<a class="anchor" id="a89ace0260a5feca88628aa2bd678642c"></a><!-- doxytag: member="DRAMCtrl::addToReadQueue" ref="a89ace0260a5feca88628aa2bd678642c" args="(PacketPtr pkt, unsigned int pktCount)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::addToReadQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>pktCount</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When a new read comes in, first check if the write q has a pending request to the same address. If not, decode the address to populate rank/bank/row, create one or mutliple "dram_pkt", and push them to the back of the read queue. </p>
<p>\ If this is the only read request in the system, schedule an event to start servicing it.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The request packet from the outside world </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pktCount</em>&nbsp;</td><td>The number of DRAM bursts the pkt translate to. If pkt size is larger then one full burst, then pktCount is greater than one. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00415">415</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8cc_source.html#l00867">accessAndRespond()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00808">avgRdQLen</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00458">DRAMCtrl::DRAMPacket::burstHelper</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00677">burstSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00402">DRAMCtrl::BurstHelper::burstsServiced</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00767">bytesReadWrQ</a>, <a class="el" href="intmath_8hh_source.html#l00174">ceilLog2()</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="classDRAMCtrl.html#a2aad4dd7b85f1f0b1ac395e429b819d7">decodeAddr()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00737">frontendLatency</a>, <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00535">Packet::getSize()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="packet_8hh_source.html#l00476">Packet::isWrite()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00480">nextReqEvent</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00781">rdQLenPdf</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00764">readBursts</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00779">readPktSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00642">readQueue</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00287">readQueueFull()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00653">respQueue</a>, <a class="el" href="eventq_8hh_source.html#l00678">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00330">Event::scheduled()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00771">servicedByWrQ</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00643">writeQueue</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a637e6d86494bd6ee839df478a9025427"></a><!-- doxytag: member="DRAMCtrl::addToWriteQueue" ref="a637e6d86494bd6ee839df478a9025427" args="(PacketPtr pkt, unsigned int pktCount)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::addToWriteQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>pktCount</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Decode the incoming pkt, create a dram_pkt and push to the back of the write queue. </p>
<p>the write q length is more than the threshold specified by the user, ie the queue is beginning to get full, stop reads, and start draining writes.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The request packet from the outside world </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pktCount</em>&nbsp;</td><td>The number of DRAM bursts the pkt translate to. If pkt size is larger then one full burst, then pktCount is greater than one. </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00504">504</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8cc_source.html#l00867">accessAndRespond()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00809">avgWrQLen</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00677">burstSize</a>, <a class="el" href="intmath_8hh_source.html#l00174">ceilLog2()</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="classDRAMCtrl.html#a2aad4dd7b85f1f0b1ac395e429b819d7">decodeAddr()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00737">frontendLatency</a>, <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00535">Packet::getSize()</a>, <a class="el" href="packet_8hh_source.html#l00476">Packet::isWrite()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00772">mergedWrBursts</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00480">nextReqEvent</a>, <a class="el" href="eventq_8hh_source.html#l00678">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00330">Event::scheduled()</a>, <a class="el" href="pra__constants_8hh_source.html#l00280">MipsISA::w</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00688">writeBufferSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00765">writeBursts</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00780">writePktSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00643">writeQueue</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00782">wrQLenPdf</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a61739184c84f0dbc76bd970e2c29df12"></a><!-- doxytag: member="DRAMCtrl::chooseNext" ref="a61739184c84f0dbc76bd970e2c29df12" args="(std::deque&lt; DRAMPacket * &gt; &amp;queue, bool switched_cmd_type)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRAMCtrl::chooseNext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> * &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>switched_cmd_type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The memory schduler/arbiter - picks which request needs to go next, based on the specified policy such as FCFS or FR-FCFS and moves it to the head of the queue. </p>
<p>Prioritizes accesses to the same rank as previous burst unless controller is switching command type.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>queue</em>&nbsp;</td><td>Queued requests to consider </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>switched_cmd_type</em>&nbsp;</td><td>Command type is changing </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if a packet is scheduled to a rank which is available else false </dd></dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00756">756</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00722">memSchedPolicy</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00429">DRAMCtrl::DRAMPacket::rank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00664">ranks</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00797">reorderQueue()</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a2aad4dd7b85f1f0b1ac395e429b819d7"></a><!-- doxytag: member="DRAMCtrl::decodeAddr" ref="a2aad4dd7b85f1f0b1ac395e429b819d7" args="(PacketPtr pkt, Addr dramPktAddr, unsigned int size, bool isRead)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>* DRAMCtrl::decodeAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>dramPktAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>isRead</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classAddress.html">Address</a> decoder to figure out physical mapping onto ranks, banks, and rows. </p>
<p>This function is called multiple times on the same system packet if the pakcet is larger than burst of the memory. The dramPktAddr is used for the offset within the packet.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The packet from the outside world </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>dramPktAddr</em>&nbsp;</td><td>The starting address of the DRAM packet </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>size</em>&nbsp;</td><td>The size of the DRAM packet in bytes </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>isRead</em>&nbsp;</td><td>Is the request for a read or a write to DRAM </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>A <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html" title="A DRAM packet stores packets along with the timestamp of when the packet entered...">DRAMPacket</a> pointer with the decoded information </dd></dl>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a349772bfe111e2019b56c5edcead2c12"></a><!-- doxytag: member="DRAMCtrl::doDRAMAccess" ref="a349772bfe111e2019b56c5edcead2c12" args="(DRAMPacket *dram_pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::doDRAMAccess </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> *&nbsp;</td>
          <td class="paramname"> <em>dram_pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Actually do the DRAM access - figure out the latency it will take to service the req based on bank state, channel state etc and then update those states to account for this request. Based on this, update the packet's "readyTime" and move it to the response q from where it will eventually go back to the outside world. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pkt</em>&nbsp;</td><td>The DRAM packet created from the outside world pkt </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l01051">1051</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00169">DRAMCtrl::Bank::actAllowedAt</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00822">activeRank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00446">DRAMCtrl::DRAMPacket::addr</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00430">DRAMCtrl::DRAMPacket::bank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00165">DRAMCtrl::Bank::bankgr</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00683">bankGroupArch</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00438">DRAMCtrl::DRAMPacket::bankId</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00459">DRAMCtrl::DRAMPacket::bankRef</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00684">banksPerRank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00677">burstSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00749">busBusyUntil</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00172">DRAMCtrl::Bank::bytesAccessed</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00766">bytesReadDRAM</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00768">bytesWritten</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00167">DRAMCtrl::Bank::colAllowedAt</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="intmath_8hh_source.html#l00198">divCeil()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00418">DRAMCtrl::DRAMPacket::entryTime</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00426">DRAMCtrl::DRAMPacket::isRead</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01368">ArmISA::j</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00730">maxAccessesPerRow</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00759">nextReqTime</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00161">DRAMCtrl::Bank::NO_ROW</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00163">DRAMCtrl::Bank::openRow</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00724">pageMgmt</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00774">perBankRdBursts</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00775">perBankWrBursts</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00315">DRAMCtrl::Rank::power</a>, <a class="el" href="drampower_8hh_source.html#l00096">DRAMPower::powerlib</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00168">DRAMCtrl::Bank::preAllowedAt</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01005">prechargeBank()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00429">DRAMCtrl::DRAMPacket::rank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00460">DRAMCtrl::DRAMPacket::rankRef</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00664">ranks</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00681">ranksPerChannel</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00642">readQueue</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00812">readRowHits</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00693">readsThisTime</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00421">DRAMCtrl::DRAMPacket::readyTime</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00431">DRAMCtrl::DRAMPacket::row</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00171">DRAMCtrl::Bank::rowAccesses</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00703">tBURST</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00704">tCCD_L</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00699">tCK</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00706">tCL</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00702">tCS</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00825">timeStampOffset</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00790">totBusLat</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00789">totMemAccLat</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00788">totQLat</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00705">tRCD</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00707">tRP</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00710">tRTP</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00709">tWR</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00643">writeQueue</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00813">writeRowHits</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00692">writesThisTime</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0beabe573e2af900736ec24bbc33bf4"></a><!-- doxytag: member="DRAMCtrl::drain" ref="aa0beabe573e2af900736ec24bbc33bf4" args="(DrainManager *dm)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int DRAMCtrl::drain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDrainManager.html">DrainManager</a> *&nbsp;</td>
          <td class="paramname"> <em>drainManger</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Provide a default implementation of the drain interface that simply returns 0 (draining completed) and sets the drain state to Drained. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a2f35c3af76edda938cf66ceda6e08047">SimObject</a>.</p>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l02195">2195</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00695">X86ISA::count</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="qport_8hh_source.html#l00099">QueuedSlavePort::drain()</a>, <a class="el" href="drain_8hh_source.html#l00165">Drainable::Drained</a>, <a class="el" href="drain_8hh_source.html#l00164">Drainable::Draining</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00659">drainManager</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00480">nextReqEvent</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00121">port</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00642">readQueue</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00653">respQueue</a>, <a class="el" href="eventq_8hh_source.html#l00678">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00330">Event::scheduled()</a>, <a class="el" href="drain_8hh_source.html#l00231">Drainable::setDrainState()</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00643">writeQueue</a>.</p>

</div>
</div>
<a class="anchor" id="a23076dc0bfa8851eca587d148fcefe06"></a><!-- doxytag: member="DRAMCtrl::drainResume" ref="a23076dc0bfa8851eca587d148fcefe06" args="() M5_ATTR_OVERRIDE" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::drainResume </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Resume execution after a successful drain. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This method is normally only called from the simulation scripts. </dd></dl>

<p>Reimplemented from <a class="el" href="classDrainable.html#a795e610b1a9aeadc5b4e08b9f00f8ac6">Drainable</a>.</p>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l02224">2224</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="sim_2system_8hh_source.html#l00153">System::isTimingMode()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00126">isTimingMode</a>, <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00664">ranks</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>, and <a class="el" href="abstract__mem_8hh_source.html#l00232">AbstractMemory::system()</a>.</p>

</div>
</div>
<a class="anchor" id="a7b5a2aeeb5ca1d61585c08ab11779078"></a><!-- doxytag: member="DRAMCtrl::getSlavePort" ref="a7b5a2aeeb5ca1d61585c08ab11779078" args="(const std::string &amp;if_name, PortID idx=InvalidPortID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseSlavePort.html">BaseSlavePort</a>&amp; DRAMCtrl::getSlavePort </td>
          <td>(</td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>if_name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a>&nbsp;</td>
          <td class="paramname"> <em>idx</em> = <code><a class="el" href="base_2types_8hh.html#a65bf40f138cf863f0c5e2d8ca1144126">InvalidPortID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a slave port with a given name and index. </p>
<p>This is used at binding time and returns a reference to a protocol-agnostic base master port.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>if_name</em>&nbsp;</td><td><a class="el" href="classPort.html" title="Ports are used to interface memory objects to each other.">Port</a> name </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>idx</em>&nbsp;</td><td>Index in the case of a VectorPort</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>A reference to the given port </dd></dl>

<p>Reimplemented from <a class="el" href="classMemObject.html#a51d400deb86bb1f483ca6b5525070c23">MemObject</a>.</p>

</div>
</div>
<a class="anchor" id="a088ce3c7956af09dc2895f814d2f76fd"></a><!-- doxytag: member="DRAMCtrl::init" ref="a088ce3c7956af09dc2895f814d2f76fd" args="() M5_ATTR_OVERRIDE" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialise this memory. </p>

<p>Reimplemented from <a class="el" href="classAbstractMemory.html#a2ed5c800ac8f2966319e976e492430df">AbstractMemory</a>.</p>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00194">194</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00723">addrMapping</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00685">channels</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00679">columnsPerRowBuffer</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00680">columnsPerStripe</a>, <a class="el" href="base_2misc_8hh_source.html#l00113">fatal</a>, <a class="el" href="addr__range_8hh_source.html#l00196">AddrRange::granularity()</a>, <a class="el" href="addr__range_8hh_source.html#l00184">AddrRange::interleaved()</a>, <a class="el" href="port_8cc_source.html#l00109">BaseSlavePort::isConnected()</a>, <a class="el" href="sim__object_8hh_source.html#l00108">SimObject::name()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00121">port</a>, <a class="el" href="abstract__mem_8hh_source.html#l00108">AbstractMemory::range</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00678">rowBufferSize</a>, <a class="el" href="port_8hh_source.html#l00410">SlavePort::sendRangeChange()</a>, <a class="el" href="addr__range_8hh_source.html#l00207">AddrRange::stripes()</a>, and <a class="el" href="abstract__mem_8hh_source.html#l00232">AbstractMemory::system()</a>.</p>

</div>
</div>
<a class="anchor" id="a89edb261a10dfa66aaf13cceb88fbb6f"></a><!-- doxytag: member="DRAMCtrl::minBankPrep" ref="a89edb261a10dfa66aaf13cceb88fbb6f" args="(const std::deque&lt; DRAMPacket * &gt; &amp;queue, bool switched_cmd_type) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DRAMCtrl::minBankPrep </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> * &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>switched_cmd_type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Find which are the earliest banks ready to issue an activate for the enqueued requests. </p>
<p>Assumes maximum of 64 banks per DIMM Also checks if the bank is already prepped.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>queue</em>&nbsp;</td><td>Queued requests to consider </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>switched_cmd_type</em>&nbsp;</td><td>Command type is changing </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>One-hot encoded mask of bank indices </dd></dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l01455">1455</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00822">activeRank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00684">banksPerRank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00749">busBusyUntil</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01368">ArmISA::j</a>, <a class="el" href="base_2types_8hh_source.html#l00064">MaxTick</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00161">DRAMCtrl::Bank::NO_ROW</a>, <a class="el" href="pra__constants_8hh_source.html#l00325">MipsISA::p</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00664">ranks</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00681">ranksPerChannel</a>, <a class="el" href="bitfield_8hh_source.html#l00133">replaceBits()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00706">tCL</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00705">tRCD</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00707">tRP</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00797">reorderQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a7004ae8efe3eeb94220b53be3d25ea0e"></a><!-- doxytag: member="DRAMCtrl::prechargeBank" ref="a7004ae8efe3eeb94220b53be3d25ea0e" args="(Rank &amp;rank_ref, Bank &amp;bank_ref, Tick pre_at, bool trace=true)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::prechargeBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDRAMCtrl_1_1Rank.html">Rank</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>rank_ref</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classDRAMCtrl_1_1Bank.html">Bank</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>bank_ref</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td>
          <td class="paramname"> <em>pre_at</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>trace</em> = <code>true</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Precharge a given bank and also update when the precharge is done. </p>
<p>This will also deal with any stats related to the accesses to the open page.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>rank_ref</em>&nbsp;</td><td>The rank to precharge </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bank_ref</em>&nbsp;</td><td>The bank to precharge </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pre_at</em>&nbsp;</td><td><a class="el" href="classTime.html">Time</a> when the precharge takes place </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>trace</em>&nbsp;</td><td>Is this an auto precharge then do not add to trace </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l01005">1005</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00169">DRAMCtrl::Bank::actAllowedAt</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00164">DRAMCtrl::Bank::bank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00172">DRAMCtrl::Bank::bytesAccessed</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00783">bytesPerActivate</a>, <a class="el" href="intmath_8hh_source.html#l00198">divCeil()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00161">DRAMCtrl::Bank::NO_ROW</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00327">DRAMCtrl::Rank::numBanksActive</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00163">DRAMCtrl::Bank::openRow</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00315">DRAMCtrl::Rank::power</a>, <a class="el" href="drampower_8hh_source.html#l00096">DRAMPower::powerlib</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00168">DRAMCtrl::Bank::preAllowedAt</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00376">DRAMCtrl::Rank::prechargeEvent</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00310">DRAMCtrl::Rank::rank</a>, <a class="el" href="eventq_8hh_source.html#l00690">EventManager::reschedule()</a>, <a class="el" href="statistics_8hh_source.html#l01852">Stats::DistBase&lt; Derived, Stor &gt;::sample()</a>, <a class="el" href="eventq_8hh_source.html#l00678">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00330">Event::scheduled()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00699">tCK</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00825">timeStampOffset</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00707">tRP</a>, and <a class="el" href="eventq_8hh_source.html#l00342">Event::when()</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a37bab146e4d29158c2d75b0ef6f83880"></a><!-- doxytag: member="DRAMCtrl::printQs" ref="a37bab146e4d29158c2d75b0ef6f83880" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::printQs </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Used for debugging to observe the contents of the queues. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00618">618</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00642">readQueue</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00653">respQueue</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00643">writeQueue</a>.</p>

</div>
</div>
<a class="anchor" id="ad44eb7aa821b2e88ebaf1a81ff3cb970"></a><!-- doxytag: member="DRAMCtrl::processNextReqEvent" ref="ad44eb7aa821b2e88ebaf1a81ff3cb970" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::processNextReqEvent </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bunch of things requires to setup "events" in gem5 When event "respondEvent" occurs for example, the method processRespondEvent is called; no parameters are allowed in these methods. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l01257">1257</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00822">activeRank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00677">burstSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00749">busBusyUntil</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00145">busState</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00756">chooseNext()</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00659">drainManager</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00357">DRAMCtrl::Rank::isAvailable()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00691">minWritesPerSwitch</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00480">nextReqEvent</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00759">nextReqTime</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00121">port</a>, <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00429">DRAMCtrl::DRAMPacket::rank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00460">DRAMCtrl::DRAMPacket::rankRef</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00664">ranks</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00681">ranksPerChannel</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00784">rdPerTurnAround</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00139">READ</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00140">READ_TO_WRITE</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00642">readQueue</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00693">readsThisTime</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00421">DRAMCtrl::DRAMPacket::readyTime</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00483">respondEvent</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00653">respQueue</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00132">retryWrReq</a>, <a class="el" href="statistics_8hh_source.html#l01852">Stats::DistBase&lt; Derived, Stor &gt;::sample()</a>, <a class="el" href="eventq_8hh_source.html#l00678">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00330">Event::scheduled()</a>, <a class="el" href="port_8cc_source.html#l00264">SlavePort::sendRetryReq()</a>, <a class="el" href="drain_8hh_source.html#l00086">DrainManager::signalDrainDone()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00452">DRAMCtrl::DRAMPacket::size</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00706">tCL</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00701">tRTW</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00700">tWTR</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00141">WRITE</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00142">WRITE_TO_READ</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00688">writeBufferSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00689">writeHighThreshold</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00690">writeLowThreshold</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00643">writeQueue</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00692">writesThisTime</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00785">wrPerTurnAround</a>.</p>

</div>
</div>
<a class="anchor" id="a0609a3945562267e6f92748621e835d9"></a><!-- doxytag: member="DRAMCtrl::processRespondEvent" ref="a0609a3945562267e6f92748621e835d9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::processRespondEvent </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00705">705</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8cc_source.html#l00867">accessAndRespond()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00744">backendLatency</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00399">DRAMCtrl::BurstHelper::burstCount</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00458">DRAMCtrl::DRAMPacket::burstHelper</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00402">DRAMCtrl::BurstHelper::burstsServiced</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00659">drainManager</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00737">frontendLatency</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00424">DRAMCtrl::DRAMPacket::pkt</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00121">port</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00642">readQueue</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00483">respondEvent</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00653">respQueue</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00131">retryRdReq</a>, <a class="el" href="eventq_8hh_source.html#l00678">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00330">Event::scheduled()</a>, <a class="el" href="port_8cc_source.html#l00264">SlavePort::sendRetryReq()</a>, <a class="el" href="drain_8hh_source.html#l00086">DrainManager::signalDrainDone()</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00643">writeQueue</a>.</p>

</div>
</div>
<a class="anchor" id="a665bd267ecb592be30072d227221bc97"></a><!-- doxytag: member="DRAMCtrl::readQueueFull" ref="a665bd267ecb592be30072d227221bc97" args="(unsigned int pktCount) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRAMCtrl::readQueueFull </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>pktCount</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if the read queue has room for more entries. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pktCount</em>&nbsp;</td><td>The number of entries needed in the read queue </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if read queue is full, false otherwise </dd></dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00287">287</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00687">readBufferSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00642">readQueue</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00653">respQueue</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ddb47f5fb5188a2f7c63ae3b6fb6adb"></a><!-- doxytag: member="DRAMCtrl::recvAtomic" ref="a3ddb47f5fb5188a2f7c63ae3b6fb6adb" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> DRAMCtrl::recvAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00270">270</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="abstract__mem_8cc_source.html#l00323">AbstractMemory::access()</a>, <a class="el" href="packet_8hh_source.html#l00470">Packet::cmdString()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00484">Packet::hasData()</a>, <a class="el" href="packet_8hh_source.html#l00497">Packet::memInhibitAsserted()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00706">tCL</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00705">tRCD</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00707">tRP</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l02271">DRAMCtrl::MemoryPort::recvAtomic()</a>.</p>

</div>
</div>
<a class="anchor" id="a34fd9e9861ef8b240d80ea18f7bc2707"></a><!-- doxytag: member="DRAMCtrl::recvFunctional" ref="a34fd9e9861ef8b240d80ea18f7bc2707" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::recvFunctional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l02178">2178</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="abstract__mem_8cc_source.html#l00411">AbstractMemory::functionalAccess()</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l02256">DRAMCtrl::MemoryPort::recvFunctional()</a>.</p>

</div>
</div>
<a class="anchor" id="a54cc6c75a9f00865e829d327e68bd528"></a><!-- doxytag: member="DRAMCtrl::recvTimingReq" ref="a54cc6c75a9f00865e829d327e68bd528" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRAMCtrl::recvTimingReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><dl class="todo"><dt><b><a class="el" href="todo.html#_todo000063">Todo:</a></b></dt><dd>temporary hack to deal with memory corruption issues until 4-phase transactions are complete </dd></dl>
</p>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00634">634</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8cc_source.html#l00867">accessAndRespond()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00677">burstSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00769">bytesReadSys</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00770">bytesWrittenSys</a>, <a class="el" href="packet_8hh_source.html#l00470">Packet::cmdString()</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="intmath_8hh_source.html#l00198">divCeil()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="packet_8hh_source.html#l00525">Packet::getAddr()</a>, <a class="el" href="packet_8hh_source.html#l00535">Packet::getSize()</a>, <a class="el" href="packet_8hh_source.html#l00475">Packet::isRead()</a>, <a class="el" href="packet_8hh_source.html#l00476">Packet::isWrite()</a>, <a class="el" href="packet_8hh_source.html#l00497">Packet::memInhibitAsserted()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00773">neitherReadNorWrite</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00776">numRdRetry</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00777">numWrRetry</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00150">ArmISA::offset</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00831">pendingDelete</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00751">prevArrival</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00287">readQueueFull()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00762">readReqs</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00131">retryRdReq</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00132">retryWrReq</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00778">totGap</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00298">writeQueueFull()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00763">writeReqs</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00103">X86ISA::x</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l02277">DRAMCtrl::MemoryPort::recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="aba1a68e804c3a30b4add00e87f462842"></a><!-- doxytag: member="DRAMCtrl::regStats" ref="aba1a68e804c3a30b4add00e87f462842" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Register Statistics. </p>

<p>Reimplemented from <a class="el" href="classAbstractMemory.html#a5859dc251b6352f95a77968366716eaa">AbstractMemory</a>.</p>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l01919">1919</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00794">avgBusLat</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00816">avgGap</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00795">avgMemAccLat</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00793">avgQLat</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00798">avgRdBW</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00800">avgRdBWSys</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00808">avgRdQLen</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00799">avgWrBW</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00801">avgWrBWSys</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00809">avgWrQLen</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00684">banksPerRank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00677">burstSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00803">busUtil</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00804">busUtilRead</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00805">busUtilWrite</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00783">bytesPerActivate</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00766">bytesReadDRAM</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00769">bytesReadSys</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00767">bytesReadWrQ</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00768">bytesWritten</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00770">bytesWrittenSys</a>, <a class="el" href="intmath_8hh_source.html#l00174">ceilLog2()</a>, <a class="el" href="core_8cc_source.html#l00046">SimClock::Frequency</a>, <a class="el" href="statistics_8hh_source.html#l02543">Stats::Histogram::init()</a>, <a class="el" href="statistics_8hh_source.html#l01114">Stats::VectorBase&lt; Derived, Stor &gt;::init()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00730">maxAccessesPerRow</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00772">mergedWrBursts</a>, <a class="el" href="sim__object_8hh_source.html#l00108">SimObject::name()</a>, <a class="el" href="statistics_8hh_source.html#l00250">Stats::DataWrap&lt; Derived, InfoProxyType &gt;::name()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00773">neitherReadNorWrite</a>, <a class="el" href="info_8hh_source.html#l00057">Stats::nozero</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00776">numRdRetry</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00777">numWrRetry</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00819">pageHitRate</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00802">peakBW</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00774">perBankRdBursts</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00775">perBankWrBursts</a>, <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00664">ranks</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00681">ranksPerChannel</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00784">rdPerTurnAround</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00781">rdQLenPdf</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00687">readBufferSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00764">readBursts</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00779">readPktSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00762">readReqs</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00814">readRowHitRate</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00812">readRowHits</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00771">servicedByWrQ</a>, <a class="el" href="stat__control_8cc_source.html#l00063">simSeconds</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00703">tBURST</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00790">totBusLat</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00778">totGap</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00789">totMemAccLat</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00788">totQLat</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00688">writeBufferSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00765">writeBursts</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00780">writePktSize</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00763">writeReqs</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00815">writeRowHitRate</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00813">writeRowHits</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00785">wrPerTurnAround</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00782">wrQLenPdf</a>.</p>

</div>
</div>
<a class="anchor" id="ac67d00dcddc4d8c308a91519853f7a58"></a><!-- doxytag: member="DRAMCtrl::reorderQueue" ref="ac67d00dcddc4d8c308a91519853f7a58" args="(std::deque&lt; DRAMPacket * &gt; &amp;queue, bool switched_cmd_type)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRAMCtrl::reorderQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt; <a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a> * &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>queue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>switched_cmd_type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>For FR-FCFS policy reorder the read/write queue depending on row buffer hits and earliest banks available in DRAM Prioritizes accesses to the same rank as previous burst unless controller is switching command type. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>queue</em>&nbsp;</td><td>Queued requests to consider </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>switched_cmd_type</em>&nbsp;</td><td>Command type is changing </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if a packet is scheduled to a rank which is available else false </dd></dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00797">797</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00822">activeRank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00438">DRAMCtrl::DRAMPacket::bankId</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00459">DRAMCtrl::DRAMPacket::bankRef</a>, <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00357">DRAMCtrl::Rank::isAvailable()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">minBankPrep()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00163">DRAMCtrl::Bank::openRow</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00429">DRAMCtrl::DRAMPacket::rank</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00460">DRAMCtrl::DRAMPacket::rankRef</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00431">DRAMCtrl::DRAMPacket::row</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00756">chooseNext()</a>.</p>

</div>
</div>
<a class="anchor" id="a2d7bd480bef4100bbd0933a60899f33d"></a><!-- doxytag: member="DRAMCtrl::sortTime" ref="a2d7bd480bef4100bbd0933a60899f33d" args="(const Data::MemCommand &amp;m1, const Data::MemCommand &amp;m2)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool DRAMCtrl::sortTime </td>
          <td>(</td>
          <td class="paramtype">const Data::MemCommand &amp;&nbsp;</td>
          <td class="paramname"> <em>m1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const Data::MemCommand &amp;&nbsp;</td>
          <td class="paramname"> <em>m2</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Function for sorting commands in the command list of <a class="el" href="classDRAMPower.html" title="DRAMPower is a standalone tool which calculates the power consumed by a DRAM in the...">DRAMPower</a>. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>a</em>&nbsp;</td><td>Memory Command in command list of <a class="el" href="classDRAMPower.html" title="DRAMPower is a standalone tool which calculates the power consumed by a DRAM in the...">DRAMPower</a> library </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>next</em>&nbsp;</td><td>Memory Command in command list of <a class="el" href="classDRAMPower.html" title="DRAMPower is a standalone tool which calculates the power consumed by a DRAM in the...">DRAMPower</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if timestamp of Command 1 &lt; timestamp of Command 2 </dd></dl>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00851">851</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9e388cee37d7256a9d60dd0ff527a66"></a><!-- doxytag: member="DRAMCtrl::startup" ref="ab9e388cee37d7256a9d60dd0ff527a66" args="() M5_ATTR_OVERRIDE" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::startup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classDRAMCtrl.html#ab9e388cee37d7256a9d60dd0ff527a66" title="startup() is the final initialization call before simulation.">startup()</a> is the final initialization call before simulation. </p>
<p>All state is initialized (including unserialized state, if any, such as the <a class="el" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22" title="The current simulated tick.">curTick()</a> value), so this is the appropriate place to schedule initial event(s) for objects that need them. </p>

<p>Reimplemented from <a class="el" href="classSimObject.html#a15d30a398e82cab3686d2e9d54fd71a4">SimObject</a>.</p>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00246">246</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="dram__ctrl_8hh_source.html#l00749">busBusyUntil</a>, <a class="el" href="core_8hh_source.html#l00047">curTick()</a>, <a class="el" href="intmath_8hh_source.html#l00198">divCeil()</a>, <a class="el" href="sim_2system_8hh_source.html#l00153">System::isTimingMode()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00126">isTimingMode</a>, <a class="el" href="pra__constants_8hh_source.html#l00097">MipsISA::r</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00664">ranks</a>, <a class="el" href="abstract__mem_8hh_source.html#l00232">AbstractMemory::system()</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00699">tCK</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00706">tCL</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00825">timeStampOffset</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00705">tRCD</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00712">tREFI</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00707">tRP</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l02224">drainResume()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7dbb6e5660961b4b83bfca751a10930"></a><!-- doxytag: member="DRAMCtrl::updatePowerStats" ref="ad7dbb6e5660961b4b83bfca751a10930" args="(Rank &amp;rank_ref)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DRAMCtrl::updatePowerStats </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classDRAMCtrl_1_1Rank.html">Rank</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>rank_ref</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This function increments the energy when called. </p>
<p>If stats are dumped periodically, note accumulated energy values will appear in the stats (even if the stats are reset). This is a result of the energy values coming from <a class="el" href="classDRAMPower.html" title="DRAMPower is a standalone tool which calculates the power consumed by a DRAM in the...">DRAMPower</a>, and there is currently no support for resetting the state.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>rank</em>&nbsp;</td><td>Currrent rank </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a692d54b6d5d615a5a691af7b09f60ef0"></a><!-- doxytag: member="DRAMCtrl::writeQueueFull" ref="a692d54b6d5d615a5a691af7b09f60ef0" args="(unsigned int pktCount) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool DRAMCtrl::writeQueueFull </td>
          <td>(</td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>pktCount</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if the write queue has room for more entries. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pktCount</em>&nbsp;</td><td>The number of entries needed in the write queue </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if write queue is full, false otherwise </dd></dl>

<p>Definition at line <a class="el" href="dram__ctrl_8cc_source.html#l00298">298</a> of file <a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a>.</p>

<p>References <a class="el" href="base_2trace_8hh_source.html#l00211">DPRINTF</a>, <a class="el" href="dram__ctrl_8hh_source.html#l00688">writeBufferSize</a>, and <a class="el" href="dram__ctrl_8hh_source.html#l00643">writeQueue</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a672f14358c685122136d12a52eda5056"></a><!-- doxytag: member="DRAMCtrl::activationLimit" ref="a672f14358c685122136d12a52eda5056" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a672f14358c685122136d12a52eda5056">DRAMCtrl::activationLimit</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00716">716</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8f112decf864fe3a7877790f950ebb9"></a><!-- doxytag: member="DRAMCtrl::activeRank" ref="ac8f112decf864fe3a7877790f950ebb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classDRAMCtrl.html#ac8f112decf864fe3a7877790f950ebb9">DRAMCtrl::activeRank</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00822">822</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">minBankPrep()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00797">reorderQueue()</a>.</p>

</div>
</div>
<a class="anchor" id="a062d374384c092ae901cd1316684799b"></a><!-- doxytag: member="DRAMCtrl::addrMapping" ref="a062d374384c092ae901cd1316684799b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Enums::AddrMap <a class="el" href="classDRAMCtrl.html#a062d374384c092ae901cd1316684799b">DRAMCtrl::addrMapping</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00723">723</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00194">init()</a>.</p>

</div>
</div>
<a class="anchor" id="a35f378691d6953216c38e33efe0680ad"></a><!-- doxytag: member="DRAMCtrl::avgBusLat" ref="a35f378691d6953216c38e33efe0680ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#a35f378691d6953216c38e33efe0680ad">DRAMCtrl::avgBusLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00794">794</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab613d4f5c78ce9f3335099d8405012b2"></a><!-- doxytag: member="DRAMCtrl::avgGap" ref="ab613d4f5c78ce9f3335099d8405012b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#ab613d4f5c78ce9f3335099d8405012b2">DRAMCtrl::avgGap</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00816">816</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a650e985dfc9a45d11f6f77da2ef46315"></a><!-- doxytag: member="DRAMCtrl::avgMemAccLat" ref="a650e985dfc9a45d11f6f77da2ef46315" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#a650e985dfc9a45d11f6f77da2ef46315">DRAMCtrl::avgMemAccLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00795">795</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5245e7513a0b0b0c8948e0934d5e829"></a><!-- doxytag: member="DRAMCtrl::avgQLat" ref="ac5245e7513a0b0b0c8948e0934d5e829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#ac5245e7513a0b0b0c8948e0934d5e829">DRAMCtrl::avgQLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00793">793</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab1ef098e90fdeca755dd198cfcca24ec"></a><!-- doxytag: member="DRAMCtrl::avgRdBW" ref="ab1ef098e90fdeca755dd198cfcca24ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#ab1ef098e90fdeca755dd198cfcca24ec">DRAMCtrl::avgRdBW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00798">798</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a09b547e3843c17550c790fa12fea9901"></a><!-- doxytag: member="DRAMCtrl::avgRdBWSys" ref="a09b547e3843c17550c790fa12fea9901" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#a09b547e3843c17550c790fa12fea9901">DRAMCtrl::avgRdBWSys</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00800">800</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aee32fb42bdd298319a24f82878398487"></a><!-- doxytag: member="DRAMCtrl::avgRdQLen" ref="aee32fb42bdd298319a24f82878398487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Average.html">Stats::Average</a> <a class="el" href="classDRAMCtrl.html#aee32fb42bdd298319a24f82878398487">DRAMCtrl::avgRdQLen</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00808">808</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f7cd6d22e13ab1dded95f9f939eae66"></a><!-- doxytag: member="DRAMCtrl::avgWrBW" ref="a7f7cd6d22e13ab1dded95f9f939eae66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#a7f7cd6d22e13ab1dded95f9f939eae66">DRAMCtrl::avgWrBW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00799">799</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d91bc5d683e30ae765b79b5a3a08f3d"></a><!-- doxytag: member="DRAMCtrl::avgWrBWSys" ref="a6d91bc5d683e30ae765b79b5a3a08f3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#a6d91bc5d683e30ae765b79b5a3a08f3d">DRAMCtrl::avgWrBWSys</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00801">801</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a83afaa015a549164f698db8ba7ea51b0"></a><!-- doxytag: member="DRAMCtrl::avgWrQLen" ref="a83afaa015a549164f698db8ba7ea51b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Average.html">Stats::Average</a> <a class="el" href="classDRAMCtrl.html#a83afaa015a549164f698db8ba7ea51b0">DRAMCtrl::avgWrQLen</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00809">809</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0144008a2be698cd3e1dc05d442cb5e"></a><!-- doxytag: member="DRAMCtrl::backendLatency" ref="aa0144008a2be698cd3e1dc05d442cb5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#aa0144008a2be698cd3e1dc05d442cb5e">DRAMCtrl::backendLatency</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pipeline latency of the backend and PHY. </p>
<p>Along with the frontend contribution, this latency is added to reads serviced by the DRAM. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00744">744</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f8e4a158ae37c8d2925a9fa327691f0"></a><!-- doxytag: member="DRAMCtrl::bankGroupArch" ref="a0f8e4a158ae37c8d2925a9fa327691f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const bool <a class="el" href="classDRAMCtrl.html#a0f8e4a158ae37c8d2925a9fa327691f0">DRAMCtrl::bankGroupArch</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00683">683</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="a146a0c2b6b2fc67b55d32c07336835ee"></a><!-- doxytag: member="DRAMCtrl::bankGroupsPerRank" ref="a146a0c2b6b2fc67b55d32c07336835ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a146a0c2b6b2fc67b55d32c07336835ee">DRAMCtrl::bankGroupsPerRank</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00682">682</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="ab0f57be4e4ae5504efb9cea61676367b"></a><!-- doxytag: member="DRAMCtrl::banksPerRank" ref="ab0f57be4e4ae5504efb9cea61676367b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#ab0f57be4e4ae5504efb9cea61676367b">DRAMCtrl::banksPerRank</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00684">684</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">minBankPrep()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a148db627e8b6a7198b472497f8083045"></a><!-- doxytag: member="DRAMCtrl::burstLength" ref="a148db627e8b6a7198b472497f8083045" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a148db627e8b6a7198b472497f8083045">DRAMCtrl::burstLength</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00674">674</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aea223ae7e8fb2b419dbac03552af660d"></a><!-- doxytag: member="DRAMCtrl::burstSize" ref="aea223ae7e8fb2b419dbac03552af660d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#aea223ae7e8fb2b419dbac03552af660d">DRAMCtrl::burstSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00677">677</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a14f669b4a31a66dd15e42f02a7f0cb62"></a><!-- doxytag: member="DRAMCtrl::busBusyUntil" ref="a14f669b4a31a66dd15e42f02a7f0cb62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a14f669b4a31a66dd15e42f02a7f0cb62">DRAMCtrl::busBusyUntil</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Till when has the main data bus been spoken for already? </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00749">749</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">minBankPrep()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="a7cda39e7b9e7664f1b1e1c3686880310"></a><!-- doxytag: member="DRAMCtrl::busState" ref="a7cda39e7b9e7664f1b1e1c3686880310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDRAMCtrl.html#a9fd8e6d41eafaea0e3d8aacc74b6bdf5">BusState</a> <a class="el" href="classDRAMCtrl.html#a7cda39e7b9e7664f1b1e1c3686880310">DRAMCtrl::busState</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00145">145</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f753165126c1c7c03e5447ab14e00b7"></a><!-- doxytag: member="DRAMCtrl::busUtil" ref="a3f753165126c1c7c03e5447ab14e00b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#a3f753165126c1c7c03e5447ab14e00b7">DRAMCtrl::busUtil</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00803">803</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a7ae0be304cca28887e7f16dc057f3e17"></a><!-- doxytag: member="DRAMCtrl::busUtilRead" ref="a7ae0be304cca28887e7f16dc057f3e17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#a7ae0be304cca28887e7f16dc057f3e17">DRAMCtrl::busUtilRead</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00804">804</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a150f564c22cdf5601fe268013699c9f5"></a><!-- doxytag: member="DRAMCtrl::busUtilWrite" ref="a150f564c22cdf5601fe268013699c9f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#a150f564c22cdf5601fe268013699c9f5">DRAMCtrl::busUtilWrite</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00805">805</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="abdc3b8276837ac7c784edf434d3bfd9d"></a><!-- doxytag: member="DRAMCtrl::bytesPerActivate" ref="abdc3b8276837ac7c784edf434d3bfd9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> <a class="el" href="classDRAMCtrl.html#abdc3b8276837ac7c784edf434d3bfd9d">DRAMCtrl::bytesPerActivate</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00783">783</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01005">prechargeBank()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa497ed2e8bdabb8a4b24546dc7d84ba8"></a><!-- doxytag: member="DRAMCtrl::bytesReadDRAM" ref="aa497ed2e8bdabb8a4b24546dc7d84ba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#aa497ed2e8bdabb8a4b24546dc7d84ba8">DRAMCtrl::bytesReadDRAM</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00766">766</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="afdc8b398ddc7ab7cfd8fb73e0feb95a0"></a><!-- doxytag: member="DRAMCtrl::bytesReadSys" ref="afdc8b398ddc7ab7cfd8fb73e0feb95a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#afdc8b398ddc7ab7cfd8fb73e0feb95a0">DRAMCtrl::bytesReadSys</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00769">769</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a5dde296a293f780e9aba9c7e55bc2f02"></a><!-- doxytag: member="DRAMCtrl::bytesReadWrQ" ref="a5dde296a293f780e9aba9c7e55bc2f02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#a5dde296a293f780e9aba9c7e55bc2f02">DRAMCtrl::bytesReadWrQ</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00767">767</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a1770ca8069c1b96091dbdc0847812ab8"></a><!-- doxytag: member="DRAMCtrl::bytesWritten" ref="a1770ca8069c1b96091dbdc0847812ab8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#a1770ca8069c1b96091dbdc0847812ab8">DRAMCtrl::bytesWritten</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of bytes written to this memory. </p>

<p>Reimplemented from <a class="el" href="classAbstractMemory.html#ab119ca26d94b5e16c69dd1a50b6d828d">AbstractMemory</a>.</p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00768">768</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a5bc36b3ae809b51a496f8d879c3b41e6"></a><!-- doxytag: member="DRAMCtrl::bytesWrittenSys" ref="a5bc36b3ae809b51a496f8d879c3b41e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#a5bc36b3ae809b51a496f8d879c3b41e6">DRAMCtrl::bytesWrittenSys</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00770">770</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c555ba14d5fb51ab6857af93a274051"></a><!-- doxytag: member="DRAMCtrl::channels" ref="a2c555ba14d5fb51ab6857af93a274051" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a2c555ba14d5fb51ab6857af93a274051">DRAMCtrl::channels</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00685">685</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00194">init()</a>.</p>

</div>
</div>
<a class="anchor" id="ae187868f5c8a209363ab6b5d0ad721e6"></a><!-- doxytag: member="DRAMCtrl::columnsPerRowBuffer" ref="ae187868f5c8a209363ab6b5d0ad721e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#ae187868f5c8a209363ab6b5d0ad721e6">DRAMCtrl::columnsPerRowBuffer</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00679">679</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00194">init()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c4b08a55047b3c2ca605d75843fba4e"></a><!-- doxytag: member="DRAMCtrl::columnsPerStripe" ref="a2c4b08a55047b3c2ca605d75843fba4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a2c4b08a55047b3c2ca605d75843fba4e">DRAMCtrl::columnsPerStripe</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00680">680</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00194">init()</a>.</p>

</div>
</div>
<a class="anchor" id="a4750792f7625537213d529569a66da73"></a><!-- doxytag: member="DRAMCtrl::deviceBusWidth" ref="a4750792f7625537213d529569a66da73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a4750792f7625537213d529569a66da73">DRAMCtrl::deviceBusWidth</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00673">673</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6ca9e6956474c90b27c940773469a9b6"></a><!-- doxytag: member="DRAMCtrl::deviceRowBufferSize" ref="a6ca9e6956474c90b27c940773469a9b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a6ca9e6956474c90b27c940773469a9b6">DRAMCtrl::deviceRowBufferSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00675">675</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a377540fe2bbf8f3465c13f27f37d228c"></a><!-- doxytag: member="DRAMCtrl::deviceSize" ref="a377540fe2bbf8f3465c13f27f37d228c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a377540fe2bbf8f3465c13f27f37d228c">DRAMCtrl::deviceSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are basic design parameters of the memory controller, and are initialized based on parameter values. </p>
<p>The rowsPerBank is determined based on the capacity, number of ranks and banks, the burst size, and the row buffer size. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00672">672</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="a72d0aec53605ee36ff410dd8970a0eaa"></a><!-- doxytag: member="DRAMCtrl::devicesPerRank" ref="a72d0aec53605ee36ff410dd8970a0eaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a72d0aec53605ee36ff410dd8970a0eaa">DRAMCtrl::devicesPerRank</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00676">676</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01848">DRAMCtrl::Rank::updatePowerStats()</a>.</p>

</div>
</div>
<a class="anchor" id="abb7acccc1136f56df2290bb7373053ac"></a><!-- doxytag: member="DRAMCtrl::drainManager" ref="abb7acccc1136f56df2290bb7373053ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDrainManager.html">DrainManager</a>* <a class="el" href="classDRAMCtrl.html#abb7acccc1136f56df2290bb7373053ac">DRAMCtrl::drainManager</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>If we need to drain, keep the drain manager around until we're done here. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00659">659</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l02195">drain()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a09bfc4deb4906dbc01007b1a4420224d"></a><!-- doxytag: member="DRAMCtrl::frontendLatency" ref="a09bfc4deb4906dbc01007b1a4420224d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a09bfc4deb4906dbc01007b1a4420224d">DRAMCtrl::frontendLatency</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pipeline latency of the controller frontend. </p>
<p>The frontend contribution is added to writes (that complete when they are in the write buffer) and reads that are serviced the write buffer. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00737">737</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a67548a130229c2a7be4383f9082c85"></a><!-- doxytag: member="DRAMCtrl::isTimingMode" ref="a8a67548a130229c2a7be4383f9082c85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classDRAMCtrl.html#a8a67548a130229c2a7be4383f9082c85">DRAMCtrl::isTimingMode</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remeber if the memory system is in timing mode. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00126">126</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l02224">drainResume()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="a9b7d1e35f9bf63be72006cb67691d3ef"></a><!-- doxytag: member="DRAMCtrl::maxAccessesPerRow" ref="a9b7d1e35f9bf63be72006cb67691d3ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a9b7d1e35f9bf63be72006cb67691d3ef">DRAMCtrl::maxAccessesPerRow</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Max column accesses (read and write) per row, before forefully closing it. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00730">730</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a0190da0af74310a407ffaf1935afe671"></a><!-- doxytag: member="DRAMCtrl::memSchedPolicy" ref="a0190da0af74310a407ffaf1935afe671" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Enums::MemSched <a class="el" href="classDRAMCtrl.html#a0190da0af74310a407ffaf1935afe671">DRAMCtrl::memSchedPolicy</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory controller configuration initialized based on parameter values. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00722">722</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00756">chooseNext()</a>.</p>

</div>
</div>
<a class="anchor" id="ae193808abcaef94127dd307cd0fda9a4"></a><!-- doxytag: member="DRAMCtrl::mergedWrBursts" ref="ae193808abcaef94127dd307cd0fda9a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#ae193808abcaef94127dd307cd0fda9a4">DRAMCtrl::mergedWrBursts</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00772">772</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a0afdc6290b613e9d1fc3154c5158cb02"></a><!-- doxytag: member="DRAMCtrl::minWritesPerSwitch" ref="a0afdc6290b613e9d1fc3154c5158cb02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a0afdc6290b613e9d1fc3154c5158cb02">DRAMCtrl::minWritesPerSwitch</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00691">691</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a6126d0f178c01a6bac05013216c219e0"></a><!-- doxytag: member="DRAMCtrl::neitherReadNorWrite" ref="a6126d0f178c01a6bac05013216c219e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#a6126d0f178c01a6bac05013216c219e0">DRAMCtrl::neitherReadNorWrite</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00773">773</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a5fa82583b2b6829d9a445ba16d7f54d4"></a><!-- doxytag: member="DRAMCtrl::nextReqEvent" ref="a5fa82583b2b6829d9a445ba16d7f54d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt;<a class="el" href="classDRAMCtrl.html">DRAMCtrl</a>,&amp;DRAMCtrl::processNextReqEvent&gt; <a class="el" href="classDRAMCtrl.html#a5fa82583b2b6829d9a445ba16d7f54d4">DRAMCtrl::nextReqEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00480">480</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l02195">drain()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01792">DRAMCtrl::Rank::processPowerEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="adbacf8863a807c97c1a157b085c49d4f"></a><!-- doxytag: member="DRAMCtrl::nextReqTime" ref="adbacf8863a807c97c1a157b085c49d4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#adbacf8863a807c97c1a157b085c49d4f">DRAMCtrl::nextReqTime</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The soonest you have to start thinking about the next request is the longest access time that can occur before busBusyUntil. </p>
<p>Assuming you need to precharge, open a new row, and access, it is tRP + tRCD + tCL. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00759">759</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="af9226ff3e9ace9736d27fd10fd577f03"></a><!-- doxytag: member="DRAMCtrl::numRdRetry" ref="af9226ff3e9ace9736d27fd10fd577f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#af9226ff3e9ace9736d27fd10fd577f03">DRAMCtrl::numRdRetry</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00776">776</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0b5620e2ea84dd1719ce9ca1d9615a1"></a><!-- doxytag: member="DRAMCtrl::numWrRetry" ref="ad0b5620e2ea84dd1719ce9ca1d9615a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#ad0b5620e2ea84dd1719ce9ca1d9615a1">DRAMCtrl::numWrRetry</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00777">777</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2f76a22dc53e1acf57d18ac7f900ec8"></a><!-- doxytag: member="DRAMCtrl::pageHitRate" ref="ad2f76a22dc53e1acf57d18ac7f900ec8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#ad2f76a22dc53e1acf57d18ac7f900ec8">DRAMCtrl::pageHitRate</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00819">819</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a93448eecf9f2ec65d70de82b94c2839f"></a><!-- doxytag: member="DRAMCtrl::pageMgmt" ref="a93448eecf9f2ec65d70de82b94c2839f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Enums::PageManage <a class="el" href="classDRAMCtrl.html#a93448eecf9f2ec65d70de82b94c2839f">DRAMCtrl::pageMgmt</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00724">724</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>.</p>

</div>
</div>
<a class="anchor" id="aeb884b23095ddc79aee2afc5fe2b144a"></a><!-- doxytag: member="DRAMCtrl::peakBW" ref="aeb884b23095ddc79aee2afc5fe2b144a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#aeb884b23095ddc79aee2afc5fe2b144a">DRAMCtrl::peakBW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00802">802</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a191c65a436d32961f1e75b219da49349"></a><!-- doxytag: member="DRAMCtrl::pendingDelete" ref="a191c65a436d32961f1e75b219da49349" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classPacket.html">PacketPtr</a>&gt; <a class="el" href="classDRAMCtrl.html#a191c65a436d32961f1e75b219da49349">DRAMCtrl::pendingDelete</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000064">Todo:</a></b></dt><dd>this is a temporary workaround until the 4-phase code is committed. upstream caches needs this packet until true is returned, so hold onto it for deletion until a subsequent call </dd></dl>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00831">831</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00867">accessAndRespond()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="aa776c33f88e7b9befd7759a15144173f"></a><!-- doxytag: member="DRAMCtrl::perBankRdBursts" ref="aa776c33f88e7b9befd7759a15144173f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classDRAMCtrl.html#aa776c33f88e7b9befd7759a15144173f">DRAMCtrl::perBankRdBursts</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00774">774</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa55805fbfefbec74965d03ae915f5043"></a><!-- doxytag: member="DRAMCtrl::perBankWrBursts" ref="aa55805fbfefbec74965d03ae915f5043" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classDRAMCtrl.html#aa55805fbfefbec74965d03ae915f5043">DRAMCtrl::perBankWrBursts</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00775">775</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a87ee1aa46b80d77aea809cf3d00dbc31"></a><!-- doxytag: member="DRAMCtrl::port" ref="a87ee1aa46b80d77aea809cf3d00dbc31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classDRAMCtrl_1_1MemoryPort.html">MemoryPort</a> <a class="el" href="classDRAMCtrl.html#a87ee1aa46b80d77aea809cf3d00dbc31">DRAMCtrl::port</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Our incoming port, for a multi-ported controller add a crossbar in front of it. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00121">121</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00867">accessAndRespond()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l02195">drain()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00194">init()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ae83ae07b698fa2ed71175f43edc3852f"></a><!-- doxytag: member="DRAMCtrl::prevArrival" ref="ae83ae07b698fa2ed71175f43edc3852f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#ae83ae07b698fa2ed71175f43edc3852f">DRAMCtrl::prevArrival</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00751">751</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="af8ffca69b1f93102e8b157f21628c64d"></a><!-- doxytag: member="DRAMCtrl::ranks" ref="af8ffca69b1f93102e8b157f21628c64d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classDRAMCtrl_1_1Rank.html">Rank</a>*&gt; <a class="el" href="classDRAMCtrl.html#af8ffca69b1f93102e8b157f21628c64d">DRAMCtrl::ranks</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Vector of ranks. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00664">664</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00756">chooseNext()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l02224">drainResume()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">minBankPrep()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="acd04cf88f749553586be796a0527ba35"></a><!-- doxytag: member="DRAMCtrl::ranksPerChannel" ref="acd04cf88f749553586be796a0527ba35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#acd04cf88f749553586be796a0527ba35">DRAMCtrl::ranksPerChannel</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00681">681</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">minBankPrep()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d8343a696fce288cc32066bc67747d3"></a><!-- doxytag: member="DRAMCtrl::rdPerTurnAround" ref="a8d8343a696fce288cc32066bc67747d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> <a class="el" href="classDRAMCtrl.html#a8d8343a696fce288cc32066bc67747d3">DRAMCtrl::rdPerTurnAround</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00784">784</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a69579ae38ad58ab0a4f2a045026c078f"></a><!-- doxytag: member="DRAMCtrl::rdQLenPdf" ref="a69579ae38ad58ab0a4f2a045026c078f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classDRAMCtrl.html#a69579ae38ad58ab0a4f2a045026c078f">DRAMCtrl::rdQLenPdf</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00781">781</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4f3dbe59b69329fe8d70a8951771f74"></a><!-- doxytag: member="DRAMCtrl::readBufferSize" ref="ab4f3dbe59b69329fe8d70a8951771f74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#ab4f3dbe59b69329fe8d70a8951771f74">DRAMCtrl::readBufferSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00687">687</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00287">readQueueFull()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f29a99e44a63f7c54f396d42ec29c4a"></a><!-- doxytag: member="DRAMCtrl::readBursts" ref="a9f29a99e44a63f7c54f396d42ec29c4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#a9f29a99e44a63f7c54f396d42ec29c4a">DRAMCtrl::readBursts</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00764">764</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a77806d4ec83769799fd9cbc3024027"></a><!-- doxytag: member="DRAMCtrl::readPktSize" ref="a3a77806d4ec83769799fd9cbc3024027" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classDRAMCtrl.html#a3a77806d4ec83769799fd9cbc3024027">DRAMCtrl::readPktSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00779">779</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a1ac46f1cd13d3969e50d235afa51227a"></a><!-- doxytag: member="DRAMCtrl::readQueue" ref="a1ac46f1cd13d3969e50d235afa51227a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt;<a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>*&gt; <a class="el" href="classDRAMCtrl.html#a1ac46f1cd13d3969e50d235afa51227a">DRAMCtrl::readQueue</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The controller's main read and write queues. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00642">642</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l02195">drain()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00618">printQs()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00287">readQueueFull()</a>.</p>

</div>
</div>
<a class="anchor" id="ab7f21b330feeb44e38df54e2ba459272"></a><!-- doxytag: member="DRAMCtrl::readReqs" ref="ab7f21b330feeb44e38df54e2ba459272" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#ab7f21b330feeb44e38df54e2ba459272">DRAMCtrl::readReqs</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00762">762</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa61bbbb8931c75eeb15945c0d065305e"></a><!-- doxytag: member="DRAMCtrl::readRowHitRate" ref="aa61bbbb8931c75eeb15945c0d065305e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#aa61bbbb8931c75eeb15945c0d065305e">DRAMCtrl::readRowHitRate</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00814">814</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa38e66ebc077727f6538d2827bf5f8e0"></a><!-- doxytag: member="DRAMCtrl::readRowHits" ref="aa38e66ebc077727f6538d2827bf5f8e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#aa38e66ebc077727f6538d2827bf5f8e0">DRAMCtrl::readRowHits</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00812">812</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aac2e9d7261bfe724e35f179152b588b1"></a><!-- doxytag: member="DRAMCtrl::readsThisTime" ref="aac2e9d7261bfe724e35f179152b588b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="classDRAMCtrl.html#aac2e9d7261bfe724e35f179152b588b1">DRAMCtrl::readsThisTime</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00693">693</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="acfd6a4867b7082b4bb7e8e50838a47c7"></a><!-- doxytag: member="DRAMCtrl::respondEvent" ref="acfd6a4867b7082b4bb7e8e50838a47c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classEventWrapper.html">EventWrapper</a>&lt;<a class="el" href="classDRAMCtrl.html">DRAMCtrl</a>, &amp;DRAMCtrl::processRespondEvent&gt; <a class="el" href="classDRAMCtrl.html#acfd6a4867b7082b4bb7e8e50838a47c7">DRAMCtrl::respondEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00483">483</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a13805258612037f8e9fb94a370948342"></a><!-- doxytag: member="DRAMCtrl::respQueue" ref="a13805258612037f8e9fb94a370948342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt;<a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>*&gt; <a class="el" href="classDRAMCtrl.html#a13805258612037f8e9fb94a370948342">DRAMCtrl::respQueue</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Response queue where read packets wait after we're done working with them, but it's not time to send the response yet. </p>
<p>The responses are stored seperately mostly to keep the code clean and help with events scheduling. For all logical purposes such as sizing the read queue, this and the main read queue need to be added together. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00653">653</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l02195">drain()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00618">printQs()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00287">readQueueFull()</a>.</p>

</div>
</div>
<a class="anchor" id="a2129ada5d479943d1a45b4ad01351510"></a><!-- doxytag: member="DRAMCtrl::retryRdReq" ref="a2129ada5d479943d1a45b4ad01351510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classDRAMCtrl.html#a2129ada5d479943d1a45b4ad01351510">DRAMCtrl::retryRdReq</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remember if we have to retry a request when available. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00131">131</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a757620eaaec709daed4fc65621f1c4fa"></a><!-- doxytag: member="DRAMCtrl::retryWrReq" ref="a757620eaaec709daed4fc65621f1c4fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classDRAMCtrl.html#a757620eaaec709daed4fc65621f1c4fa">DRAMCtrl::retryWrReq</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00132">132</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>.</p>

</div>
</div>
<a class="anchor" id="a1bda0f1e662b24759e050ed828b9f0c2"></a><!-- doxytag: member="DRAMCtrl::rowBufferSize" ref="a1bda0f1e662b24759e050ed828b9f0c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a1bda0f1e662b24759e050ed828b9f0c2">DRAMCtrl::rowBufferSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00678">678</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00194">init()</a>.</p>

</div>
</div>
<a class="anchor" id="ad29fab6a3b46686b09be87f38049dee0"></a><!-- doxytag: member="DRAMCtrl::rowsPerBank" ref="ad29fab6a3b46686b09be87f38049dee0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="classDRAMCtrl.html#ad29fab6a3b46686b09be87f38049dee0">DRAMCtrl::rowsPerBank</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00686">686</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="aef20a1d281cf709372d7764085099517"></a><!-- doxytag: member="DRAMCtrl::servicedByWrQ" ref="aef20a1d281cf709372d7764085099517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#aef20a1d281cf709372d7764085099517">DRAMCtrl::servicedByWrQ</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00771">771</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aab4d9d3128f0373a72c28be6a4d02923"></a><!-- doxytag: member="DRAMCtrl::tBURST" ref="aab4d9d3128f0373a72c28be6a4d02923" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#aab4d9d3128f0373a72c28be6a4d02923">DRAMCtrl::tBURST</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00703">703</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a5a598180d4af2be89f5f209b40b9d03e"></a><!-- doxytag: member="DRAMCtrl::tCCD_L" ref="a5a598180d4af2be89f5f209b40b9d03e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a5a598180d4af2be89f5f209b40b9d03e">DRAMCtrl::tCCD_L</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00704">704</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="a84edadf633285a26a1ff5ae6e6987cbd"></a><!-- doxytag: member="DRAMCtrl::tCK" ref="a84edadf633285a26a1ff5ae6e6987cbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> M5_CLASS_VAR_USED <a class="el" href="classDRAMCtrl.html#a84edadf633285a26a1ff5ae6e6987cbd">DRAMCtrl::tCK</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Basic memory timing parameters initialized based on parameter values. </p>

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00699">699</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01005">prechargeBank()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="ae7ebffccab6cd342fddbcba75aee6c3b"></a><!-- doxytag: member="DRAMCtrl::tCL" ref="ae7ebffccab6cd342fddbcba75aee6c3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#ae7ebffccab6cd342fddbcba75aee6c3b">DRAMCtrl::tCL</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00706">706</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">minBankPrep()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00270">recvAtomic()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="a7273c4b539ed79e3931eb372656edcf0"></a><!-- doxytag: member="DRAMCtrl::tCS" ref="a7273c4b539ed79e3931eb372656edcf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a7273c4b539ed79e3931eb372656edcf0">DRAMCtrl::tCS</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00702">702</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>.</p>

</div>
</div>
<a class="anchor" id="a814fd74ac86e22454d2d9eeb27020212"></a><!-- doxytag: member="DRAMCtrl::timeStampOffset" ref="a814fd74ac86e22454d2d9eeb27020212" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="classDRAMCtrl.html#a814fd74ac86e22454d2d9eeb27020212">DRAMCtrl::timeStampOffset</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00825">825</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01005">prechargeBank()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="ac924b3fe4ea525e98e8d48799f680edd"></a><!-- doxytag: member="DRAMCtrl::totBusLat" ref="ac924b3fe4ea525e98e8d48799f680edd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#ac924b3fe4ea525e98e8d48799f680edd">DRAMCtrl::totBusLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00790">790</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab26b0b6d86b24b989cb825d35423d832"></a><!-- doxytag: member="DRAMCtrl::totGap" ref="ab26b0b6d86b24b989cb825d35423d832" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#ab26b0b6d86b24b989cb825d35423d832">DRAMCtrl::totGap</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00778">778</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="adccc242d738f69f8a4f8572861195a5a"></a><!-- doxytag: member="DRAMCtrl::totMemAccLat" ref="adccc242d738f69f8a4f8572861195a5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#adccc242d738f69f8a4f8572861195a5a">DRAMCtrl::totMemAccLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00789">789</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a284c28527546d2d044cb7a2576a8681e"></a><!-- doxytag: member="DRAMCtrl::totQLat" ref="a284c28527546d2d044cb7a2576a8681e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#a284c28527546d2d044cb7a2576a8681e">DRAMCtrl::totQLat</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00788">788</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a2f51efde09e5109c6dabc084ddc688f5"></a><!-- doxytag: member="DRAMCtrl::tRAS" ref="a2f51efde09e5109c6dabc084ddc688f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a2f51efde09e5109c6dabc084ddc688f5">DRAMCtrl::tRAS</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00708">708</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>.</p>

</div>
</div>
<a class="anchor" id="a135f02135b5947e4bd4924a73af5f35c"></a><!-- doxytag: member="DRAMCtrl::tRCD" ref="a135f02135b5947e4bd4924a73af5f35c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a135f02135b5947e4bd4924a73af5f35c">DRAMCtrl::tRCD</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00705">705</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">minBankPrep()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00270">recvAtomic()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="a845143aad659120f25f1d26c06574660"></a><!-- doxytag: member="DRAMCtrl::tREFI" ref="a845143aad659120f25f1d26c06574660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a845143aad659120f25f1d26c06574660">DRAMCtrl::tREFI</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00712">712</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="aad8f72c5b11730c9346de00a53d108fe"></a><!-- doxytag: member="DRAMCtrl::tRFC" ref="aad8f72c5b11730c9346de00a53d108fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#aad8f72c5b11730c9346de00a53d108fe">DRAMCtrl::tRFC</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00711">711</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a1edd216a091aa2ec675985c16134d626"></a><!-- doxytag: member="DRAMCtrl::tRP" ref="a1edd216a091aa2ec675985c16134d626" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a1edd216a091aa2ec675985c16134d626">DRAMCtrl::tRP</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00707">707</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01455">minBankPrep()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01005">prechargeBank()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01618">DRAMCtrl::Rank::processRefreshEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00270">recvAtomic()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00246">startup()</a>.</p>

</div>
</div>
<a class="anchor" id="a534e8ffd35d85f2016c2c98d0b50cf2c"></a><!-- doxytag: member="DRAMCtrl::tRRD" ref="a534e8ffd35d85f2016c2c98d0b50cf2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a534e8ffd35d85f2016c2c98d0b50cf2c">DRAMCtrl::tRRD</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00713">713</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="a45b442edfd5e743e0ab20184e03b6ea2"></a><!-- doxytag: member="DRAMCtrl::tRRD_L" ref="a45b442edfd5e743e0ab20184e03b6ea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a45b442edfd5e743e0ab20184e03b6ea2">DRAMCtrl::tRRD_L</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00714">714</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00058">DRAMCtrl()</a>.</p>

</div>
</div>
<a class="anchor" id="a680a2a39548e49ce0f2395710b095567"></a><!-- doxytag: member="DRAMCtrl::tRTP" ref="a680a2a39548e49ce0f2395710b095567" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a680a2a39548e49ce0f2395710b095567">DRAMCtrl::tRTP</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00710">710</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>.</p>

</div>
</div>
<a class="anchor" id="ac39aa285ac9e493331132691102d1c90"></a><!-- doxytag: member="DRAMCtrl::tRTW" ref="ac39aa285ac9e493331132691102d1c90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#ac39aa285ac9e493331132691102d1c90">DRAMCtrl::tRTW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00701">701</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a336384539e0cdac4da285d2684684a9e"></a><!-- doxytag: member="DRAMCtrl::tWR" ref="a336384539e0cdac4da285d2684684a9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a336384539e0cdac4da285d2684684a9e">DRAMCtrl::tWR</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00709">709</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d591f133bc578f26c6a75493377b09d"></a><!-- doxytag: member="DRAMCtrl::tWTR" ref="a6d591f133bc578f26c6a75493377b09d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a6d591f133bc578f26c6a75493377b09d">DRAMCtrl::tWTR</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00700">700</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a548a59c51b5f2db7cbdd9848b932912f"></a><!-- doxytag: member="DRAMCtrl::tXAW" ref="a548a59c51b5f2db7cbdd9848b932912f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classDRAMCtrl.html#a548a59c51b5f2db7cbdd9848b932912f">DRAMCtrl::tXAW</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00715">715</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00904">activateBank()</a>.</p>

</div>
</div>
<a class="anchor" id="aab40112977e0294a7a000ca34beda431"></a><!-- doxytag: member="DRAMCtrl::writeBufferSize" ref="aab40112977e0294a7a000ca34beda431" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#aab40112977e0294a7a000ca34beda431">DRAMCtrl::writeBufferSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00688">688</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00298">writeQueueFull()</a>.</p>

</div>
</div>
<a class="anchor" id="a62d593c9cf45e7c36be919ce2b8a7673"></a><!-- doxytag: member="DRAMCtrl::writeBursts" ref="a62d593c9cf45e7c36be919ce2b8a7673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#a62d593c9cf45e7c36be919ce2b8a7673">DRAMCtrl::writeBursts</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00765">765</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ac6eef2ce959ef8ca4921f645cc89763d"></a><!-- doxytag: member="DRAMCtrl::writeHighThreshold" ref="ac6eef2ce959ef8ca4921f645cc89763d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#ac6eef2ce959ef8ca4921f645cc89763d">DRAMCtrl::writeHighThreshold</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00689">689</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a583a12d49bb3e8aebcdc831435d57d77"></a><!-- doxytag: member="DRAMCtrl::writeLowThreshold" ref="a583a12d49bb3e8aebcdc831435d57d77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t <a class="el" href="classDRAMCtrl.html#a583a12d49bb3e8aebcdc831435d57d77">DRAMCtrl::writeLowThreshold</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00690">690</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a3df581e1ab71e7895d3894e700beac79"></a><!-- doxytag: member="DRAMCtrl::writePktSize" ref="a3df581e1ab71e7895d3894e700beac79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classDRAMCtrl.html#a3df581e1ab71e7895d3894e700beac79">DRAMCtrl::writePktSize</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00780">780</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa1e1b4ddf9fdb5152b8c0f2eb4bec56f"></a><!-- doxytag: member="DRAMCtrl::writeQueue" ref="aa1e1b4ddf9fdb5152b8c0f2eb4bec56f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1deque.html">std::deque</a>&lt;<a class="el" href="classDRAMCtrl_1_1DRAMPacket.html">DRAMPacket</a>*&gt; <a class="el" href="classDRAMCtrl.html#aa1e1b4ddf9fdb5152b8c0f2eb4bec56f">DRAMCtrl::writeQueue</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00643">643</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00415">addToReadQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l02195">drain()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00618">printQs()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, <a class="el" href="dram__ctrl_8cc_source.html#l00705">processRespondEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l00298">writeQueueFull()</a>.</p>

</div>
</div>
<a class="anchor" id="a7ec9d1bff02a1ee089a6b2e52a25ddf7"></a><!-- doxytag: member="DRAMCtrl::writeReqs" ref="a7ec9d1bff02a1ee089a6b2e52a25ddf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#a7ec9d1bff02a1ee089a6b2e52a25ddf7">DRAMCtrl::writeReqs</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00763">763</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00634">recvTimingReq()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="adbae4dc75ee9cd8ff040eb39819387b1"></a><!-- doxytag: member="DRAMCtrl::writeRowHitRate" ref="adbae4dc75ee9cd8ff040eb39819387b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classDRAMCtrl.html#adbae4dc75ee9cd8ff040eb39819387b1">DRAMCtrl::writeRowHitRate</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00815">815</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a2305f05a56ecdd2839ec5c5c4549701d"></a><!-- doxytag: member="DRAMCtrl::writeRowHits" ref="a2305f05a56ecdd2839ec5c5c4549701d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classDRAMCtrl.html#a2305f05a56ecdd2839ec5c5c4549701d">DRAMCtrl::writeRowHits</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00813">813</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a7814700d7f197a5693cb7586d3bd6112"></a><!-- doxytag: member="DRAMCtrl::writesThisTime" ref="a7814700d7f197a5693cb7586d3bd6112" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="classDRAMCtrl.html#a7814700d7f197a5693cb7586d3bd6112">DRAMCtrl::writesThisTime</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00692">692</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01051">doDRAMAccess()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a892341d6024351995e693ad6638389ac"></a><!-- doxytag: member="DRAMCtrl::wrPerTurnAround" ref="a892341d6024351995e693ad6638389ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Histogram.html">Stats::Histogram</a> <a class="el" href="classDRAMCtrl.html#a892341d6024351995e693ad6638389ac">DRAMCtrl::wrPerTurnAround</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00785">785</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l01257">processNextReqEvent()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa16e1a3aeaa40ba0dcfa25ea50faec34"></a><!-- doxytag: member="DRAMCtrl::wrQLenPdf" ref="aa16e1a3aeaa40ba0dcfa25ea50faec34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classDRAMCtrl.html#aa16e1a3aeaa40ba0dcfa25ea50faec34">DRAMCtrl::wrQLenPdf</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="dram__ctrl_8hh_source.html#l00782">782</a> of file <a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a>.</p>

<p>Referenced by <a class="el" href="dram__ctrl_8cc_source.html#l00504">addToWriteQueue()</a>, and <a class="el" href="dram__ctrl_8cc_source.html#l01919">regStats()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>mem/<a class="el" href="dram__ctrl_8hh_source.html">dram_ctrl.hh</a></li>
<li>mem/<a class="el" href="dram__ctrl_8cc_source.html">dram_ctrl.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:19 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
