<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPU Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">15.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AMDGPU Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1CPol"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1CPol.html">CPol</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1DepCtr"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1DepCtr.html">DepCtr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1DPP"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1DPP.html">DPP</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1ElfNote"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1ElfNote.html">ElfNote</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1EncValues"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1EncValues.html">EncValues</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Exp"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html">Exp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1HSAMD"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html">HSAMD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Hwreg"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">Hwreg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1ImplicitArg"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1ImplicitArg.html">ImplicitArg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1IsaInfo"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">IsaInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1MTBUFFormat"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html">MTBUFFormat</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1PALMD"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1PALMD.html">PALMD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SDWA"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SDWA.html">SDWA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SendMsg"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">SendMsg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Swizzle"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html">Swizzle</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1UfmtGFX10"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX10.html">UfmtGFX10</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1UfmtGFX11"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1UfmtGFX11.html">UfmtGFX11</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1VGPRIndexMode"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html">VGPRIndexMode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1VOP3PEncoding"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html">VOP3PEncoding</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">CanBeVOPD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> set architecture version.  <a href="structllvm_1_1AMDGPU_1_1IsaVersion.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MAIInstInfo.html">MAIInstInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">MIMGBiasMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">MIMGOffsetMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1SMInfo.html">SMInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1VOPC64DPPInfo.html">VOPC64DPPInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1VOPDComponentInfo.html">VOPDComponentInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1VOPDInfo.html">VOPDInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1VOPInfo.html">VOPInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the counter values to wait for in an s_waitcnt instruction.  <a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1WMMAOpcodeMappingInfo.html">WMMAOpcodeMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a13e9112ff7e4f43ca57811e8315558c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> : uint32_t { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a7fbe7042d90fd9a4269037cc21b063d8">GK_NONE</a> = 0, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0afe4344b2b814933ed3bf72f82df1a072">GK_R600</a> = 1, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a19f3381b6c1b6fe785105d9886351697">GK_R630</a> = 2, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ac8c3f112117bae6376650f69cdfbe927">GK_RS880</a> = 3, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a2ef3bc48291b8bd816d12e4c2a6e631e">GK_RV670</a> = 4, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a3197738d328a2ec9bbb5de425007050e">GK_RV710</a> = 5, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a1df854d45a3d4a6a1865dc00e750c1dd">GK_RV730</a> = 6, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0af053ef33f07262cc463fa6a5d787aeb2">GK_RV770</a> = 7, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aadb09c6abe6758256dff6c90ea1a76b6">GK_CEDAR</a> = 8, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a9264803dfb45730fda3f25282b543975">GK_CYPRESS</a> = 9, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a1b5ba5a6942e8ed8f23932f685d000fc">GK_JUNIPER</a> = 10, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a8e5926d8ea19757038c4155912b395f1">GK_REDWOOD</a> = 11, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a051b61b70b71eb4eeccc86b84058c812">GK_SUMO</a> = 12, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aab0292e2fa154684869a644bb029a265">GK_BARTS</a> = 13, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0abbfa45b8bf51aae60c6a9a62de87aaf5">GK_CAICOS</a> = 14, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a8409d9e45598a8706ccf50f8389f8462">GK_CAYMAN</a> = 15, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a6b170bcb32c4c5dbe468f7358abaab82">GK_TURKS</a> = 16, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ab923d2009a224a7c34d7f06d0ce1e601">GK_R600_FIRST</a> = GK_R600, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a8b689d67e0eb88153ad3f1dfb75ae4b1">GK_R600_LAST</a> = GK_TURKS, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a0326fd0efbae2a2a8b510e1371b52af8">GK_GFX600</a> = 32, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0abf6e028309fda1638f2c6f58e40e1950">GK_GFX601</a> = 33, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ab2f45e0a75827ba73a20d2f7c02fbfb3">GK_GFX602</a> = 34, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0acae31aa0eeca479d9d8a15a3cea6e270">GK_GFX700</a> = 40, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a064008edef22d98be2b2f99d1ef3f45e">GK_GFX701</a> = 41, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a79927d05a746db7daea104ef8f82b9d2">GK_GFX702</a> = 42, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a79cfee1ec116388104a8efe34a3fa0cf">GK_GFX703</a> = 43, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a0ced4577490d2121701962e4eeb42a4c">GK_GFX704</a> = 44, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aa0cd4acb4a85e3f0001e238005050e39">GK_GFX705</a> = 45, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aadad48ed787fee4a2f6c35b0d9f89b98">GK_GFX801</a> = 50, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a52cffa5e9d2c393f73ef1a9fda9a66ef">GK_GFX802</a> = 51, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a74066492470f26fc14c8f12619616961">GK_GFX803</a> = 52, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aa98a5a3e7196936c66079e915056a349">GK_GFX805</a> = 53, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0aa4e784933a9c8cdaf518011c016dd68c">GK_GFX810</a> = 54, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0af70db43aa73cadb189ef73754d3fa0d3">GK_GFX900</a> = 60, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a9cd8e5be875175b2d9624bd8c01e75a4">GK_GFX902</a> = 61, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a5a6d7b2ad4d8aedc73ce73e4a9010227">GK_GFX904</a> = 62, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ad5ec30fbe83c5e6ed4986249a1263af3">GK_GFX906</a> = 63, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a216bf2708fee238d859ce9deb0e9bd00">GK_GFX908</a> = 64, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a4aa806154467822b5f68095ba367eff6">GK_GFX909</a> = 65, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a7b1ba323a145bec14fd8b653f61028fb">GK_GFX90A</a> = 66, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ad2c6cee4e82fc18ecd7ab30b6a3144ee">GK_GFX90C</a> = 67, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a921f003176303086f1dca128129e4542">GK_GFX940</a> = 68, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ad91847f0315557cbaa80e134f41b126b">GK_GFX1010</a> = 71, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0af52d637bc791e67bcad28549446ef2f5">GK_GFX1011</a> = 72, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0abcd4e53544524c77b26e75b3324e6e2d">GK_GFX1012</a> = 73, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a1666585da5fa94f8ffc4ef239e35d402">GK_GFX1013</a> = 74, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a0af7c4fa5f04c90c04af24b475146443">GK_GFX1030</a> = 75, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a4890850c6802640e28da0127a4028628">GK_GFX1031</a> = 76, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0af839fd11ff6ef14278ce5ab2909ecacc">GK_GFX1032</a> = 77, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a1cf86d1b367f32d4dcce6b1263851727">GK_GFX1033</a> = 78, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ad86d9c309318d0e898c11b962f2689ae">GK_GFX1034</a> = 79, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a72c46554b31a1af487670cb1b482e071">GK_GFX1035</a> = 80, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0ae40a66d6dde5d1afbf7c88bea752f8d2">GK_GFX1036</a> = 81, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a95657bf48aa53bd9069caf9a4cf4a85b">GK_GFX1100</a> = 90, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a69eee5a82feaeecf8a11c1537d0be7f9">GK_GFX1101</a> = 91, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a56bc624c035fcd4f0cb0dcc8fa69ac44">GK_GFX1102</a> = 92, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0adb1513c858da01a82dd680c31847fdf8">GK_GFX1103</a> = 93, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0a3e6fe622ffae21b57fe5cbe73bf99695">GK_AMDGCN_FIRST</a> = GK_GFX600, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0adb2e894a6ca207b35edac4dc21d1ef38">GK_AMDGCN_LAST</a> = GK_GFX1103
<br />
 }</td></tr>
<tr class="memdesc:a13e9112ff7e4f43ca57811e8315558c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPU kinds supported by the <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> target.  <a href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">More...</a><br /></td></tr>
<tr class="separator:a13e9112ff7e4f43ca57811e8315558c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ce256a44f1bb0818f863e4838e5cb1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1">ArchFeatureKind</a> : uint32_t { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a2248e99dd6bf2c1aa7f1a8daf45cd5eb">FEATURE_NONE</a> = 0, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a9feb20f6fedce2a1f5a5b6c18f519760">FEATURE_FMA</a> = 1 &lt;&lt; 1, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a4e64c640eba06874b79c686c3d1d366d">FEATURE_LDEXP</a> = 1 &lt;&lt; 2, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a8d1856e76cb0a378ba63d17598f91690">FEATURE_FP64</a> = 1 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a341d5353a6a8228179456d9a96776464">FEATURE_FAST_FMA_F32</a> = 1 &lt;&lt; 4, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a10e4ae530ab5a72efda4443bdacefe97">FEATURE_FAST_DENORMAL_F32</a> = 1 &lt;&lt; 5, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a42f382868d702636a183005e337ddf82">FEATURE_WAVE32</a> = 1 &lt;&lt; 6, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a2b573454aeb5d956ed4f6a4fb0e06037">FEATURE_XNACK</a> = 1 &lt;&lt; 7, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1a17a162f261180cbdd66974f86ca0c6ff">FEATURE_SRAMECC</a> = 1 &lt;&lt; 8
<br />
 }</td></tr>
<tr class="separator:ab3ce256a44f1bb0818f863e4838e5cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1ffb7444626273ec47b5526acfdeec"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeec">TargetIndex</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">TI_CONSTDATA_START</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777">TI_SCRATCH_RSRC_DWORD0</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed">TI_SCRATCH_RSRC_DWORD1</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72">TI_SCRATCH_RSRC_DWORD2</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914">TI_SCRATCH_RSRC_DWORD3</a>
<br />
 }</td></tr>
<tr class="separator:abe1ffb7444626273ec47b5526acfdeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8ddd5c099b639596437f6520057835"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835">Fixups</a> { <a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f">fixup_si_sopp_br</a> = FirstTargetFixupKind, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059">LastTargetFixupKind</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999">NumTargetFixupKinds</a> = LastTargetFixupKind - FirstTargetFixupKind
 }</td></tr>
<tr class="separator:a4b8ddd5c099b639596437f6520057835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7679ce5eab5937b9da9e7702aff8cc5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">OperandType</a> : unsigned { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">OPERAND_REG_IMM_INT32</a> = MCOI::OPERAND_FIRST_TARGET, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">OPERAND_REG_IMM_INT64</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">OPERAND_REG_IMM_INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">OPERAND_REG_IMM_FP32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">OPERAND_REG_IMM_FP64</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">OPERAND_REG_IMM_FP16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">OPERAND_REG_IMM_FP16_DEFERRED</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">OPERAND_REG_IMM_FP32_DEFERRED</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">OPERAND_REG_IMM_V2FP16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">OPERAND_REG_IMM_V2INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">OPERAND_REG_IMM_V2INT32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">OPERAND_REG_IMM_V2FP32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">OPERAND_REG_INLINE_C_INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">OPERAND_REG_INLINE_C_INT32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">OPERAND_REG_INLINE_C_INT64</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">OPERAND_REG_INLINE_C_FP16</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">OPERAND_REG_INLINE_C_FP32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">OPERAND_REG_INLINE_C_FP64</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">OPERAND_REG_INLINE_C_V2INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">OPERAND_REG_INLINE_C_V2FP16</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">OPERAND_REG_INLINE_C_V2INT32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">OPERAND_REG_INLINE_C_V2FP32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">OPERAND_KIMM32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">OPERAND_KIMM16</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">OPERAND_REG_INLINE_AC_INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">OPERAND_REG_INLINE_AC_INT32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">OPERAND_REG_INLINE_AC_FP16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">OPERAND_REG_INLINE_AC_FP32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">OPERAND_REG_INLINE_AC_FP64</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">OPERAND_REG_INLINE_AC_V2INT16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">OPERAND_REG_INLINE_AC_V2FP16</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a137e14e4737a4c04ea45bc5690f1dd04">OPERAND_REG_INLINE_AC_V2INT32</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a10a50643b5828bfe762e6addec52a510">OPERAND_REG_INLINE_AC_V2FP32</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">OPERAND_REG_IMM_FIRST</a> = OPERAND_REG_IMM_INT32, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">OPERAND_REG_IMM_LAST</a> = OPERAND_REG_IMM_V2FP32, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">OPERAND_REG_INLINE_C_FIRST</a> = OPERAND_REG_INLINE_C_INT16, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">OPERAND_REG_INLINE_C_LAST</a> = OPERAND_REG_INLINE_AC_V2FP32, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">OPERAND_REG_INLINE_AC_FIRST</a> = OPERAND_REG_INLINE_AC_INT16, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">OPERAND_REG_INLINE_AC_LAST</a> = OPERAND_REG_INLINE_AC_V2FP32, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">OPERAND_SRC_FIRST</a> = OPERAND_REG_IMM_INT32, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">OPERAND_SRC_LAST</a> = OPERAND_REG_INLINE_C_LAST, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">OPERAND_INPUT_MODS</a>, 
<a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1">OPERAND_SDWA_VOPC_DST</a>
<br />
 }</td></tr>
<tr class="separator:ab7679ce5eab5937b9da9e7702aff8cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:abdda436b916531b2103dbcc64325c1b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abdda436b916531b2103dbcc64325c1b9">getArchNameAMDGCN</a> (<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> AK)</td></tr>
<tr class="separator:abdda436b916531b2103dbcc64325c1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f426afe94474a8c7933eaa97f1db71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a00f426afe94474a8c7933eaa97f1db71">getArchNameR600</a> (<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> AK)</td></tr>
<tr class="separator:a00f426afe94474a8c7933eaa97f1db71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17915129a615a5983b9925d0cbbf7503"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a17915129a615a5983b9925d0cbbf7503">getCanonicalArchName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="el" href="classT.html">T</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Arch)</td></tr>
<tr class="separator:a17915129a615a5983b9925d0cbbf7503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ac623b540c21285a2307f08fe7d237"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98ac623b540c21285a2307f08fe7d237">parseArchAMDGCN</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:a98ac623b540c21285a2307f08fe7d237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396b64f51fe3f71f771dcf36a46dfbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af396b64f51fe3f71f771dcf36a46dfbc">parseArchR600</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:af396b64f51fe3f71f771dcf36a46dfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffe571058efed5bc48a2eecaf9eb8df"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abffe571058efed5bc48a2eecaf9eb8df">getArchAttrAMDGCN</a> (<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> AK)</td></tr>
<tr class="separator:abffe571058efed5bc48a2eecaf9eb8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5aa1b472c4fc8f27abc78861ad7e5a7"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae5aa1b472c4fc8f27abc78861ad7e5a7">getArchAttrR600</a> (<a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> AK)</td></tr>
<tr class="separator:ae5aa1b472c4fc8f27abc78861ad7e5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af9698ef8e2fd0bdcafe8c664c52e9e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7af9698ef8e2fd0bdcafe8c664c52e9e">fillValidArchListAMDGCN</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values)</td></tr>
<tr class="separator:a7af9698ef8e2fd0bdcafe8c664c52e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dacc9c15858a08654e406335cfeb803"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1dacc9c15858a08654e406335cfeb803">fillValidArchListR600</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values)</td></tr>
<tr class="separator:a1dacc9c15858a08654e406335cfeb803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c450943f424116a9b6b9a3db451af6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> GPU)</td></tr>
<tr class="separator:a4c450943f424116a9b6b9a3db451af6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22dc5c679c09756d04fe07f9e22baf84"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a22dc5c679c09756d04fe07f9e22baf84">isFlatGlobalAddrSpace</a> (unsigned AS)</td></tr>
<tr class="separator:a22dc5c679c09756d04fe07f9e22baf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18181fdfe7f00ce255e61dda5d4dd0af"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, unsigned &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a18181fdfe7f00ce255e61dda5d4dd0af">getBaseWithConstantOffset</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a18181fdfe7f00ce255e61dda5d4dd0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns base register and constant offset.  <a href="namespacellvm_1_1AMDGPU.html#a18181fdfe7f00ce255e61dda5d4dd0af">More...</a><br /></td></tr>
<tr class="separator:a18181fdfe7f00ce255e61dda5d4dd0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16128acb48df11fb8f6cc86e10360c8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac16128acb48df11fb8f6cc86e10360c8">isLegalVOP3PShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Mask)</td></tr>
<tr class="separator:ac16128acb48df11fb8f6cc86e10360c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8401e08eff24c87205a97207f5307d3a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8401e08eff24c87205a97207f5307d3a">hasAtomicFaddRtnForTy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;Ty)</td></tr>
<tr class="separator:a8401e08eff24c87205a97207f5307d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98b3cfe3f57ebba50badc6b64d2ac83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">lookupRsrcIntrinsic</a> (unsigned <a class="el" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)</td></tr>
<tr class="separator:af98b3cfe3f57ebba50badc6b64d2ac83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0361671011b7602684b7ac66d0c7562"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa0361671011b7602684b7ac66d0c7562">lookupD16ImageDimIntrinsic</a> (unsigned <a class="el" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)</td></tr>
<tr class="separator:aa0361671011b7602684b7ac66d0c7562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f263a048bfe2f3f16b9bd70a01031f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3f263a048bfe2f3f16b9bd70a01031f6">getImageDimIntrinsicInfo</a> (unsigned <a class="el" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)</td></tr>
<tr class="separator:a3f263a048bfe2f3f16b9bd70a01031f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3691c7772c5047c41a4a47d5fd61cb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab3691c7772c5047c41a4a47d5fd61cb6">getImageDimIntrinsicByBaseOpcode</a> (unsigned BaseOpcode, unsigned Dim)</td></tr>
<tr class="separator:ab3691c7772c5047c41a4a47d5fd61cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ccda834736fa549ceccbbb9d4aa340"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab0ccda834736fa549ceccbbb9d4aa340">getVOPe64</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:ab0ccda834736fa549ceccbbb9d4aa340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fda9e2f2cb60c24bfdec02d7793b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">getVOPe32</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a17fda9e2f2cb60c24bfdec02d7793b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721c83954a20f8b52f471cbafe2458bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a721c83954a20f8b52f471cbafe2458bb">getSDWAOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a721c83954a20f8b52f471cbafe2458bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2888339a06c839e6231a8391d379cc69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2888339a06c839e6231a8391d379cc69">getDPPOp32</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a2888339a06c839e6231a8391d379cc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98382e49aca921e295d8f8f80c61f6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa98382e49aca921e295d8f8f80c61f6f">getDPPOp64</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:aa98382e49aca921e295d8f8f80c61f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b135e0f9484354a83410d97d698b22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a08b135e0f9484354a83410d97d698b22">getBasicFromSDWAOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a08b135e0f9484354a83410d97d698b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96286d8f7d90ece30046d826bbb71422"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a96286d8f7d90ece30046d826bbb71422">getCommuteRev</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a96286d8f7d90ece30046d826bbb71422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c95246ad0278e01cc6e03560005f0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac4c95246ad0278e01cc6e03560005f0b">getCommuteOrig</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:ac4c95246ad0278e01cc6e03560005f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb95c1fe12d25bcfe6d3b63f6148605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5eb95c1fe12d25bcfe6d3b63f6148605">getAddr64Inst</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a5eb95c1fe12d25bcfe6d3b63f6148605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7672ecd68ad0182beb360a4453b51ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af7672ecd68ad0182beb360a4453b51ba">getIfAddr64Inst</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="memdesc:af7672ecd68ad0182beb360a4453b51ba"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>Opcode</code> is an Addr64 opcode.  <a href="namespacellvm_1_1AMDGPU.html#af7672ecd68ad0182beb360a4453b51ba">More...</a><br /></td></tr>
<tr class="separator:af7672ecd68ad0182beb360a4453b51ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5965cc6ae8985160e076a4391a4e1181"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5965cc6ae8985160e076a4391a4e1181">getAtomicNoRetOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a5965cc6ae8985160e076a4391a4e1181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f411f0032973ee08934a9d8611c8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b3f411f0032973ee08934a9d8611c8d">getSOPKOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a0b3f411f0032973ee08934a9d8611c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a35ade96e14e74ae51d74559eeb2e5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0a35ade96e14e74ae51d74559eeb2e5d">getGlobalSaddrOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a0a35ade96e14e74ae51d74559eeb2e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e6f807e1852ff50f30ed48bce3abea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a42e6f807e1852ff50f30ed48bce3abea">getGlobalVaddrOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a42e6f807e1852ff50f30ed48bce3abea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40d7434499e43e3d3f9c5d22bc7546f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af40d7434499e43e3d3f9c5d22bc7546f">getVCMPXNoSDstOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:af40d7434499e43e3d3f9c5d22bc7546f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328299d8f8d9100f6eaadc2bbf13ba43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">getFlatScratchInstSTfromSS</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a328299d8f8d9100f6eaadc2bbf13ba43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4e292db193538fa8ef82438d1ca2e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5c4e292db193538fa8ef82438d1ca2e2">getFlatScratchInstSVfromSVS</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a5c4e292db193538fa8ef82438d1ca2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86326b2bc0ff967b391246b7c63b46f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae86326b2bc0ff967b391246b7c63b46f">getFlatScratchInstSSfromSV</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:ae86326b2bc0ff967b391246b7c63b46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c49a690cf18ca46eda313ffdfe93ac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">getFlatScratchInstSVfromSS</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a2c49a690cf18ca46eda313ffdfe93ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff7467be99b93194854ce84b534f711"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5ff7467be99b93194854ce84b534f711">getMFMAEarlyClobberOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a5ff7467be99b93194854ce84b534f711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e019b80f4d173031212a5a6319b5b64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6e019b80f4d173031212a5a6319b5b64">getVCMPXOpFromVCMP</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a6e019b80f4d173031212a5a6319b5b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb16d1fe5a60fe67b48b1454352c9f74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">getHsaAbiVersion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:afb16d1fe5a60fe67b48b1454352c9f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e638c2c011a415eacb06cf4eea2cc4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">isHsaAbiVersion2</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a15e638c2c011a415eacb06cf4eea2cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2306fa749fc7ba1d3742d7a4b030934e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">isHsaAbiVersion3</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a2306fa749fc7ba1d3742d7a4b030934e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">isHsaAbiVersion4</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fdd839fe8a33228f9a48fcb9016455"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a17fdd839fe8a33228f9a48fcb9016455">isHsaAbiVersion5</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a17fdd839fe8a33228f9a48fcb9016455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc6fa4787a787ac3af16941661fd4b5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adbc6fa4787a787ac3af16941661fd4b5">isHsaAbiVersion3AndAbove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adbc6fa4787a787ac3af16941661fd4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc01172d64d92bf6eab2f48b5a844d0"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7fc01172d64d92bf6eab2f48b5a844d0">getAmdhsaCodeObjectVersion</a> ()</td></tr>
<tr class="separator:a7fc01172d64d92bf6eab2f48b5a844d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5982c68ef00afc3da5f619984304a1f7"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5982c68ef00afc3da5f619984304a1f7">getMultigridSyncArgImplicitArgPosition</a> ()</td></tr>
<tr class="separator:a5982c68ef00afc3da5f619984304a1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb57af15d8422308aad0c0b6072fea1a"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#acb57af15d8422308aad0c0b6072fea1a">getHostcallImplicitArgPosition</a> ()</td></tr>
<tr class="separator:acb57af15d8422308aad0c0b6072fea1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176f799037e98f7743008924c4b72266"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">getMIMGOpcode</a> (unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</td></tr>
<tr class="separator:a176f799037e98f7743008924c4b72266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab718fe311abe3ac53a324275a6205582"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab718fe311abe3ac53a324275a6205582">getMIMGBaseOpcode</a> (unsigned Opc)</td></tr>
<tr class="separator:ab718fe311abe3ac53a324275a6205582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e711869d94366080bcf9e7b8b1382"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">getMaskedMIMGOp</a> (unsigned Opc, unsigned NewChannels)</td></tr>
<tr class="separator:aeb7e711869d94366080bcf9e7b8b1382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af58a5d20f2215a00b675f34db92771"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">getAddrSizeMIMGOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *BaseOpcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *Dim, bool IsA16, bool IsG16Supported)</td></tr>
<tr class="separator:a9af58a5d20f2215a00b675f34db92771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">getMTBUFBaseOpcode</a> (unsigned Opc)</td></tr>
<tr class="separator:a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26c5e0b091dffd780ac854e30a2d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">getMTBUFOpcode</a> (unsigned BaseOpc, unsigned Elements)</td></tr>
<tr class="separator:a9c26c5e0b091dffd780ac854e30a2d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d9368d9915a85d5b54f9e0eda046dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">getMTBUFElements</a> (unsigned Opc)</td></tr>
<tr class="separator:a23d9368d9915a85d5b54f9e0eda046dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6b630ac15f65f731a072177d51207c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">getMTBUFHasVAddr</a> (unsigned Opc)</td></tr>
<tr class="separator:aee6b630ac15f65f731a072177d51207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181d2e596332f4062206a62830426b86"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">getMTBUFHasSrsrc</a> (unsigned Opc)</td></tr>
<tr class="separator:a181d2e596332f4062206a62830426b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d33ed416833f75e97045b3ce8380132"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">getMTBUFHasSoffset</a> (unsigned Opc)</td></tr>
<tr class="separator:a4d33ed416833f75e97045b3ce8380132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0dcf0fee31f552637de794eef6696e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">getMUBUFBaseOpcode</a> (unsigned Opc)</td></tr>
<tr class="separator:a5f0dcf0fee31f552637de794eef6696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">getMUBUFOpcode</a> (unsigned BaseOpc, unsigned Elements)</td></tr>
<tr class="separator:a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">getMUBUFElements</a> (unsigned Opc)</td></tr>
<tr class="separator:af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723087d5f4635793f28b71ee6cdafecd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">getMUBUFHasVAddr</a> (unsigned Opc)</td></tr>
<tr class="separator:a723087d5f4635793f28b71ee6cdafecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9dbd4307d57a7043f5412176674de4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">getMUBUFHasSrsrc</a> (unsigned Opc)</td></tr>
<tr class="separator:afd9dbd4307d57a7043f5412176674de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303bfa4cd838f547ba84ab62cd93c95"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">getMUBUFHasSoffset</a> (unsigned Opc)</td></tr>
<tr class="separator:aa303bfa4cd838f547ba84ab62cd93c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c6b1894340016cee9e4b730ade8af6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">getMUBUFIsBufferInv</a> (unsigned Opc)</td></tr>
<tr class="separator:ad6c6b1894340016cee9e4b730ade8af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406d4769ffa44a11df136d3ccd08e873"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">getSMEMIsBuffer</a> (unsigned Opc)</td></tr>
<tr class="separator:a406d4769ffa44a11df136d3ccd08e873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6426a76cde8500099fed57ff9beeace5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">getVOP1IsSingle</a> (unsigned Opc)</td></tr>
<tr class="separator:a6426a76cde8500099fed57ff9beeace5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd7285a06455bb3bec2d36b57380849"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">getVOP2IsSingle</a> (unsigned Opc)</td></tr>
<tr class="separator:adfd7285a06455bb3bec2d36b57380849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613e1ffe13a3fd0effd5d299cb5b2665"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">getVOP3IsSingle</a> (unsigned Opc)</td></tr>
<tr class="separator:a613e1ffe13a3fd0effd5d299cb5b2665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55212d9e75092af1bf2bee56503b1609"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a55212d9e75092af1bf2bee56503b1609">isVOPC64DPP</a> (unsigned Opc)</td></tr>
<tr class="separator:a55212d9e75092af1bf2bee56503b1609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ff550663df186d7412ff2860d337e0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0ff550663df186d7412ff2860d337e0">getMAIIsDGEMM</a> (unsigned Opc)</td></tr>
<tr class="memdesc:ae0ff550663df186d7412ff2860d337e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if MAI operation is a double precision GEMM.  <a href="namespacellvm_1_1AMDGPU.html#ae0ff550663df186d7412ff2860d337e0">More...</a><br /></td></tr>
<tr class="separator:ae0ff550663df186d7412ff2860d337e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571ab690de666287c96ccb65d6e1b9c9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a571ab690de666287c96ccb65d6e1b9c9">getMAIIsGFX940XDL</a> (unsigned Opc)</td></tr>
<tr class="separator:a571ab690de666287c96ccb65d6e1b9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32f1c4783795ef5202498f5d21283564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">CanBeVOPD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a32f1c4783795ef5202498f5d21283564">getCanBeVOPD</a> (unsigned Opc)</td></tr>
<tr class="separator:a32f1c4783795ef5202498f5d21283564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5079de0e4b3493921d87dcee10f44253"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5079de0e4b3493921d87dcee10f44253">getVOPDOpcode</a> (unsigned Opc)</td></tr>
<tr class="separator:a5079de0e4b3493921d87dcee10f44253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2006d74041f6c3411ccd43a4ce7e610b"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2006d74041f6c3411ccd43a4ce7e610b">mapWMMA2AddrTo3AddrOpcode</a> (unsigned Opc)</td></tr>
<tr class="separator:a2006d74041f6c3411ccd43a4ce7e610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc428424126b53a5fe6f1004854803fe"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afc428424126b53a5fe6f1004854803fe">mapWMMA3AddrTo2AddrOpcode</a> (unsigned Opc)</td></tr>
<tr class="separator:afc428424126b53a5fe6f1004854803fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad079e8a6a0505ccce0ad2463d95aff73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">getMCOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, unsigned Gen)</td></tr>
<tr class="separator:ad079e8a6a0505ccce0ad2463d95aff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1680210bbfa9ae76ec6520889ddf49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b1680210bbfa9ae76ec6520889ddf49">getVOPDFull</a> (unsigned OpX, unsigned OpY)</td></tr>
<tr class="separator:a0b1680210bbfa9ae76ec6520889ddf49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298e739dde06173007b96fbd230a4c42"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">initDefaultAMDKernelCodeT</a> (<a class="el" href="structamd__kernel__code__t.html">amd_kernel_code_t</a> &amp;Header, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a298e739dde06173007b96fbd230a4c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">getDefaultAmdhsaKernelDescriptor</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">isGroupSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">isGlobalSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6a1089ecf2f169db2202ce3340c17b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">isReadOnlySegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a5b6a1089ecf2f169db2202ce3340c17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cbc76ff7fd60513dea122b45e00325"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">shouldEmitConstantsToTextSection</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</td></tr>
<tr class="separator:a21cbc76ff7fd60513dea122b45e00325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bedf6819d66a1319b6509e6a0f14a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Default)</td></tr>
<tr class="separator:a34bedf6819d66a1319b6509e6a0f14a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272fc2c1f64096529cd75dbf22890148"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">getIntegerPairAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, std::pair&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; Default, bool OnlyFirstRequired)</td></tr>
<tr class="separator:a272fc2c1f64096529cd75dbf22890148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f97b2884502eab6b0196da9e29e178"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">getVmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a84f97b2884502eab6b0196da9e29e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214c98bde27112b9cec6bc4e1dba715"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">getExpcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:aa214c98bde27112b9cec6bc4e1dba715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906595c44094cbae6a0cca1b1a8b1304"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">getLgkmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a906595c44094cbae6a0cca1b1a8b1304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602bf9c2a80b4f1561e755b693886e25"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a602bf9c2a80b4f1561e755b693886e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5f5f2f99f041ac50a50e80446dd80c"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, unsigned <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:aef5f5f2f99f041ac50a50e80446dd80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ad1c3b2c132bb923532658442fa53d"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, unsigned <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:ac9ad1c3b2c132bb923532658442fa53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, unsigned <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, unsigned <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, unsigned &amp;Vmcnt, unsigned &amp;Expcnt, unsigned &amp;Lgkmcnt)</td></tr>
<tr class="memdesc:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively.  <a href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">More...</a><br /></td></tr>
<tr class="separator:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d4a37c23e1caabf8f64de0e64266f3a">decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, unsigned Encoded)</td></tr>
<tr class="separator:a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95f41127d78da414e20eb091961726c"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, unsigned <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, unsigned Vmcnt)</td></tr>
<tr class="separator:ac95f41127d78da414e20eb091961726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9da1d38203f7899139c8dedb15d97c"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, unsigned <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, unsigned Expcnt)</td></tr>
<tr class="separator:a7d9da1d38203f7899139c8dedb15d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade75980e3c0b71d253a7381a15d8ed00"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, unsigned <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, unsigned Lgkmcnt)</td></tr>
<tr class="separator:ade75980e3c0b71d253a7381a15d8ed00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538a5f491696e8b8ef0987e3aaedbb37"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, unsigned Vmcnt, unsigned Expcnt, unsigned Lgkmcnt)</td></tr>
<tr class="memdesc:a538a5f491696e8b8ef0987e3aaedbb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> for given isa <code>Version</code>.  <a href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">More...</a><br /></td></tr>
<tr class="separator:a538a5f491696e8b8ef0987e3aaedbb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14260fd47f5c55b3d473291b81a302"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f14260fd47f5c55b3d473291b81a302">encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;Decoded)</td></tr>
<tr class="separator:a5f14260fd47f5c55b3d473291b81a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffa23b870fff429665b81077ef89600"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a6ffa23b870fff429665b81077ef89600"><td class="memTemplItemLeft" align="right" valign="top">static bool&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ffa23b870fff429665b81077ef89600">isValidOpr</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Idx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt; OpInfo[], <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> OpInfoSize, <a class="el" href="classT.html">T</a> <a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>)</td></tr>
<tr class="separator:a6ffa23b870fff429665b81077ef89600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37715971347f92598985f9671f13640d"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a37715971347f92598985f9671f13640d"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a37715971347f92598985f9671f13640d">getOprIdx</a> (<a class="el" href="RegionPrinter_8cpp.html#aa37fbbce2360106772fd97ed06455d55">std::function</a>&lt; bool(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt; &amp;)&gt; Test, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt; OpInfo[], <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> OpInfoSize, <a class="el" href="classT.html">T</a> <a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>)</td></tr>
<tr class="separator:a37715971347f92598985f9671f13640d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aac2a45b18bd42581cd5ba44e396780"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a3aac2a45b18bd42581cd5ba44e396780"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3aac2a45b18bd42581cd5ba44e396780">getOprIdx</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt; OpInfo[], <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> OpInfoSize, <a class="el" href="classT.html">T</a> <a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>)</td></tr>
<tr class="separator:a3aac2a45b18bd42581cd5ba44e396780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575e8417b0b31e129302c11862e8dca0"><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr class="memitem:a575e8417b0b31e129302c11862e8dca0"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a575e8417b0b31e129302c11862e8dca0">getOprIdx</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt; OpInfo[], <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> OpInfoSize, <a class="el" href="classT.html">T</a> <a class="el" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, bool QuickCheck=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="separator:a575e8417b0b31e129302c11862e8dca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0ac2247bcb96cc09003f9ad3209fe9"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aac0ac2247bcb96cc09003f9ad3209fe9">getDefaultCustomOperandEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> *Opr, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Size, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aac0ac2247bcb96cc09003f9ad3209fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3c3770530e74155f4aba13e19f1145"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1b3c3770530e74155f4aba13e19f1145">isSymbolicCustomOperandEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> *Opr, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Size, unsigned Code, bool &amp;HasNonDefaultVal, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a1b3c3770530e74155f4aba13e19f1145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d87d1571318f5e34f457d97c6b8375"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab1d87d1571318f5e34f457d97c6b8375">decodeCustomOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> *Opr, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Size, unsigned Code, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;Idx, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;<a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, unsigned &amp;Val, bool &amp;IsDefault, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ab1d87d1571318f5e34f457d97c6b8375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26df53154bc2bf3e7a8dbb970b3d175c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a26df53154bc2bf3e7a8dbb970b3d175c">encodeCustomOperandVal</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> &amp;Op, int64_t InputVal)</td></tr>
<tr class="separator:a26df53154bc2bf3e7a8dbb970b3d175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba46a37416d34246b94f46426282aba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adba46a37416d34246b94f46426282aba">encodeCustomOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> *Opr, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> Size, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, int64_t InputVal, unsigned &amp;UsedOprMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:adba46a37416d34246b94f46426282aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b581c7318ec95ec6176a880d45a6f62"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">getInitialPSInputAddr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a7b581c7318ec95ec6176a880d45a6f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b1de9355d54bba23d93f272e968829"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">getHasColorExport</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a66b1de9355d54bba23d93f272e968829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed491c31aa1929e6c3151b7ac201f9a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">getHasDepthExport</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a6ed491c31aa1929e6c3151b7ac201f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa813940c0ad88b3c4419f65af3e89e5e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc)</td></tr>
<tr class="separator:aa813940c0ad88b3c4419f65af3e89e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f05d3701d61f10054f263eec92da45"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">isGraphics</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc)</td></tr>
<tr class="separator:af9f05d3701d61f10054f263eec92da45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">isCompute</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> cc)</td></tr>
<tr class="separator:a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c65c76a817d60e322ff750366674a92"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">isEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3c65c76a817d60e322ff750366674a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed806a7ba6b394b96bf0ab66d1238ed4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">isModuleEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:aed806a7ba6b394b96bf0ab66d1238ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b4a057c775e3d1c3d1f3d32abb1f648"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8b4a057c775e3d1c3d1f3d32abb1f648">isKernelCC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Func)</td></tr>
<tr class="separator:a8b4a057c775e3d1c3d1f3d32abb1f648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db49adcedbc90eef2e5c105510f7811"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a4db49adcedbc90eef2e5c105510f7811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce57c75a70c3b721b00dede60435d7a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">hasSRAMECC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6ce57c75a70c3b721b00dede60435d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9896067acfdb72b73caeb1ede75c9479"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">hasMIMG_R128</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9896067acfdb72b73caeb1ede75c9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c58dd400c77cb89867c5bda62a140b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a62c58dd400c77cb89867c5bda62a140b">hasGFX10A16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a62c58dd400c77cb89867c5bda62a140b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adcf3cabdbd72a34b34f13f2826314b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">hasG16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9adcf3cabdbd72a34b34f13f2826314b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3856884676648fe8f7af93f6c5e60e1f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">hasPackedD16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3856884676648fe8f7af93f6c5e60e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f60f9ac04e27846a67a951d920837e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">isSI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a58f60f9ac04e27846a67a951d920837e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade135e9169df98a7457505a0ea5b6179"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">isCI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ade135e9169df98a7457505a0ea5b6179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198ccff657f64471c12cc36d9aa1969"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">isVI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ad198ccff657f64471c12cc36d9aa1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626413fe751b97e13812bb7b635e6dd5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a626413fe751b97e13812bb7b635e6dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a54ac41ca1a9ea47ddf7586896b792"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af8a54ac41ca1a9ea47ddf7586896b792">isGFX9_GFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af8a54ac41ca1a9ea47ddf7586896b792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7081f8bd5a4295981c0f2cf7c3acc9f4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7081f8bd5a4295981c0f2cf7c3acc9f4">isGFX8_GFX9_GFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a7081f8bd5a4295981c0f2cf7c3acc9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eec4f4abc0b50117d7b44f1a44eba0a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8eec4f4abc0b50117d7b44f1a44eba0a">isGFX8Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a8eec4f4abc0b50117d7b44f1a44eba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac251a1b5841022f34ff2791b1ce3b690"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">isGFX9Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac251a1b5841022f34ff2791b1ce3b690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e5626ce22d0cd09916837dc88b7efe"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a27e5626ce22d0cd09916837dc88b7efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07da835cd8eddcfffcfb4192dff59a6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ab07da835cd8eddcfffcfb4192dff59a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6f72ac6639b51b7a8a54368ad6332e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3d6f72ac6639b51b7a8a54368ad6332e">isGFX11</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3d6f72ac6639b51b7a8a54368ad6332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f3cd2ec6af3adbc143654720b1214b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa5f3cd2ec6af3adbc143654720b1214b">isGFX11Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa5f3cd2ec6af3adbc143654720b1214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa546cb0f0b8bab54a22e1fed554f73ee"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa546cb0f0b8bab54a22e1fed554f73ee">isNotGFX11Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa546cb0f0b8bab54a22e1fed554f73ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d3f9d8f1b254785b115b8ee26720a9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a86d3f9d8f1b254785b115b8ee26720a9">isNotGFX10Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a86d3f9d8f1b254785b115b8ee26720a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7defd095b189efb8d60e90556f2b21"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1c7defd095b189efb8d60e90556f2b21">isGFX10Before1030</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a1c7defd095b189efb8d60e90556f2b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cd25f8d9ef48abfa9b651262d6c741"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a00cd25f8d9ef48abfa9b651262d6c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65249b090745fad14294b652b417566b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">isGFX10_AEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a65249b090745fad14294b652b417566b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03038e2ec3d91a361fbbb066e575de9a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">isGFX10_BEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a03038e2ec3d91a361fbbb066e575de9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f3297011ab8da601c7cce576c3353f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">hasGFX10_3Insts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a98f3297011ab8da601c7cce576c3353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6927ea03a5a90995645230645e0fbd89"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">isGFX90A</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6927ea03a5a90995645230645e0fbd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa6cae3cc5611453bbb619f354ea415"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3aa6cae3cc5611453bbb619f354ea415">isGFX940</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3aa6cae3cc5611453bbb619f354ea415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22d12557395f76722ef205293aa4a3c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">hasArchitectedFlatScratch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa22d12557395f76722ef205293aa4a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870995a1f4af9ef3c31714595da7399f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a870995a1f4af9ef3c31714595da7399f">hasMAIInsts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a870995a1f4af9ef3c31714595da7399f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af277efe76de2cd454da028d38646f2b5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af277efe76de2cd454da028d38646f2b5">hasVOPD</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af277efe76de2cd454da028d38646f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a0662e34c1a46f250ec687a1e6f07e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27a0662e34c1a46f250ec687a1e6f07e">getTotalNumVGPRs</a> (bool has90AInsts, int32_t ArgNumAGPR, int32_t ArgNumVGPR)</td></tr>
<tr class="separator:a27a0662e34c1a46f250ec687a1e6f07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938abb1637130185772f6e9d2b851841"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">isSGPR</a> (unsigned <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a938abb1637130185772f6e9d2b851841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is Reg - scalar register.  <a href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">More...</a><br /></td></tr>
<tr class="separator:a938abb1637130185772f6e9d2b851841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">getMCReg</a> (unsigned <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="memdesc:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>.  <a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">More...</a><br /></td></tr>
<tr class="separator:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3aae596e814997a248deb911f898d4"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">mc2PseudoReg</a> (unsigned <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a2f3aae596e814997a248deb911f898d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert hardware register <code>Reg</code> to a pseudo register.  <a href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">More...</a><br /></td></tr>
<tr class="separator:a2f3aae596e814997a248deb911f898d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">isSISrcOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, unsigned OpNo)</td></tr>
<tr class="memdesc:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Can this operand also contain immediate values?  <a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">More...</a><br /></td></tr>
<tr class="separator:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa773b952c1097dcbb09e99bd4cd3b802"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">isSISrcFPOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, unsigned OpNo)</td></tr>
<tr class="memdesc:aa773b952c1097dcbb09e99bd4cd3b802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this floating-point operand?  <a href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">More...</a><br /></td></tr>
<tr class="separator:aa773b952c1097dcbb09e99bd4cd3b802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8110d15ce3aad630ec2e52906226da"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">isSISrcInlinableOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, unsigned OpNo)</td></tr>
<tr class="memdesc:a1f8110d15ce3aad630ec2e52906226da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this operand support only inlinable literals?  <a href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">More...</a><br /></td></tr>
<tr class="separator:a1f8110d15ce3aad630ec2e52906226da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8680fb761cf1d88232de86f8fcecba"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a> (unsigned RCID)</td></tr>
<tr class="memdesc:a4d8680fb761cf1d88232de86f8fcecba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <a href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">More...</a><br /></td></tr>
<tr class="separator:a4d8680fb761cf1d88232de86f8fcecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66660cdfdd20a89a328844f1396a4269"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66660cdfdd20a89a328844f1396a4269">getRegBitWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a66660cdfdd20a89a328844f1396a4269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <a href="namespacellvm_1_1AMDGPU.html#a66660cdfdd20a89a328844f1396a4269">More...</a><br /></td></tr>
<tr class="separator:a66660cdfdd20a89a328844f1396a4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6787b5a5707dd03d00d305247873fe"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">getRegOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, unsigned OpNo)</td></tr>
<tr class="memdesc:a0b6787b5a5707dd03d00d305247873fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get size of register operand.  <a href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">More...</a><br /></td></tr>
<tr class="separator:a0b6787b5a5707dd03d00d305247873fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cb2c8159c390d78b6a547ac87179ae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">isInlinableLiteral64</a> (int64_t Literal, bool HasInv2Pi)</td></tr>
<tr class="memdesc:af4cb2c8159c390d78b6a547ac87179ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable.  <a href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">More...</a><br /></td></tr>
<tr class="separator:af4cb2c8159c390d78b6a547ac87179ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">isInlinableLiteral32</a> (int32_t Literal, bool HasInv2Pi)</td></tr>
<tr class="separator:a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04097b4ec5e8da48a2fb3c407900f938"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a> (int16_t Literal, bool HasInv2Pi)</td></tr>
<tr class="separator:a04097b4ec5e8da48a2fb3c407900f938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">isInlinableLiteralV216</a> (int32_t Literal, bool HasInv2Pi)</td></tr>
<tr class="separator:ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">isInlinableIntLiteralV216</a> (int32_t Literal)</td></tr>
<tr class="separator:a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37a742496910c789120ff65389400c6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">isFoldableLiteralV216</a> (int32_t Literal, bool HasInv2Pi)</td></tr>
<tr class="separator:af37a742496910c789120ff65389400c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7d70152f1d904df03f92ba26418387"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *A)</td></tr>
<tr class="separator:a5d7d70152f1d904df03f92ba26418387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138245e67e795c1b5314eb9847d2c2ca"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST)</td></tr>
<tr class="separator:a138245e67e795c1b5314eb9847d2c2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11084c8c4a93e41ff07a332c505f5b46"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a11084c8c4a93e41ff07a332c505f5b46">hasSMRDSignedImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST)</td></tr>
<tr class="separator:a11084c8c4a93e41ff07a332c505f5b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac081b93b5462f316ed0b76ff017205a1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">isLegalSMRDEncodedUnsignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t EncodedOffset)</td></tr>
<tr class="separator:ac081b93b5462f316ed0b76ff017205a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31057daf8cf5e502174f7864e9ff099f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">isLegalSMRDEncodedSignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t EncodedOffset, bool IsBuffer)</td></tr>
<tr class="separator:a31057daf8cf5e502174f7864e9ff099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6429ba68eaedb58a49168faf19012fb2"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6429ba68eaedb58a49168faf19012fb2">isDwordAligned</a> (<a class="el" href="classuint64__t.html">uint64_t</a> ByteOffset)</td></tr>
<tr class="separator:a6429ba68eaedb58a49168faf19012fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa106b93c4ca352414b24967b385e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">convertSMRDOffsetUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, <a class="el" href="classuint64__t.html">uint64_t</a> ByteOffset)</td></tr>
<tr class="memdesc:a0fa106b93c4ca352414b24967b385e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert <code>ByteOffset</code> to dwords if the subtarget uses dword SMRD immediate offsets.  <a href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">More...</a><br /></td></tr>
<tr class="separator:a0fa106b93c4ca352414b24967b385e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">getSMRDEncodedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset, bool IsBuffer)</td></tr>
<tr class="separator:a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c40a8423e8e22561da6f6215db9952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">getSMRDEncodedLiteralOffset32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a80c40a8423e8e22561da6f6215db9952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82d48493b4f356d9472ec4db9637954"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa82d48493b4f356d9472ec4db9637954">getNumFlatOffsetBits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, bool <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)</td></tr>
<tr class="memdesc:aa82d48493b4f356d9472ec4db9637954"><td class="mdescLeft">&#160;</td><td class="mdescRight">For FLAT segment the offset must be positive; MSB is ignored and forced to zero.  <a href="namespacellvm_1_1AMDGPU.html#aa82d48493b4f356d9472ec4db9637954">More...</a><br /></td></tr>
<tr class="separator:aa82d48493b4f356d9472ec4db9637954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">splitMUBUFOffset</a> (<a class="el" href="classuint32__t.html">uint32_t</a> Imm, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;ImmOffset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="separator:a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab2011ec30da8a5edbd54bf0e498363"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">isIntrinsicSourceOfDivergence</a> (unsigned IntrID)</td></tr>
<tr class="separator:a8ab2011ec30da8a5edbd54bf0e498363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1105627cdd5b4ab11d4dac7edb21cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9e1105627cdd5b4ab11d4dac7edb21cf">getGcnBufferFormatInfo</a> (uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9e1105627cdd5b4ab11d4dac7edb21cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b9d3b50e2acbf79ffb62d073be6421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a72b9d3b50e2acbf79ffb62d073be6421">getGcnBufferFormatInfo</a> (uint8_t Format, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a72b9d3b50e2acbf79ffb62d073be6421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efe1286cc31f5fc95355af30b0356c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">getNamedOperandIdx</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classuint16__t.html">uint16_t</a> NamedIdx)</td></tr>
<tr class="separator:a27efe1286cc31f5fc95355af30b0356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd28629781d92cc2a72eb6289e2db47c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd28629781d92cc2a72eb6289e2db47c">getSOPPWithRelaxation</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:afd28629781d92cc2a72eb6289e2db47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8adcca4377f5dfb320d2f81a84a9998e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8adcca4377f5dfb320d2f81a84a9998e">getMIMGBaseOpcodeInfo</a> (unsigned BaseOpcode)</td></tr>
<tr class="separator:a8adcca4377f5dfb320d2f81a84a9998e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82fe7f9c3e663fc434cf9074f39e664e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a82fe7f9c3e663fc434cf9074f39e664e">getMIMGDimInfo</a> (unsigned DimEnum)</td></tr>
<tr class="separator:a82fe7f9c3e663fc434cf9074f39e664e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7813b0527d58492d1dcaab3d457a0c81"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7813b0527d58492d1dcaab3d457a0c81">getMIMGDimInfoByEncoding</a> (uint8_t DimEnc)</td></tr>
<tr class="separator:a7813b0527d58492d1dcaab3d457a0c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3996f363d101dd0deb2adf66c1702b8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3996f363d101dd0deb2adf66c1702b8f">getMIMGDimInfoByAsmSuffix</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> AsmSuffix)</td></tr>
<tr class="separator:a3996f363d101dd0deb2adf66c1702b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82dbfa9399198bd3f452694d39aff2f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a82dbfa9399198bd3f452694d39aff2f5">getMIMGLZMappingInfo</a> (unsigned L)</td></tr>
<tr class="separator:a82dbfa9399198bd3f452694d39aff2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d771c9a80e1f447cd91ed125683c36a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3d771c9a80e1f447cd91ed125683c36a">getMIMGMIPMappingInfo</a> (unsigned MIP)</td></tr>
<tr class="separator:a3d771c9a80e1f447cd91ed125683c36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189dc8ec1094594ef975c7734391ab86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">MIMGBiasMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a189dc8ec1094594ef975c7734391ab86">getMIMGBiasMappingInfo</a> (unsigned Bias)</td></tr>
<tr class="separator:a189dc8ec1094594ef975c7734391ab86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c2bc34efb03126b1bf811df448d185"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">MIMGOffsetMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad0c2bc34efb03126b1bf811df448d185">getMIMGOffsetMappingInfo</a> (unsigned Offset)</td></tr>
<tr class="separator:ad0c2bc34efb03126b1bf811df448d185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a39909a9038a104505e9fc8a6731de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af8a39909a9038a104505e9fc8a6731de">getMIMGG16MappingInfo</a> (unsigned <a class="el" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>)</td></tr>
<tr class="separator:af8a39909a9038a104505e9fc8a6731de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa58f3e19c6038d01bd699308237c14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2fa58f3e19c6038d01bd699308237c14">getMIMGInfo</a> (unsigned Opc)</td></tr>
<tr class="separator:a2fa58f3e19c6038d01bd699308237c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc437d6699fb55c69e78b5d0cad641d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">isKernel</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3cc437d6699fb55c69e78b5d0cad641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddee5b33e7c032620042dfdb9fa1634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)</td></tr>
<tr class="separator:adddee5b33e7c032620042dfdb9fa1634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaba9e2411db319b71f55d54ad0276c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adaba9e2411db319b71f55d54ad0276c2">getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, unsigned OpNo)</td></tr>
<tr class="separator:adaba9e2411db319b71f55d54ad0276c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901ba4ff66898215882da41143ddf69a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a> (int64_t Literal)</td></tr>
<tr class="memdesc:a901ba4ff66898215882da41143ddf69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable, and not one of the values intended for floating point values.  <a href="namespacellvm_1_1AMDGPU.html#a901ba4ff66898215882da41143ddf69a">More...</a><br /></td></tr>
<tr class="separator:a901ba4ff66898215882da41143ddf69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff290402c84552fd9fd3caedb9b00e7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7ff290402c84552fd9fd3caedb9b00e7">isLegalSMRDImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a7ff290402c84552fd9fd3caedb9b00e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc8a944aeefbf3eb23515c23da00306"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0fc8a944aeefbf3eb23515c23da00306">isLegal64BitDPPControl</a> (unsigned <a class="el" href="DebugCounter_8cpp.html#ab6811a1f21ef227464d77330c8a5a2f9">DC</a>)</td></tr>
<tr class="separator:a0fc8a944aeefbf3eb23515c23da00306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f422b014bb0d10d7e6e07d06035a77c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4f422b014bb0d10d7e6e07d06035a77c">getAlign</a> (<a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalVariable.html">GlobalVariable</a> *GV)</td></tr>
<tr class="separator:a4f422b014bb0d10d7e6e07d06035a77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f626b4e689986865e289d1aba2913e9"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0f626b4e689986865e289d1aba2913e9">collectFunctionUses</a> (<a class="el" href="classllvm_1_1User.html">User</a> *U, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1SetVector.html">SetVector</a>&lt; <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> * &gt; &amp;InstUsers)</td></tr>
<tr class="separator:a0f626b4e689986865e289d1aba2913e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98a9fe47523e643520469296ca2f5d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae98a9fe47523e643520469296ca2f5d5">replaceConstantUsesInFunction</a> (<a class="el" href="classllvm_1_1ConstantExpr.html">ConstantExpr</a> *<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="memdesc:ae98a9fe47523e643520469296ca2f5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace all uses of constant <code>C</code> with instructions in <code>F</code>.  <a href="namespacellvm_1_1AMDGPU.html#ae98a9fe47523e643520469296ca2f5d5">More...</a><br /></td></tr>
<tr class="separator:ae98a9fe47523e643520469296ca2f5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a4fcc35bb60472a5b40d7263aa6bd16"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1a4fcc35bb60472a5b40d7263aa6bd16">shouldLowerLDSToStruct</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalVariable.html">GlobalVariable</a> &amp;GV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a1a4fcc35bb60472a5b40d7263aa6bd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f67d59bc8c74e70ea6646e3338502d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1GlobalVariable.html">GlobalVariable</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae2f67d59bc8c74e70ea6646e3338502d">findVariablesToLower</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:ae2f67d59bc8c74e70ea6646e3338502d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8239a295cbf22d56c2d237d2cef874"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8a8239a295cbf22d56c2d237d2cef874">isReallyAClobber</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Value.html">Value</a> *Ptr, <a class="el" href="classllvm_1_1MemoryDef.html">MemoryDef</a> *Def, <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA)</td></tr>
<tr class="memdesc:a8a8239a295cbf22d56c2d237d2cef874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a <code>Def</code> clobbering a load from <code>Ptr</code> according to the MSSA check if this is actually a memory update or an artificial clobber to facilitate ordering constraints.  <a href="namespacellvm_1_1AMDGPU.html#a8a8239a295cbf22d56c2d237d2cef874">More...</a><br /></td></tr>
<tr class="separator:a8a8239a295cbf22d56c2d237d2cef874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55cf9792d5f9186df02c58b337a1511"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af55cf9792d5f9186df02c58b337a1511">isClobberedInFunction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *Load, <a class="el" href="classllvm_1_1MemorySSA.html">MemorySSA</a> *MSSA, <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA)</td></tr>
<tr class="memdesc:af55cf9792d5f9186df02c58b337a1511"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> is a <code>Load</code> is clobbered in its function.  <a href="namespacellvm_1_1AMDGPU.html#af55cf9792d5f9186df02c58b337a1511">More...</a><br /></td></tr>
<tr class="separator:af55cf9792d5f9186df02c58b337a1511"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a062b134de5c9143eab05c83faab131e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">RSRC_DATA_FORMAT</a> = 0xf00000000000LL</td></tr>
<tr class="separator:a062b134de5c9143eab05c83faab131e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a55a26fbacd40b385e54565fdebc4dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5a55a26fbacd40b385e54565fdebc4dd">RSRC_ELEMENT_SIZE_SHIFT</a> = (32 + 19)</td></tr>
<tr class="separator:a5a55a26fbacd40b385e54565fdebc4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0376d4668bb0a8b7d4afa76f6ce3fee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0376d4668bb0a8b7d4afa76f6ce3fee">RSRC_INDEX_STRIDE_SHIFT</a> = (32 + 21)</td></tr>
<tr class="separator:ae0376d4668bb0a8b7d4afa76f6ce3fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823f64d5695b8da6f9b418bd4dc55176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">RSRC_TID_ENABLE</a> = UINT64_C(1) &lt;&lt; (32 + 23)</td></tr>
<tr class="separator:a823f64d5695b8da6f9b418bd4dc55176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1cf67368d695dbc33c5cb1a69169e68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae1cf67368d695dbc33c5cb1a69169e68">OPR_ID_UNKNOWN</a> = -1</td></tr>
<tr class="separator:ae1cf67368d695dbc33c5cb1a69169e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21454bd6883c7f6f749fe8fb6f9058e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a21454bd6883c7f6f749fe8fb6f9058e7">OPR_ID_UNSUPPORTED</a> = -2</td></tr>
<tr class="separator:a21454bd6883c7f6f749fe8fb6f9058e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65d03e0b232d162aff05104ed254730"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac65d03e0b232d162aff05104ed254730">OPR_ID_DUPLICATE</a> = -3</td></tr>
<tr class="separator:ac65d03e0b232d162aff05104ed254730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb2d4e8dbbf9dab0795060429f984ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3eb2d4e8dbbf9dab0795060429f984ae">OPR_VAL_INVALID</a> = -4</td></tr>
<tr class="separator:a3eb2d4e8dbbf9dab0795060429f984ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ab3ce256a44f1bb0818f863e4838e5cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ce256a44f1bb0818f863e4838e5cb1">&#9670;&nbsp;</a></span>ArchFeatureKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#ab3ce256a44f1bb0818f863e4838e5cb1">llvm::AMDGPU::ArchFeatureKind</a> : <a class="el" href="classuint32__t.html">uint32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a2248e99dd6bf2c1aa7f1a8daf45cd5eb"></a>FEATURE_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a9feb20f6fedce2a1f5a5b6c18f519760"></a>FEATURE_FMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a4e64c640eba06874b79c686c3d1d366d"></a>FEATURE_LDEXP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a8d1856e76cb0a378ba63d17598f91690"></a>FEATURE_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a341d5353a6a8228179456d9a96776464"></a>FEATURE_FAST_FMA_F32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a10e4ae530ab5a72efda4443bdacefe97"></a>FEATURE_FAST_DENORMAL_F32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a42f382868d702636a183005e337ddf82"></a>FEATURE_WAVE32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a2b573454aeb5d956ed4f6a4fb0e06037"></a>FEATURE_XNACK&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a17a162f261180cbdd66974f86ca0c6ff"></a>FEATURE_SRAMECC&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="TargetParser_8h_source.html#l00121">121</a> of file <a class="el" href="TargetParser_8h_source.html">TargetParser.h</a>.</p>

</div>
</div>
<a id="a4b8ddd5c099b639596437f6520057835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8ddd5c099b639596437f6520057835">&#9670;&nbsp;</a></span>Fixups</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835">llvm::AMDGPU::Fixups</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f"></a>fixup_si_sopp_br&#160;</td><td class="fielddoc"><p>16-bit PC relative fixup for SOPP branch instructions. </p>
</td></tr>
<tr><td class="fieldname"><a id="a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059"></a>LastTargetFixupKind&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999"></a>NumTargetFixupKinds&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPUFixupKinds_8h_source.html#l00016">16</a> of file <a class="el" href="AMDGPUFixupKinds_8h_source.html">AMDGPUFixupKinds.h</a>.</p>

</div>
</div>
<a id="a13e9112ff7e4f43ca57811e8315558c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e9112ff7e4f43ca57811e8315558c0">&#9670;&nbsp;</a></span>GPUKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">llvm::AMDGPU::GPUKind</a> : <a class="el" href="classuint32__t.html">uint32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPU kinds supported by the <a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a> target. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a7fbe7042d90fd9a4269037cc21b063d8"></a>GK_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0afe4344b2b814933ed3bf72f82df1a072"></a>GK_R600&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a19f3381b6c1b6fe785105d9886351697"></a>GK_R630&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ac8c3f112117bae6376650f69cdfbe927"></a>GK_RS880&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a2ef3bc48291b8bd816d12e4c2a6e631e"></a>GK_RV670&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a3197738d328a2ec9bbb5de425007050e"></a>GK_RV710&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a1df854d45a3d4a6a1865dc00e750c1dd"></a>GK_RV730&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af053ef33f07262cc463fa6a5d787aeb2"></a>GK_RV770&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aadb09c6abe6758256dff6c90ea1a76b6"></a>GK_CEDAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a9264803dfb45730fda3f25282b543975"></a>GK_CYPRESS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a1b5ba5a6942e8ed8f23932f685d000fc"></a>GK_JUNIPER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a8e5926d8ea19757038c4155912b395f1"></a>GK_REDWOOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a051b61b70b71eb4eeccc86b84058c812"></a>GK_SUMO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aab0292e2fa154684869a644bb029a265"></a>GK_BARTS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0abbfa45b8bf51aae60c6a9a62de87aaf5"></a>GK_CAICOS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a8409d9e45598a8706ccf50f8389f8462"></a>GK_CAYMAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a6b170bcb32c4c5dbe468f7358abaab82"></a>GK_TURKS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ab923d2009a224a7c34d7f06d0ce1e601"></a>GK_R600_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a8b689d67e0eb88153ad3f1dfb75ae4b1"></a>GK_R600_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a0326fd0efbae2a2a8b510e1371b52af8"></a>GK_GFX600&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0abf6e028309fda1638f2c6f58e40e1950"></a>GK_GFX601&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ab2f45e0a75827ba73a20d2f7c02fbfb3"></a>GK_GFX602&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0acae31aa0eeca479d9d8a15a3cea6e270"></a>GK_GFX700&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a064008edef22d98be2b2f99d1ef3f45e"></a>GK_GFX701&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a79927d05a746db7daea104ef8f82b9d2"></a>GK_GFX702&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a79cfee1ec116388104a8efe34a3fa0cf"></a>GK_GFX703&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a0ced4577490d2121701962e4eeb42a4c"></a>GK_GFX704&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aa0cd4acb4a85e3f0001e238005050e39"></a>GK_GFX705&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aadad48ed787fee4a2f6c35b0d9f89b98"></a>GK_GFX801&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a52cffa5e9d2c393f73ef1a9fda9a66ef"></a>GK_GFX802&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a74066492470f26fc14c8f12619616961"></a>GK_GFX803&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aa98a5a3e7196936c66079e915056a349"></a>GK_GFX805&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aa4e784933a9c8cdaf518011c016dd68c"></a>GK_GFX810&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af70db43aa73cadb189ef73754d3fa0d3"></a>GK_GFX900&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a9cd8e5be875175b2d9624bd8c01e75a4"></a>GK_GFX902&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a5a6d7b2ad4d8aedc73ce73e4a9010227"></a>GK_GFX904&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ad5ec30fbe83c5e6ed4986249a1263af3"></a>GK_GFX906&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a216bf2708fee238d859ce9deb0e9bd00"></a>GK_GFX908&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a4aa806154467822b5f68095ba367eff6"></a>GK_GFX909&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a7b1ba323a145bec14fd8b653f61028fb"></a>GK_GFX90A&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ad2c6cee4e82fc18ecd7ab30b6a3144ee"></a>GK_GFX90C&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a921f003176303086f1dca128129e4542"></a>GK_GFX940&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ad91847f0315557cbaa80e134f41b126b"></a>GK_GFX1010&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af52d637bc791e67bcad28549446ef2f5"></a>GK_GFX1011&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0abcd4e53544524c77b26e75b3324e6e2d"></a>GK_GFX1012&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a1666585da5fa94f8ffc4ef239e35d402"></a>GK_GFX1013&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a0af7c4fa5f04c90c04af24b475146443"></a>GK_GFX1030&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a4890850c6802640e28da0127a4028628"></a>GK_GFX1031&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af839fd11ff6ef14278ce5ab2909ecacc"></a>GK_GFX1032&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a1cf86d1b367f32d4dcce6b1263851727"></a>GK_GFX1033&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ad86d9c309318d0e898c11b962f2689ae"></a>GK_GFX1034&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a72c46554b31a1af487670cb1b482e071"></a>GK_GFX1035&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ae40a66d6dde5d1afbf7c88bea752f8d2"></a>GK_GFX1036&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a95657bf48aa53bd9069caf9a4cf4a85b"></a>GK_GFX1100&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a69eee5a82feaeecf8a11c1537d0be7f9"></a>GK_GFX1101&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a56bc624c035fcd4f0cb0dcc8fa69ac44"></a>GK_GFX1102&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0adb1513c858da01a82dd680c31847fdf8"></a>GK_GFX1103&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a3e6fe622ffae21b57fe5cbe73bf99695"></a>GK_AMDGCN_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0adb2e894a6ca207b35edac4dc21d1ef38"></a>GK_AMDGCN_LAST&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="TargetParser_8h_source.html#l00038">38</a> of file <a class="el" href="TargetParser_8h_source.html">TargetParser.h</a>.</p>

</div>
</div>
<a id="ab7679ce5eab5937b9da9e7702aff8cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7679ce5eab5937b9da9e7702aff8cc5">&#9670;&nbsp;</a></span>OperandType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5">llvm::AMDGPU::OperandType</a> : unsigned</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"></a>OPERAND_REG_IMM_INT32&#160;</td><td class="fielddoc"><p>Operands with register or 32-bit immediate. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"></a>OPERAND_REG_IMM_INT64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"></a>OPERAND_REG_IMM_INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"></a>OPERAND_REG_IMM_FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"></a>OPERAND_REG_IMM_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"></a>OPERAND_REG_IMM_FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b"></a>OPERAND_REG_IMM_FP16_DEFERRED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064"></a>OPERAND_REG_IMM_FP32_DEFERRED&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"></a>OPERAND_REG_IMM_V2FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"></a>OPERAND_REG_IMM_V2INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504"></a>OPERAND_REG_IMM_V2INT32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e"></a>OPERAND_REG_IMM_V2FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"></a>OPERAND_REG_INLINE_C_INT16&#160;</td><td class="fielddoc"><p>Operands with register or inline constant. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"></a>OPERAND_REG_INLINE_C_INT32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"></a>OPERAND_REG_INLINE_C_INT64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"></a>OPERAND_REG_INLINE_C_FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"></a>OPERAND_REG_INLINE_C_FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"></a>OPERAND_REG_INLINE_C_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"></a>OPERAND_REG_INLINE_C_V2INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"></a>OPERAND_REG_INLINE_C_V2FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411"></a>OPERAND_REG_INLINE_C_V2INT32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f"></a>OPERAND_REG_INLINE_C_V2FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"></a>OPERAND_KIMM32&#160;</td><td class="fielddoc"><p>Operand with 32-bit immediate that uses the constant bus. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317"></a>OPERAND_KIMM16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"></a>OPERAND_REG_INLINE_AC_INT16&#160;</td><td class="fielddoc"><p>Operands with an AccVGPR register or inline constant. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"></a>OPERAND_REG_INLINE_AC_INT32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"></a>OPERAND_REG_INLINE_AC_FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"></a>OPERAND_REG_INLINE_AC_FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db"></a>OPERAND_REG_INLINE_AC_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"></a>OPERAND_REG_INLINE_AC_V2INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"></a>OPERAND_REG_INLINE_AC_V2FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a137e14e4737a4c04ea45bc5690f1dd04"></a>OPERAND_REG_INLINE_AC_V2INT32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a10a50643b5828bfe762e6addec52a510"></a>OPERAND_REG_INLINE_AC_V2FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9"></a>OPERAND_REG_IMM_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640"></a>OPERAND_REG_IMM_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928"></a>OPERAND_REG_INLINE_C_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3"></a>OPERAND_REG_INLINE_C_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b"></a>OPERAND_REG_INLINE_AC_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7"></a>OPERAND_REG_INLINE_AC_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"></a>OPERAND_SRC_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"></a>OPERAND_SRC_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d"></a>OPERAND_INPUT_MODS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1"></a>OPERAND_SDWA_VOPC_DST&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIDefines_8h_source.html#l00152">152</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<a id="abe1ffb7444626273ec47b5526acfdeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1ffb7444626273ec47b5526acfdeec">&#9670;&nbsp;</a></span>TargetIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1AMDGPU.html#abe1ffb7444626273ec47b5526acfdeec">llvm::AMDGPU::TargetIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd"></a>TI_CONSTDATA_START&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777"></a>TI_SCRATCH_RSRC_DWORD0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed"></a>TI_SCRATCH_RSRC_DWORD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72"></a>TI_SCRATCH_RSRC_DWORD2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914"></a>TI_SCRATCH_RSRC_DWORD3&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPU_8h_source.html#l00347">347</a> of file <a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a0f626b4e689986865e289d1aba2913e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f626b4e689986865e289d1aba2913e9">&#9670;&nbsp;</a></span>collectFunctionUses()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void llvm::AMDGPU::collectFunctionUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1User.html">User</a> *&#160;</td>
          <td class="paramname"><em>U</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SetVector.html">SetVector</a>&lt; <a class="el" href="classllvm_1_1Instruction.html">Instruction</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InstUsers</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00035">35</a> of file <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html">AMDGPUMemoryUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01823">llvm::append_range()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SetVector_8h_source.html#l00141">llvm::SetVector&lt; T, Vector, Set &gt;::insert()</a>, and <a class="el" href="Value_8h_source.html#l00421">llvm::Value::users()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00055">replaceConstantUsesInFunction()</a>.</p>

</div>
</div>
<a id="a0fa106b93c4ca352414b24967b385e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa106b93c4ca352414b24967b385e27">&#9670;&nbsp;</a></span>convertSMRDOffsetUnits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint64__t.html">uint64_t</a> llvm::AMDGPU::convertSMRDOffsetUnits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>ByteOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert <code>ByteOffset</code> to dwords if the subtarget uses dword SMRD immediate offsets. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02250">2250</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02224">hasSMEMByteOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02246">isDwordAligned()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02276">getSMRDEncodedLiteralOffset32()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02259">getSMRDEncodedOffset()</a>.</p>

</div>
</div>
<a id="ab1d87d1571318f5e34f457d97c6b8375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d87d1571318f5e34f457d97c6b8375">&#9670;&nbsp;</a></span>decodeCustomOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::AMDGPU::decodeCustomOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> *&#160;</td>
          <td class="paramname"><em>Opr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Code</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>IsDefault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01219">1219</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00090">llvm::AMDGPU::Hwreg::Opr</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01284">llvm::AMDGPU::DepCtr::decodeDepCtr()</a>.</p>

</div>
</div>
<a id="ac9ad1c3b2c132bb923532658442fa53d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ad1c3b2c132bb923532658442fa53d">&#9670;&nbsp;</a></span>decodeExpcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::decodeExpcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Waitcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Decoded Expcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01069">1069</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01079">decodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a5fb6ac70a302c2950012a955ef7b1d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb6ac70a302c2950012a955ef7b1d6a">&#9670;&nbsp;</a></span>decodeLgkmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::decodeLgkmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Waitcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Decoded Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01074">1074</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01079">decodeWaitcnt()</a>.</p>

</div>
</div>
<a id="aef5f5f2f99f041ac50a50e80446dd80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5f5f2f99f041ac50a50e80446dd80c">&#9670;&nbsp;</a></span>decodeVmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::decodeVmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Waitcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Decoded Vmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01061">1061</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01079">decodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a5d4a37c23e1caabf8f64de0e64266f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4a37c23e1caabf8f64de0e64266f3a">&#9670;&nbsp;</a></span>decodeWaitcnt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> llvm::AMDGPU::decodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Encoded</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01086">1086</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01069">decodeExpcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01074">decodeLgkmcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01061">decodeVmcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00547">llvm::AMDGPU::Waitcnt::ExpCnt</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00548">llvm::AMDGPU::Waitcnt::LgkmCnt</a>, <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00546">llvm::AMDGPU::Waitcnt::VmCnt</a>.</p>

</div>
</div>
<a id="a0d3e0a75774a86f6c8302eee2dfe1326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3e0a75774a86f6c8302eee2dfe1326">&#9670;&nbsp;</a></span>decodeWaitcnt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::decodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Waitcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Vmcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Expcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>Lgkmcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively. </p>
<p><code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> are decoded as follows: <code>Vmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[3:0] (pre-gfx9) <code>Vmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[15:14,3:0] (gfx9,10) <code>Vmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[15:10] (gfx11+) <code>Expcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[6:4] (pre-gfx11) <code>Expcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[2:0] (gfx11+) <code>Lgkmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[11:8] (pre-gfx10) <code>Lgkmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[13:8] (gfx10) <code>Lgkmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[9:4] (gfx11+) </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01079">1079</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01069">decodeExpcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01074">decodeLgkmcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01061">decodeVmcnt()</a>, and <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01479">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="adba46a37416d34246b94f46426282aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba46a37416d34246b94f46426282aba">&#9670;&nbsp;</a></span>encodeCustomOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::encodeCustomOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> *&#160;</td>
          <td class="paramname"><em>Opr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>InputVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>UsedOprMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01243">1243</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01236">encodeCustomOperandVal()</a>, <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00090">llvm::AMDGPU::Hwreg::Opr</a>, <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00025">OPR_ID_DUPLICATE</a>, <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00023">OPR_ID_UNKNOWN</a>, and <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00024">OPR_ID_UNSUPPORTED</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01290">llvm::AMDGPU::DepCtr::encodeDepCtr()</a>.</p>

</div>
</div>
<a id="a26df53154bc2bf3e7a8dbb970b3d175c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26df53154bc2bf3e7a8dbb970b3d175c">&#9670;&nbsp;</a></span>encodeCustomOperandVal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::encodeCustomOperandVal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>InputVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01236">1236</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00026">OPR_VAL_INVALID</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01243">encodeCustomOperand()</a>.</p>

</div>
</div>
<a id="a7d9da1d38203f7899139c8dedb15d97c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9da1d38203f7899139c8dedb15d97c">&#9670;&nbsp;</a></span>encodeExpcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::encodeExpcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Waitcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Expcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> with encoded <code>Expcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01103">1103</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01115">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="ade75980e3c0b71d253a7381a15d8ed00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade75980e3c0b71d253a7381a15d8ed00">&#9670;&nbsp;</a></span>encodeLgkmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::encodeLgkmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Waitcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Lgkmcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> with encoded <code>Lgkmcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01109">1109</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01115">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="ac95f41127d78da414e20eb091961726c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95f41127d78da414e20eb091961726c">&#9670;&nbsp;</a></span>encodeVmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::encodeVmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Waitcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Vmcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> with encoded <code>Vmcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01094">1094</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01115">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a5f14260fd47f5c55b3d473291b81a302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f14260fd47f5c55b3d473291b81a302">&#9670;&nbsp;</a></span>encodeWaitcnt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::encodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;&#160;</td>
          <td class="paramname"><em>Decoded</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01124">1124</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01115">encodeWaitcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00547">llvm::AMDGPU::Waitcnt::ExpCnt</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00548">llvm::AMDGPU::Waitcnt::LgkmCnt</a>, <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00546">llvm::AMDGPU::Waitcnt::VmCnt</a>.</p>

</div>
</div>
<a id="a538a5f491696e8b8ef0987e3aaedbb37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538a5f491696e8b8ef0987e3aaedbb37">&#9670;&nbsp;</a></span>encodeWaitcnt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::encodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Vmcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Expcnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Lgkmcnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> for given isa <code>Version</code>. </p>
<p><code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> are encoded as follows: <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[2:0] = <code>Expcnt</code> (gfx11+) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[3:0] = <code>Vmcnt</code> (pre-gfx9) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[3:0] = <code>Vmcnt</code>[3:0] (gfx9,10) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[6:4] = <code>Expcnt</code> (pre-gfx11) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[9:4] = <code>Lgkmcnt</code> (gfx11+) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[11:8] = <code>Lgkmcnt</code> (pre-gfx10) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[13:8] = <code>Lgkmcnt</code> (gfx10) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[15:10] = <code>Vmcnt</code> (gfx11+) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[15:14] = <code>Vmcnt</code>[5:4] (gfx9,10)</p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> with encoded <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01115">1115</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01103">encodeExpcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01109">encodeLgkmcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01094">encodeVmcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01049">getWaitcntBitMask()</a>, and <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01124">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a7af9698ef8e2fd0bdcafe8c664c52e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af9698ef8e2fd0bdcafe8c664c52e9e">&#9670;&nbsp;</a></span>fillValidArchListAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::fillValidArchListAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Values</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00182">182</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

</div>
</div>
<a id="a1dacc9c15858a08654e406335cfeb803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dacc9c15858a08654e406335cfeb803">&#9670;&nbsp;</a></span>fillValidArchListR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::fillValidArchListR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Values</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00188">188</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

</div>
</div>
<a id="ae2f67d59bc8c74e70ea6646e3338502d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f67d59bc8c74e70ea6646e3338502d">&#9670;&nbsp;</a></span>findVariablesToLower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; <a class="el" href="classllvm_1_1GlobalVariable.html">GlobalVariable</a> * &gt; llvm::AMDGPU::findVariablesToLower </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Module.html">Module</a> &amp;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00108">108</a> of file <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html">AMDGPUMemoryUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, and <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00064">shouldLowerLDSToStruct()</a>.</p>

</div>
</div>
<a id="a5eb95c1fe12d25bcfe6d3b63f6148605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb95c1fe12d25bcfe6d3b63f6148605">&#9670;&nbsp;</a></span>getAddr64Inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getAddr64Inst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9af58a5d20f2215a00b675f34db92771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9af58a5d20f2215a00b675f34db92771">&#9670;&nbsp;</a></span>getAddrSizeMIMGOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> unsigned llvm::AMDGPU::getAddrSizeMIMGOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td>
          <td class="paramname"><em>BaseOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td>
          <td class="paramname"><em>Dim</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsA16</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsG16Supported</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00219">219</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00311">llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates</a>, <a class="el" href="MathExtras_8h_source.html#l00782">llvm::divideCeil()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00310">llvm::AMDGPU::MIMGBaseOpcodeInfo::G16</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00309">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00312">llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00308">llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00834">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a4f422b014bb0d10d7e6e07d06035a77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f422b014bb0d10d7e6e07d06035a77c">&#9670;&nbsp;</a></span>getAlign()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1Align.html">Align</a> llvm::AMDGPU::getAlign </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DataLayout.html">DataLayout</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalVariable.html">GlobalVariable</a> *&#160;</td>
          <td class="paramname"><em>GV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00030">30</a> of file <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html">AMDGPUMemoryUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="Value_8cpp_source.html#l00915">llvm::Value::getPointerAlignment()</a>, and <a class="el" href="GlobalValue_8h_source.html#l00278">llvm::GlobalValue::getValueType()</a>.</p>

</div>
</div>
<a id="a7fc01172d64d92bf6eab2f48b5a844d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc01172d64d92bf6eab2f48b5a844d0">&#9670;&nbsp;</a></span>getAmdhsaCodeObjectVersion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getAmdhsaCodeObjectVersion </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Code object version. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00153">153</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp.html#a61682f972b77bcfa3c1244dd81e06089">AmdhsaCodeObjectVersion</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00439">allocateHSAUserSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02069">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02031">llvm::SITargetLowering::allocateSpecialInputSGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00510">llvm::AMDGPUSubtarget::getImplicitArgNumBytes()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01819">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="AMDGPUAttributor_8cpp_source.html#l00053">intrinsicToAttrMask()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05297">llvm::AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr()</a>.</p>

</div>
</div>
<a id="abffe571058efed5bc48a2eecaf9eb8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffe571058efed5bc48a2eecaf9eb8df">&#9670;&nbsp;</a></span>getArchAttrAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getArchAttrAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td>
          <td class="paramname"><em>AK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00170">170</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

</div>
</div>
<a id="ae5aa1b472c4fc8f27abc78861ad7e5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5aa1b472c4fc8f27abc78861ad7e5a7">&#9670;&nbsp;</a></span>getArchAttrR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getArchAttrR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td>
          <td class="paramname"><em>AK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00176">176</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

</div>
</div>
<a id="abdda436b916531b2103dbcc64325c1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdda436b916531b2103dbcc64325c1b9">&#9670;&nbsp;</a></span>getArchNameAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::getArchNameAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td>
          <td class="paramname"><em>AK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00140">140</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00066">llvm::AMDGPUTargetStreamer::getArchNameFromElfMach()</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00246">getCanonicalArchName()</a>.</p>

</div>
</div>
<a id="a00f426afe94474a8c7933eaa97f1db71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f426afe94474a8c7933eaa97f1db71">&#9670;&nbsp;</a></span>getArchNameR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::getArchNameR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td>
          <td class="paramname"><em>AK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00146">146</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00066">llvm::AMDGPUTargetStreamer::getArchNameFromElfMach()</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00246">getCanonicalArchName()</a>.</p>

</div>
</div>
<a id="a5965cc6ae8985160e076a4391a4e1181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5965cc6ae8985160e076a4391a4e1181">&#9670;&nbsp;</a></span>getAtomicNoRetOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getAtomicNoRetOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18181fdfe7f00ce255e61dda5d4dd0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18181fdfe7f00ce255e61dda5d4dd0af">&#9670;&nbsp;</a></span>getBaseWithConstantOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, unsigned &gt; llvm::AMDGPU::getBaseWithConstantOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns base register and constant offset. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00019">19</a> of file <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html">AMDGPUGlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00459">llvm::getDefIgnoringCopies()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00588">llvm::MIPatternMatch::m_Copy()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00428">llvm::MIPatternMatch::m_GPtrAdd()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00090">llvm::MIPatternMatch::m_ICst()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00352">llvm::MIPatternMatch::m_MInstr()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02657">computeIndirectRegIndex()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01247">setBufferOffsets()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04249">llvm::AMDGPULegalizerInfo::splitBufferOffsets()</a>.</p>

</div>
</div>
<a id="a08b135e0f9484354a83410d97d698b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b135e0f9484354a83410d97d698b22">&#9670;&nbsp;</a></span>getBasicFromSDWAOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getBasicFromSDWAOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a32f1c4783795ef5202498f5d21283564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32f1c4783795ef5202498f5d21283564">&#9670;&nbsp;</a></span>getCanBeVOPD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CanBeVOPD.html">CanBeVOPD</a> llvm::AMDGPU::getCanBeVOPD </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00417">417</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNVOPDUtils_8cpp_source.html#l00146">shouldScheduleVOPDAdjacent()</a>.</p>

</div>
</div>
<a id="a17915129a615a5983b9925d0cbbf7503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17915129a615a5983b9925d0cbbf7503">&#9670;&nbsp;</a></span>getCanonicalArchName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::getCanonicalArchName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>T</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Arch</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00246">246</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00140">getArchNameAMDGCN()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00146">getArchNameR600()</a>, <a class="el" href="TargetParser_8h_source.html#l00040">GK_NONE</a>, <a class="el" href="TargetParser_8cpp_source.html#l00152">parseArchAMDGCN()</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00161">parseArchR600()</a>.</p>

</div>
</div>
<a id="ac4c95246ad0278e01cc6e03560005f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c95246ad0278e01cc6e03560005f0b">&#9670;&nbsp;</a></span>getCommuteOrig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getCommuteOrig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01045">llvm::SIInstrInfo::commuteOpcode()</a>.</p>

</div>
</div>
<a id="a96286d8f7d90ece30046d826bbb71422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96286d8f7d90ece30046d826bbb71422">&#9670;&nbsp;</a></span>getCommuteRev()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getCommuteRev </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01045">llvm::SIInstrInfo::commuteOpcode()</a>.</p>

</div>
</div>
<a id="adf4bf704a730b8d3f9ce8497eddf5aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4bf704a730b8d3f9ce8497eddf5aee">&#9670;&nbsp;</a></span>getDefaultAmdhsaKernelDescriptor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00943">943</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00042">AMDHSA_BITS_SET</a>, <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00178">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1</a>, <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00179">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2</a>, <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00177">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc3</a>, <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00063">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00109">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00193">getIsaVersion()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01818">isGFX90A()</a>, <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00180">llvm::amdhsa::kernel_descriptor_t::kernel_code_properties</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, and <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

</div>
</div>
<a id="aac0ac2247bcb96cc09003f9ad3209fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0ac2247bcb96cc09003f9ad3209fe9">&#9670;&nbsp;</a></span>getDefaultCustomOperandEncoding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned llvm::AMDGPU::getDefaultCustomOperandEncoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> *&#160;</td>
          <td class="paramname"><em>Opr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01188">1188</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00090">llvm::AMDGPU::Hwreg::Opr</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01271">llvm::AMDGPU::DepCtr::getDefaultDepCtrEncoding()</a>.</p>

</div>
</div>
<a id="a2888339a06c839e6231a8391d379cc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2888339a06c839e6231a8391d379cc69">&#9670;&nbsp;</a></span>getDPPOp32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getDPPOp32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa98382e49aca921e295d8f8f80c61f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa98382e49aca921e295d8f8f80c61f6f">&#9670;&nbsp;</a></span>getDPPOp64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getDPPOp64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa214c98bde27112b9cec6bc4e1dba715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa214c98bde27112b9cec6bc4e1dba715">&#9670;&nbsp;</a></span>getExpcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getExpcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Expcnt bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01041">1041</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01479">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="ae86326b2bc0ff967b391246b7c63b46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86326b2bc0ff967b391246b7c63b46f">&#9670;&nbsp;</a></span>getFlatScratchInstSSfromSV()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getFlatScratchInstSSfromSV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>SS (SADDR) form of a FLAT Scratch instruction given an <code>Opcode</code> of an SV (VADDR) form. </dd></dl>

</div>
</div>
<a id="a328299d8f8d9100f6eaadc2bbf13ba43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328299d8f8d9100f6eaadc2bbf13ba43">&#9670;&nbsp;</a></span>getFlatScratchInstSTfromSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getFlatScratchInstSTfromSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>ST form with only immediate offset of a FLAT Scratch instruction given an <code>Opcode</code> of an SS (SADDR) form. </dd></dl>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01232">getFlatScratchSpillOpcode()</a>.</p>

</div>
</div>
<a id="a2c49a690cf18ca46eda313ffdfe93ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c49a690cf18ca46eda313ffdfe93ac5">&#9670;&nbsp;</a></span>getFlatScratchInstSVfromSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getFlatScratchInstSVfromSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>SV (VADDR) form of a FLAT Scratch instruction given an <code>Opcode</code> of an SS (SADDR) form. </dd></dl>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01232">getFlatScratchSpillOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l05329">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>.</p>

</div>
</div>
<a id="a5c4e292db193538fa8ef82438d1ca2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c4e292db193538fa8ef82438d1ca2e2">&#9670;&nbsp;</a></span>getFlatScratchInstSVfromSVS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getFlatScratchInstSVfromSVS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>SV (VADDR) form of a FLAT Scratch instruction given an <code>Opcode</code> of an SVS (SADDR + VADDR) form. </dd></dl>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">llvm::SIRegisterInfo::eliminateFrameIndex()</a>.</p>

</div>
</div>
<a id="a9e1105627cdd5b4ab11d4dac7edb21cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1105627cdd5b4ab11d4dac7edb21cf">&#9670;&nbsp;</a></span>getGcnBufferFormatInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> * llvm::AMDGPU::getGcnBufferFormatInfo </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>BitsPerComp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>NumComponents</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>NumFormat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02391">2391</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01774">isGFX10()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01786">isGFX11Plus()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00831">getBufferFormatWithCompCount()</a>.</p>

</div>
</div>
<a id="a72b9d3b50e2acbf79ffb62d073be6421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b9d3b50e2acbf79ffb62d073be6421">&#9670;&nbsp;</a></span>getGcnBufferFormatInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> * llvm::AMDGPU::getGcnBufferFormatInfo </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>Format</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02404">2404</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01774">isGFX10()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01786">isGFX11Plus()</a>.</p>

</div>
</div>
<a id="a0a35ade96e14e74ae51d74559eeb2e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a35ade96e14e74ae51d74559eeb2e5d">&#9670;&nbsp;</a></span>getGlobalSaddrOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getGlobalSaddrOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>SADDR form of a FLAT Global instruction given an <code>Opcode</code> of a VADDR form. </dd></dl>

</div>
</div>
<a id="a42e6f807e1852ff50f30ed48bce3abea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e6f807e1852ff50f30ed48bce3abea">&#9670;&nbsp;</a></span>getGlobalVaddrOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getGlobalVaddrOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>VADDR form of a FLAT Global instruction given an <code>Opcode</code> of a SADDR form. </dd></dl>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05329">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>.</p>

</div>
</div>
<a id="a66b1de9355d54bba23d93f272e968829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66b1de9355d54bba23d93f272e968829">&#9670;&nbsp;</a></span>getHasColorExport()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::getHasColorExport </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01653">1653</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00210">llvm::CallingConv::AMDGPU_PS</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00995">getIntegerAttribute()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILateBranchLowering_8cpp_source.html#l00068">generateEndPgm()</a>.</p>

</div>
</div>
<a id="a6ed491c31aa1929e6c3151b7ac201f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ed491c31aa1929e6c3151b7ac201f9a">&#9670;&nbsp;</a></span>getHasDepthExport()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::getHasDepthExport </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01660">1660</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00995">getIntegerAttribute()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILateBranchLowering_8cpp_source.html#l00068">generateEndPgm()</a>.</p>

</div>
</div>
<a id="acb57af15d8422308aad0c0b6072fea1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb57af15d8422308aad0c0b6072fea1a">&#9670;&nbsp;</a></span>getHostcallImplicitArgPosition()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getHostcallImplicitArgPosition </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The offset of the hostcall pointer argument from implicitarg_ptr </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00174">174</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp.html#a61682f972b77bcfa3c1244dd81e06089">AmdhsaCodeObjectVersion</a>, <a class="el" href="SIDefines_8h_source.html#l00899">llvm::AMDGPU::ImplicitArg::HOSTCALL_PTR_OFFSET</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="afb16d1fe5a60fe67b48b1454352c9f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb16d1fe5a60fe67b48b1454352c9f74">&#9670;&nbsp;</a></span>getHsaAbiVersion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; uint8_t &gt; llvm::AMDGPU::getHsaAbiVersion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>HSA OS ABI Version identification. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00105">105</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00207">llvm::Triple::AMDHSA</a>, <a class="el" href="AMDGPUBaseInfo_8cpp.html#a61682f972b77bcfa3c1244dd81e06089">AmdhsaCodeObjectVersion</a>, <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00374">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2</a>, <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00375">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3</a>, <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00376">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V4</a>, <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00377">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V5</a>, <a class="el" href="Triple_8h_source.html#l00354">llvm::Triple::getOS()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00108">llvm::MCSubtargetInfo::getTargetTriple()</a>, <a class="el" href="None_8h_source.html#l00024">llvm::None</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmBackend_8cpp_source.html#l00261">llvm::createAMDGPUAsmBackend()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00320">llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00124">isHsaAbiVersion2()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00130">isHsaAbiVersion3()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00136">isHsaAbiVersion4()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00142">isHsaAbiVersion5()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05267">llvm::AMDGPULegalizerInfo::legalizeTrapIntrinsic()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00543">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::toString()</a>.</p>

</div>
</div>
<a id="af7672ecd68ad0182beb360a4453b51ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7672ecd68ad0182beb360a4453b51ba">&#9670;&nbsp;</a></span>getIfAddr64Inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getIfAddr64Inst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>Opcode</code> is an Addr64 opcode. </p>
<dl class="section return"><dt>Returns</dt><dd><code>Opcode</code> if it is an Addr64 opcode, otherwise -1. </dd></dl>

</div>
</div>
<a id="ab3691c7772c5047c41a4a47d5fd61cb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3691c7772c5047c41a4a47d5fd61cb6">&#9670;&nbsp;</a></span>getImageDimIntrinsicByBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a>* llvm::AMDGPU::getImageDimIntrinsicByBaseOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Dim</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUInstCombineIntrinsic_8cpp_source.html#l00152">simplifyAMDGCNImageIntrinsic()</a>.</p>

</div>
</div>
<a id="a3f263a048bfe2f3f16b9bd70a01031f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f263a048bfe2f3f16b9bd70a01031f6">&#9670;&nbsp;</a></span>getImageDimIntrinsicInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a>* llvm::AMDGPU::getImageDimIntrinsicInfo </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Intr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00947">llvm::SITargetLowering::getTgtMemIntrinsic()</a>, <a class="el" href="AMDGPUInstCombineIntrinsic_8cpp_source.html#l00351">llvm::GCNTTIImpl::instCombineIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03432">llvm::AMDGPUInstructionSelector::select()</a>.</p>

</div>
</div>
<a id="a7b581c7318ec95ec6176a880d45a6f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b581c7318ec95ec6176a880d45a6f62">&#9670;&nbsp;</a></span>getInitialPSInputAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getInitialPSInputAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01649">1649</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00995">getIntegerAttribute()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00032">llvm::SIMachineFunctionInfo::SIMachineFunctionInfo()</a>.</p>

</div>
</div>
<a id="a34bedf6819d66a1319b6509e6a0f14a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34bedf6819d66a1319b6509e6a0f14a1">&#9670;&nbsp;</a></span>getIntegerAttribute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getIntegerAttribute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Default</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Integer value requested using <code>F's</code> <code>Name</code> attribute.</dd>
<dd>
<code>Default</code> if attribute is not present.</dd>
<dd>
<code>Default</code> and emits error if requested value cannot be converted to integer. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00995">995</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLVMContext_8cpp_source.html#l00266">llvm::LLVMContext::emitError()</a>, and <a class="el" href="MD5_8cpp_source.html#l00055">F</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00676">llvm::GCNSubtarget::getBaseMaxNumSGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00758">llvm::GCNSubtarget::getBaseMaxNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01653">getHasColorExport()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01660">getHasDepthExport()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00510">llvm::AMDGPUSubtarget::getImplicitArgNumBytes()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01649">getInitialPSInputAddr()</a>, and <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00104">llvm::AMDGPUTTIImpl::getUnrollingPreferences()</a>.</p>

</div>
</div>
<a id="a272fc2c1f64096529cd75dbf22890148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272fc2c1f64096529cd75dbf22890148">&#9670;&nbsp;</a></span>getIntegerPairAttribute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt; llvm::AMDGPU::getIntegerPairAttribute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;&#160;</td>
          <td class="paramname"><em>F</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Default</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>OnlyFirstRequired</em> = <code><a class="el" href="VectorCombine_8cpp.html#a5a5a8a9d8745dc5abc3da0fe95f1ead4">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A pair of integer values requested using <code>F's</code> <code>Name</code> attribute in "first[,second]" format ("second" is optional unless <code>OnlyFirstRequired</code> is false).</dd>
<dd>
<code>Default</code> if attribute is not present.</dd>
<dd>
<code>Default</code> and emits error if one of the requested values cannot be converted to integer, or <code>OnlyFirstRequired</code> is false and "second" value is not present. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01010">1010</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LLVMContext_8cpp_source.html#l00266">llvm::LLVMContext::emitError()</a>, and <a class="el" href="MD5_8cpp_source.html#l00055">F</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00372">llvm::AMDGPUSubtarget::getFlatWorkGroupSizes()</a>, and <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00395">llvm::AMDGPUSubtarget::getWavesPerEU()</a>.</p>

</div>
</div>
<a id="a4c450943f424116a9b6b9a3db451af6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c450943f424116a9b6b9a3db451af6c">&#9670;&nbsp;</a></span>getIsaVersion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">AMDGPU::IsaVersion</a> llvm::AMDGPU::getIsaVersion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>GPU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00193">193</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00091">GK_GFX1010</a>, <a class="el" href="TargetParser_8h_source.html#l00092">GK_GFX1011</a>, <a class="el" href="TargetParser_8h_source.html#l00093">GK_GFX1012</a>, <a class="el" href="TargetParser_8h_source.html#l00094">GK_GFX1013</a>, <a class="el" href="TargetParser_8h_source.html#l00095">GK_GFX1030</a>, <a class="el" href="TargetParser_8h_source.html#l00096">GK_GFX1031</a>, <a class="el" href="TargetParser_8h_source.html#l00097">GK_GFX1032</a>, <a class="el" href="TargetParser_8h_source.html#l00098">GK_GFX1033</a>, <a class="el" href="TargetParser_8h_source.html#l00099">GK_GFX1034</a>, <a class="el" href="TargetParser_8h_source.html#l00100">GK_GFX1035</a>, <a class="el" href="TargetParser_8h_source.html#l00101">GK_GFX1036</a>, <a class="el" href="TargetParser_8h_source.html#l00103">GK_GFX1100</a>, <a class="el" href="TargetParser_8h_source.html#l00104">GK_GFX1101</a>, <a class="el" href="TargetParser_8h_source.html#l00105">GK_GFX1102</a>, <a class="el" href="TargetParser_8h_source.html#l00106">GK_GFX1103</a>, <a class="el" href="TargetParser_8h_source.html#l00064">GK_GFX600</a>, <a class="el" href="TargetParser_8h_source.html#l00065">GK_GFX601</a>, <a class="el" href="TargetParser_8h_source.html#l00066">GK_GFX602</a>, <a class="el" href="TargetParser_8h_source.html#l00068">GK_GFX700</a>, <a class="el" href="TargetParser_8h_source.html#l00069">GK_GFX701</a>, <a class="el" href="TargetParser_8h_source.html#l00070">GK_GFX702</a>, <a class="el" href="TargetParser_8h_source.html#l00071">GK_GFX703</a>, <a class="el" href="TargetParser_8h_source.html#l00072">GK_GFX704</a>, <a class="el" href="TargetParser_8h_source.html#l00073">GK_GFX705</a>, <a class="el" href="TargetParser_8h_source.html#l00075">GK_GFX801</a>, <a class="el" href="TargetParser_8h_source.html#l00076">GK_GFX802</a>, <a class="el" href="TargetParser_8h_source.html#l00077">GK_GFX803</a>, <a class="el" href="TargetParser_8h_source.html#l00078">GK_GFX805</a>, <a class="el" href="TargetParser_8h_source.html#l00079">GK_GFX810</a>, <a class="el" href="TargetParser_8h_source.html#l00081">GK_GFX900</a>, <a class="el" href="TargetParser_8h_source.html#l00082">GK_GFX902</a>, <a class="el" href="TargetParser_8h_source.html#l00083">GK_GFX904</a>, <a class="el" href="TargetParser_8h_source.html#l00084">GK_GFX906</a>, <a class="el" href="TargetParser_8h_source.html#l00085">GK_GFX908</a>, <a class="el" href="TargetParser_8h_source.html#l00086">GK_GFX909</a>, <a class="el" href="TargetParser_8h_source.html#l00087">GK_GFX90A</a>, <a class="el" href="TargetParser_8h_source.html#l00088">GK_GFX90C</a>, <a class="el" href="TargetParser_8h_source.html#l00089">GK_GFX940</a>, <a class="el" href="TargetParser_8h_source.html#l00040">GK_NONE</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00152">parseArchAMDGCN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00320">llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00744">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00943">getDefaultAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00773">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00756">llvm::AMDGPU::IsaInfo::getMinNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00790">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00724">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00737">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00907">initDefaultAMDKernelCodeT()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01479">llvm::AMDGPUInstPrinter::printWaitFlag()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00543">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::toString()</a>.</p>

</div>
</div>
<a id="a906595c44094cbae6a0cca1b1a8b1304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906595c44094cbae6a0cca1b1a8b1304">&#9670;&nbsp;</a></span>getLgkmcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getLgkmcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Lgkmcnt bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01045">1045</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01479">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="ae0ff550663df186d7412ff2860d337e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ff550663df186d7412ff2860d337e0">&#9670;&nbsp;</a></span>getMAIIsDGEMM()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getMAIIsDGEMM </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if MAI operation is a double precision GEMM. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00407">407</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00118">isDGEMM()</a>.</p>

</div>
</div>
<a id="a571ab690de666287c96ccb65d6e1b9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a571ab690de666287c96ccb65d6e1b9c9">&#9670;&nbsp;</a></span>getMAIIsGFX940XDL()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getMAIIsGFX940XDL </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00412">412</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00122">isXDL()</a>.</p>

</div>
</div>
<a id="aeb7e711869d94366080bcf9e7b8b1382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7e711869d94366080bcf9e7b8b1382">&#9670;&nbsp;</a></span>getMaskedMIMGOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMaskedMIMGOp </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NewChannels</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00211">211</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00402">llvm::AMDGPU::MIMGInfo::BaseOpcode</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a2fa58f3e19c6038d01bd699308237c14">getMIMGInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00403">llvm::AMDGPU::MIMGInfo::MIMGEncoding</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00401">llvm::AMDGPU::MIMGInfo::Opcode</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00405">llvm::AMDGPU::MIMGInfo::VAddrDwords</a>.</p>

</div>
</div>
<a id="ad079e8a6a0505ccce0ad2463d95aff73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad079e8a6a0505ccce0ad2463d95aff73">&#9670;&nbsp;</a></span>getMCOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMCOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Gen</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00443">443</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07911">llvm::SIInstrInfo::pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a id="ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">&#9670;&nbsp;</a></span>getMCReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getMCReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01909">1909</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00345">llvm::Triple::getArch()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00108">llvm::MCSubtargetInfo::getTargetTriple()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01852">MAP_REG2REG</a>, and <a class="el" href="Triple_8h_source.html#l00073">llvm::Triple::r600</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01058">llvm::AMDGPUDisassembler::createRegOperand()</a>, and <a class="el" href="AMDGPUMCInstLower_8cpp_source.html#l00065">AMDGPUMCInstLower::lowerOperand()</a>.</p>

</div>
</div>
<a id="a5ff7467be99b93194854ce84b534f711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff7467be99b93194854ce84b534f711">&#9670;&nbsp;</a></span>getMFMAEarlyClobberOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMFMAEarlyClobberOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>earlyclobber version of a MAC MFMA is exists. </dd></dl>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03246">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07911">llvm::SIInstrInfo::pseudoToMCOpcode()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00178">updateOperand()</a>.</p>

</div>
</div>
<a id="ab718fe311abe3ac53a324275a6205582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab718fe311abe3ac53a324275a6205582">&#9670;&nbsp;</a></span>getMIMGBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> * llvm::AMDGPU::getMIMGBaseOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00206">206</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a8adcca4377f5dfb320d2f81a84a9998e">getMIMGBaseOpcodeInfo()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a2fa58f3e19c6038d01bd699308237c14">getMIMGInfo()</a>, and <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a8adcca4377f5dfb320d2f81a84a9998e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8adcca4377f5dfb320d2f81a84a9998e">&#9670;&nbsp;</a></span>getMIMGBaseOpcodeInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a>* llvm::AMDGPU::getMIMGBaseOpcodeInfo </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseOpcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00834">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00206">getMIMGBaseOpcode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00947">llvm::SITargetLowering::getTgtMemIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04861">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPUInstCombineIntrinsic_8cpp_source.html#l00152">simplifyAMDGCNImageIntrinsic()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a189dc8ec1094594ef975c7734391ab86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a189dc8ec1094594ef975c7734391ab86">&#9670;&nbsp;</a></span>getMIMGBiasMappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBiasMappingInfo.html">MIMGBiasMappingInfo</a>* llvm::AMDGPU::getMIMGBiasMappingInfo </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Bias</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUInstCombineIntrinsic_8cpp_source.html#l00152">simplifyAMDGCNImageIntrinsic()</a>.</p>

</div>
</div>
<a id="a82fe7f9c3e663fc434cf9074f39e664e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82fe7f9c3e663fc434cf9074f39e664e">&#9670;&nbsp;</a></span>getMIMGDimInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a>* llvm::AMDGPU::getMIMGDimInfo </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DimEnum</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3996f363d101dd0deb2adf66c1702b8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3996f363d101dd0deb2adf66c1702b8f">&#9670;&nbsp;</a></span>getMIMGDimInfoByAsmSuffix()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a>* llvm::AMDGPU::getMIMGDimInfoByAsmSuffix </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>AsmSuffix</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7813b0527d58492d1dcaab3d457a0c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7813b0527d58492d1dcaab3d457a0c81">&#9670;&nbsp;</a></span>getMIMGDimInfoByEncoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a>* llvm::AMDGPU::getMIMGDimInfoByEncoding </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>DimEnc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00834">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="af8a39909a9038a104505e9fc8a6731de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a39909a9038a104505e9fc8a6731de">&#9670;&nbsp;</a></span>getMIMGG16MappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a>* llvm::AMDGPU::getMIMGG16MappingInfo </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>G</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fa58f3e19c6038d01bd699308237c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa58f3e19c6038d01bd699308237c14">&#9670;&nbsp;</a></span>getMIMGInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a>* llvm::AMDGPU::getMIMGInfo </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00834">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00211">getMaskedMIMGOp()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00206">getMIMGBaseOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a82dbfa9399198bd3f452694d39aff2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82dbfa9399198bd3f452694d39aff2f5">&#9670;&nbsp;</a></span>getMIMGLZMappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a>* llvm::AMDGPU::getMIMGLZMappingInfo </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>L</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUInstCombineIntrinsic_8cpp_source.html#l00152">simplifyAMDGCNImageIntrinsic()</a>.</p>

</div>
</div>
<a id="a3d771c9a80e1f447cd91ed125683c36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d771c9a80e1f447cd91ed125683c36a">&#9670;&nbsp;</a></span>getMIMGMIPMappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a>* llvm::AMDGPU::getMIMGMIPMappingInfo </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>MIP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUInstCombineIntrinsic_8cpp_source.html#l00152">simplifyAMDGCNImageIntrinsic()</a>.</p>

</div>
</div>
<a id="ad0c2bc34efb03126b1bf811df448d185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c2bc34efb03126b1bf811df448d185">&#9670;&nbsp;</a></span>getMIMGOffsetMappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGOffsetMappingInfo.html">MIMGOffsetMappingInfo</a>* llvm::AMDGPU::getMIMGOffsetMappingInfo </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUInstCombineIntrinsic_8cpp_source.html#l00152">simplifyAMDGCNImageIntrinsic()</a>.</p>

</div>
</div>
<a id="a176f799037e98f7743008924c4b72266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176f799037e98f7743008924c4b72266">&#9670;&nbsp;</a></span>getMIMGOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMIMGOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>MIMGEncoding</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>VDataDwords</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>VAddrDwords</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00199">199</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00834">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05385">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic()</a>.</p>

</div>
</div>
<a id="a688f3c46ebc34c00ea80c22c15a0b0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a688f3c46ebc34c00ea80c22c15a0b0c1">&#9670;&nbsp;</a></span>getMTBUFBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMTBUFBaseOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00318">318</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a23d9368d9915a85d5b54f9e0eda046dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d9368d9915a85d5b54f9e0eda046dd">&#9670;&nbsp;</a></span>getMTBUFElements()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMTBUFElements </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00328">328</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a4d33ed416833f75e97045b3ce8380132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d33ed416833f75e97045b3ce8380132">&#9670;&nbsp;</a></span>getMTBUFHasSoffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getMTBUFHasSoffset </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00343">343</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a181d2e596332f4062206a62830426b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181d2e596332f4062206a62830426b86">&#9670;&nbsp;</a></span>getMTBUFHasSrsrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getMTBUFHasSrsrc </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00338">338</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="aee6b630ac15f65f731a072177d51207c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6b630ac15f65f731a072177d51207c">&#9670;&nbsp;</a></span>getMTBUFHasVAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getMTBUFHasVAddr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00333">333</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a9c26c5e0b091dffd780ac854e30a2d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c26c5e0b091dffd780ac854e30a2d40">&#9670;&nbsp;</a></span>getMTBUFOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMTBUFOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Elements</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00323">323</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a5f0dcf0fee31f552637de794eef6696e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0dcf0fee31f552637de794eef6696e">&#9670;&nbsp;</a></span>getMUBUFBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMUBUFBaseOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00348">348</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="af8ef23452a5c4ddf85e45cc9884ea3f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ef23452a5c4ddf85e45cc9884ea3f4">&#9670;&nbsp;</a></span>getMUBUFElements()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMUBUFElements </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00358">358</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="aa303bfa4cd838f547ba84ab62cd93c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa303bfa4cd838f547ba84ab62cd93c95">&#9670;&nbsp;</a></span>getMUBUFHasSoffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getMUBUFHasSoffset </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00373">373</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="afd9dbd4307d57a7043f5412176674de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9dbd4307d57a7043f5412176674de4">&#9670;&nbsp;</a></span>getMUBUFHasSrsrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getMUBUFHasSrsrc </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00368">368</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a723087d5f4635793f28b71ee6cdafecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723087d5f4635793f28b71ee6cdafecd">&#9670;&nbsp;</a></span>getMUBUFHasVAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getMUBUFHasVAddr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00363">363</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="ad6c6b1894340016cee9e4b730ade8af6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c6b1894340016cee9e4b730ade8af6">&#9670;&nbsp;</a></span>getMUBUFIsBufferInv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getMUBUFIsBufferInv </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00378">378</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a55c87ec01cfedf7c509d68763d1e0ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c87ec01cfedf7c509d68763d1e0ac3">&#9670;&nbsp;</a></span>getMUBUFOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getMUBUFOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>BaseOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Elements</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00353">353</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a5982c68ef00afc3da5f619984304a1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5982c68ef00afc3da5f619984304a1f7">&#9670;&nbsp;</a></span>getMultigridSyncArgImplicitArgPosition()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getMultigridSyncArgImplicitArgPosition </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The offset of the multigrid_sync_arg argument from implicitarg_ptr </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00157">157</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp.html#a61682f972b77bcfa3c1244dd81e06089">AmdhsaCodeObjectVersion</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="SIDefines_8h_source.html#l00900">llvm::AMDGPU::ImplicitArg::MULTIGRID_SYNC_ARG_OFFSET</a>.</p>

</div>
</div>
<a id="a27efe1286cc31f5fc95355af30b0356c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27efe1286cc31f5fc95355af30b0356c">&#9670;&nbsp;</a></span>getNamedOperandIdx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int16_t llvm::AMDGPU::getNamedOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>NamedIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l11860">llvm::SITargetLowering::AddIMGInit()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00175">llvm::SIInstrInfo::areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03852">llvm::SIInstrInfo::buildShrunkInst()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00762">collectVOPModifiers()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02283">llvm::SIInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00791">llvm::AMDGPUDisassembler::convertDPP8Inst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00834">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00732">llvm::AMDGPUDisassembler::convertSDWAInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03246">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00819">llvm::AMDGPUDisassembler::convertVOP3DPPInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00972">llvm::AMDGPUDisassembler::convertVOP3PDPPInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01002">llvm::AMDGPUDisassembler::convertVOPCDPPInst()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l08032">cvtVOP3DstOpSelOnly()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00311">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01568">llvm::AMDGPUDisassembler::decodeVOPDDstYOp()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08461">llvm::SIInstrInfo::enforceOperandRCAlignment()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00997">llvm::R600InstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02341">llvm::SIInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02901">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00151">frameIndexMayFold()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01232">getFlatScratchSpillOpcode()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00778">llvm::SIRegisterInfo::getFrameIndexInstrOffset()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00424">llvm::AMDGPUDisassembler::getInstruction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07463">llvm::SIInstrInfo::getInstSizeInBytes()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00297">llvm::SIInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01033">llvm::SIInstrInfo::getNamedImmOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07333">llvm::SIInstrInfo::getNamedOperand()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01358">llvm::R600InstrInfo::getOperandIdx()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04802">llvm::SIInstrInfo::getRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00770">llvm::SIRegisterInfo::getScratchInstrOffset()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03764">llvm::SIInstrInfo::hasModifiers()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00066">insertNamedMCOperand()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l04294">IsAGPROperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07754">llvm::SIInstrInfo::isBufferSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03722">llvm::SIInstrInfo::isImmOperandLegal()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04976">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00137">isSendMsgTraceDataOrGDS()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00414">isValidDPP8()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05070">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05182">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="AMDGPUMCInstLower_8cpp_source.html#l00116">AMDGPUMCInstLower::lower()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05329">llvm::SIInstrInfo::moveFlatAddrToVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00086">nodesHaveSameOperandValue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l01105">llvm::SIFrameLowering::processFunctionBeforeFrameFinalized()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02895">llvm::SIInstrInfo::removeModOperands()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01055">tryConstantFoldOp()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00178">updateOperand()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="aa82d48493b4f356d9472ec4db9637954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82d48493b4f356d9472ec4db9637954">&#9670;&nbsp;</a></span>getNumFlatOffsetBits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getNumFlatOffsetBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Signed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>For FLAT segment the offset must be positive; MSB is ignored and forced to zero. </p>
<dl class="section return"><dt>Returns</dt><dd>The number of bits available for the offset field in flat instructions. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02285">2285</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01774">isGFX10()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04710">Signed</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07797">llvm::SIInstrInfo::isLegalFLATOffset()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07824">llvm::SIInstrInfo::splitFlatOffset()</a>.</p>

</div>
</div>
<a id="adaba9e2411db319b71f55d54ad0276c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaba9e2411db319b71f55d54ad0276c2">&#9670;&nbsp;</a></span>getOperandSize() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> unsigned llvm::AMDGPU::getOperandSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00930">930</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00885">getOperandSize()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00208">llvm::MCInstrDesc::OpInfo</a>.</p>

</div>
</div>
<a id="adddee5b33e7c032620042dfdb9fa1634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adddee5b33e7c032620042dfdb9fa1634">&#9670;&nbsp;</a></span>getOperandSize() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> unsigned llvm::AMDGPU::getOperandSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>OpInfo</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00885">885</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="SIDefines_8h_source.html#l00181">OPERAND_KIMM16</a>, <a class="el" href="SIDefines_8h_source.html#l00180">OPERAND_KIMM32</a>, <a class="el" href="SIDefines_8h_source.html#l00159">OPERAND_REG_IMM_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00160">OPERAND_REG_IMM_FP16_DEFERRED</a>, <a class="el" href="SIDefines_8h_source.html#l00157">OPERAND_REG_IMM_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00161">OPERAND_REG_IMM_FP32_DEFERRED</a>, <a class="el" href="SIDefines_8h_source.html#l00158">OPERAND_REG_IMM_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00156">OPERAND_REG_IMM_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00154">OPERAND_REG_IMM_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00155">OPERAND_REG_IMM_INT64</a>, <a class="el" href="SIDefines_8h_source.html#l00162">OPERAND_REG_IMM_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00165">OPERAND_REG_IMM_V2FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00163">OPERAND_REG_IMM_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00164">OPERAND_REG_IMM_V2INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00186">OPERAND_REG_INLINE_AC_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00187">OPERAND_REG_INLINE_AC_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00188">OPERAND_REG_INLINE_AC_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00184">OPERAND_REG_INLINE_AC_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00185">OPERAND_REG_INLINE_AC_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00190">OPERAND_REG_INLINE_AC_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00189">OPERAND_REG_INLINE_AC_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00171">OPERAND_REG_INLINE_C_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00172">OPERAND_REG_INLINE_C_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00173">OPERAND_REG_INLINE_C_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00168">OPERAND_REG_INLINE_C_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00169">OPERAND_REG_INLINE_C_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00170">OPERAND_REG_INLINE_C_INT64</a>, <a class="el" href="SIDefines_8h_source.html#l00175">OPERAND_REG_INLINE_C_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00177">OPERAND_REG_INLINE_C_V2FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00174">OPERAND_REG_INLINE_C_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00176">OPERAND_REG_INLINE_C_V2INT32</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00096">llvm::MCOperandInfo::OperandType</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00930">getOperandSize()</a>.</p>

</div>
</div>
<a id="a3aac2a45b18bd42581cd5ba44e396780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aac2a45b18bd42581cd5ba44e396780">&#9670;&nbsp;</a></span>getOprIdx() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getOprIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt;&#160;</td>
          <td class="paramname"><em>OpInfo</em>[], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>OpInfoSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classT.html">T</a>&#160;</td>
          <td class="paramname"><em>Context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01162">1162</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, and <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::Test</a>.</p>

</div>
</div>
<a id="a575e8417b0b31e129302c11862e8dca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a575e8417b0b31e129302c11862e8dca0">&#9670;&nbsp;</a></span>getOprIdx() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getOprIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt;&#160;</td>
          <td class="paramname"><em>OpInfo</em>[], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>OpInfoSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classT.html">T</a>&#160;</td>
          <td class="paramname"><em>Context</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>QuickCheck</em> = <code><a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01169">1169</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00030">llvm::AMDGPU::CustomOperand&lt; T &gt;::Encoding</a>, and <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::Test</a>.</p>

</div>
</div>
<a id="a37715971347f92598985f9671f13640d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37715971347f92598985f9671f13640d">&#9670;&nbsp;</a></span>getOprIdx() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getOprIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="RegionPrinter_8cpp.html#aa37fbbce2360106772fd97ed06455d55">std::function</a>&lt; bool(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt; &amp;)&gt;&#160;</td>
          <td class="paramname"><em>Test</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt;&#160;</td>
          <td class="paramname"><em>OpInfo</em>[], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>OpInfoSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classT.html">T</a>&#160;</td>
          <td class="paramname"><em>Context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01147">1147</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00069">llvm::ARM::InvalidIdx</a>, <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00023">OPR_ID_UNKNOWN</a>, <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00024">OPR_ID_UNSUPPORTED</a>, and <a class="el" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea0cbc6611f5540bd0809a388dc95a615b">llvm::Test</a>.</p>

</div>
</div>
<a id="a66660cdfdd20a89a328844f1396a4269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66660cdfdd20a89a328844f1396a4269">&#9670;&nbsp;</a></span>getRegBitWidth() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getRegBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size in bits of a register from the register class <code>RC</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02085">2085</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00048">llvm::MCRegisterClass::getID()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01980">getRegBitWidth()</a>.</p>

</div>
</div>
<a id="a4d8680fb761cf1d88232de86f8fcecba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8680fb761cf1d88232de86f8fcecba">&#9670;&nbsp;</a></span>getRegBitWidth() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getRegBitWidth </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RCID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size in bits of a register from the register class <code>RC</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01980">1980</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l01270">llvm::SIRegisterInfo::buildSpillLoadStore()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02722">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02085">getRegBitWidth()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02089">getRegOperandSize()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l02796">llvm::SIRegisterInfo::getRegSplitParts()</a>.</p>

</div>
</div>
<a id="a0b6787b5a5707dd03d00d305247873fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b6787b5a5707dd03d00d305247873fe">&#9670;&nbsp;</a></span>getRegOperandSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getRegOperandSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get size of register operand. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02089">2089</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01980">getRegBitWidth()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00200">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00208">llvm::MCInstrDesc::OpInfo</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00090">llvm::MCOperandInfo::RegClass</a>.</p>

</div>
</div>
<a id="a721c83954a20f8b52f471cbafe2458bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721c83954a20f8b52f471cbafe2458bb">&#9670;&nbsp;</a></span>getSDWAOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getSDWAOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a406d4769ffa44a11df136d3ccd08e873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406d4769ffa44a11df136d3ccd08e873">&#9670;&nbsp;</a></span>getSMEMIsBuffer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getSMEMIsBuffer </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00383">383</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a80c40a8423e8e22561da6f6215db9952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80c40a8423e8e22561da6f6215db9952">&#9670;&nbsp;</a></span>getSMRDEncodedLiteralOffset32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt; llvm::AMDGPU::getSMRDEncodedLiteralOffset32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>ByteOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The encoding that can be used for a 32-bit literal offset in an SMRD instruction. This is only useful on CI.s </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02276">2276</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02250">convertSMRDOffsetUnits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01746">isCI()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02246">isDwordAligned()</a>, <a class="el" href="MathExtras_8h_source.html#l00411">llvm::isUInt&lt; 32 &gt;()</a>, <a class="el" href="None_8h_source.html#l00024">llvm::None</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

</div>
</div>
<a id="a80380f62f4cbf7ddccc3deaeb206f5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80380f62f4cbf7ddccc3deaeb206f5e7">&#9670;&nbsp;</a></span>getSMRDEncodedOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt; llvm::AMDGPU::getSMRDEncodedOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>ByteOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsBuffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The encoding that will be used for <code>ByteOffset</code> in the SMRD offset field, or None if it won't fit. On GFX9 and GFX10 S_LOAD instructions have a signed offset, on other subtargets it is unsigned. S_BUFFER has an unsigned offset for all subtargets. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02259">2259</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02250">convertSMRDOffsetUnits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02224">hasSMEMByteOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02228">hasSMRDSignedImmOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02246">isDwordAligned()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02232">isLegalSMRDEncodedUnsignedOffset()</a>, <a class="el" href="None_8h_source.html#l00024">llvm::None</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

</div>
</div>
<a id="a0b3f411f0032973ee08934a9d8611c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f411f0032973ee08934a9d8611c8d">&#9670;&nbsp;</a></span>getSOPKOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getSOPKOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd28629781d92cc2a72eb6289e2db47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd28629781d92cc2a72eb6289e2db47c">&#9670;&nbsp;</a></span>getSOPPWithRelaxation()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getSOPPWithRelaxation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27a0662e34c1a46f250ec687a1e6f07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a0662e34c1a46f250ec687a1e6f07e">&#9670;&nbsp;</a></span>getTotalNumVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getTotalNumVGPRs </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>has90AInsts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>ArgNumAGPR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>ArgNumVGPR</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01838">1838</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00156">llvm::alignTo()</a>, and <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUResourceUsageAnalysis_8cpp_source.html#l00090">llvm::AMDGPUResourceUsageAnalysis::SIFunctionResourceInfo::getTotalNumVGPRs()</a>.</p>

</div>
</div>
<a id="af40d7434499e43e3d3f9c5d22bc7546f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40d7434499e43e3d3f9c5d22bc7546f">&#9670;&nbsp;</a></span>getVCMPXNoSDstOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getVCMPXNoSDstOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e019b80f4d173031212a5a6319b5b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e019b80f4d173031212a5a6319b5b64">&#9670;&nbsp;</a></span>getVCMPXOpFromVCMP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getVCMPXOpFromVCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>v_cmpx version of a v_cmp instruction. </dd></dl>

</div>
</div>
<a id="a84f97b2884502eab6b0196da9e29e178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f97b2884502eab6b0196da9e29e178">&#9670;&nbsp;</a></span>getVmcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getVmcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Vmcnt bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01035">1035</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01479">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="a6426a76cde8500099fed57ff9beeace5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6426a76cde8500099fed57ff9beeace5">&#9670;&nbsp;</a></span>getVOP1IsSingle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getVOP1IsSingle </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00388">388</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="adfd7285a06455bb3bec2d36b57380849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfd7285a06455bb3bec2d36b57380849">&#9670;&nbsp;</a></span>getVOP2IsSingle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getVOP2IsSingle </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00393">393</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a613e1ffe13a3fd0effd5d299cb5b2665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a613e1ffe13a3fd0effd5d299cb5b2665">&#9670;&nbsp;</a></span>getVOP3IsSingle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::getVOP3IsSingle </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00398">398</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a0b1680210bbfa9ae76ec6520889ddf49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1680210bbfa9ae76ec6520889ddf49">&#9670;&nbsp;</a></span>getVOPDFull()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getVOPDFull </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpX</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpY</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00447">447</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a5079de0e4b3493921d87dcee10f44253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5079de0e4b3493921d87dcee10f44253">&#9670;&nbsp;</a></span>getVOPDOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> unsigned llvm::AMDGPU::getVOPDOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00425">425</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a17fda9e2f2cb60c24bfdec02d7793b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17fda9e2f2cb60c24bfdec02d7793b86">&#9670;&nbsp;</a></span>getVOPe32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getVOPe32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03752">llvm::SIInstrInfo::hasVALU32BitEncoding()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00331">tryAddToFoldList()</a>.</p>

</div>
</div>
<a id="ab0ccda834736fa549ceccbbb9d4aa340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ccda834736fa549ceccbbb9d4aa340">&#9670;&nbsp;</a></span>getVOPe64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::getVOPe64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03967">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="a602bf9c2a80b4f1561e755b693886e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602bf9c2a80b4f1561e755b693886e25">&#9670;&nbsp;</a></span>getWaitcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::AMDGPU::getWaitcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;&#160;</td>
          <td class="paramname"><em>Version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01049">1049</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01115">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="aa22d12557395f76722ef205293aa4a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa22d12557395f76722ef205293aa4a3c">&#9670;&nbsp;</a></span>hasArchitectedFlatScratch()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasArchitectedFlatScratch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01826">1826</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00320">llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor()</a>.</p>

</div>
</div>
<a id="a8401e08eff24c87205a97207f5307d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8401e08eff24c87205a97207f5307d3a">&#9670;&nbsp;</a></span>hasAtomicFaddRtnForTy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasAtomicFaddRtnForTy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLT.html">LLT</a> &amp;&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00072">72</a> of file <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html">AMDGPUGlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00074">llvm::LLT::fixed_vector()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00737">llvm::GCNSubtarget::hasAtomicFaddRtnInsts()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l01029">llvm::GCNSubtarget::hasGFX90AInsts()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>.</p>

</div>
</div>
<a id="a9adcf3cabdbd72a34b34f13f2826314b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adcf3cabdbd72a34b34f13f2826314b">&#9670;&nbsp;</a></span>hasG16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasG16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01733">1733</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00834">llvm::AMDGPUDisassembler::convertMIMGInst()</a>.</p>

</div>
</div>
<a id="a98f3297011ab8da601c7cce576c3353f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f3297011ab8da601c7cce576c3353f">&#9670;&nbsp;</a></span>hasGFX10_3Insts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasGFX10_3Insts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01814">1814</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00695">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00827">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule()</a>.</p>

</div>
</div>
<a id="a62c58dd400c77cb89867c5bda62a140b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c58dd400c77cb89867c5bda62a140b">&#9670;&nbsp;</a></span>hasGFX10A16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasGFX10A16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01729">1729</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="a870995a1f4af9ef3c31714595da7399f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a870995a1f4af9ef3c31714595da7399f">&#9670;&nbsp;</a></span>hasMAIInsts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasMAIInsts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01830">1830</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="a9896067acfdb72b73caeb1ede75c9479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9896067acfdb72b73caeb1ede75c9479">&#9670;&nbsp;</a></span>hasMIMG_R128()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasMIMG_R128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01725">1725</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="a3856884676648fe8f7af93f6c5e60e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3856884676648fe8f7af93f6c5e60e1f">&#9670;&nbsp;</a></span>hasPackedD16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasPackedD16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01737">1737</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01746">isCI()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01742">isSI()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00834">llvm::AMDGPUDisassembler::convertMIMGInst()</a>.</p>

</div>
</div>
<a id="a138245e67e795c1b5314eb9847d2c2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138245e67e795c1b5314eb9847d2c2ca">&#9670;&nbsp;</a></span>hasSMEMByteOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::AMDGPU::hasSMEMByteOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02224">2224</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01802">isGCN3Encoding()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01778">isGFX10Plus()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02250">convertSMRDOffsetUnits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02259">getSMRDEncodedOffset()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02232">isLegalSMRDEncodedUnsignedOffset()</a>.</p>

</div>
</div>
<a id="a11084c8c4a93e41ff07a332c505f5b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11084c8c4a93e41ff07a332c505f5b46">&#9670;&nbsp;</a></span>hasSMRDSignedImmOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::AMDGPU::hasSMRDSignedImmOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02228">2228</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01770">isGFX9Plus()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02259">getSMRDEncodedOffset()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02238">isLegalSMRDEncodedSignedOffset()</a>.</p>

</div>
</div>
<a id="a6ce57c75a70c3b721b00dede60435d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ce57c75a70c3b721b00dede60435d7a">&#9670;&nbsp;</a></span>hasSRAMECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasSRAMECC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01721">1721</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="af277efe76de2cd454da028d38646f2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af277efe76de2cd454da028d38646f2b5">&#9670;&nbsp;</a></span>hasVOPD()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasVOPD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01834">1834</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNVOPDUtils_8cpp_source.html#l00179">VOPDPairingMutation::apply()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01269">llvm::AMDGPUDisassembler::decodeMandatoryLiteralConstant()</a>.</p>

</div>
</div>
<a id="a4db49adcedbc90eef2e5c105510f7811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db49adcedbc90eef2e5c105510f7811">&#9670;&nbsp;</a></span>hasXNACK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::hasXNACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01717">1717</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="a298e739dde06173007b96fbd230a4c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298e739dde06173007b96fbd230a4c42">&#9670;&nbsp;</a></span>initDefaultAMDKernelCodeT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::initDefaultAMDKernelCodeT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structamd__kernel__code__t.html">amd_kernel_code_t</a> &amp;&#160;</td>
          <td class="paramname"><em>Header</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00907">907</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDKernelCodeT_8h_source.html#l00127">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00527">amd_kernel_code_t::amd_kernel_code_version_major</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00528">amd_kernel_code_t::amd_kernel_code_version_minor</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00529">amd_kernel_code_t::amd_machine_kind</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00530">amd_kernel_code_t::amd_machine_version_major</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00531">amd_kernel_code_t::amd_machine_version_minor</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00532">amd_kernel_code_t::amd_machine_version_stepping</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00645">amd_kernel_code_t::call_convention</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00562">amd_kernel_code_t::code_properties</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00558">amd_kernel_code_t::compute_pgm_resource_registers</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00109">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00193">getIsaVersion()</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00635">amd_kernel_code_t::group_segment_alignment</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00634">amd_kernel_code_t::kernarg_segment_alignment</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00544">amd_kernel_code_t::kernel_code_entry_byte_offset</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00636">amd_kernel_code_t::private_segment_alignment</a>, <a class="el" href="SIDefines_8h_source.html#l01011">S_00B848_MEM_ORDERED</a>, <a class="el" href="SIDefines_8h_source.html#l01008">S_00B848_WGP_MODE</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, <a class="el" href="InstrProf_8h_source.html#l01027">llvm::IndexedInstrProf::Version</a>, and <a class="el" href="AMDKernelCodeT_8h_source.html#l00643">amd_kernel_code_t::wavefront_size</a>.</p>

</div>
</div>
<a id="a5d7d70152f1d904df03f92ba26418387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7d70152f1d904df03f92ba26418387">&#9670;&nbsp;</a></span>isArgPassedInSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isArgPassedInSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *&#160;</td>
          <td class="paramname"><em>A</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02197">2197</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00213">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00236">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00250">llvm::CallingConv::AMDGPU_Gfx</a>, <a class="el" href="CallingConv_8h_source.html#l00207">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00223">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00216">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="CallingConv_8h_source.html#l00231">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00210">llvm::CallingConv::AMDGPU_PS</a>, <a class="el" href="CallingConv_8h_source.html#l00204">llvm::CallingConv::AMDGPU_VS</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, and <a class="el" href="CallingConv_8h_source.html#l00152">llvm::CallingConv::SPIR_KERNEL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00863">llvm::GCNTTIImpl::isSourceOfDivergence()</a>, and <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00031">llvm::AMDGPUInstrInfo::isUniformMMO()</a>.</p>

</div>
</div>
<a id="ade135e9169df98a7457505a0ea5b6179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade135e9169df98a7457505a0ea5b6179">&#9670;&nbsp;</a></span>isCI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isCI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01746">1746</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01434">llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02276">getSMRDEncodedLiteralOffset32()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01737">hasPackedD16()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01794">isNotGFX10Plus()</a>.</p>

</div>
</div>
<a id="af55cf9792d5f9186df02c58b337a1511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55cf9792d5f9186df02c58b337a1511">&#9670;&nbsp;</a></span>isClobberedInFunction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isClobberedInFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LoadInst.html">LoadInst</a> *&#160;</td>
          <td class="paramname"><em>Load</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MemorySSA.html">MemorySSA</a> *&#160;</td>
          <td class="paramname"><em>MSSA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td>
          <td class="paramname"><em>AA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> is a <code>Load</code> is clobbered in its function. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00171">171</a> of file <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html">AMDGPUMemoryUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, <a class="el" href="MemoryLocation_8cpp_source.html#l00035">llvm::MemoryLocation::get()</a>, <a class="el" href="MemorySSA_8h_source.html#l01058">llvm::MemorySSAWalker::getClobberingMemoryAccess()</a>, <a class="el" href="MemorySSA_8cpp_source.html#l01604">llvm::MemorySSA::getWalker()</a>, <a class="el" href="MemorySSA_8h_source.html#l00536">llvm::MemoryPhi::incoming_values()</a>, <a class="el" href="SmallSet_8h_source.html#l00182">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="MemorySSA_8h_source.html#l00751">llvm::MemorySSA::isLiveOnEntryDef()</a>, <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00141">isReallyAClobber()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, and <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>.</p>

</div>
</div>
<a id="a5688c3d8cf734f824f2637b7bc91e2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5688c3d8cf734f824f2637b7bc91e2cb">&#9670;&nbsp;</a></span>isCompute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isCompute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>cc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01683">1683</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00213">llvm::CallingConv::AMDGPU_CS</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01679">isGraphics()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIProgramInfo_8cpp_source.html#l00031">llvm::SIProgramInfo::getPGMRSrc1()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00192">llvm::R600InstrInfo::usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00182">llvm::R600InstrInfo::usesVertexCache()</a>.</p>

</div>
</div>
<a id="a6429ba68eaedb58a49168faf19012fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6429ba68eaedb58a49168faf19012fb2">&#9670;&nbsp;</a></span>isDwordAligned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::AMDGPU::isDwordAligned </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>ByteOffset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02246">2246</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02250">convertSMRDOffsetUnits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02276">getSMRDEncodedLiteralOffset32()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02259">getSMRDEncodedOffset()</a>.</p>

</div>
</div>
<a id="a3c65c76a817d60e322ff750366674a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c65c76a817d60e322ff750366674a92">&#9670;&nbsp;</a></span>isEntryFunctionCC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isEntryFunctionCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01687">1687</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00213">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00236">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00207">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00223">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00216">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="CallingConv_8h_source.html#l00231">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00210">llvm::CallingConv::AMDGPU_PS</a>, <a class="el" href="CallingConv_8h_source.html#l00204">llvm::CallingConv::AMDGPU_VS</a>, and <a class="el" href="CallingConv_8h_source.html#l00152">llvm::CallingConv::SPIR_KERNEL</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02580">llvm::SITargetLowering::CanLowerReturn()</a>, <a class="el" href="AMDGPUAnnotateKernelFeatures_8cpp_source.html#l00059">INITIALIZE_PASS()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01704">isModuleEntryFunctionCC()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00563">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02337">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03033">llvm::SITargetLowering::mayBeEmittedAsTailCall()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00552">mustPreserveGV()</a>, <a class="el" href="AMDGPUPromoteAlloca_8cpp_source.html#l01082">promoteAllocasToVector()</a>, <a class="el" href="AMDGPUAlwaysInlinePass_8cpp_source.html#l00056">recursivelyVisitUsers()</a>, <a class="el" href="AMDGPUPropagateAttributes_8cpp_source.html#l00411">llvm::AMDGPUPropagateAttributesEarlyPass::run()</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00698">llvm::SIMachineFunctionInfo::usesAGPRs()</a>.</p>

</div>
</div>
<a id="a22dc5c679c09756d04fe07f9e22baf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22dc5c679c09756d04fe07f9e22baf84">&#9670;&nbsp;</a></span>isFlatGlobalAddrSpace()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isFlatGlobalAddrSpace </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>AS</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPU_8h_source.html#l00415">415</a> of file <a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00367">llvm::AMDGPUAS::FLAT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00368">llvm::AMDGPUAS::GLOBAL_ADDRESS</a>, and <a class="el" href="AMDGPU_8h_source.html#l00365">llvm::AMDGPUAS::MAX_AMDGPU_ADDRESS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03464">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03449">llvm::AMDGPURegisterBankInfo::getValueMappingForPtr()</a>, <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00786">llvm::AMDGPUTargetMachine::isNoopAddrSpaceCast()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02729">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>.</p>

</div>
</div>
<a id="af37a742496910c789120ff65389400c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37a742496910c789120ff65389400c6">&#9670;&nbsp;</a></span>isFoldableLiteralV216()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isFoldableLiteralV216 </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>Literal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasInv2Pi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02184">2184</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00370">llvm::isInt&lt; 16 &gt;()</a>, and <a class="el" href="MathExtras_8h_source.html#l00408">llvm::isUInt&lt; 16 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFoldOperands_8cpp_source.html#l00178">updateOperand()</a>.</p>

</div>
</div>
<a id="a00cd25f8d9ef48abfa9b651262d6c741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00cd25f8d9ef48abfa9b651262d6c741">&#9670;&nbsp;</a></span>isGCN3Encoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGCN3Encoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01802">1802</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02224">hasSMEMByteOffset()</a>.</p>

</div>
</div>
<a id="a27e5626ce22d0cd09916837dc88b7efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e5626ce22d0cd09916837dc88b7efe">&#9670;&nbsp;</a></span>isGFX10()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX10 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01774">1774</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02391">getGcnBufferFormatInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02285">getNumFlatOffsetBits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01491">llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01738">llvm::AMDGPUDisassembler::isGFX10()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01798">isGFX10Before1030()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01778">isGFX10Plus()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01762">isGFX8_GFX9_GFX10()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01758">isGFX9_GFX10()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01497">llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat()</a>.</p>

</div>
</div>
<a id="a65249b090745fad14294b652b417566b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65249b090745fad14294b652b417566b">&#9670;&nbsp;</a></span>isGFX10_AEncoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX10_AEncoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01806">1806</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="a03038e2ec3d91a361fbbb066e575de9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03038e2ec3d91a361fbbb066e575de9a">&#9670;&nbsp;</a></span>isGFX10_BEncoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX10_BEncoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01810">1810</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01798">isGFX10Before1030()</a>.</p>

</div>
</div>
<a id="a1c7defd095b189efb8d60e90556f2b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7defd095b189efb8d60e90556f2b21">&#9670;&nbsp;</a></span>isGFX10Before1030()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX10Before1030 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01798">1798</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01774">isGFX10()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01810">isGFX10_BEncoding()</a>.</p>

</div>
</div>
<a id="ab07da835cd8eddcfffcfb4192dff59a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab07da835cd8eddcfffcfb4192dff59a6">&#9670;&nbsp;</a></span>isGFX10Plus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX10Plus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01778">1778</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01774">isGFX10()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01786">isGFX11Plus()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00349">llvm::AMDGPUAsmPrinter::doFinalization()</a>, <a class="el" href="SILateBranchLowering_8cpp_source.html#l00068">generateEndPgm()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01522">llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00668">llvm::AMDGPU::IsaInfo::getEUsPerCU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00695">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00854">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02224">hasSMEMByteOffset()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01740">llvm::AMDGPUDisassembler::isGFX10Plus()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01770">isGFX9Plus()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01396">llvm::AMDGPU::Exp::isSupportedTgtId()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01518">llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding()</a>.</p>

</div>
</div>
<a id="a3d6f72ac6639b51b7a8a54368ad6332e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d6f72ac6639b51b7a8a54368ad6332e">&#9670;&nbsp;</a></span>isGFX11()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX11 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01782">1782</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01786">isGFX11Plus()</a>.</p>

</div>
</div>
<a id="aa5f3cd2ec6af3adbc143654720b1214b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f3cd2ec6af3adbc143654720b1214b">&#9670;&nbsp;</a></span>isGFX11Plus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX11Plus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01786">1786</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01782">isGFX11()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01501">llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01625">llvm::AMDGPU::SendMsg::decodeMsg()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00298">llvm::AMDGPUTargetAsmStreamer::EmitCodeEnd()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00823">llvm::AMDGPUTargetELFStreamer::EmitCodeEnd()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00862">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02391">getGcnBufferFormatInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01536">llvm::AMDGPU::SendMsg::getMsgIdMask()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01476">llvm::AMDGPU::MTBUFFormat::getUnifiedFormat()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01778">isGFX10Plus()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01748">llvm::AMDGPUDisassembler::isGFX11Plus()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01790">isNotGFX11Plus()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01396">llvm::AMDGPU::Exp::isSupportedTgtId()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01566">llvm::AMDGPU::SendMsg::isValidMsgOp()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01592">llvm::AMDGPU::SendMsg::isValidMsgStream()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05385">llvm::AMDGPULegalizerInfo::legalizeBVHIntrinsic()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01612">llvm::AMDGPU::SendMsg::msgRequiresOp()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01618">llvm::AMDGPU::SendMsg::msgSupportsStream()</a>.</p>

</div>
</div>
<a id="a7081f8bd5a4295981c0f2cf7c3acc9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7081f8bd5a4295981c0f2cf7c3acc9f4">&#9670;&nbsp;</a></span>isGFX8_GFX9_GFX10()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX8_GFX9_GFX10 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01762">1762</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01774">isGFX10()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01754">isGFX9()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01750">isVI()</a>.</p>

</div>
</div>
<a id="a8eec4f4abc0b50117d7b44f1a44eba0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eec4f4abc0b50117d7b44f1a44eba0a">&#9670;&nbsp;</a></span>isGFX8Plus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX8Plus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01766">1766</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01770">isGFX9Plus()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01750">isVI()</a>.</p>

</div>
</div>
<a id="a626413fe751b97e13812bb7b635e6dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626413fe751b97e13812bb7b635e6dd5">&#9670;&nbsp;</a></span>isGFX9()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX9 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01754">1754</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01434">llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01762">isGFX8_GFX9_GFX10()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01730">llvm::AMDGPUDisassembler::isGFX9()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01758">isGFX9_GFX10()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01770">isGFX9Plus()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01794">isNotGFX10Plus()</a>.</p>

</div>
</div>
<a id="a6927ea03a5a90995645230645e0fbd89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6927ea03a5a90995645230645e0fbd89">&#9670;&nbsp;</a></span>isGFX90A()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX90A </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01818">1818</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00349">llvm::AMDGPUAsmPrinter::doFinalization()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00320">llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00298">llvm::AMDGPUTargetAsmStreamer::EmitCodeEnd()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00823">llvm::AMDGPUTargetELFStreamer::EmitCodeEnd()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00943">getDefaultAmdhsaKernelDescriptor()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00695">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU()</a>.</p>

</div>
</div>
<a id="a3aa6cae3cc5611453bbb619f354ea415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa6cae3cc5611453bbb619f354ea415">&#9670;&nbsp;</a></span>isGFX940()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX940 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01822">1822</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="af8a54ac41ca1a9ea47ddf7586896b792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a54ac41ca1a9ea47ddf7586896b792">&#9670;&nbsp;</a></span>isGFX9_GFX10()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX9_GFX10 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01758">1758</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01774">isGFX10()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01754">isGFX9()</a>.</p>

</div>
</div>
<a id="ac251a1b5841022f34ff2791b1ce3b690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac251a1b5841022f34ff2791b1ce3b690">&#9670;&nbsp;</a></span>isGFX9Plus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGFX9Plus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01770">1770</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01778">isGFX10Plus()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01754">isGFX9()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02228">hasSMRDSignedImmOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01766">isGFX8Plus()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01736">llvm::AMDGPUDisassembler::isGFX9Plus()</a>.</p>

</div>
</div>
<a id="ab3c030cff32b7d9d50fb47d37a1fcef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c030cff32b7d9d50fb47d37a1fcef6">&#9670;&nbsp;</a></span>isGlobalSegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGlobalSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00981">981</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Globals_8cpp_source.html#l00121">llvm::GlobalValue::getAddressSpace()</a>, and <a class="el" href="AMDGPU_8h_source.html#l00368">llvm::AMDGPUAS::GLOBAL_ADDRESS</a>.</p>

</div>
</div>
<a id="af9f05d3701d61f10054f263eec92da45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f05d3701d61f10054f263eec92da45">&#9670;&nbsp;</a></span>isGraphics()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isGraphics </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>cc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01679">1679</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00250">llvm::CallingConv::AMDGPU_Gfx</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01664">isShader()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01683">isCompute()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05712">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00563">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02337">llvm::SITargetLowering::LowerFormalArguments()</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00032">llvm::SIMachineFunctionInfo::SIMachineFunctionInfo()</a>.</p>

</div>
</div>
<a id="a49897e4c6b2b01d68f4cc65cbb4e93e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49897e4c6b2b01d68f4cc65cbb4e93e7">&#9670;&nbsp;</a></span>isGroupSegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isGroupSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00977">977</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Globals_8cpp_source.html#l00121">llvm::GlobalValue::getAddressSpace()</a>, and <a class="el" href="AMDGPU_8h_source.html#l00372">llvm::AMDGPUAS::LOCAL_ADDRESS</a>.</p>

</div>
</div>
<a id="a15e638c2c011a415eacb06cf4eea2cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15e638c2c011a415eacb06cf4eea2cc4">&#9670;&nbsp;</a></span>isHsaAbiVersion2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isHsaAbiVersion2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if HSA OS ABI Version identification is 2, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00124">124</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00374">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V2</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00105">getHsaAbiVersion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00088">llvm::AMDGPUAsmPrinter::AMDGPUAsmPrinter()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00156">llvm::AMDGPUAsmPrinter::emitEndOfAsmFile()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00238">llvm::AMDGPUAsmPrinter::emitFunctionBodyEnd()</a>, and <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00193">llvm::AMDGPUAsmPrinter::emitFunctionBodyStart()</a>.</p>

</div>
</div>
<a id="a2306fa749fc7ba1d3742d7a4b030934e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2306fa749fc7ba1d3742d7a4b030934e">&#9670;&nbsp;</a></span>isHsaAbiVersion3()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isHsaAbiVersion3 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if HSA OS ABI Version identification is 3, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00130">130</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00375">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V3</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00105">getHsaAbiVersion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00088">llvm::AMDGPUAsmPrinter::AMDGPUAsmPrinter()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00148">isHsaAbiVersion3AndAbove()</a>.</p>

</div>
</div>
<a id="adbc6fa4787a787ac3af16941661fd4b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc6fa4787a787ac3af16941661fd4b5">&#9670;&nbsp;</a></span>isHsaAbiVersion3AndAbove()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isHsaAbiVersion3AndAbove </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if HSA OS ABI Version identification is 3 and above, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00148">148</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00130">isHsaAbiVersion3()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00136">isHsaAbiVersion4()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00142">isHsaAbiVersion5()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00277">llvm::AMDGPUAsmPrinter::emitFunctionEntryLabel()</a>.</p>

</div>
</div>
<a id="a1d6e39ef7fb8e68959a94cf9a4d6c8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">&#9670;&nbsp;</a></span>isHsaAbiVersion4()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isHsaAbiVersion4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if HSA OS ABI Version identification is 4, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00136">136</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00376">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V4</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00105">getHsaAbiVersion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00148">isHsaAbiVersion3AndAbove()</a>.</p>

</div>
</div>
<a id="a17fdd839fe8a33228f9a48fcb9016455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17fdd839fe8a33228f9a48fcb9016455">&#9670;&nbsp;</a></span>isHsaAbiVersion5()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isHsaAbiVersion5 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if HSA OS ABI Version identification is 5, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00142">142</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BinaryFormat_2ELF_8h_source.html#l00377">llvm::ELF::ELFABIVERSION_AMDGPU_HSA_V5</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00105">getHsaAbiVersion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00088">llvm::AMDGPUAsmPrinter::AMDGPUAsmPrinter()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00148">isHsaAbiVersion3AndAbove()</a>.</p>

</div>
</div>
<a id="a901ba4ff66898215882da41143ddf69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901ba4ff66898215882da41143ddf69a">&#9670;&nbsp;</a></span>isInlinableIntLiteral()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isInlinableIntLiteral </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Literal</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is this literal inlinable, and not one of the values intended for floating point values. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00937">937</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l12284">llvm::SITargetLowering::checkAsmConstraintVal()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l12227">clearUnusedBits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02173">isInlinableIntLiteralV216()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02139">isInlinableLiteral16()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02113">isInlinableLiteral32()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02096">isInlinableLiteral64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03605">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l01150">llvm::AMDGPUAsmPrinter::PrintAsmOperand()</a>.</p>

</div>
</div>
<a id="a1864fe2c262fc3ee74aad3ca3e7f70ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1864fe2c262fc3ee74aad3ca3e7f70ea">&#9670;&nbsp;</a></span>isInlinableIntLiteralV216()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isInlinableIntLiteralV216 </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>Literal</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02173">2173</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00937">isInlinableIntLiteral()</a>, <a class="el" href="MathExtras_8h_source.html#l00370">llvm::isInt&lt; 16 &gt;()</a>, and <a class="el" href="MathExtras_8h_source.html#l00408">llvm::isUInt&lt; 16 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03605">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="a04097b4ec5e8da48a2fb3c407900f938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04097b4ec5e8da48a2fb3c407900f938">&#9670;&nbsp;</a></span>isInlinableLiteral16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isInlinableLiteral16 </td>
          <td>(</td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>Literal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasInv2Pi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02139">2139</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00937">isInlinableIntLiteral()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l12317">llvm::SITargetLowering::checkAsmConstraintValA()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02158">isInlinableLiteralV216()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03585">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="a79ce723bbdcb8a66b32fec6499ecd9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79ce723bbdcb8a66b32fec6499ecd9f9">&#9670;&nbsp;</a></span>isInlinableLiteral32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isInlinableLiteral32 </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>Literal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasInv2Pi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02113">2113</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f()</a>, <a class="el" href="MathExtras_8h_source.html#l00690">llvm::FloatToBits()</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00937">isInlinableIntLiteral()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l12317">llvm::SITargetLowering::checkAsmConstraintValA()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01973">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03585">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="af4cb2c8159c390d78b6a547ac87179ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4cb2c8159c390d78b6a547ac87179ae">&#9670;&nbsp;</a></span>isInlinableLiteral64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isInlinableLiteral64 </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Literal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasInv2Pi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is this literal inlinable. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02096">2096</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00680">llvm::DoubleToBits()</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00937">isInlinableIntLiteral()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l12317">llvm::SITargetLowering::checkAsmConstraintValA()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03585">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="ae0aedd4d5c55b5e5e71effbb234624b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0aedd4d5c55b5e5e71effbb234624b0">&#9670;&nbsp;</a></span>isInlinableLiteralV216()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isInlinableLiteralV216 </td>
          <td>(</td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>Literal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>HasInv2Pi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02158">2158</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02139">isInlinableLiteral16()</a>, <a class="el" href="MathExtras_8h_source.html#l00370">llvm::isInt&lt; 16 &gt;()</a>, and <a class="el" href="MathExtras_8h_source.html#l00408">llvm::isUInt&lt; 16 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03605">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="a8ab2011ec30da8a5edbd54bf0e498363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab2011ec30da8a5edbd54bf0e498363">&#9670;&nbsp;</a></span>isIntrinsicSourceOfDivergence()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isIntrinsicSourceOfDivergence </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>IntrID</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if the intrinsic is divergent </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02387">2387</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l12597">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, and <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00863">llvm::GCNTTIImpl::isSourceOfDivergence()</a>.</p>

</div>
</div>
<a id="a3cc437d6699fb55c69e78b5d0cad641d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc437d6699fb55c69e78b5d0cad641d">&#9670;&nbsp;</a></span>isKernel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isKernel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00811">811</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00216">llvm::CallingConv::AMDGPU_KERNEL</a>, and <a class="el" href="CallingConv_8h_source.html#l00152">llvm::CallingConv::SPIR_KERNEL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00510">llvm::AMDGPUSubtarget::getImplicitArgNumBytes()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l05548">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02337">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00348">llvm::AMDGPUCallLowering::lowerReturn()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02597">llvm::SITargetLowering::LowerReturn()</a>.</p>

</div>
</div>
<a id="a8b4a057c775e3d1c3d1f3d32abb1f648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b4a057c775e3d1c3d1f3d32abb1f648">&#9670;&nbsp;</a></span>isKernelCC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isKernelCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>Func</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01713">1713</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01704">isModuleEntryFunctionCC()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00064">shouldLowerLDSToStruct()</a>.</p>

</div>
</div>
<a id="a0fc8a944aeefbf3eb23515c23da00306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fc8a944aeefbf3eb23515c23da00306">&#9670;&nbsp;</a></span>isLegal64BitDPPControl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isLegal64BitDPPControl </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01004">1004</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="DebugCounter_8cpp_source.html#l00069">DC</a>, <a class="el" href="SIDefines_8h_source.html#l00835">llvm::AMDGPU::DPP::ROW_NEWBCAST_FIRST</a>, and <a class="el" href="SIDefines_8h_source.html#l00836">llvm::AMDGPU::DPP::ROW_NEWBCAST_LAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02170">llvm::SIInstrInfo::expandMovDPP64()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03983">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a31057daf8cf5e502174f7864e9ff099f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31057daf8cf5e502174f7864e9ff099f">&#9670;&nbsp;</a></span>isLegalSMRDEncodedSignedOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::isLegalSMRDEncodedSignedOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>EncodedOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsBuffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02238">2238</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02228">hasSMRDSignedImmOffset()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

</div>
</div>
<a id="ac081b93b5462f316ed0b76ff017205a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac081b93b5462f316ed0b76ff017205a1">&#9670;&nbsp;</a></span>isLegalSMRDEncodedUnsignedOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>EncodedOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02232">2232</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02224">hasSMEMByteOffset()</a>, <a class="el" href="MathExtras_8h_source.html#l00405">llvm::isUInt&lt; 8 &gt;()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02259">getSMRDEncodedOffset()</a>.</p>

</div>
</div>
<a id="a7ff290402c84552fd9fd3caedb9b00e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff290402c84552fd9fd3caedb9b00e7">&#9670;&nbsp;</a></span>isLegalSMRDImmOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isLegalSMRDImmOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>ByteOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this offset is small enough to fit in the SMRD offset field. <code>ByteOffset</code> should be the offset in bytes and not the encoded offset. </dd></dl>

</div>
</div>
<a id="ac16128acb48df11fb8f6cc86e10360c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac16128acb48df11fb8f6cc86e10360c8">&#9670;&nbsp;</a></span>isLegalVOP3PShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isLegalVOP3PShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00063">63</a> of file <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html">AMDGPUGlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02408">llvm::AMDGPULegalizerInfo::legalizeShuffleVector()</a>.</p>

</div>
</div>
<a id="aed806a7ba6b394b96bf0ab66d1238ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed806a7ba6b394b96bf0ab66d1238ed4">&#9670;&nbsp;</a></span>isModuleEntryFunctionCC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isModuleEntryFunctionCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01704">1704</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00250">llvm::CallingConv::AMDGPU_Gfx</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01687">isEntryFunctionCC()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01713">isKernelCC()</a>.</p>

</div>
</div>
<a id="a86d3f9d8f1b254785b115b8ee26720a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d3f9d8f1b254785b115b8ee26720a9">&#9670;&nbsp;</a></span>isNotGFX10Plus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isNotGFX10Plus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01794">1794</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01746">isCI()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01754">isGFX9()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01742">isSI()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01750">isVI()</a>.</p>

</div>
</div>
<a id="aa546cb0f0b8bab54a22e1fed554f73ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa546cb0f0b8bab54a22e1fed554f73ee">&#9670;&nbsp;</a></span>isNotGFX11Plus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isNotGFX11Plus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01790">1790</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01786">isGFX11Plus()</a>.</p>

</div>
</div>
<a id="a5b6a1089ecf2f169db2202ce3340c17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6a1089ecf2f169db2202ce3340c17b">&#9670;&nbsp;</a></span>isReadOnlySegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isReadOnlySegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *&#160;</td>
          <td class="paramname"><em>GV</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00985">985</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00371">llvm::AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00375">llvm::AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, and <a class="el" href="Globals_8cpp_source.html#l00121">llvm::GlobalValue::getAddressSpace()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetObjectFile_8cpp_source.html#l00020">llvm::AMDGPUTargetObjectFile::SelectSectionForGlobal()</a>.</p>

</div>
</div>
<a id="a8a8239a295cbf22d56c2d237d2cef874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8239a295cbf22d56c2d237d2cef874">&#9670;&nbsp;</a></span>isReallyAClobber()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isReallyAClobber </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MemoryDef.html">MemoryDef</a> *&#160;</td>
          <td class="paramname"><em>Def</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td>
          <td class="paramname"><em>AA</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given a <code>Def</code> clobbering a load from <code>Ptr</code> according to the MSSA check if this is actually a memory update or an artificial clobber to facilitate ordering constraints. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00141">141</a> of file <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html">AMDGPUMemoryUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="TGLexer_8h_source.html#l00050">llvm::tgtok::Def</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00171">isClobberedInFunction()</a>.</p>

</div>
</div>
<a id="a938abb1637130185772f6e9d2b851841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938abb1637130185772f6e9d2b851841">&#9670;&nbsp;</a></span>isSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isSGPR </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is Reg - scalar register. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01845">1845</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00068">llvm::MCRegisterClass::contains()</a>, <a class="el" href="SIDefines_8h_source.html#l00307">llvm::AMDGPU::CPol::SCC</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="aa813940c0ad88b3c4419f65af3e89e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa813940c0ad88b3c4419f65af3e89e5e">&#9670;&nbsp;</a></span>isShader()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> bool llvm::AMDGPU::isShader </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname"><em>cc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01664">1664</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00213">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00236">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00207">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00223">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00231">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00210">llvm::CallingConv::AMDGPU_PS</a>, and <a class="el" href="CallingConv_8h_source.html#l00204">llvm::CallingConv::AMDGPU_VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l01043">llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01679">isGraphics()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00657">llvm::GCNSubtarget::isMesaGfxShader()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00436">llvm::AMDGPUSubtarget::isMesaKernel()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03044">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01436">llvm::R600TargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00348">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02597">llvm::SITargetLowering::LowerReturn()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02203">reservePrivateMemoryRegs()</a>.</p>

</div>
</div>
<a id="a58f60f9ac04e27846a67a951d920837e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f60f9ac04e27846a67a951d920837e">&#9670;&nbsp;</a></span>isSI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isSI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01742">1742</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01434">llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01737">hasPackedD16()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01794">isNotGFX10Plus()</a>.</p>

</div>
</div>
<a id="aa773b952c1097dcbb09e99bd4cd3b802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa773b952c1097dcbb09e99bd4cd3b802">&#9670;&nbsp;</a></span>isSISrcFPOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isSISrcFPOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is this floating-point operand? </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01942">1942</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00200">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="SIDefines_8h_source.html#l00159">OPERAND_REG_IMM_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00160">OPERAND_REG_IMM_FP16_DEFERRED</a>, <a class="el" href="SIDefines_8h_source.html#l00157">OPERAND_REG_IMM_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00161">OPERAND_REG_IMM_FP32_DEFERRED</a>, <a class="el" href="SIDefines_8h_source.html#l00158">OPERAND_REG_IMM_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00162">OPERAND_REG_IMM_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00165">OPERAND_REG_IMM_V2FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00163">OPERAND_REG_IMM_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00186">OPERAND_REG_INLINE_AC_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00187">OPERAND_REG_INLINE_AC_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00188">OPERAND_REG_INLINE_AC_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00190">OPERAND_REG_INLINE_AC_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00189">OPERAND_REG_INLINE_AC_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00171">OPERAND_REG_INLINE_C_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00172">OPERAND_REG_INLINE_C_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00173">OPERAND_REG_INLINE_C_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00175">OPERAND_REG_INLINE_C_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00177">OPERAND_REG_INLINE_C_V2FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00174">OPERAND_REG_INLINE_C_V2INT16</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00096">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00208">llvm::MCInstrDesc::OpInfo</a>.</p>

</div>
</div>
<a id="a1f8110d15ce3aad630ec2e52906226da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8110d15ce3aad630ec2e52906226da">&#9670;&nbsp;</a></span>isSISrcInlinableOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isSISrcInlinableOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Does this operand support only inlinable literals? </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01971">1971</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00200">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="SIDefines_8h_source.html#l00197">OPERAND_REG_INLINE_C_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00198">OPERAND_REG_INLINE_C_LAST</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00096">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00208">llvm::MCInstrDesc::OpInfo</a>.</p>

</div>
</div>
<a id="a7fba5af4359eeeef753f1c286ea8d0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fba5af4359eeeef753f1c286ea8d0d7">&#9670;&nbsp;</a></span>isSISrcOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isSISrcOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>Desc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Can this operand also contain immediate values? </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01935">1935</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00200">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="SIDefines_8h_source.html#l00203">OPERAND_SRC_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00204">OPERAND_SRC_LAST</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00096">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00208">llvm::MCInstrDesc::OpInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03722">llvm::SIInstrInfo::isImmOperandLegal()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04976">llvm::SIInstrInfo::isOperandLegal()</a>.</p>

</div>
</div>
<a id="a1b3c3770530e74155f4aba13e19f1145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3c3770530e74155f4aba13e19f1145">&#9670;&nbsp;</a></span>isSymbolicCustomOperandEncoding()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::AMDGPU::isSymbolicCustomOperandEncoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperandVal.html">CustomOperandVal</a> *&#160;</td>
          <td class="paramname"><em>Opr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Code</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>HasNonDefaultVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01200">1200</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUAsmUtils_8cpp_source.html#l00090">llvm::AMDGPU::Hwreg::Opr</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01278">llvm::AMDGPU::DepCtr::isSymbolicDepCtrEncoding()</a>.</p>

</div>
</div>
<a id="a6ffa23b870fff429665b81077ef89600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ffa23b870fff429665b81077ef89600">&#9670;&nbsp;</a></span>isValidOpr()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::AMDGPU::isValidOpr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1CustomOperand.html">CustomOperand</a>&lt; <a class="el" href="classT.html">T</a> &gt;&#160;</td>
          <td class="paramname"><em>OpInfo</em>[], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>OpInfoSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classT.html">T</a>&#160;</td>
          <td class="paramname"><em>Context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01140">1140</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00031">llvm::AMDGPU::CustomOperand&lt; T &gt;::Cond</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, and <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00029">llvm::AMDGPU::CustomOperand&lt; T &gt;::Name</a>.</p>

</div>
</div>
<a id="ad198ccff657f64471c12cc36d9aa1969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad198ccff657f64471c12cc36d9aa1969">&#9670;&nbsp;</a></span>isVI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::isVI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01750">1750</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01434">llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01762">isGFX8_GFX9_GFX10()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01766">isGFX8Plus()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01794">isNotGFX10Plus()</a>.</p>

</div>
</div>
<a id="a55212d9e75092af1bf2bee56503b1609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55212d9e75092af1bf2bee56503b1609">&#9670;&nbsp;</a></span>isVOPC64DPP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> bool llvm::AMDGPU::isVOPC64DPP </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00403">403</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00791">llvm::AMDGPUDisassembler::convertDPP8Inst()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00424">llvm::AMDGPUDisassembler::getInstruction()</a>.</p>

</div>
</div>
<a id="aa0361671011b7602684b7ac66d0c7562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0361671011b7602684b7ac66d0c7562">&#9670;&nbsp;</a></span>lookupD16ImageDimIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a>* llvm::AMDGPU::lookupD16ImageDimIntrinsic </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Intr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af98b3cfe3f57ebba50badc6b64d2ac83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af98b3cfe3f57ebba50badc6b64d2ac83">&#9670;&nbsp;</a></span>lookupRsrcIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a>* llvm::AMDGPU::lookupRsrcIntrinsic </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Intr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02112">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03555">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l00947">llvm::SITargetLowering::getTgtMemIntrinsic()</a>.</p>

</div>
</div>
<a id="a2006d74041f6c3411ccd43a4ce7e610b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2006d74041f6c3411ccd43a4ce7e610b">&#9670;&nbsp;</a></span>mapWMMA2AddrTo3AddrOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> unsigned llvm::AMDGPU::mapWMMA2AddrTo3AddrOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00430">430</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03246">llvm::SIInstrInfo::convertToThreeAddress()</a>.</p>

</div>
</div>
<a id="afc428424126b53a5fe6f1004854803fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc428424126b53a5fe6f1004854803fe">&#9670;&nbsp;</a></span>mapWMMA3AddrTo2AddrOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> unsigned llvm::AMDGPU::mapWMMA3AddrTo2AddrOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00435">435</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>.</p>

</div>
</div>
<a id="a2f3aae596e814997a248deb911f898d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3aae596e814997a248deb911f898d4">&#9670;&nbsp;</a></span>mc2PseudoReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> unsigned llvm::AMDGPU::mc2PseudoReg </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert hardware register <code>Reg</code> to a pseudo register. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01925">1925</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01852">MAP_REG2REG</a>.</p>

</div>
</div>
<a id="a98ac623b540c21285a2307f08fe7d237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ac623b540c21285a2307f08fe7d237">&#9670;&nbsp;</a></span>parseArchAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">AMDGPU::GPUKind</a> llvm::AMDGPU::parseArchAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>CPU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00152">152</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00040">GK_NONE</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetParser_8cpp_source.html#l00246">getCanonicalArchName()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00134">llvm::AMDGPUTargetStreamer::getElfMach()</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00193">getIsaVersion()</a>.</p>

</div>
</div>
<a id="af396b64f51fe3f71f771dcf36a46dfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af396b64f51fe3f71f771dcf36a46dfbc">&#9670;&nbsp;</a></span>parseArchR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1AMDGPU.html#a13e9112ff7e4f43ca57811e8315558c0">AMDGPU::GPUKind</a> llvm::AMDGPU::parseArchR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>CPU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00161">161</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00040">GK_NONE</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetParser_8cpp_source.html#l00246">getCanonicalArchName()</a>, and <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00134">llvm::AMDGPUTargetStreamer::getElfMach()</a>.</p>

</div>
</div>
<a id="ae98a9fe47523e643520469296ca2f5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98a9fe47523e643520469296ca2f5d5">&#9670;&nbsp;</a></span>replaceConstantUsesInFunction()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::AMDGPU::replaceConstantUsesInFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ConstantExpr.html">ConstantExpr</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Replace all uses of constant <code>C</code> with instructions in <code>F</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00055">55</a> of file <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html">AMDGPUMemoryUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00035">collectFunctionUses()</a>, <a class="el" href="ReplaceConstant_8cpp_source.html#l00022">llvm::convertConstantExprsToInstructions()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="a21cbc76ff7fd60513dea122b45e00325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21cbc76ff7fd60513dea122b45e00325">&#9670;&nbsp;</a></span>shouldEmitConstantsToTextSection()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::shouldEmitConstantsToTextSection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname"><em>TT</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if constants should be emitted to .text section for given target triple <code>TT</code>, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00991">991</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00073">llvm::Triple::r600</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetObjectFile_8cpp_source.html#l00020">llvm::AMDGPUTargetObjectFile::SelectSectionForGlobal()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l05131">llvm::SITargetLowering::shouldEmitFixup()</a>.</p>

</div>
</div>
<a id="a1a4fcc35bb60472a5b40d7263aa6bd16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a4fcc35bb60472a5b40d7263aa6bd16">&#9670;&nbsp;</a></span>shouldLowerLDSToStruct()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::AMDGPU::shouldLowerLDSToStruct </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalVariable.html">GlobalVariable</a> &amp;&#160;</td>
          <td class="paramname"><em>GV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>F</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00064">64</a> of file <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html">AMDGPUMemoryUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01823">llvm::append_range()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="Value_8cpp_source.html#l00305">llvm::Value::getName()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00365">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01713">isKernelCC()</a>, <a class="el" href="MipsISelLowering_8h_source.html#l00119">llvm::MipsISD::Ret</a>, and <a class="el" href="Value_8h_source.html#l00421">llvm::Value::users()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUMemoryUtils_8cpp_source.html#l00108">findVariablesToLower()</a>.</p>

</div>
</div>
<a id="a1f966c32e03bc8e84e63d3a6ea140e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f966c32e03bc8e84e63d3a6ea140e49">&#9670;&nbsp;</a></span>splitMUBUFOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::AMDGPU::splitMUBUFOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;&#160;</td>
          <td class="paramname"><em>SOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;&#160;</td>
          <td class="paramname"><em>ImmOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td>
          <td class="paramname"><em>Alignment</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l02300">2300</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00793">llvm::alignDown()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00264">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">High</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00038">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01247">setBufferOffsets()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ac65d03e0b232d162aff05104ed254730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65d03e0b232d162aff05104ed254730">&#9670;&nbsp;</a></span>OPR_ID_DUPLICATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::OPR_ID_DUPLICATE = -3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00025">25</a> of file <a class="el" href="AMDGPUAsmUtils_8h_source.html">AMDGPUAsmUtils.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01243">encodeCustomOperand()</a>.</p>

</div>
</div>
<a id="ae1cf67368d695dbc33c5cb1a69169e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1cf67368d695dbc33c5cb1a69169e68">&#9670;&nbsp;</a></span>OPR_ID_UNKNOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::OPR_ID_UNKNOWN = -1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00023">23</a> of file <a class="el" href="AMDGPUAsmUtils_8h_source.html">AMDGPUAsmUtils.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01243">encodeCustomOperand()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01147">getOprIdx()</a>.</p>

</div>
</div>
<a id="a21454bd6883c7f6f749fe8fb6f9058e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21454bd6883c7f6f749fe8fb6f9058e7">&#9670;&nbsp;</a></span>OPR_ID_UNSUPPORTED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::OPR_ID_UNSUPPORTED = -2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00024">24</a> of file <a class="el" href="AMDGPUAsmUtils_8h_source.html">AMDGPUAsmUtils.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01243">encodeCustomOperand()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01147">getOprIdx()</a>.</p>

</div>
</div>
<a id="a3eb2d4e8dbbf9dab0795060429f984ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb2d4e8dbbf9dab0795060429f984ae">&#9670;&nbsp;</a></span>OPR_VAL_INVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::AMDGPU::OPR_VAL_INVALID = -4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUAsmUtils_8h_source.html#l00026">26</a> of file <a class="el" href="AMDGPUAsmUtils_8h_source.html">AMDGPUAsmUtils.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01236">encodeCustomOperandVal()</a>.</p>

</div>
</div>
<a id="a062b134de5c9143eab05c83faab131e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062b134de5c9143eab05c83faab131e9">&#9670;&nbsp;</a></span>RSRC_DATA_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a> llvm::AMDGPU::RSRC_DATA_FORMAT = 0xf00000000000LL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01311">1311</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07342">llvm::SIInstrInfo::getDefaultRsrcDataFormat()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07367">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
<a id="a5a55a26fbacd40b385e54565fdebc4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a55a26fbacd40b385e54565fdebc4dd">&#9670;&nbsp;</a></span>RSRC_ELEMENT_SIZE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a> llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT = (32 + 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01312">1312</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07367">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
<a id="ae0376d4668bb0a8b7d4afa76f6ce3fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0376d4668bb0a8b7d4afa76f6ce3fee">&#9670;&nbsp;</a></span>RSRC_INDEX_STRIDE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a> llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT = (32 + 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01313">1313</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07367">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
<a id="a823f64d5695b8da6f9b418bd4dc55176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823f64d5695b8da6f9b418bd4dc55176">&#9670;&nbsp;</a></span>RSRC_TID_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint64__t.html">uint64_t</a> llvm::AMDGPU::RSRC_TID_ENABLE = UINT64_C(1) &lt;&lt; (32 + 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01314">1314</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07367">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Sep 20 2022 10:07:51 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
