

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_22_9_5_3_0_3u_config2_s'
================================================================
* Date:           Sun Jul 27 17:09:50 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.845 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                             |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0_fu_160  |dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |call_ret1_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_189    |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s          |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      360|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      0|      645|     3694|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       78|     -|
|Register             |        -|      -|      625|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1270|     4132|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |grp_dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0_fu_160  |dense_latency_ap_ufixed_ap_fixed_22_9_5_3_0_config2_mult_0_0_0_0  |        0|      0|  388|  3566|    0|
    |call_ret1_shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s_fu_189    |shift_line_buffer_array_ap_ufixed_8_1_5_3_0_1u_config2_s          |        0|      0|  257|   128|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                                                        |                                                                  |        0|      0|  645|  3694|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln311_fu_677_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln313_fu_689_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln316_fu_627_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln318_fu_639_p2               |     +    |      0|  0|  39|          32|           1|
    |and_ln284_1_fu_609_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln284_2_fu_615_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln284_fu_603_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_304                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_410                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op114         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln284_1_fu_557_p2            |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln284_7_fu_577_p2            |   icmp   |      0|  0|  20|          30|           1|
    |icmp_ln284_8_fu_597_p2            |   icmp   |      0|  0|  20|          30|           1|
    |icmp_ln284_fu_547_p2              |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln303_fu_621_p2              |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln307_fu_671_p2              |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |      0|  0|   2|           1|           1|
    |select_ln313_fu_695_p3            |  select  |      0|  0|  32|           1|           3|
    |select_ln318_fu_645_p3            |  select  |      0|  0|  32|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 360|         328|          39|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_storemerge_reg_149  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_1_load               |   9|          2|   32|         64|
    |pX_1                                     |   9|          2|   32|         64|
    |pY_1                                     |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n              |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n              |   9|          2|    1|          2|
    |sX_1                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  78|         17|  163|        358|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln284_2_reg_852                      |   1|   0|    1|          0|
    |and_ln284_2_reg_852_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_149  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_149  |  32|   0|   32|          0|
    |icmp_ln303_reg_856                       |   1|   0|    1|          0|
    |kernel_data_V_2_0_ret_reg_747            |   8|   0|    8|          0|
    |kernel_data_V_2_1                        |   8|   0|    8|          0|
    |kernel_data_V_2_10_ret_reg_737           |   8|   0|    8|          0|
    |kernel_data_V_2_11                       |   8|   0|    8|          0|
    |kernel_data_V_2_11_ret_reg_792           |   8|   0|    8|          0|
    |kernel_data_V_2_12                       |   8|   0|    8|          0|
    |kernel_data_V_2_12_ret_reg_797           |   8|   0|    8|          0|
    |kernel_data_V_2_13                       |   8|   0|    8|          0|
    |kernel_data_V_2_13_ret_reg_802           |   8|   0|    8|          0|
    |kernel_data_V_2_14                       |   8|   0|    8|          0|
    |kernel_data_V_2_14_ret_reg_807           |   8|   0|    8|          0|
    |kernel_data_V_2_15_ret_reg_732           |   8|   0|    8|          0|
    |kernel_data_V_2_16                       |   8|   0|    8|          0|
    |kernel_data_V_2_16_ret_reg_812           |   8|   0|    8|          0|
    |kernel_data_V_2_17                       |   8|   0|    8|          0|
    |kernel_data_V_2_17_ret_reg_817           |   8|   0|    8|          0|
    |kernel_data_V_2_18                       |   8|   0|    8|          0|
    |kernel_data_V_2_18_ret_reg_822           |   8|   0|    8|          0|
    |kernel_data_V_2_19                       |   8|   0|    8|          0|
    |kernel_data_V_2_19_ret_reg_827           |   8|   0|    8|          0|
    |kernel_data_V_2_1_ret_reg_752            |   8|   0|    8|          0|
    |kernel_data_V_2_2                        |   8|   0|    8|          0|
    |kernel_data_V_2_20_ret_reg_727           |   8|   0|    8|          0|
    |kernel_data_V_2_21                       |   8|   0|    8|          0|
    |kernel_data_V_2_21_ret_reg_832           |   8|   0|    8|          0|
    |kernel_data_V_2_22                       |   8|   0|    8|          0|
    |kernel_data_V_2_22_ret_reg_837           |   8|   0|    8|          0|
    |kernel_data_V_2_23                       |   8|   0|    8|          0|
    |kernel_data_V_2_23_ret_reg_842           |   8|   0|    8|          0|
    |kernel_data_V_2_24                       |   8|   0|    8|          0|
    |kernel_data_V_2_24_ret_reg_847           |   8|   0|    8|          0|
    |kernel_data_V_2_2_ret_reg_757            |   8|   0|    8|          0|
    |kernel_data_V_2_3                        |   8|   0|    8|          0|
    |kernel_data_V_2_3_ret_reg_762            |   8|   0|    8|          0|
    |kernel_data_V_2_4                        |   8|   0|    8|          0|
    |kernel_data_V_2_4_ret_reg_767            |   8|   0|    8|          0|
    |kernel_data_V_2_5_ret_reg_742            |   8|   0|    8|          0|
    |kernel_data_V_2_6                        |   8|   0|    8|          0|
    |kernel_data_V_2_6_ret_reg_772            |   8|   0|    8|          0|
    |kernel_data_V_2_7                        |   8|   0|    8|          0|
    |kernel_data_V_2_7_ret_reg_777            |   8|   0|    8|          0|
    |kernel_data_V_2_8                        |   8|   0|    8|          0|
    |kernel_data_V_2_8_ret_reg_782            |   8|   0|    8|          0|
    |kernel_data_V_2_9                        |   8|   0|    8|          0|
    |kernel_data_V_2_9_ret_reg_787            |   8|   0|    8|          0|
    |pX_1                                     |  32|   0|   32|          0|
    |pY_1                                     |  32|   0|   32|          0|
    |res_out_0_V_reg_868                      |  22|   0|   22|          0|
    |res_out_1_V_reg_873                      |  22|   0|   22|          0|
    |res_out_2_V_reg_878                      |  22|   0|   22|          0|
    |sX_1                                     |  32|   0|   32|          0|
    |sY_1                                     |  32|   0|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 625|   0|  625|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<22,9,5,3,0>,3u>,config2> | return value |
|res_stream_V_data_0_V_din     | out |   22|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   22|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   22|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|in_elem_data_V_read           |  in |    8|   ap_none  |                           in_elem_data_V_read                          |    scalar    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

