# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lineoblique_test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2 {C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/LineCUBE.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:27:08 on Mar 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2" C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/LineCUBE.sv 
# -- Compiling module LineCUBE
# -- Compiling module XYplus
# 
# Top level modules:
# 	LineCUBE
# End time: 20:27:08 on Mar 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2 {C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/XYcount.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:27:08 on Mar 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2" C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/XYcount.sv 
# -- Compiling module XYcount
# 
# Top level modules:
# 	XYcount
# End time: 20:27:08 on Mar 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2 {C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/lineoblique.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:27:08 on Mar 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2" C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/lineoblique.sv 
# -- Compiling module lineoblique
# 
# Top level modules:
# 	lineoblique
# End time: 20:27:08 on Mar 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2 {C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/lineoblique_testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:27:09 on Mar 17,2016
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2" C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/lineoblique_testbench.sv 
# -- Compiling module lineoblique_testbench
# 
# Top level modules:
# 	lineoblique_testbench
# End time: 20:27:09 on Mar 17,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  lineoblique_testbench
# vsim -gui "+altera" -l msim_transcript -do "lineoblique_test_run_msim_rtl_verilog.do" 
# Start time: 20:27:09 on Mar 17,2016
# Loading sv_std.std
# Loading work.lineoblique_testbench
# Loading work.lineoblique
# Loading work.XYcount
# Loading work.LineCUBE
# Loading work.XYplus
# ** Warning: (vsim-3015) C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/LineCUBE.sv(100): [PCDPC] - Port size (10) does not match connection size (11) for port 'y0'. The port definition is at: C:/Users/Stephane/Documents/GitHub/M1_PELEC/Test_MTL/testbench_lineoblique_v2/LineCUBE.sv(124).
# 
#         Region: /lineoblique_testbench/dut/line/SD
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# End time: 20:50:54 on Mar 17,2016, Elapsed time: 0:23:45
# Errors: 0, Warnings: 1
