#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* RX_2 */
#define RX_2__0__INTTYPE CYREG_PICU1_INTTYPE4
#define RX_2__0__MASK 0x10u
#define RX_2__0__PC CYREG_PRT1_PC4
#define RX_2__0__PORT 1u
#define RX_2__0__SHIFT 4u
#define RX_2__AG CYREG_PRT1_AG
#define RX_2__AMUX CYREG_PRT1_AMUX
#define RX_2__BIE CYREG_PRT1_BIE
#define RX_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define RX_2__BYP CYREG_PRT1_BYP
#define RX_2__CTL CYREG_PRT1_CTL
#define RX_2__DM0 CYREG_PRT1_DM0
#define RX_2__DM1 CYREG_PRT1_DM1
#define RX_2__DM2 CYREG_PRT1_DM2
#define RX_2__DR CYREG_PRT1_DR
#define RX_2__INP_DIS CYREG_PRT1_INP_DIS
#define RX_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RX_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RX_2__LCD_EN CYREG_PRT1_LCD_EN
#define RX_2__MASK 0x10u
#define RX_2__PORT 1u
#define RX_2__PRT CYREG_PRT1_PRT
#define RX_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RX_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RX_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RX_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RX_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RX_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RX_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RX_2__PS CYREG_PRT1_PS
#define RX_2__SHIFT 4u
#define RX_2__SLW CYREG_PRT1_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* TX_2 */
#define TX_2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define TX_2__0__MASK 0x20u
#define TX_2__0__PC CYREG_PRT1_PC5
#define TX_2__0__PORT 1u
#define TX_2__0__SHIFT 5u
#define TX_2__AG CYREG_PRT1_AG
#define TX_2__AMUX CYREG_PRT1_AMUX
#define TX_2__BIE CYREG_PRT1_BIE
#define TX_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define TX_2__BYP CYREG_PRT1_BYP
#define TX_2__CTL CYREG_PRT1_CTL
#define TX_2__DM0 CYREG_PRT1_DM0
#define TX_2__DM1 CYREG_PRT1_DM1
#define TX_2__DM2 CYREG_PRT1_DM2
#define TX_2__DR CYREG_PRT1_DR
#define TX_2__INP_DIS CYREG_PRT1_INP_DIS
#define TX_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define TX_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define TX_2__LCD_EN CYREG_PRT1_LCD_EN
#define TX_2__MASK 0x20u
#define TX_2__PORT 1u
#define TX_2__PRT CYREG_PRT1_PRT
#define TX_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define TX_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define TX_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define TX_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define TX_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define TX_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define TX_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define TX_2__PS CYREG_PRT1_PS
#define TX_2__SHIFT 5u
#define TX_2__SLW CYREG_PRT1_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* CAN_1_CanIP */
#define CAN_1_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_1_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_1_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_1_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_1_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_1_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_1_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_1_CanIP__PM_ACT_MSK 0x01u
#define CAN_1_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_1_CanIP__PM_STBY_MSK 0x01u
#define CAN_1_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_1_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_1_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_1_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_1_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_1_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_1_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_1_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_1_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_1_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_1_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_1_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_1_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_1_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_1_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_1_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_1_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_1_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_1_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_1_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_1_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_1_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_1_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_1_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_1_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_1_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_1_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_1_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_1_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_1_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_1_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_1_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_1_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_1_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_1_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_1_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_1_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_1_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_1_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_1_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_1_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_1_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_1_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_1_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_1_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_1_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_1_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_1_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_1_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_1_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_1_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_1_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_1_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_1_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_1_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_1_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_1_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_1_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_1_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_1_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_1_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_1_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_1_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_1_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_1_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_1_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_1_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_1_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_1_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_1_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_1_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_1_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_1_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_1_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_1_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_1_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_1_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_1_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_1_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_1_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_1_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_1_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_1_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_1_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_1_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_1_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_1_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_1_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_1_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_1_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_1_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_1_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_1_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_1_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_1_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_1_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_1_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_1_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_1_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_1_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_1_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_1_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_1_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_1_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_1_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_1_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_1_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_1_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_1_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_1_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_1_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_1_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_1_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_1_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_1_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_1_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_1_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_1_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_1_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_1_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_1_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_1_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_1_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_1_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_1_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_1_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_1_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_1_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_1_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_1_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_1_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_1_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_1_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_1_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_1_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_1_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_1_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_1_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_1_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_1_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_1_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_1_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_1_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_1_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_1_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_1_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_1_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_1_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_1_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_1_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_1_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_1_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_1_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_1_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_1_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_1_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_1_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_1_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_1_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_1_CanIP__TX7_ID CYREG_CAN0_TX7_ID

/* CAN_1_isr */
#define CAN_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_1_isr__INTC_MASK 0x10000u
#define CAN_1_isr__INTC_NUMBER 16u
#define CAN_1_isr__INTC_PRIOR_NUM 7u
#define CAN_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Enc_L */
#define Enc_L__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Enc_L__0__MASK 0x40u
#define Enc_L__0__PC CYREG_PRT1_PC6
#define Enc_L__0__PORT 1u
#define Enc_L__0__SHIFT 6u
#define Enc_L__AG CYREG_PRT1_AG
#define Enc_L__AMUX CYREG_PRT1_AMUX
#define Enc_L__BIE CYREG_PRT1_BIE
#define Enc_L__BIT_MASK CYREG_PRT1_BIT_MASK
#define Enc_L__BYP CYREG_PRT1_BYP
#define Enc_L__CTL CYREG_PRT1_CTL
#define Enc_L__DM0 CYREG_PRT1_DM0
#define Enc_L__DM1 CYREG_PRT1_DM1
#define Enc_L__DM2 CYREG_PRT1_DM2
#define Enc_L__DR CYREG_PRT1_DR
#define Enc_L__INP_DIS CYREG_PRT1_INP_DIS
#define Enc_L__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Enc_L__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Enc_L__LCD_EN CYREG_PRT1_LCD_EN
#define Enc_L__MASK 0x40u
#define Enc_L__PORT 1u
#define Enc_L__PRT CYREG_PRT1_PRT
#define Enc_L__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Enc_L__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Enc_L__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Enc_L__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Enc_L__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Enc_L__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Enc_L__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Enc_L__PS CYREG_PRT1_PS
#define Enc_L__SHIFT 6u
#define Enc_L__SLW CYREG_PRT1_SLW

/* Enc_R */
#define Enc_R__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Enc_R__0__MASK 0x80u
#define Enc_R__0__PC CYREG_PRT1_PC7
#define Enc_R__0__PORT 1u
#define Enc_R__0__SHIFT 7u
#define Enc_R__AG CYREG_PRT1_AG
#define Enc_R__AMUX CYREG_PRT1_AMUX
#define Enc_R__BIE CYREG_PRT1_BIE
#define Enc_R__BIT_MASK CYREG_PRT1_BIT_MASK
#define Enc_R__BYP CYREG_PRT1_BYP
#define Enc_R__CTL CYREG_PRT1_CTL
#define Enc_R__DM0 CYREG_PRT1_DM0
#define Enc_R__DM1 CYREG_PRT1_DM1
#define Enc_R__DM2 CYREG_PRT1_DM2
#define Enc_R__DR CYREG_PRT1_DR
#define Enc_R__INP_DIS CYREG_PRT1_INP_DIS
#define Enc_R__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Enc_R__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Enc_R__LCD_EN CYREG_PRT1_LCD_EN
#define Enc_R__MASK 0x80u
#define Enc_R__PORT 1u
#define Enc_R__PRT CYREG_PRT1_PRT
#define Enc_R__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Enc_R__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Enc_R__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Enc_R__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Enc_R__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Enc_R__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Enc_R__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Enc_R__PS CYREG_PRT1_PS
#define Enc_R__SHIFT 7u
#define Enc_R__SLW CYREG_PRT1_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB10_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB10_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB10_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB10_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB10_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB10_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x04u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x10u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x10u

/* Vin_90 */
#define Vin_90__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Vin_90__0__MASK 0x40u
#define Vin_90__0__PC CYREG_PRT0_PC6
#define Vin_90__0__PORT 0u
#define Vin_90__0__SHIFT 6u
#define Vin_90__AG CYREG_PRT0_AG
#define Vin_90__AMUX CYREG_PRT0_AMUX
#define Vin_90__BIE CYREG_PRT0_BIE
#define Vin_90__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vin_90__BYP CYREG_PRT0_BYP
#define Vin_90__CTL CYREG_PRT0_CTL
#define Vin_90__DM0 CYREG_PRT0_DM0
#define Vin_90__DM1 CYREG_PRT0_DM1
#define Vin_90__DM2 CYREG_PRT0_DM2
#define Vin_90__DR CYREG_PRT0_DR
#define Vin_90__INP_DIS CYREG_PRT0_INP_DIS
#define Vin_90__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vin_90__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vin_90__LCD_EN CYREG_PRT0_LCD_EN
#define Vin_90__MASK 0x40u
#define Vin_90__PORT 0u
#define Vin_90__PRT CYREG_PRT0_PRT
#define Vin_90__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vin_90__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vin_90__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vin_90__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vin_90__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vin_90__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vin_90__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vin_90__PS CYREG_PRT0_PS
#define Vin_90__SHIFT 6u
#define Vin_90__SLW CYREG_PRT0_SLW

/* CAN_ISR */
#define CAN_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_ISR__INTC_MASK 0x01u
#define CAN_ISR__INTC_NUMBER 0u
#define CAN_ISR__INTC_PRIOR_NUM 7u
#define CAN_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define CAN_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x03u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x08u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x08u

/* ISR_PIN */
#define ISR_PIN__0__INTTYPE CYREG_PICU2_INTTYPE1
#define ISR_PIN__0__MASK 0x02u
#define ISR_PIN__0__PC CYREG_PRT2_PC1
#define ISR_PIN__0__PORT 2u
#define ISR_PIN__0__SHIFT 1u
#define ISR_PIN__AG CYREG_PRT2_AG
#define ISR_PIN__AMUX CYREG_PRT2_AMUX
#define ISR_PIN__BIE CYREG_PRT2_BIE
#define ISR_PIN__BIT_MASK CYREG_PRT2_BIT_MASK
#define ISR_PIN__BYP CYREG_PRT2_BYP
#define ISR_PIN__CTL CYREG_PRT2_CTL
#define ISR_PIN__DM0 CYREG_PRT2_DM0
#define ISR_PIN__DM1 CYREG_PRT2_DM1
#define ISR_PIN__DM2 CYREG_PRT2_DM2
#define ISR_PIN__DR CYREG_PRT2_DR
#define ISR_PIN__INP_DIS CYREG_PRT2_INP_DIS
#define ISR_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ISR_PIN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ISR_PIN__LCD_EN CYREG_PRT2_LCD_EN
#define ISR_PIN__MASK 0x02u
#define ISR_PIN__PORT 2u
#define ISR_PIN__PRT CYREG_PRT2_PRT
#define ISR_PIN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ISR_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ISR_PIN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ISR_PIN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ISR_PIN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ISR_PIN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ISR_PIN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ISR_PIN__PS CYREG_PRT2_PS
#define ISR_PIN__SHIFT 1u
#define ISR_PIN__SLW CYREG_PRT2_SLW

/* Vin_180 */
#define Vin_180__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Vin_180__0__MASK 0x04u
#define Vin_180__0__PC CYREG_PRT0_PC2
#define Vin_180__0__PORT 0u
#define Vin_180__0__SHIFT 2u
#define Vin_180__AG CYREG_PRT0_AG
#define Vin_180__AMUX CYREG_PRT0_AMUX
#define Vin_180__BIE CYREG_PRT0_BIE
#define Vin_180__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vin_180__BYP CYREG_PRT0_BYP
#define Vin_180__CTL CYREG_PRT0_CTL
#define Vin_180__DM0 CYREG_PRT0_DM0
#define Vin_180__DM1 CYREG_PRT0_DM1
#define Vin_180__DM2 CYREG_PRT0_DM2
#define Vin_180__DR CYREG_PRT0_DR
#define Vin_180__INP_DIS CYREG_PRT0_INP_DIS
#define Vin_180__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vin_180__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vin_180__LCD_EN CYREG_PRT0_LCD_EN
#define Vin_180__MASK 0x04u
#define Vin_180__PORT 0u
#define Vin_180__PRT CYREG_PRT0_PRT
#define Vin_180__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vin_180__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vin_180__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vin_180__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vin_180__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vin_180__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vin_180__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vin_180__PS CYREG_PRT0_PS
#define Vin_180__SHIFT 2u
#define Vin_180__SLW CYREG_PRT0_SLW

/* Vin_Pot */
#define Vin_Pot__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Vin_Pot__0__MASK 0x20u
#define Vin_Pot__0__PC CYREG_PRT0_PC5
#define Vin_Pot__0__PORT 0u
#define Vin_Pot__0__SHIFT 5u
#define Vin_Pot__AG CYREG_PRT0_AG
#define Vin_Pot__AMUX CYREG_PRT0_AMUX
#define Vin_Pot__BIE CYREG_PRT0_BIE
#define Vin_Pot__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vin_Pot__BYP CYREG_PRT0_BYP
#define Vin_Pot__CTL CYREG_PRT0_CTL
#define Vin_Pot__DM0 CYREG_PRT0_DM0
#define Vin_Pot__DM1 CYREG_PRT0_DM1
#define Vin_Pot__DM2 CYREG_PRT0_DM2
#define Vin_Pot__DR CYREG_PRT0_DR
#define Vin_Pot__INP_DIS CYREG_PRT0_INP_DIS
#define Vin_Pot__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vin_Pot__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vin_Pot__LCD_EN CYREG_PRT0_LCD_EN
#define Vin_Pot__MASK 0x20u
#define Vin_Pot__PORT 0u
#define Vin_Pot__PRT CYREG_PRT0_PRT
#define Vin_Pot__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vin_Pot__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vin_Pot__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vin_Pot__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vin_Pot__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vin_Pot__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vin_Pot__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vin_Pot__PS CYREG_PRT0_PS
#define Vin_Pot__SHIFT 5u
#define Vin_Pot__SLW CYREG_PRT0_SLW

/* Test_Pin */
#define Test_Pin__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Test_Pin__0__MASK 0x01u
#define Test_Pin__0__PC CYREG_PRT0_PC0
#define Test_Pin__0__PORT 0u
#define Test_Pin__0__SHIFT 0u
#define Test_Pin__AG CYREG_PRT0_AG
#define Test_Pin__AMUX CYREG_PRT0_AMUX
#define Test_Pin__BIE CYREG_PRT0_BIE
#define Test_Pin__BIT_MASK CYREG_PRT0_BIT_MASK
#define Test_Pin__BYP CYREG_PRT0_BYP
#define Test_Pin__CTL CYREG_PRT0_CTL
#define Test_Pin__DM0 CYREG_PRT0_DM0
#define Test_Pin__DM1 CYREG_PRT0_DM1
#define Test_Pin__DM2 CYREG_PRT0_DM2
#define Test_Pin__DR CYREG_PRT0_DR
#define Test_Pin__INP_DIS CYREG_PRT0_INP_DIS
#define Test_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Test_Pin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Test_Pin__LCD_EN CYREG_PRT0_LCD_EN
#define Test_Pin__MASK 0x01u
#define Test_Pin__PORT 0u
#define Test_Pin__PRT CYREG_PRT0_PRT
#define Test_Pin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Test_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Test_Pin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Test_Pin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Test_Pin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Test_Pin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Test_Pin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Test_Pin__PS CYREG_PRT0_PS
#define Test_Pin__SHIFT 0u
#define Test_Pin__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
#define ADC_SAR_1_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_1_Bypass__0__MASK 0x10u
#define ADC_SAR_1_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_1_Bypass__0__PORT 0u
#define ADC_SAR_1_Bypass__0__SHIFT 4u
#define ADC_SAR_1_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_Bypass__MASK 0x10u
#define ADC_SAR_1_Bypass__PORT 0u
#define ADC_SAR_1_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_1_Bypass__SHIFT 4u
#define ADC_SAR_1_Bypass__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x02u
#define ADC_SAR_1_IRQ__INTC_NUMBER 1u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x01u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x02u

/* CAN_TIMER_TimerUDB */
#define CAN_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define CAN_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define CAN_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define CAN_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define CAN_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define CAN_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define CAN_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define CAN_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define CAN_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define CAN_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB03_MSK
#define CAN_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define CAN_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define CAN_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define CAN_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define CAN_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define CAN_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB03_ST
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB03_CTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB03_CTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define CAN_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB03_MSK
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB02_A0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB02_A1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB02_D0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB02_D1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB02_F0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB02_F1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define CAN_TIMER_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB03_A0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB03_A1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB03_D0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB03_D1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB03_F0
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB03_F1
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define CAN_TIMER_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* mcp2515_clk */
#define mcp2515_clk__0__INTTYPE CYREG_PICU0_INTTYPE1
#define mcp2515_clk__0__MASK 0x02u
#define mcp2515_clk__0__PC CYREG_PRT0_PC1
#define mcp2515_clk__0__PORT 0u
#define mcp2515_clk__0__SHIFT 1u
#define mcp2515_clk__AG CYREG_PRT0_AG
#define mcp2515_clk__AMUX CYREG_PRT0_AMUX
#define mcp2515_clk__BIE CYREG_PRT0_BIE
#define mcp2515_clk__BIT_MASK CYREG_PRT0_BIT_MASK
#define mcp2515_clk__BYP CYREG_PRT0_BYP
#define mcp2515_clk__CTL CYREG_PRT0_CTL
#define mcp2515_clk__DM0 CYREG_PRT0_DM0
#define mcp2515_clk__DM1 CYREG_PRT0_DM1
#define mcp2515_clk__DM2 CYREG_PRT0_DM2
#define mcp2515_clk__DR CYREG_PRT0_DR
#define mcp2515_clk__INP_DIS CYREG_PRT0_INP_DIS
#define mcp2515_clk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define mcp2515_clk__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define mcp2515_clk__LCD_EN CYREG_PRT0_LCD_EN
#define mcp2515_clk__MASK 0x02u
#define mcp2515_clk__PORT 0u
#define mcp2515_clk__PRT CYREG_PRT0_PRT
#define mcp2515_clk__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define mcp2515_clk__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define mcp2515_clk__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define mcp2515_clk__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define mcp2515_clk__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define mcp2515_clk__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define mcp2515_clk__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define mcp2515_clk__PS CYREG_PRT0_PS
#define mcp2515_clk__SHIFT 1u
#define mcp2515_clk__SLW CYREG_PRT0_SLW

/* Encoder_Left_CounterUDB */
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Encoder_Left_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Encoder_Left_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB11_CTL
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Encoder_Left_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB11_MSK
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Encoder_Left_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB10_ST

/* leftEncTimer_CounterUDB */
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB00_A0
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB00_A1
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB00_D0
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB00_D1
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB00_F0
#define leftEncTimer_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB00_F1
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB01_A0
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB01_A1
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB01_D0
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB01_D1
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB01_F0
#define leftEncTimer_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB01_F1
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define leftEncTimer_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__0__POS 0
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__1__POS 1
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__2__POS 2
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__5__POS 5
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__6__POS 6
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB01_MSK
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define leftEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB01_ST

/* Encoder_Right_CounterUDB */
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB10_A0
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB10_A1
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB10_D0
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB10_D1
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB10_F0
#define Encoder_Right_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB10_F1
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB11_A0
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB11_A1
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB11_D0
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB11_D1
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB11_F0
#define Encoder_Right_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB11_F1
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Encoder_Right_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Encoder_Right_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB11_ST

/* rightEncTimer_CounterUDB */
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB04_A0
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB04_A1
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB04_D0
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB04_D1
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB04_F0
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB04_F1
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define rightEncTimer_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB05_A0
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB05_A1
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB05_D0
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB05_D1
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB05_F0
#define rightEncTimer_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB05_F1
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define rightEncTimer_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__0__POS 0
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__1__POS 1
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__2__POS 2
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__5__POS 5
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__6__POS 6
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB05_MSK
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define rightEncTimer_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB05_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 72000000U
#define BCLK__BUS_CLK__KHZ 72000U
#define BCLK__BUS_CLK__MHZ 72U
#define CY_PROJECT_NAME "C-CAN"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x00000002u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
