{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600295470715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600295470719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 16 19:30:37 2020 " "Processing started: Wed Sep 16 19:30:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600295470719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295470719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295470720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600295471052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600295471052 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "MotorPasso.qsys " "Elaborating Platform Designer system entity \"MotorPasso.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600295484757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:29 Progress: Loading Entrega_3_FPGA_IP/MotorPasso.qsys " "2020.09.16.19:31:29 Progress: Loading Entrega_3_FPGA_IP/MotorPasso.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295489309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:29 Progress: Reading input file " "2020.09.16.19:31:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295489665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:29 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.09.16.19:31:29 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295489802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:30 Progress: Parameterizing module clk_0 " "2020.09.16.19:31:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295490712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:30 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.09.16.19:31:30 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295490714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:30 Progress: Parameterizing module jtag_uart_0 " "2020.09.16.19:31:30 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295490794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:30 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.09.16.19:31:30 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295490796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Parameterizing module nios2_gen2_0 " "2020.09.16.19:31:31 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.09.16.19:31:31 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Parameterizing module onchip_memory2_0 " "2020.09.16.19:31:31 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\] " "2020.09.16.19:31:31 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Parameterizing module onchip_memory2_1 " "2020.09.16.19:31:31 Progress: Parameterizing module onchip_memory2_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\] " "2020.09.16.19:31:31 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Parameterizing module peripheral_LED_0 " "2020.09.16.19:31:31 Progress: Parameterizing module peripheral_LED_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2020.09.16.19:31:31 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Parameterizing module pio_0 " "2020.09.16.19:31:31 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Adding pio_1 \[altera_avalon_pio 18.1\] " "2020.09.16.19:31:31 Progress: Adding pio_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Parameterizing module pio_1 " "2020.09.16.19:31:31 Progress: Parameterizing module pio_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Building connections " "2020.09.16.19:31:31 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Parameterizing connections " "2020.09.16.19:31:31 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:31 Progress: Validating " "2020.09.16.19:31:31 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295491663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.16.19:31:32 Progress: Done reading input file " "2020.09.16.19:31:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295492313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "MotorPasso.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295492809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "MotorPasso.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295492811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso: Generating MotorPasso \"MotorPasso\" for QUARTUS_SYNTH " "MotorPasso: Generating MotorPasso \"MotorPasso\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295493542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'MotorPasso_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'MotorPasso_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295498430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MotorPasso_jtag_uart_0 --dir=/tmp/alt8521_399402203847567170.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0002_jtag_uart_0_gen//MotorPasso_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MotorPasso_jtag_uart_0 --dir=/tmp/alt8521_399402203847567170.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0002_jtag_uart_0_gen//MotorPasso_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295498430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'MotorPasso_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'MotorPasso_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295498643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"MotorPasso\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"MotorPasso\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295498647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"MotorPasso\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"MotorPasso\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295498715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'MotorPasso_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'MotorPasso_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295498720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_0 --dir=/tmp/alt8521_399402203847567170.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0003_onchip_memory2_0_gen//MotorPasso_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_0 --dir=/tmp/alt8521_399402203847567170.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0003_onchip_memory2_0_gen//MotorPasso_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295498720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'MotorPasso_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'MotorPasso_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Starting RTL generation for module 'MotorPasso_onchip_memory2_1' " "Onchip_memory2_1: Starting RTL generation for module 'MotorPasso_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_1 --dir=/tmp/alt8521_399402203847567170.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0004_onchip_memory2_1_gen//MotorPasso_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_1:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_1 --dir=/tmp/alt8521_399402203847567170.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0004_onchip_memory2_1_gen//MotorPasso_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Done RTL generation for module 'MotorPasso_onchip_memory2_1' " "Onchip_memory2_1: Done RTL generation for module 'MotorPasso_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\" " "Onchip_memory2_1: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Peripheral_LED_0: \"MotorPasso\" instantiated peripheral_LED \"peripheral_LED_0\" " "Peripheral_LED_0: \"MotorPasso\" instantiated peripheral_LED \"peripheral_LED_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'MotorPasso_pio_0' " "Pio_0: Starting RTL generation for module 'MotorPasso_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MotorPasso_pio_0 --dir=/tmp/alt8521_399402203847567170.dir/0006_pio_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0006_pio_0_gen//MotorPasso_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MotorPasso_pio_0 --dir=/tmp/alt8521_399402203847567170.dir/0006_pio_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0006_pio_0_gen//MotorPasso_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'MotorPasso_pio_0' " "Pio_0: Done RTL generation for module 'MotorPasso_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"MotorPasso\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"MotorPasso\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Starting RTL generation for module 'MotorPasso_pio_1' " "Pio_1: Starting RTL generation for module 'MotorPasso_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MotorPasso_pio_1 --dir=/tmp/alt8521_399402203847567170.dir/0007_pio_1_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0007_pio_1_gen//MotorPasso_pio_1_component_configuration.pl  --do_build_sim=0  \] " "Pio_1:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MotorPasso_pio_1 --dir=/tmp/alt8521_399402203847567170.dir/0007_pio_1_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8521_399402203847567170.dir/0007_pio_1_gen//MotorPasso_pio_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: Done RTL generation for module 'MotorPasso_pio_1' " "Pio_1: Done RTL generation for module 'MotorPasso_pio_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295499999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_1: \"MotorPasso\" instantiated altera_avalon_pio \"pio_1\" " "Pio_1: \"MotorPasso\" instantiated altera_avalon_pio \"pio_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295500000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295500605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295500667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295500724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295500801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295500856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295500916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295500979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"MotorPasso\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"MotorPasso\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295501468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"MotorPasso\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"MotorPasso\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295501473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"MotorPasso\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"MotorPasso\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295501475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'MotorPasso_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'MotorPasso_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295501486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MotorPasso_nios2_gen2_0_cpu --dir=/tmp/alt8521_399402203847567170.dir/0010_cpu_gen/ --quartus_bindir=/home/labarqcomp/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8521_399402203847567170.dir/0010_cpu_gen//MotorPasso_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MotorPasso_nios2_gen2_0_cpu --dir=/tmp/alt8521_399402203847567170.dir/0010_cpu_gen/ --quartus_bindir=/home/labarqcomp/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8521_399402203847567170.dir/0010_cpu_gen//MotorPasso_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295501486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.16 19:31:41 (*) Starting Nios II generation " "Cpu: # 2020.09.16 19:31:41 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.16 19:31:41 (*)   Checking for plaintext license. " "Cpu: # 2020.09.16 19:31:41 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.16 19:32:15 (*)   Plaintext license not found. " "Cpu: # 2020.09.16 19:32:15 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.16 19:32:15 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.09.16 19:32:15 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.16 19:32:15 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.09.16 19:32:15 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.16 19:32:15 (*)   Creating all objects for CPU " "Cpu: # 2020.09.16 19:32:15 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.16 19:32:16 (*)   Generating RTL from CPU objects " "Cpu: # 2020.09.16 19:32:16 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.16 19:32:16 (*)   Creating plain-text RTL " "Cpu: # 2020.09.16 19:32:16 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.16 19:32:17 (*) Done Nios II generation " "Cpu: # 2020.09.16 19:32:17 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'MotorPasso_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'MotorPasso_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537331 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso: Done \"MotorPasso\" with 30 modules, 44 files " "MotorPasso: Done \"MotorPasso\" with 30 modules, 44 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295537335 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "MotorPasso.qsys " "Finished elaborating Platform Designer system entity \"MotorPasso.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600295538740 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" Lab3_FPGA_IP.vhd(1) " "VHDL syntax error at Lab3_FPGA_IP.vhd(1) near text \"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3_FPGA_IP.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Lab3_FPGA_IP.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/MotorPasso.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/MotorPasso.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso " "Found entity 1: MotorPasso" {  } { { "db/ip/MotorPasso/MotorPasso.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_irq_mapper " "Found entity 1: MotorPasso_irq_mapper" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_jtag_uart_0_sim_scfifo_w " "Found entity 1: MotorPasso_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539292 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_jtag_uart_0_scfifo_w " "Found entity 2: MotorPasso_jtag_uart_0_scfifo_w" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539292 ""} { "Info" "ISGN_ENTITY_NAME" "3 MotorPasso_jtag_uart_0_sim_scfifo_r " "Found entity 3: MotorPasso_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539292 ""} { "Info" "ISGN_ENTITY_NAME" "4 MotorPasso_jtag_uart_0_scfifo_r " "Found entity 4: MotorPasso_jtag_uart_0_scfifo_r" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539292 ""} { "Info" "ISGN_ENTITY_NAME" "5 MotorPasso_jtag_uart_0 " "Found entity 5: MotorPasso_jtag_uart_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0 " "Found entity 1: MotorPasso_mm_interconnect_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_avalon_st_adapter " "Found entity 1: MotorPasso_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_demux " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_demux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_demux_001 " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_mux " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_mux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_mux_002 " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600295539305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600295539305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539306 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router " "Found entity 2: MotorPasso_mm_interconnect_0_router" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600295539306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600295539306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_001_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539307 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_001 " "Found entity 2: MotorPasso_mm_interconnect_0_router_001" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600295539307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600295539307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_002_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539308 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_002 " "Found entity 2: MotorPasso_mm_interconnect_0_router_002" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600295539308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600295539308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_004_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539309 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_004 " "Found entity 2: MotorPasso_mm_interconnect_0_router_004" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_demux " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_demux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_mux " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_mux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_mux_001 " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0 " "Found entity 1: MotorPasso_nios2_gen2_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: MotorPasso_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "3 MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "4 MotorPasso_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: MotorPasso_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "5 MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "6 MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "7 MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "8 MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "9 MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "10 MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "11 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "12 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "13 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "14 MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "15 MotorPasso_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: MotorPasso_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "16 MotorPasso_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: MotorPasso_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "17 MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "18 MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "19 MotorPasso_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: MotorPasso_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "20 MotorPasso_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: MotorPasso_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""} { "Info" "ISGN_ENTITY_NAME" "21 MotorPasso_nios2_gen2_0_cpu " "Found entity 21: MotorPasso_nios2_gen2_0_cpu" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_test_bench " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_onchip_memory2_0 " "Found entity 1: MotorPasso_onchip_memory2_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_onchip_memory2_1 " "Found entity 1: MotorPasso_onchip_memory2_1" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_pio_0 " "Found entity 1: MotorPasso_pio_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_pio_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_pio_1 " "Found entity 1: MotorPasso_pio_1" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_pio_1.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539337 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/MotorPasso/submodules/altera_reset_controller.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/MotorPasso/submodules/altera_reset_synchronizer.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "db/ip/MotorPasso/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539346 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "db/ip/MotorPasso/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600295539346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/output_files/Entrega_2_FPGA_NIOS.map.smsg " "Generated suppressed messages file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/output_files/Entrega_2_FPGA_NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539415 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1029 " "Peak virtual memory: 1029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600295539481 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 16 19:32:19 2020 " "Processing ended: Wed Sep 16 19:32:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600295539481 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600295539481 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600295539481 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539481 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600295539615 ""}
