{"path":"4. semester/CAOS/attachments/Pasted image 20240416194208.png","text":"Level 1 Level2 Virual page table page tables memory o FTE0 FTE0 ] VP 1023 | | 2Kalloated VM pages PTE 1 || VP02 | ( forcode and data PTE 2 (nul FTE 1,023 e PTE 3 (nul) V2O PTE 4 (nul)) PTEO - PTE 5 (nul) [ = I PTE 6 (nul FTE 1,023 PTE 7 (nul)) Gap 6 K unallocated VM pages PTES 1,023 nul D) PTES null PTES FTE 1,023 3 unaliocated| + 1023 unaflocated pages pages VP9215 ] ) 1 allocated VM page forthe stack Figure 9.17 A two-level page table hierarchy. Notice that addresses increase from top to bottom. Virtua address ot å i0 VFNT [P VENZ VAN K Lovel1 | Level2 Level k page table | page table page table | LJ [ - ) —= [ t 2R o [ f Teeo] Physical address Figure 9.18 Address translation with a k-level page table.","libVersion":"0.3.2","langs":"dan+eng"}