Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/programFiles/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv" Line 3. Module cache(LINE_ADDR_LEN=5,SET_ADDR_LEN=3,TAG_ADDR_LEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv" Line 2. Module main_mem(LINE_ADDR_LEN=5,ADDR_LEN=15) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/mem.sv" Line 2. Module mem(ADDR_LEN=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/cache.sv" Line 3. Module cache(LINE_ADDR_LEN=5,SET_ADDR_LEN=3,TAG_ADDR_LEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/main_mem.sv" Line 2. Module main_mem(LINE_ADDR_LEN=5,ADDR_LEN=15) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab3/lab3.srcs/sources_1/new/CacheSrcCode/mem.sv" Line 2. Module mem(ADDR_LEN=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem(ADDR_LEN=20)
Compiling module xil_defaultlib.main_mem(LINE_ADDR_LEN=5,ADDR_LE...
Compiling module xil_defaultlib.cache(LINE_ADDR_LEN=5,SET_ADDR_L...
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
