$date
	Sat Dec  7 20:54:31 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Or_test $end
$scope module or1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # out $end
$var wire 1 $ w1 $end
$var wire 1 % w2 $end
$scope module not1 $end
$var wire 1 ! in $end
$var wire 1 $ out $end
$upscope $end
$scope module not2 $end
$var wire 1 " in $end
$var wire 1 % out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#5
0#
1%
1$
0"
0!
#10
1#
0%
1"
#15
1%
0$
0"
1!
#20
0%
1"
#25
