<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="265" />
   <clocksource preferredWidth="264" />
   <frequency preferredWidth="245" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Interface Protocols,Library/University Program,Library/Interface Protocols/Serial,Library/University Program/Communications,Library,Project" />
 <window width="1100" height="800" x="-9" y="20" />
 <hdlexample language="VHDL" />
</preferences>
