[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfInst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 127
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/InterfInst/dut.sv
n<> u<126> t<Top_level_rule> c<1> l<2:1> el<15:1>
  n<> u<1> t<Null_rule> p<126> s<125> l<2:1> el<1:2>
  n<> u<125> t<Source_text> p<126> c<20> l<2:1> el<14:10>
    n<> u<20> t<Description> p<125> c<19> s<60> l<2:1> el<4:13>
      n<> u<19> t<Interface_declaration> p<20> c<5> l<2:1> el<4:13>
        n<> u<5> t<Interface_ansi_header> p<19> c<2> s<17> l<2:1> el<2:23>
          n<> u<2> t<INTERFACE> p<5> s<4> l<2:1> el<2:10>
          n<> u<4> t<Interface_identifier> p<5> c<3> l<2:11> el<2:22>
            n<sim_sram_if> u<3> t<StringConst> p<4> l<2:11> el<2:22>
        n<> u<17> t<Non_port_interface_item> p<19> c<16> s<18> l<3:4> el<3:19>
          n<> u<16> t<Interface_or_generate_item> p<17> c<15> l<3:4> el<3:19>
            n<> u<15> t<Module_common_item> p<16> c<14> l<3:4> el<3:19>
              n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<3:4> el<3:19>
                n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<3:4> el<3:19>
                  n<> u<12> t<Data_declaration> p<13> c<11> l<3:4> el<3:19>
                    n<> u<11> t<Variable_declaration> p<12> c<7> l<3:4> el<3:19>
                      n<> u<7> t<Data_type> p<11> c<6> s<10> l<3:4> el<3:7>
                        n<> u<6> t<IntegerAtomType_Int> p<7> l<3:4> el<3:7>
                      n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<3:8> el<3:18>
                        n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<3:8> el<3:18>
                          n<start_addr> u<8> t<StringConst> p<9> l<3:8> el<3:18>
        n<> u<18> t<ENDINTERFACE> p<19> l<4:1> el<4:13>
    n<> u<60> t<Description> p<125> c<59> s<124> l<6:1> el<8:10>
      n<> u<59> t<Module_declaration> p<60> c<39> l<6:1> el<8:10>
        n<> u<39> t<Module_ansi_header> p<59> c<21> s<57> l<6:1> el<6:45>
          n<module> u<21> t<Module_keyword> p<39> s<22> l<6:1> el<6:7>
          n<dut> u<22> t<StringConst> p<39> s<38> l<6:8> el<6:11>
          n<> u<38> t<List_of_port_declarations> p<39> c<29> l<6:11> el<6:44>
            n<> u<29> t<Ansi_port_declaration> p<38> c<27> s<37> l<6:12> el<6:29>
              n<> u<27> t<Net_port_header> p<29> c<26> s<28> l<6:12> el<6:23>
                n<> u<26> t<Net_port_type> p<27> c<25> l<6:12> el<6:23>
                  n<> u<25> t<Data_type_or_implicit> p<26> c<24> l<6:12> el<6:23>
                    n<> u<24> t<Data_type> p<25> c<23> l<6:12> el<6:23>
                      n<sim_sram_if> u<23> t<StringConst> p<24> l<6:12> el<6:23>
              n<ss_if> u<28> t<StringConst> p<29> l<6:24> el<6:29>
            n<> u<37> t<Ansi_port_declaration> p<38> c<35> l<6:31> el<6:43>
              n<> u<35> t<Net_port_header> p<37> c<30> s<36> l<6:31> el<6:41>
                n<> u<30> t<PortDir_Out> p<35> s<34> l<6:31> el<6:37>
                n<> u<34> t<Net_port_type> p<35> c<33> l<6:38> el<6:41>
                  n<> u<33> t<Data_type_or_implicit> p<34> c<32> l<6:38> el<6:41>
                    n<> u<32> t<Data_type> p<33> c<31> l<6:38> el<6:41>
                      n<> u<31> t<IntegerAtomType_Int> p<32> l<6:38> el<6:41>
              n<a> u<36> t<StringConst> p<37> l<6:42> el<6:43>
        n<> u<57> t<Non_port_module_item> p<59> c<56> s<58> l<7:4> el<7:32>
          n<> u<56> t<Module_or_generate_item> p<57> c<55> l<7:4> el<7:32>
            n<> u<55> t<Module_common_item> p<56> c<54> l<7:4> el<7:32>
              n<> u<54> t<Continuous_assign> p<55> c<53> l<7:4> el<7:32>
                n<> u<53> t<List_of_net_assignments> p<54> c<52> l<7:11> el<7:31>
                  n<> u<52> t<Net_assignment> p<53> c<44> l<7:11> el<7:31>
                    n<> u<44> t<Net_lvalue> p<52> c<41> s<51> l<7:11> el<7:12>
                      n<> u<41> t<Ps_or_hierarchical_identifier> p<44> c<40> s<43> l<7:11> el<7:12>
                        n<a> u<40> t<StringConst> p<41> l<7:11> el<7:12>
                      n<> u<43> t<Constant_select> p<44> c<42> l<7:13> el<7:13>
                        n<> u<42> t<Constant_bit_select> p<43> l<7:13> el<7:13>
                    n<> u<51> t<Expression> p<52> c<50> l<7:15> el<7:31>
                      n<> u<50> t<Primary> p<51> c<49> l<7:15> el<7:31>
                        n<> u<49> t<Complex_func_call> p<50> c<45> l<7:15> el<7:31>
                          n<ss_if> u<45> t<StringConst> p<49> s<46> l<7:15> el<7:20>
                          n<start_addr> u<46> t<StringConst> p<49> s<48> l<7:21> el<7:31>
                          n<> u<48> t<Select> p<49> c<47> l<7:31> el<7:31>
                            n<> u<47> t<Bit_select> p<48> l<7:31> el<7:31>
        n<> u<58> t<ENDMODULE> p<59> l<8:1> el<8:10>
    n<> u<124> t<Description> p<125> c<123> l<10:1> el<14:10>
      n<> u<123> t<Module_declaration> p<124> c<72> l<10:1> el<14:10>
        n<> u<72> t<Module_ansi_header> p<123> c<61> s<81> l<10:1> el<10:26>
          n<module> u<61> t<Module_keyword> p<72> s<62> l<10:1> el<10:7>
          n<top> u<62> t<StringConst> p<72> s<71> l<10:8> el<10:11>
          n<> u<71> t<List_of_port_declarations> p<72> c<70> l<10:11> el<10:25>
            n<> u<70> t<Ansi_port_declaration> p<71> c<68> l<10:12> el<10:24>
              n<> u<68> t<Net_port_header> p<70> c<63> s<69> l<10:12> el<10:22>
                n<> u<63> t<PortDir_Out> p<68> s<67> l<10:12> el<10:18>
                n<> u<67> t<Net_port_type> p<68> c<66> l<10:19> el<10:22>
                  n<> u<66> t<Data_type_or_implicit> p<67> c<65> l<10:19> el<10:22>
                    n<> u<65> t<Data_type> p<66> c<64> l<10:19> el<10:22>
                      n<> u<64> t<IntegerAtomType_Int> p<65> l<10:19> el<10:22>
              n<o> u<69> t<StringConst> p<70> l<10:23> el<10:24>
        n<> u<81> t<Non_port_module_item> p<123> c<80> s<97> l<11:4> el<11:32>
          n<> u<80> t<Module_or_generate_item> p<81> c<79> l<11:4> el<11:32>
            n<> u<79> t<Module_instantiation> p<80> c<73> l<11:4> el<11:32>
              n<sim_sram_if> u<73> t<StringConst> p<79> s<78> l<11:4> el<11:15>
              n<> u<78> t<Hierarchical_instance> p<79> c<75> l<11:16> el<11:31>
                n<> u<75> t<Name_of_instance> p<78> c<74> s<77> l<11:16> el<11:29>
                  n<u_sim_sram_if> u<74> t<StringConst> p<75> l<11:16> el<11:29>
                n<> u<77> t<List_of_port_connections> p<78> c<76> l<11:30> el<11:30>
                  n<> u<76> t<Ordered_port_connection> p<77> l<11:30> el<11:30>
        n<> u<97> t<Non_port_module_item> p<123> c<96> s<121> l<12:4> el<12:47>
          n<> u<96> t<Module_or_generate_item> p<97> c<95> l<12:4> el<12:47>
            n<> u<95> t<Module_common_item> p<96> c<94> l<12:4> el<12:47>
              n<> u<94> t<Continuous_assign> p<95> c<93> l<12:4> el<12:47>
                n<> u<93> t<List_of_net_assignments> p<94> c<92> l<12:11> el<12:46>
                  n<> u<92> t<Net_assignment> p<93> c<87> l<12:11> el<12:46>
                    n<> u<87> t<Net_lvalue> p<92> c<83> s<91> l<12:11> el<12:35>
                      n<> u<83> t<Ps_or_hierarchical_identifier> p<87> c<82> s<86> l<12:11> el<12:24>
                        n<u_sim_sram_if> u<82> t<StringConst> p<83> l<12:11> el<12:24>
                      n<> u<86> t<Constant_select> p<87> c<84> l<12:24> el<12:35>
                        n<start_addr> u<84> t<StringConst> p<86> s<85> l<12:25> el<12:35>
                        n<> u<85> t<Constant_bit_select> p<86> l<12:36> el<12:36>
                    n<> u<91> t<Expression> p<92> c<90> l<12:38> el<12:46>
                      n<> u<90> t<Primary> p<91> c<89> l<12:38> el<12:46>
                        n<> u<89> t<Primary_literal> p<90> c<88> l<12:38> el<12:46>
                          n<32'h1234> u<88> t<IntConst> p<89> l<12:38> el<12:46>
        n<> u<121> t<Non_port_module_item> p<123> c<120> s<122> l<13:4> el<13:44>
          n<> u<120> t<Module_or_generate_item> p<121> c<119> l<13:4> el<13:44>
            n<> u<119> t<Module_instantiation> p<120> c<98> l<13:4> el<13:44>
              n<dut> u<98> t<StringConst> p<119> s<118> l<13:4> el<13:7>
              n<> u<118> t<Hierarchical_instance> p<119> c<100> l<13:8> el<13:43>
                n<> u<100> t<Name_of_instance> p<118> c<99> s<117> l<13:8> el<13:13>
                  n<u_dut> u<99> t<StringConst> p<100> l<13:8> el<13:13>
                n<> u<117> t<List_of_port_connections> p<118> c<108> l<13:14> el<13:42>
                  n<> u<108> t<Named_port_connection> p<117> c<101> s<116> l<13:14> el<13:35>
                    n<ss_if> u<101> t<StringConst> p<108> s<106> l<13:15> el<13:20>
                    n<> u<106> t<OPEN_PARENS> p<108> s<105> l<13:20> el<13:21>
                    n<> u<105> t<Expression> p<108> c<104> s<107> l<13:21> el<13:34>
                      n<> u<104> t<Primary> p<105> c<103> l<13:21> el<13:34>
                        n<> u<103> t<Primary_literal> p<104> c<102> l<13:21> el<13:34>
                          n<u_sim_sram_if> u<102> t<StringConst> p<103> l<13:21> el<13:34>
                    n<> u<107> t<CLOSE_PARENS> p<108> l<13:34> el<13:35>
                  n<> u<116> t<Named_port_connection> p<117> c<109> l<13:37> el<13:42>
                    n<a> u<109> t<StringConst> p<116> s<114> l<13:38> el<13:39>
                    n<> u<114> t<OPEN_PARENS> p<116> s<113> l<13:39> el<13:40>
                    n<> u<113> t<Expression> p<116> c<112> s<115> l<13:40> el<13:41>
                      n<> u<112> t<Primary> p<113> c<111> l<13:40> el<13:41>
                        n<> u<111> t<Primary_literal> p<112> c<110> l<13:40> el<13:41>
                          n<o> u<110> t<StringConst> p<111> l<13:40> el<13:41>
                    n<> u<115> t<CLOSE_PARENS> p<116> l<13:41> el<13:42>
        n<> u<122> t<ENDMODULE> p<123> l<14:1> el<14:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfInst/dut.sv:2:1: No timescale set for "sim_sram_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfInst/dut.sv:6:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfInst/dut.sv:10:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/InterfInst/dut.sv:6:1: Compile module "work@dut".
[INF:CP0304] ${SURELOG_DIR}/tests/InterfInst/dut.sv:2:1: Compile interface "work@sim_sram_if".
[INF:CP0303] ${SURELOG_DIR}/tests/InterfInst/dut.sv:10:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
ContAssign                                             2
Design                                                 1
HierPath                                               2
IntTypespec                                            3
Interface                                              1
InterfaceTypespec                                      1
LogicNet                                               5
Module                                                 2
Port                                                   5
RefModule                                              2
RefObj                                                10
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfInst/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/InterfInst/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/InterfInst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallInterfaces:
\_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@sim_sram_if
  |vpiDefName:work@sim_sram_if
  |vpiNet:
  \_LogicNet: (work@sim_sram_if.start_addr), line:3:8, endln:3:18
    |vpiParent:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
    |vpiTypespec:
    \_RefTypespec: (work@sim_sram_if.start_addr)
      |vpiParent:
      \_LogicNet: (work@sim_sram_if.start_addr), line:3:8, endln:3:18
      |vpiFullName:work@sim_sram_if.start_addr
      |vpiActual:
      \_IntTypespec: , line:3:4, endln:3:7
    |vpiName:start_addr
    |vpiFullName:work@sim_sram_if.start_addr
|uhdmallModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:6:42, endln:6:43
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiNet:
  \_LogicNet: (work@dut.ss_if), line:6:24, endln:6:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiName:ss_if
    |vpiFullName:work@dut.ss_if
  |vpiPort:
  \_Port: (ss_if), line:6:24, endln:6:29
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiName:ss_if
    |vpiDirection:3
    |vpiLowConn:
    \_RefObj: (work@dut.ss_if.ss_if), line:6:24, endln:6:29
      |vpiParent:
      \_Port: (ss_if), line:6:24, endln:6:29
      |vpiName:ss_if
      |vpiFullName:work@dut.ss_if.ss_if
      |vpiActual:
      \_LogicNet: (work@dut.ss_if), line:6:24, endln:6:29
    |vpiTypedef:
    \_RefTypespec: (work@dut.ss_if)
      |vpiParent:
      \_Port: (ss_if), line:6:24, endln:6:29
      |vpiFullName:work@dut.ss_if
      |vpiActual:
      \_InterfaceTypespec: (sim_sram_if), line:6:12, endln:6:23
  |vpiPort:
  \_Port: (a), line:6:42, endln:6:43
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@dut.a.a), line:6:42, endln:6:43
      |vpiParent:
      \_Port: (a), line:6:42, endln:6:43
      |vpiName:a
      |vpiFullName:work@dut.a.a
      |vpiActual:
      \_LogicNet: (work@dut.a), line:6:42, endln:6:43
    |vpiTypedef:
    \_RefTypespec: (work@dut.a)
      |vpiParent:
      \_Port: (a), line:6:42, endln:6:43
      |vpiFullName:work@dut.a
      |vpiActual:
      \_IntTypespec: , line:6:38, endln:6:41
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:31
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiRhs:
    \_HierPath: (ss_if.start_addr), line:7:15, endln:7:31
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:31
      |vpiActual:
      \_RefObj: (ss_if), line:7:15, endln:7:20
        |vpiParent:
        \_HierPath: (ss_if.start_addr), line:7:15, endln:7:31
        |vpiName:ss_if
      |vpiActual:
      \_RefObj: (work@dut.start_addr), line:7:21, endln:7:31
        |vpiParent:
        \_HierPath: (ss_if.start_addr), line:7:15, endln:7:31
        |vpiName:start_addr
        |vpiFullName:work@dut.start_addr
      |vpiName:ss_if.start_addr
    |vpiLhs:
    \_RefObj: (work@dut.a), line:7:11, endln:7:12
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:31
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicNet: (work@dut.a), line:6:42, endln:6:43
|uhdmallModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.o), line:10:23, endln:10:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_LogicNet: (work@top.u_sim_sram_if), line:13:21, endln:13:34
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:u_sim_sram_if
    |vpiFullName:work@top.u_sim_sram_if
    |vpiNetType:1
  |vpiPort:
  \_Port: (o), line:10:23, endln:10:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@top.o.o), line:10:23, endln:10:24
      |vpiParent:
      \_Port: (o), line:10:23, endln:10:24
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_LogicNet: (work@top.o), line:10:23, endln:10:24
    |vpiTypedef:
    \_RefTypespec: (work@top.o)
      |vpiParent:
      \_Port: (o), line:10:23, endln:10:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:10:19, endln:10:22
  |vpiContAssign:
  \_ContAssign: , line:12:11, endln:12:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiRhs:
    \_Constant: , line:12:38, endln:12:46
      |vpiParent:
      \_ContAssign: , line:12:11, endln:12:46
      |vpiDecompile:32'h1234
      |vpiSize:32
      |HEX:1234
      |vpiConstType:5
    |vpiLhs:
    \_HierPath: (u_sim_sram_if.start_addr), line:12:11, endln:12:35
      |vpiParent:
      \_ContAssign: , line:12:11, endln:12:46
      |vpiActual:
      \_RefObj: (u_sim_sram_if), line:12:25, endln:12:35
        |vpiParent:
        \_HierPath: (u_sim_sram_if.start_addr), line:12:11, endln:12:35
        |vpiName:u_sim_sram_if
      |vpiActual:
      \_RefObj: (start_addr), line:12:25, endln:12:35
        |vpiParent:
        \_HierPath: (u_sim_sram_if.start_addr), line:12:11, endln:12:35
        |vpiName:start_addr
      |vpiName:u_sim_sram_if.start_addr
  |vpiRefModule:
  \_RefModule: work@sim_sram_if (u_sim_sram_if), line:11:16, endln:11:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:u_sim_sram_if
    |vpiDefName:work@sim_sram_if
    |vpiActual:
    \_Interface: work@sim_sram_if (work@sim_sram_if), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:2:1, endln:4:13
  |vpiRefModule:
  \_RefModule: work@dut (u_dut), line:13:8, endln:13:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:10:1, endln:14:10
    |vpiName:u_dut
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/InterfInst/dut.sv, line:6:1, endln:8:10
    |vpiPort:
    \_Port: (ss_if), line:13:14, endln:13:35
      |vpiParent:
      \_RefModule: work@dut (u_dut), line:13:8, endln:13:13
      |vpiName:ss_if
      |vpiHighConn:
      \_RefObj: (work@top.u_dut.ss_if.u_sim_sram_if), line:13:21, endln:13:34
        |vpiParent:
        \_Port: (ss_if), line:13:14, endln:13:35
        |vpiName:u_sim_sram_if
        |vpiFullName:work@top.u_dut.ss_if.u_sim_sram_if
        |vpiActual:
        \_LogicNet: (work@top.u_sim_sram_if), line:13:21, endln:13:34
    |vpiPort:
    \_Port: (a), line:13:37, endln:13:42
      |vpiParent:
      \_RefModule: work@dut (u_dut), line:13:8, endln:13:13
      |vpiName:a
      |vpiHighConn:
      \_RefObj: (work@top.u_dut.a.o), line:13:40, endln:13:41
        |vpiParent:
        \_Port: (a), line:13:37, endln:13:42
        |vpiName:o
        |vpiFullName:work@top.u_dut.a.o
        |vpiActual:
        \_LogicNet: (work@top.o), line:10:23, endln:10:24
\_weaklyReferenced:
\_IntTypespec: , line:3:4, endln:3:7
  |vpiSigned:1
\_InterfaceTypespec: (sim_sram_if), line:6:12, endln:6:23
  |vpiName:sim_sram_if
\_IntTypespec: , line:6:38, endln:6:41
  |vpiSigned:1
\_IntTypespec: , line:10:19, endln:10:22
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
