Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Sat Aug 17 02:13:03 2019
| Host         : LAPTOP-VKF3LMSR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7z007s
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           26 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |           37 |
| Yes          | No                    | No                     |              64 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             322 |           88 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                    Clock Signal                                   |                                                                                    Enable Signal                                                                                   |                                                                                Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                  |                3 |              4 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                3 |              4 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                               | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                1 |              4 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                  |                1 |              4 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                3 |              4 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                  |                1 |              4 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                               | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                1 |              4 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                       | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                            |                1 |              6 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                     | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                3 |              8 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                     | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                4 |              8 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                        | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                  |                5 |             10 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                        | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                  |                6 |             10 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0     | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                5 |             12 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                               |                                                                                                                                                                                |                2 |             12 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                             | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                2 |             12 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0     | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                4 |             12 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                               |                                                                                                                                                                                |                2 |             12 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                             | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                2 |             12 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                     | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                3 |             13 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                     | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                3 |             13 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                     | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                8 |             27 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                     | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                9 |             27 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                            | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                6 |             32 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                              | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                5 |             32 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             |                                                                                                                                                                                |                6 |             32 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                              | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0 |                5 |             32 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                             |                                                                                                                                                                                |                5 |             32 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                            | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |                7 |             32 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |               16 |             33 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0         |               18 |             33 |
|  PS_BRAM_BLOCK.PS_BRAM_wrapper_i/PS_BRAM_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    |                                                                                                                                                                                |               26 |             68 |
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


