# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831208

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 5216  
				add                 sp, sp, t1
i0000000000:	li                  x23, 10   
i0000000001:	fsrmi               x0, 2     
i0000000002:	sd                  zero, 120(sp)       
i0000000003:	ld                  a4, 96(sp)          
i0000000004:	xor                 a5, a5, a5
i0000000005:	xori                s6, s8, 1907
i0000000006:	remw                t3, s5, a6
i0000000007:	srli                a4, a4, 2 
i0000000008:	sltu                a6, s6, a5
i0000000009:	andi                a4, a4, -24
i000000000a:	addi                sp, sp, -384
i000000000b:	addw                s1, s1, a1
i000000000c:	sw                  t3, 88(sp)          
i000000000d:	addi                sp, sp, 64
i000000000e:	ld                  s0, 88(sp)          
i000000000f:	srai                s1, s1, 14
i0000000010:	lw                  s2, 76(sp)          
i0000000011:	subw                a5, a5, a4
i0000000012:	fence                         
i0000000013:	sd                  a5, 128(sp)         
i0000000014:	srli                s0, s0, 5 
i0000000015:	div                 a1, a5, s0
i0000000016:	add                 t1, t1, s8
i0000000017:	sd                  a5, 96(sp)          
i0000000018:	srli                s1, s1, 12
i0000000019:	sw                  s1, -700(sp)        
i000000001a:	ld                  s0, 56(sp)          
				la                  sp, begin_signature
				li                  t1, 6720  
				add                 sp, sp, t1
i000000001b:	sb                  a7, 505(sp)         
i000000001c:	lwu                 a0, -1772(sp)       
i000000001d:	auipc               a5, 332062
				la                  sp, begin_signature
				li                  t1, 5704  
				add                 sp, sp, t1
i000000001e:	sw                  t4, 100(sp)         
i000000001f:	srai                a4, a4, 28
i0000000020:	srli                s0, s0, 8 
i0000000021:	ld                  a4, 88(sp)          
i0000000022:	ld                  a4, 120(sp)         
i0000000023:	sraiw               s1, a0, 7 
i0000000024:	lw                  s0, 236(sp)         
i0000000025:	and                 s0, s0, a1
i0000000026:	lw                  s1, 124(sp)         
i0000000027:	lwu                 s11, 1628(sp)       
i0000000028:	lhu                 a5, 48(sp)          
i0000000029:	divw                a4, s2, a6
				addi                s1, sp, 204
				fence.i                       
				fence.i                       
				sd                  s0, -808(sp)        
				fence                         
				add                 t4, s0, s1
				fence.i                       
	
b000000002a:
				jal                 x1, i0000000035     
	
				sd                  s1, 128(sp)         
				addi                s1, s1, 1341
				sub                 a4, a4, s0
				ld                  s0, -1624(sp)       
				srl                 t2, a4, s1
				fence.i                       
				sraw                a5, t2, t6
i000000002a:	divu                s1, a4, s1
i000000002b:	lw                  s6, 8(sp)           
i000000002c:	addiw               s6, a4, 2007
i000000002d:	mulh                s2, a7, a5
i000000002e:	srai                a4, a4, 4 
i000000002f:	ori                 gp, a4, -1406
i0000000030:	addi                sp, sp, -448
i0000000031:	addw                a1, a1, a0
i0000000032:	xor                 s1, tp, a0
i0000000033:	sw                  s4, 1348(sp)        
i0000000034:	mulhu               a2, t2, t1
i0000000035:	andi                a3, a3, -26
i0000000036:	or                  a4, a4, a4
i0000000037:	fence                         
i0000000038:	addi                sp, sp, -256
i0000000039:	ld                  a5, 0(sp)           
				la                  sp, begin_signature
				li                  t1, 4120  
				add                 sp, sp, t1
i000000003a:	ld                  s1, 88(sp)          
i000000003b:	remw                a2, zero, s5
i000000003c:	srli                s1, s1, 15
i000000003d:	and                 a4, a4, a5
i000000003e:	sw                  a4, 1872(sp)        
i000000003f:	srai                a4, a4, 9 
i0000000040:	addi                sp, sp, -224
i0000000041:	addi                a5, s1, -72
i0000000042:	slti                s8, a4, -75
i0000000043:	mulhsu              a3, a4, a4
i0000000044:	addi                a4, sp, 408
i0000000045:	addi                sp, sp, 64
i0000000046:	remu                a4, t2, s10
i0000000047:	sllw                s1, t5, t6
i0000000048:	addi                a5, sp, 312
i0000000049:	fence                         
i000000004a:	mulhsu              a4, a5, a4
				la                  sp, begin_signature
				li                  t1, 12992 
				add                 sp, sp, t1
i000000004b:	ld                  a5, 56(sp)          
i000000004c:	srli                a4, a4, 17
i000000004d:	rem                 s5, s4, s3
				la                  sp, begin_signature
				li                  t1, 7784  
				add                 sp, sp, t1
i000000004e:	lwu                 a5, -692(sp)        
i000000004f:	lwu                 a4, -1508(sp)       
i0000000050:	fsrmi               x0, 0     
i0000000051:	sd                  a7, 136(sp)         
i0000000052:	sb                  a4, -1181(sp)       
				li                  x22, 12   
				addi                x23, x23, 1
				la                  sp, begin_signature
				li                  t1, 4400  
				add                 sp, sp, t1
				sw                  s0, 16(sp)          
				sw                  a5, 68(sp)          
				and                 a4, a4, s0
				srli                a5, a5, 5 
				addi                sp, sp, -352
				remuw               t3, a5, a5
				sw                  s0, 20(sp)          
	
b0000000053:
				pre_branch_macro                        
				blt                 x23, x22, i0000000040
				post_branch_macro                       
	
				srli                s1, s1, 8 
				sraiw               a5, s1, 0 
				sd                  t6, 624(sp)         
				sw                  a5, 40(sp)          
				fence                         
				lw                  a5, 68(sp)          
				addi                sp, sp, -160
				li                  x23, 10   
i0000000053:	sd                  a4, -1152(sp)       
i0000000054:	lwu                 s5, -904(sp)        
i0000000055:	addw                a3, a3, a0
				la                  sp, begin_signature
				li                  t1, 3776  
				add                 sp, sp, t1
i0000000056:	lw                  s1, 24(sp)          
i0000000057:	divw                a5, s1, a5
i0000000058:	remu                a2, s1, s1
i0000000059:	addw                a4, a4, a1
i000000005a:	srli                s0, s0, 14
i000000005b:	addi                sp, sp, -16
i000000005c:	srli                a3, a3, 13
i000000005d:	srai                s0, s0, 3 
i000000005e:	xor                 a4, a5, a4
i000000005f:	lui                 s4, 8     
i0000000060:	lhu                 a4, 86(sp)          
i0000000061:	mulh                a5, a5, a4
i0000000062:	xori                a5, t4, -914
i0000000063:	lwu                 s5, -372(sp)        
i0000000064:	fence.i                       
i0000000065:	slli                a4, a4, 32
i0000000066:	sw                  a4, -956(sp)        
i0000000067:	srli                a2, a2, 13
				la                  sp, begin_signature
				li                  t1, 8672  
				add                 sp, sp, t1
i0000000068:	lb                  t1, -549(sp)        
i0000000069:	addi                sp, sp, -384
i000000006a:	divw                s1, a5, s1
i000000006b:	or                  s1, s1, s0
i000000006c:	lh                  s1, 1014(sp)        
i000000006d:	srai                a2, a2, 2 
i000000006e:	srai                s0, s0, 4 
i000000006f:	mulh                t0, a5, a4
i0000000070:	mul                 s1, s1, s1
i0000000071:	addi                a1, zero, 16
i0000000072:	sllw                t0, s1, a5
i0000000073:	srl                 a4, s11, t2
i0000000074:	remuw               s1, a0, t3
i0000000075:	mulhsu              a1, a5, a5
i0000000076:	lhu                 t5, -752(sp)        
i0000000077:	sh                  t0, -972(sp)        
i0000000078:	fence                         
i0000000079:	srli                a0, a0, 9 
i000000007a:	addi                a4, a4, -8
				li                  x24, 9    
				mul                 t3, s3, zero
				sh                  a6, 668(sp)         
				mulhu               a7, s1, a4
				lhu                 a4, 1658(sp)        
				divuw               a4, gp, gp
				lui                 s4, 15    
				rem                 t6, tp, s11
	
b000000007b:
				pre_branch_macro                        
				bge                 x24, x23, i000000005f
				post_branch_macro                       
	
				lwu                 tp, 1108(sp)        
				sraw                a5, a7, t6
				sub                 a5, a5, a4
				srai                s0, s0, 10
				addiw               s0, s0, 10
				srliw               a4, s6, 9 
				lh                  t6, -990(sp)        
				li                  x23, 10   
i000000007b:	lhu                 a3, 410(sp)         
i000000007c:	ld                  zero, 216(sp)       
i000000007d:	addi                s0, sp, 300
i000000007e:	andi                a3, a3, -30
i000000007f:	ori                 t0, s1, -328
i0000000080:	srliw               a1, a2, 8 
i0000000081:	rem                 t3, a5, a5
i0000000082:	addi                a2, sp, 0 
i0000000083:	fence.i                       
i0000000084:	sd                  a4, -824(sp)        
i0000000085:	divw                s1, s3, s10
i0000000086:	sw                  a4, 80(sp)          
i0000000087:	ld                  t2, 144(sp)         
i0000000088:	lw                  a5, 580(sp)         
i0000000089:	divw                a7, a3, s5
i000000008a:	fence                         
i000000008b:	andi                a1, a1, -23
i000000008c:	slt                 a5, a2, gp
i000000008d:	or                  a2, a2, s1
				la                  sp, begin_signature
				li                  t1, 5304  
				add                 sp, sp, t1
i000000008e:	lw                  s1, 24(sp)          
				la                  sp, begin_signature
				li                  t1, 5296  
				add                 sp, sp, t1
i000000008f:	lw                  t3, 92(sp)          
i0000000090:	addi                sp, sp, -480
i0000000091:	mul                 a5, s1, s1
i0000000092:	remw                a5, s1, a4
i0000000093:	sub                 s1, s1, a5
i0000000094:	addi                sp, sp, -16
				la                  sp, begin_signature
				li                  t1, 12464 
				add                 sp, sp, t1
i0000000095:	lh                  s1, -56(sp)         
i0000000096:	srli                s1, s1, 2 
i0000000097:	addw                s1, a4, a5
i0000000098:	sw                  s9, 36(sp)          
i0000000099:	div                 a7, a6, t4
i000000009a:	fence.i                       
i000000009b:	addi                a4, sp, 332
				la                  sp, begin_signature
				li                  t1, 4912  
				add                 sp, sp, t1
i000000009c:	sd                  s1, -1920(sp)       
i000000009d:	addiw               a5, a4, 1811
i000000009e:	srai                a2, a2, 10
i000000009f:	srli                s1, s1, 4 
i00000000a0:	mulw                a5, s1, a4
i00000000a1:	fence.i                       
i00000000a2:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 11000 
				add                 sp, sp, t1
				sraiw               a6, a4, 9 
				sd                  s1, 80(sp)          
				andi                s0, s0, -10
				addw                s1, s1, s0
				remu                s1, s1, a5
				fence.i                       
				fence.i                       
	
b00000000a3:
				jal                 x1, i00000000aa     
	
				ld                  s1, -848(sp)        
				sd                  a6, 104(sp)         
				lwu                 s11, 1900(sp)       
				remw                a4, a5, a5
				divw                s6, a7, a6
				divw                t2, s1, s1
				sd                  a7, -200(sp)        
i00000000a3:	addiw               a4, a4, 1970
i00000000a4:	lw                  s8, 668(sp)         
				la                  sp, begin_signature
				li                  t1, 9968  
				add                 sp, sp, t1
i00000000a5:	ld                  s0, 72(sp)          
i00000000a6:	fence                         
i00000000a7:	srai                a3, a3, 6 
i00000000a8:	fence                         
i00000000a9:	remuw               a4, a4, s1
i00000000aa:	sraiw               a5, s2, 4 
i00000000ab:	addi                sp, sp, -416
i00000000ac:	lw                  a5, 2040(sp)        
i00000000ad:	ld                  zero, -440(sp)      
i00000000ae:	sub                 a5, a5, a1
i00000000af:	add                 s6, zero, s1
i00000000b0:	sd                  a6, 160(sp)         
i00000000b1:	andi                zero, a4, 449
i00000000b2:	ld                  s2, -976(sp)        
				la                  sp, begin_signature
				li                  t1, 7480  
				add                 sp, sp, t1
i00000000b3:	sw                  s3, 116(sp)         
i00000000b4:	addw                s0, s0, a4
i00000000b5:	sd                  t1, -1304(sp)       
i00000000b6:	addiw               s0, s0, -10
i00000000b7:	addiw               s1, s1, -8
i00000000b8:	lb                  t6, -619(sp)        
i00000000b9:	slli                a4, t1, 17
i00000000ba:	srai                s1, s1, 6 
				la                  sp, begin_signature
				li                  t1, 8584  
				add                 sp, sp, t1
i00000000bb:	sw                  a0, 32(sp)          
i00000000bc:	sw                  a4, 636(sp)         
i00000000bd:	divuw               a3, a4, s1
i00000000be:	remu                a4, a1, t4
i00000000bf:	srli                s1, s1, 7 
i00000000c0:	lui                 a7, 30    
i00000000c1:	slli                a2, a2, 17
i00000000c2:	ld                  a4, -1424(sp)       
i00000000c3:	sd                  a0, 72(sp)          
i00000000c4:	divuw               a5, a4, s1
i00000000c5:	addi                s1, sp, 392
i00000000c6:	srai                a5, a5, 14
i00000000c7:	lui                 a6, 31    
i00000000c8:	ld                  s8, 224(sp)         
i00000000c9:	srli                s1, a5, 12
				la                  sp, begin_signature
				li                  t1, 8616  
				add                 sp, sp, t1
i00000000ca:	lwu                 s1, 1360(sp)        
				la                  sp, begin_signature
				li                  t1, 12472 
				add                 sp, sp, t1
				srai                a5, a5, 6 
				add                 s10, s10, s1
				mulhsu              s1, a5, a5
				auipc               a5, 294406
				sd                  s0, 0(sp)           
				sw                  a5, 8(sp)           
				lw                  s1, 52(sp)          
	
b00000000cb:
				jal                 x1, i00000000d7     
	
				divuw               a4, s9, s3
				divw                s9, a4, a5
				add                 s1, zero, s3
				sllw                s10, a4, a5
				divu                s1, a4, a5
				auipc               a4, 474854
				addi                s0, sp, 112
i00000000cb:	subw                a5, a5, a2
				la                  sp, begin_signature
				li                  t1, 7512  
				add                 sp, sp, t1
i00000000cc:	lh                  t3, -1400(sp)       
i00000000cd:	mul                 s5, gp, s0
i00000000ce:	fence                         
i00000000cf:	srli                s1, s1, 43
i00000000d0:	subw                a2, a2, a5
i00000000d1:	divu                s4, s1, s1
				la                  sp, begin_signature
				li                  t1, 7880  
				add                 sp, sp, t1
i00000000d2:	sw                  t3, 84(sp)          
i00000000d3:	sw                  a5, -1556(sp)       
i00000000d4:	srai                a3, a3, 10
i00000000d5:	remu                t3, a4, a5
i00000000d6:	add                 s1, s1, s0
i00000000d7:	mulhu               a5, a3, s8
i00000000d8:	sraiw               a5, a4, 17
i00000000d9:	xori                a5, a4, 583
i00000000da:	divw                a5, a4, s1
i00000000db:	sh                  s1, -394(sp)        
i00000000dc:	sd                  s10, -152(sp)       
i00000000dd:	ld                  s0, 112(sp)         
i00000000de:	mulh                a3, s11, gp
i00000000df:	addw                t5, t4, s0
i00000000e0:	sd                  a6, 32(sp)          
i00000000e1:	lh                  s1, -334(sp)        
i00000000e2:	addi                a3, sp, 452
i00000000e3:	xori                a5, a4, -474
i00000000e4:	srai                s1, s1, 3 
i00000000e5:	addw                s1, s1, a2
i00000000e6:	sltu                a5, s6, t5
i00000000e7:	sw                  s1, 8(sp)           
i00000000e8:	divuw               s0, tp, s10
				la                  sp, begin_signature
				li                  t1, 10240 
				add                 sp, sp, t1
i00000000e9:	sh                  a5, 1762(sp)        
i00000000ea:	remuw               a4, t2, zero
i00000000eb:	addi                sp, sp, -480
i00000000ec:	lw                  a5, 52(sp)          
i00000000ed:	sw                  a5, 48(sp)          
i00000000ee:	xor                 a1, a1, s1
i00000000ef:	sd                  a2, 96(sp)          
i00000000f0:	sd                  s4, 184(sp)         
i00000000f1:	srli                a5, a5, 4 
				la                  sp, begin_signature
				li                  t1, 8720  
				add                 sp, sp, t1
i00000000f2:	ld                  a3, 56(sp)          
				la                  sp, begin_signature
				li                  t1, 7592  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 11792 
				add                 sp, sp, t1
				subw                s0, s0, s0
				andi                t6, s8, 975
				ld                  s0, 64(sp)          
				ld                  s0, 0(sp)           
				srliw               a5, s0, 7 
				srli                s0, s0, 11
				sw                  a5, 80(sp)          
	
b00000000f3:
				jal                 x1, i0000000110     
	
				lwu                 t2, 412(sp)         
				xor                 s1, t2, zero
				srai                s0, s0, 13
				addw                a4, a4, s0
				remuw               a5, a5, a5
				fence.i                       
				addi                sp, sp, -416
i00000000f3:	addw                s1, gp, t1
i00000000f4:	sub                 s4, zero, zero
i00000000f5:	lw                  a1, 48(sp)          
i00000000f6:	fence.i                       
i00000000f7:	srli                a5, a5, 10
i00000000f8:	sltiu               a5, a4, -718
i00000000f9:	addi                s0, sp, 324
i00000000fa:	lbu                 t0, -1692(sp)       
i00000000fb:	subw                a0, a0, a0
i00000000fc:	divuw               s11, a5, a4
i00000000fd:	divw                a4, a5, a4
i00000000fe:	sh                  t6, 148(sp)         
i00000000ff:	srli                a0, a0, 1 
i0000000100:	add                 a5, zero, s2
i0000000101:	remw                a5, t0, s10
i0000000102:	addw                zero, a4, a5
i0000000103:	sllw                a4, t0, s10
i0000000104:	add                 s1, zero, a5
i0000000105:	srli                a5, a5, 4 
i0000000106:	mulh                s8, tp, s9
				la                  sp, begin_signature
				li                  t1, 10376 
				add                 sp, sp, t1
i0000000107:	sd                  s11, -80(sp)        
i0000000108:	xor                 a4, a4, a2
				la                  sp, begin_signature
				li                  t1, 10728 
				add                 sp, sp, t1
i0000000109:	ld                  s8, 1256(sp)        
i000000010a:	srai                a5, a5, 9 
i000000010b:	ld                  a2, -272(sp)        
i000000010c:	subw                a5, a1, a2
i000000010d:	srli                a4, a4, 7 
i000000010e:	srli                a0, a0, 9 
i000000010f:	sw                  a0, 20(sp)          
i0000000110:	sd                  s0, 16(sp)          
i0000000111:	fence.i                       
i0000000112:	srai                s1, s1, 4 
i0000000113:	fence.i                       
i0000000114:	mulhsu              s2, s1, a5
i0000000115:	addiw               t5, t2, -207
i0000000116:	srli                a4, a4, 25
i0000000117:	ld                  a2, 24(sp)          
i0000000118:	fence.i                       
i0000000119:	ld                  s1, 1216(sp)        
i000000011a:	ld                  a5, 824(sp)         
				li                  x28, 12   
				addi                x23, x23, 1
				la                  sp, begin_signature
				li                  t1, 5896  
				add                 sp, sp, t1
				sd                  s3, -1736(sp)       
				addi                s0, sp, 508
				srlw                gp, s10, zero
				add                 s6, s6, s1
				lw                  s0, 8(sp)           
				ld                  s1, 328(sp)         
				srai                a5, a5, 9 
	
b000000011b:
				beq                 x23, x28, 1f        
				jal                 x1, i0000000105     
				1: li x23, 10                           
	
				sd                  a5, 96(sp)          
				addw                a5, s10, s3
				addi                a4, a4, -25
				lw                  s8, 48(sp)          
				srli                s1, s1, 12
				srli                s0, s0, 10
