Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 18 01:03:33 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-329723704.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_videosoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.205        0.000                      0                21325        0.019        0.000                      0                21325       -0.822       -7.222                      21                  7706  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
clk100                                              {0.000 5.000}        10.000          100.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  soc_videosoc_pll_clk200                           {0.000 2.500}        5.000           200.000         
  soc_videosoc_pll_fb                               {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys                              {0.000 5.000}        10.000          100.000         
  soc_videosoc_pll_sys4x                            {0.000 1.250}        2.500           400.000         
  soc_videosoc_pll_sys4x_dqs                        {0.625 1.875}        2.500           400.000         
eth_clocks_rx                                       {0.000 4.000}        8.000           125.000         
eth_rx_clk                                          {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx                             {0.000 4.000}        8.000           125.000         
  soc_ethphy_pll_clk_tx90                           {2.000 6.000}        8.000           125.000         
  soc_ethphy_pll_fb                                 {0.000 4.000}        8.000           125.000         
eth_tx_clk                                          {0.000 4.000}        8.000           125.000         
hdmi_in0_pix5x_clk                                  {0.000 0.673}        1.347           742.391         
hdmi_in0_pix_clk                                    {0.000 3.367}        6.734           148.500         
hdmi_out0_pix5x_clk                                 {0.000 0.673}        1.347           742.391         
hdmi_out0_pix_clk                                   {0.000 3.367}        6.734           148.500         
pix1p25x_clk                                        {0.000 2.693}        5.387           185.632         
sys_clk                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                                                3.000        0.000                       0                     3  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    4.511        0.000                       0                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -0.822                       1                     2  
  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  soc_videosoc_pll_clk200                                 1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    12  
  soc_videosoc_pll_fb                                                                                                                                                                                 8.751        0.000                       0                     2  
  soc_videosoc_pll_sys                                                                                                                                                                                7.845        0.000                       0                     2  
  soc_videosoc_pll_sys4x                                                                                                                                                                              0.345        0.000                       0                    77  
  soc_videosoc_pll_sys4x_dqs                                                                                                                                                                          0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                                                         5.845        0.000                       0                     1  
eth_rx_clk                                                1.241        0.000                      0                  399        0.019        0.000                      0                  399        2.000        0.000                       0                   160  
  soc_ethphy_pll_clk_tx                                                                                                                                                                               5.845        0.000                       0                     2  
  soc_ethphy_pll_clk_tx90                                                                                                                                                                             5.845        0.000                       0                     3  
  soc_ethphy_pll_fb                                                                                                                                                                                   6.751        0.000                       0                     2  
eth_tx_clk                                                0.706        0.000                      0                  227        0.121        0.000                      0                  227        3.500        0.000                       0                   102  
hdmi_in0_pix5x_clk                                                                                                                                                                                   -0.320       -3.840                      12                    12  
hdmi_in0_pix_clk                                          0.610        0.000                      0                 2662        0.037        0.000                      0                 2662        2.117        0.000                       0                  1084  
hdmi_out0_pix5x_clk                                                                                                                                                                                  -0.320       -2.560                       8                     8  
hdmi_out0_pix_clk                                         0.626        0.000                      0                 1484        0.075        0.000                      0                 1484        2.117        0.000                       0                   857  
pix1p25x_clk                                              1.028        0.000                      0                  685        0.121        0.000                      0                  685        2.193        0.000                       0                   368  
sys_clk                                                   0.205        0.000                      0                15854        0.049        0.000                      0                15854        2.500        0.000                       0                  5001  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_10/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.822ns,  Total Violation       -0.822ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y5    BUFG_11/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_clk200
  To Clock:  soc_videosoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.181ns
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.456     6.992 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.182    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y131       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=10, routed)          1.703     8.181    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.355     8.536    
                         clock uncertainty           -0.053     8.483    
    SLICE_X163Y131       FDPE (Setup_fdpe_C_D)       -0.047     8.436    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.533ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.818     6.533    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDSE (Prop_fdse_C_Q)         0.419     6.952 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.853    soc_videosoc_reset_counter[1]
    SLICE_X163Y128       LUT4 (Prop_lut4_I0_O)        0.299     8.152 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.531    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.701    11.179    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.533    
                         clock uncertainty           -0.053    11.480    
    SLICE_X163Y128       FDSE (Setup_fdse_C_CE)      -0.205    11.275    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.533ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.818     6.533    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDSE (Prop_fdse_C_Q)         0.419     6.952 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.853    soc_videosoc_reset_counter[1]
    SLICE_X163Y128       LUT4 (Prop_lut4_I0_O)        0.299     8.152 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.531    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.701    11.179    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.533    
                         clock uncertainty           -0.053    11.480    
    SLICE_X163Y128       FDSE (Setup_fdse_C_CE)      -0.205    11.275    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.533ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.818     6.533    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDSE (Prop_fdse_C_Q)         0.419     6.952 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.853    soc_videosoc_reset_counter[1]
    SLICE_X163Y128       LUT4 (Prop_lut4_I0_O)        0.299     8.152 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.531    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.701    11.179    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.533    
                         clock uncertainty           -0.053    11.480    
    SLICE_X163Y128       FDSE (Setup_fdse_C_CE)      -0.205    11.275    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 soc_videosoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.718ns (35.936%)  route 1.280ns (64.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.533ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.818     6.533    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDSE (Prop_fdse_C_Q)         0.419     6.952 r  soc_videosoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.901     7.853    soc_videosoc_reset_counter[1]
    SLICE_X163Y128       LUT4 (Prop_lut4_I0_O)        0.299     8.152 r  soc_videosoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.531    soc_videosoc_reset_counter[3]_i_1_n_0
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.701    11.179    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.533    
                         clock uncertainty           -0.053    11.480    
    SLICE_X163Y128       FDSE (Setup_fdse_C_CE)      -0.205    11.275    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.275    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.718ns (34.719%)  route 1.350ns (65.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419     6.955 r  FDPE_3/Q
                         net (fo=5, routed)           0.952     7.907    clk200_rst
    SLICE_X163Y128       LUT6 (Prop_lut6_I5_O)        0.299     8.206 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.398     8.604    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X162Y128       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.701    11.179    clk200_clk
    SLICE_X162Y128       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism              0.331    11.510    
                         clock uncertainty           -0.053    11.457    
    SLICE_X162Y128       FDRE (Setup_fdre_C_D)       -0.031    11.426    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.734%)  route 0.636ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419     6.955 r  FDPE_3/Q
                         net (fo=5, routed)           0.636     7.591    clk200_rst
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.701    11.179    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism              0.331    11.510    
                         clock uncertainty           -0.053    11.457    
    SLICE_X163Y128       FDSE (Setup_fdse_C_S)       -0.604    10.853    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.734%)  route 0.636ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419     6.955 r  FDPE_3/Q
                         net (fo=5, routed)           0.636     7.591    clk200_rst
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.701    11.179    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism              0.331    11.510    
                         clock uncertainty           -0.053    11.457    
    SLICE_X163Y128       FDSE (Setup_fdse_C_S)       -0.604    10.853    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.734%)  route 0.636ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419     6.955 r  FDPE_3/Q
                         net (fo=5, routed)           0.636     7.591    clk200_rst
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.701    11.179    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism              0.331    11.510    
                         clock uncertainty           -0.053    11.457    
    SLICE_X163Y128       FDSE (Setup_fdse_C_S)       -0.604    10.853    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_videosoc_pll_clk200 rise@5.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.734%)  route 0.636ns (60.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.179ns = ( 11.179 - 5.000 ) 
    Source Clock Delay      (SCD):    6.536ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=10, routed)          1.821     6.536    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.419     6.955 r  FDPE_3/Q
                         net (fo=5, routed)           0.636     7.591    clk200_rst
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=10, routed)          1.701    11.179    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism              0.331    11.510    
                         clock uncertainty           -0.053    11.457    
    SLICE_X163Y128       FDSE (Setup_fdse_C_S)       -0.604    10.853    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -7.591    
  -------------------------------------------------------------------
                         slack                                  3.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.641     1.946    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.141     2.087 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.143    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y131       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.912     2.500    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.554     1.946    
    SLICE_X163Y131       FDPE (Hold_fdpe_C_D)         0.075     2.021    FDPE_3
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDSE (Prop_fdse_C_Q)         0.141     2.084 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.263    soc_videosoc_reset_counter[0]
    SLICE_X163Y128       LUT2 (Prop_lut2_I0_O)        0.042     2.305 r  soc_videosoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.305    soc_videosoc_reset_counter[1]_i_1_n_0
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.909     2.497    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.554     1.943    
    SLICE_X163Y128       FDSE (Hold_fdse_C_D)         0.107     2.050    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDSE (Prop_fdse_C_Q)         0.141     2.084 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.265    soc_videosoc_reset_counter[0]
    SLICE_X163Y128       LUT4 (Prop_lut4_I1_O)        0.043     2.308 r  soc_videosoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.308    soc_videosoc_reset_counter[3]_i_2_n_0
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.909     2.497    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.554     1.943    
    SLICE_X163Y128       FDSE (Hold_fdse_C_D)         0.107     2.050    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDSE (Prop_fdse_C_Q)         0.141     2.084 f  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.179     2.263    soc_videosoc_reset_counter[0]
    SLICE_X163Y128       LUT1 (Prop_lut1_I0_O)        0.045     2.308 r  soc_videosoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.308    soc_videosoc_reset_counter0[0]
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.909     2.497    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.554     1.943    
    SLICE_X163Y128       FDSE (Hold_fdse_C_D)         0.091     2.034    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDSE (Prop_fdse_C_Q)         0.141     2.084 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.265    soc_videosoc_reset_counter[0]
    SLICE_X163Y128       LUT3 (Prop_lut3_I1_O)        0.045     2.310 r  soc_videosoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.310    soc_videosoc_reset_counter[2]_i_1_n_0
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.909     2.497    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.554     1.943    
    SLICE_X163Y128       FDSE (Hold_fdse_C_D)         0.092     2.035    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 soc_videosoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.641%)  route 0.295ns (61.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.943ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.638     1.943    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y128       FDSE (Prop_fdse_C_Q)         0.141     2.084 r  soc_videosoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.167     2.251    soc_videosoc_reset_counter[0]
    SLICE_X163Y128       LUT6 (Prop_lut6_I1_O)        0.045     2.296 r  soc_videosoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.128     2.424    soc_videosoc_ic_reset_i_1_n_0
    SLICE_X162Y128       FDRE                                         r  soc_videosoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.909     2.497    clk200_clk
    SLICE_X162Y128       FDRE                                         r  soc_videosoc_ic_reset_reg/C
                         clock pessimism             -0.541     1.956    
    SLICE_X162Y128       FDRE (Hold_fdre_C_D)         0.059     2.015    soc_videosoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.087%)  route 0.248ns (65.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.641     1.946    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  FDPE_3/Q
                         net (fo=5, routed)           0.248     2.321    clk200_rst
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.909     2.497    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.957    
    SLICE_X163Y128       FDSE (Hold_fdse_C_S)        -0.072     1.885    soc_videosoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.087%)  route 0.248ns (65.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.641     1.946    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  FDPE_3/Q
                         net (fo=5, routed)           0.248     2.321    clk200_rst
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.909     2.497    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.957    
    SLICE_X163Y128       FDSE (Hold_fdse_C_S)        -0.072     1.885    soc_videosoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.087%)  route 0.248ns (65.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.641     1.946    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  FDPE_3/Q
                         net (fo=5, routed)           0.248     2.321    clk200_rst
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.909     2.497    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.957    
    SLICE_X163Y128       FDSE (Hold_fdse_C_S)        -0.072     1.885    soc_videosoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_videosoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_videosoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_videosoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_videosoc_pll_clk200 rise@0.000ns - soc_videosoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.087%)  route 0.248ns (65.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=10, routed)          0.641     1.946    clk200_clk
    SLICE_X163Y131       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDPE (Prop_fdpe_C_Q)         0.128     2.074 r  FDPE_3/Q
                         net (fo=5, routed)           0.248     2.321    clk200_rst
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_videosoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_videosoc_pll_clk200
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=10, routed)          0.909     2.497    clk200_clk
    SLICE_X163Y128       FDSE                                         r  soc_videosoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.957    
    SLICE_X163Y128       FDSE (Hold_fdse_C_S)        -0.072     1.885    soc_videosoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.437    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y6    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y131   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y131   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X162Y128   soc_videosoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y131   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y131   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y128   soc_videosoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y131   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y131   FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y128   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y128   soc_videosoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y131   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y131   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y128   soc_videosoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y128   soc_videosoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_fb
  To Clock:  soc_videosoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys
  To Clock:  soc_videosoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x
  To Clock:  soc_videosoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_videosoc_pll_sys4x_dqs
  To Clock:  soc_videosoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_videosoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y7   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.241ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.241ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.656     1.656    eth_rx_clk
    SLICE_X74Y101        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDPE (Prop_fdpe_C_Q)         0.518     2.174 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.364    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X74Y101        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y2        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=160, routed)         1.536     3.536    eth_rx_clk
    SLICE_X74Y101        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.120     3.656    
                         clock uncertainty           -0.035     3.621    
    SLICE_X74Y101        FDPE (Setup_fdpe_C_D)       -0.016     3.605    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                  1.241    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 soc_ethphy_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 1.692ns (25.473%)  route 4.950ns (74.527%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.663     1.663    eth_rx_clk
    SLICE_X67Y101        FDRE                                         r  soc_ethphy_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.419     2.082 r  soc_ethphy_source_payload_data_reg[7]/Q
                         net (fo=8, routed)           1.335     3.418    soc_ethphy_source_payload_data[7]
    SLICE_X69Y108        LUT3 (Prop_lut3_I2_O)        0.327     3.745 r  soc_ethmac_crc32_checker_crc_reg[23]_i_2/O
                         net (fo=7, routed)           0.540     4.284    soc_ethmac_crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I2_O)        0.326     4.610 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_21/O
                         net (fo=1, routed)           0.590     5.200    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_21_n_0
    SLICE_X68Y108        LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.452     5.776    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.433     6.334    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.458 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.425     6.883    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.007 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.299     7.305    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X71Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.877     8.306    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X76Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.533     9.533    eth_rx_clk
    SLICE_X76Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.080     9.613    
                         clock uncertainty           -0.035     9.578    
    SLICE_X76Y101        FDRE (Setup_fdre_C_D)       -0.013     9.565    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 soc_ethphy_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 1.692ns (25.907%)  route 4.839ns (74.093%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.663     1.663    eth_rx_clk
    SLICE_X67Y101        FDRE                                         r  soc_ethphy_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.419     2.082 r  soc_ethphy_source_payload_data_reg[7]/Q
                         net (fo=8, routed)           1.335     3.418    soc_ethphy_source_payload_data[7]
    SLICE_X69Y108        LUT3 (Prop_lut3_I2_O)        0.327     3.745 r  soc_ethmac_crc32_checker_crc_reg[23]_i_2/O
                         net (fo=7, routed)           0.540     4.284    soc_ethmac_crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I2_O)        0.326     4.610 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_21/O
                         net (fo=1, routed)           0.590     5.200    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_21_n_0
    SLICE_X68Y108        LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.452     5.776    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.433     6.334    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.458 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.425     6.883    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.007 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.299     7.305    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X71Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.765     8.194    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X77Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.533     9.533    eth_rx_clk
    SLICE_X77Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.080     9.613    
                         clock uncertainty           -0.035     9.578    
    SLICE_X77Y101        FDRE (Setup_fdre_C_D)       -0.047     9.531    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                          9.531    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 soc_ethphy_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.692ns (26.057%)  route 4.801ns (73.943%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 9.533 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.663     1.663    eth_rx_clk
    SLICE_X67Y101        FDRE                                         r  soc_ethphy_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.419     2.082 r  soc_ethphy_source_payload_data_reg[7]/Q
                         net (fo=8, routed)           1.335     3.418    soc_ethphy_source_payload_data[7]
    SLICE_X69Y108        LUT3 (Prop_lut3_I2_O)        0.327     3.745 r  soc_ethmac_crc32_checker_crc_reg[23]_i_2/O
                         net (fo=7, routed)           0.540     4.284    soc_ethmac_crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I2_O)        0.326     4.610 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_21/O
                         net (fo=1, routed)           0.590     5.200    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_21_n_0
    SLICE_X68Y108        LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.452     5.776    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.433     6.334    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.458 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.425     6.883    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.007 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.299     7.305    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X71Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.728     8.157    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X77Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.533     9.533    eth_rx_clk
    SLICE_X77Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.080     9.613    
                         clock uncertainty           -0.035     9.578    
    SLICE_X77Y102        FDRE (Setup_fdre_C_D)       -0.058     9.520    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                          9.520    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 soc_ethphy_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 1.692ns (26.098%)  route 4.791ns (73.902%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.663     1.663    eth_rx_clk
    SLICE_X67Y101        FDRE                                         r  soc_ethphy_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y101        FDRE (Prop_fdre_C_Q)         0.419     2.082 r  soc_ethphy_source_payload_data_reg[7]/Q
                         net (fo=8, routed)           1.335     3.418    soc_ethphy_source_payload_data[7]
    SLICE_X69Y108        LUT3 (Prop_lut3_I2_O)        0.327     3.745 r  soc_ethmac_crc32_checker_crc_reg[23]_i_2/O
                         net (fo=7, routed)           0.540     4.284    soc_ethmac_crc32_checker_crc_reg[23]_i_2_n_0
    SLICE_X69Y107        LUT5 (Prop_lut5_I2_O)        0.326     4.610 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_21/O
                         net (fo=1, routed)           0.590     5.200    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_21_n_0
    SLICE_X68Y108        LUT6 (Prop_lut6_I0_O)        0.124     5.324 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_17/O
                         net (fo=1, routed)           0.452     5.776    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_17_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I0_O)        0.124     5.900 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.433     6.334    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X69Y108        LUT6 (Prop_lut6_I5_O)        0.124     6.458 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7/O
                         net (fo=1, routed)           0.425     6.883    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_7_n_0
    SLICE_X67Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.007 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6/O
                         net (fo=1, routed)           0.299     7.305    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_6_n_0
    SLICE_X71Y108        LUT6 (Prop_lut6_I5_O)        0.124     7.429 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=4, routed)           0.717     8.147    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X75Y103        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.535     9.535    eth_rx_clk
    SLICE_X75Y103        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.080     9.615    
                         clock uncertainty           -0.035     9.580    
    SLICE_X75Y103        FDRE (Setup_fdre_C_D)       -0.062     9.518    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                          9.518    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 1.049ns (17.719%)  route 4.871ns (82.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.031     6.566    soc_ethphy_rx_ctl
    SLICE_X69Y101        LUT5 (Prop_lut5_I0_O)        0.206     6.772 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.840     7.612    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X74Y102        LUT6 (Prop_lut6_I1_O)        0.326     7.938 r  soc_ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     7.938    soc_ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X74Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.536     9.536    eth_rx_clk
    SLICE_X74Y102        FDRE                                         r  soc_ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.544    
                         clock uncertainty           -0.035     9.509    
    SLICE_X74Y102        FDRE (Setup_fdre_C_D)        0.081     9.590    soc_ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.590    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_clockdomainsrenamer1_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.821ns (14.044%)  route 5.025ns (85.956%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 9.541 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.446     6.981    soc_ethphy_rx_ctl
    SLICE_X69Y101        LUT6 (Prop_lut6_I0_O)        0.180     7.161 r  vns_clockdomainsrenamer1_state_i_2/O
                         net (fo=1, routed)           0.579     7.740    vns_clockdomainsrenamer1_next_state
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  vns_clockdomainsrenamer1_state_i_1/O
                         net (fo=1, routed)           0.000     7.864    vns_clockdomainsrenamer1_state_i_1_n_0
    SLICE_X69Y105        FDRE                                         r  vns_clockdomainsrenamer1_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.541     9.541    eth_rx_clk
    SLICE_X69Y105        FDRE                                         r  vns_clockdomainsrenamer1_state_reg/C
                         clock pessimism              0.008     9.549    
                         clock uncertainty           -0.035     9.514    
    SLICE_X69Y105        FDRE (Setup_fdre_C_D)        0.029     9.543    vns_clockdomainsrenamer1_state_reg
  -------------------------------------------------------------------
                         required time                          9.543    
                         arrival time                          -7.864    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_clockdomainsrenamer3_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.821ns (14.366%)  route 4.894ns (85.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 9.542 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.268     6.803    soc_ethphy_rx_ctl
    SLICE_X68Y101        LUT6 (Prop_lut6_I0_O)        0.180     6.983 r  vns_clockdomainsrenamer3_state[1]_i_3/O
                         net (fo=1, routed)           0.436     7.419    vns_clockdomainsrenamer3_state[1]_i_3_n_0
    SLICE_X68Y101        LUT5 (Prop_lut5_I3_O)        0.124     7.543 r  vns_clockdomainsrenamer3_state[1]_i_1/O
                         net (fo=1, routed)           0.190     7.733    vns_clockdomainsrenamer3_state[1]_i_1_n_0
    SLICE_X69Y101        FDRE                                         r  vns_clockdomainsrenamer3_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.542     9.542    eth_rx_clk
    SLICE_X69Y101        FDRE                                         r  vns_clockdomainsrenamer3_state_reg[1]/C
                         clock pessimism              0.008     9.550    
                         clock uncertainty           -0.035     9.515    
    SLICE_X69Y101        FDRE (Setup_fdre_C_D)       -0.081     9.434    vns_clockdomainsrenamer3_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  1.701    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 0.723ns (13.124%)  route 4.786ns (86.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 9.535 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=9, routed)           4.031     6.566    soc_ethphy_rx_ctl
    SLICE_X69Y101        LUT5 (Prop_lut5_I0_O)        0.206     6.772 r  soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.755     7.527    soc_ethmac_rx_converter_converter_source_payload_data[38]_i_1_n_0
    SLICE_X75Y103        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.535     9.535    eth_rx_clk
    SLICE_X75Y103        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.543    
                         clock uncertainty           -0.035     9.508    
    SLICE_X75Y103        FDRE (Setup_fdre_C_D)       -0.249     9.259    soc_ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_rx_cdc_graycounter0_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.499ns (25.633%)  route 4.349ns (74.367%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.653     1.653    eth_rx_clk
    SLICE_X76Y104        FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.478     2.131 r  vns_xilinxmultiregimpl5_regs1_reg[2]/Q
                         net (fo=2, routed)           1.009     3.140    vns_xilinxmultiregimpl5_regs1[2]
    SLICE_X75Y104        LUT6 (Prop_lut6_I0_O)        0.301     3.441 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.571     4.012    storage_12_reg_i_9_n_0
    SLICE_X75Y103        LUT5 (Prop_lut5_I3_O)        0.124     4.136 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           0.924     5.060    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X72Y101        LUT2 (Prop_lut2_I1_O)        0.150     5.210 f  soc_ethmac_rx_cdc_graycounter0_q_binary[4]_i_2/O
                         net (fo=12, routed)          0.664     5.874    soc_ethmac_rx_cdc_graycounter0_q_binary[4]_i_2_n_0
    SLICE_X76Y102        LUT6 (Prop_lut6_I2_O)        0.328     6.202 r  soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_2/O
                         net (fo=3, routed)           0.565     6.767    soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_2_n_0
    SLICE_X75Y102        LUT3 (Prop_lut3_I1_O)        0.118     6.885 r  soc_ethmac_rx_cdc_graycounter0_q_binary[6]_i_1/O
                         net (fo=2, routed)           0.617     7.501    soc_ethmac_rx_cdc_graycounter0_q_next_binary[6]
    SLICE_X75Y102        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.536     9.536    eth_rx_clk
    SLICE_X75Y102        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[6]/C
                         clock pessimism              0.080     9.616    
                         clock uncertainty           -0.035     9.581    
    SLICE_X75Y102        FDRE (Setup_fdre_C_D)       -0.290     9.291    soc_ethmac_rx_cdc_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  1.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.339%)  route 0.171ns (53.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.574     0.574    eth_rx_clk
    SLICE_X76Y101        FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        FDRE (Prop_fdre_C_Q)         0.148     0.722 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[28]/Q
                         net (fo=1, routed)           0.171     0.893    soc_ethmac_rx_converter_converter_source_payload_data[28]
    RAMB36_X4Y20         RAMB36E1                                     r  storage_12_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.887     0.887    eth_rx_clk
    RAMB36_X4Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.255     0.632    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.242     0.874    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.124%)  route 0.170ns (50.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.573     0.573    eth_rx_clk
    SLICE_X76Y103        FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164     0.737 r  soc_ethmac_rx_cdc_graycounter0_q_binary_reg[3]/Q
                         net (fo=7, routed)           0.170     0.906    soc_ethmac_rx_cdc_graycounter0_q_binary[3]
    RAMB36_X4Y20         RAMB36E1                                     r  storage_12_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.887     0.887    eth_rx_clk
    RAMB36_X4Y20         RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.255     0.632    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.815    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.578     0.578    eth_rx_clk
    SLICE_X71Y102        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.002    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.258     0.591    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.578     0.578    eth_rx_clk
    SLICE_X71Y102        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.002    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.258     0.591    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.578     0.578    eth_rx_clk
    SLICE_X71Y102        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.002    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.258     0.591    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.578     0.578    eth_rx_clk
    SLICE_X71Y102        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.002    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.258     0.591    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.578     0.578    eth_rx_clk
    SLICE_X71Y102        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.002    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.258     0.591    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.578     0.578    eth_rx_clk
    SLICE_X71Y102        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.002    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X70Y102        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.258     0.591    
    SLICE_X70Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.901    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.578     0.578    eth_rx_clk
    SLICE_X71Y102        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.002    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X70Y102        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X70Y102        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.258     0.591    
    SLICE_X70Y102        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.901    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.235%)  route 0.283ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.578     0.578    eth_rx_clk
    SLICE_X71Y102        FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     0.719 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.002    storage_10_reg_0_7_6_7/ADDRD0
    SLICE_X70Y102        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.849     0.849    storage_10_reg_0_7_6_7/WCLK
    SLICE_X70Y102        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.258     0.591    
    SLICE_X70Y102        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.901    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y20    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X74Y101   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X74Y101   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X69Y105   vns_clockdomainsrenamer1_state_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X72Y102   storage_10_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx
  To Clock:  soc_ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_clk_tx90
  To Clock:  soc_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y8   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_ethphy_pll_fb
  To Clock:  soc_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 1.586ns (23.805%)  route 5.076ns (76.195%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X11Y78         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.802     3.154    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.453 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.591     4.044    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.168 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.308     4.477    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.601 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.897     5.498    soc_ethmac_padding_inserter_source_valid
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.622 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.564     6.186    soc_ethmac_crc32_inserter_source_valid
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.633    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.757 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.439     7.196    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.320 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.556     7.876    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y77          LUT5 (Prop_lut5_I2_O)        0.124     8.000 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.596     8.596    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.937    
                         clock uncertainty           -0.069     9.868    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.302    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.614ns  (logic 1.586ns (23.979%)  route 5.028ns (76.021%))
  Logic Levels:           8  (LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X11Y78         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.802     3.154    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.453 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.591     4.044    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.168 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.308     4.477    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.601 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.897     5.498    soc_ethmac_padding_inserter_source_valid
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.622 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.564     6.186    soc_ethmac_crc32_inserter_source_valid
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.633    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.757 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.439     7.196    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.320 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.491     7.811    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y75          LUT3 (Prop_lut3_I1_O)        0.124     7.935 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.613     8.548    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.937    
                         clock uncertainty           -0.069     9.868    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.302    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.510ns  (logic 1.586ns (24.362%)  route 4.924ns (75.638%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X11Y78         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.802     3.154    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.453 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.591     4.044    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.168 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.308     4.477    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.601 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.897     5.498    soc_ethmac_padding_inserter_source_valid
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.622 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.564     6.186    soc_ethmac_crc32_inserter_source_valid
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.633    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.757 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.439     7.196    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.320 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.546     7.866    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     7.990 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.453     8.443    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.937    
                         clock uncertainty           -0.069     9.868    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.302    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 1.586ns (24.597%)  route 4.862ns (75.403%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X11Y78         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.802     3.154    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.453 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.591     4.044    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.168 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.308     4.477    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.601 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.897     5.498    soc_ethmac_padding_inserter_source_valid
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.622 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.564     6.186    soc_ethmac_crc32_inserter_source_valid
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.633    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.757 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.439     7.196    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.320 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.472     7.791    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y78          LUT2 (Prop_lut2_I1_O)        0.124     7.915 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.466     8.381    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.937    
                         clock uncertainty           -0.069     9.868    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     9.302    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 2.826ns (46.795%)  route 3.213ns (53.205%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.974     1.974    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.428 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.307     5.735    soc_ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X8Y76          LUT6 (Prop_lut6_I1_O)        0.124     5.859 r  ODDR_2_i_9/O
                         net (fo=1, routed)           0.799     6.658    ODDR_2_i_9_n_0
    SLICE_X4Y78          LUT4 (Prop_lut4_I3_O)        0.124     6.782 r  ODDR_2_i_7/O
                         net (fo=3, routed)           0.469     7.251    ODDR_2_i_7_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.124     7.375 r  ODDR_2_i_2/O
                         net (fo=1, routed)           0.638     8.013    soc_ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 1.586ns (25.085%)  route 4.736ns (74.915%))
  Logic Levels:           8  (LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X11Y78         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.802     3.154    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.453 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.591     4.044    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.168 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.308     4.477    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.601 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.897     5.498    soc_ethmac_padding_inserter_source_valid
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.622 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.564     6.186    soc_ethmac_crc32_inserter_source_valid
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.633    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.757 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.470     7.227    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.351 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.173     7.524    storage_11_reg_i_46_n_0
    SLICE_X9Y78          LUT4 (Prop_lut4_I1_O)        0.124     7.648 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.608     8.256    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.937    
                         clock uncertainty           -0.069     9.868    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.302    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl2_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 1.636ns (25.034%)  route 4.899ns (74.966%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.807ns = ( 9.807 - 8.000 ) 
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.931     1.931    eth_tx_clk
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.478     2.409 r  vns_xilinxmultiregimpl2_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     3.370    vns_xilinxmultiregimpl2_regs1[6]
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.298     3.668 f  soc_ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.361     4.029    soc_ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.153 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.308     4.461    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.585 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.897     5.482    soc_ethmac_padding_inserter_source_valid
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.606 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.564     6.171    soc_ethmac_crc32_inserter_source_valid
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.295 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.617    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.741 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.470     7.211    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y78          LUT6 (Prop_lut6_I1_O)        0.124     7.335 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.444     7.779    storage_11_reg_i_46_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I1_O)        0.116     7.895 r  soc_ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.572     8.466    soc_ethmac_tx_cdc_rdport_adr[6]
    SLICE_X11Y78         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.807     9.807    eth_tx_clk
    SLICE_X11Y78         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.088     9.895    
                         clock uncertainty           -0.069     9.826    
    SLICE_X11Y78         FDRE (Setup_fdre_C_D)       -0.278     9.548    soc_ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 1.586ns (25.243%)  route 4.697ns (74.757%))
  Logic Levels:           8  (LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 9.848 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X11Y78         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.802     3.154    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.453 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.591     4.044    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.168 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.308     4.477    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.601 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.897     5.498    soc_ethmac_padding_inserter_source_valid
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.622 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.564     6.186    soc_ethmac_crc32_inserter_source_valid
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.633    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.757 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.439     7.196    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.320 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.310     7.629    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X9Y77          LUT4 (Prop_lut4_I0_O)        0.124     7.753 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.463     8.216    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.848     9.848    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.088     9.937    
                         clock uncertainty           -0.069     9.868    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     9.302    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 1.586ns (23.706%)  route 5.104ns (76.294%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 9.804 - 8.000 ) 
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.933     1.933    eth_tx_clk
    SLICE_X11Y78         FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.419     2.352 r  soc_ethmac_tx_cdc_graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.802     3.154    soc_ethmac_tx_cdc_graycounter1_q[2]
    SLICE_X13Y78         LUT4 (Prop_lut4_I0_O)        0.299     3.453 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.591     4.044    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124     4.168 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.308     4.477    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X11Y78         LUT3 (Prop_lut3_I0_O)        0.124     4.601 f  vns_clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.897     5.498    soc_ethmac_padding_inserter_source_valid
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.124     5.622 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.564     6.186    soc_ethmac_crc32_inserter_source_valid
    SLICE_X8Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.310 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.322     6.633    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X9Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.757 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.439     7.196    soc_ethmac_tx_converter_converter_mux0
    SLICE_X9Y77          LUT3 (Prop_lut3_I2_O)        0.124     7.320 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.546     7.866    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124     7.990 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.634     8.624    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X8Y77          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.804     9.804    eth_tx_clk
    SLICE_X8Y77          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.088     9.892    
                         clock uncertainty           -0.069     9.823    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)       -0.028     9.795    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 3.022ns (51.361%)  route 2.862ns (48.639%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.974     1.974    eth_tx_clk
    RAMB36_X0Y15         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.428 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.214     5.641    soc_ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X8Y76          LUT6 (Prop_lut6_I0_O)        0.124     5.765 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.670     6.435    ODDR_2_i_8_n_0
    SLICE_X5Y76          LUT4 (Prop_lut4_I3_O)        0.118     6.553 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.341     6.894    ODDR_2_i_4_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I3_O)        0.326     7.220 r  ODDR_2_i_1/O
                         net (fo=1, routed)           0.638     7.858    soc_ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.088     9.954    
                         clock uncertainty           -0.069     9.885    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     9.051    ODDR_2
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  1.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X11Y77         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  vns_xilinxmultiregimpl2_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.880    vns_xilinxmultiregimpl2_regs0[5]
    SLICE_X11Y77         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X11Y77         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[5]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.076     0.759    vns_xilinxmultiregimpl2_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X11Y77         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  vns_xilinxmultiregimpl2_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.880    vns_xilinxmultiregimpl2_regs0[3]
    SLICE_X11Y77         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X11Y77         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[3]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.075     0.758    vns_xilinxmultiregimpl2_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X11Y77         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     0.824 r  vns_xilinxmultiregimpl2_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.880    vns_xilinxmultiregimpl2_regs0[4]
    SLICE_X11Y77         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X11Y77         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[4]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.071     0.754    vns_xilinxmultiregimpl2_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.713ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.713     0.713    eth_tx_clk
    SLICE_X3Y77          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE (Prop_fdse_C_Q)         0.141     0.854 r  soc_ethmac_crc32_inserter_reg_reg[14]/Q
                         net (fo=2, routed)           0.099     0.953    p_29_in
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.045     0.998 r  soc_ethmac_crc32_inserter_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.998    soc_ethmac_crc32_inserter_next_reg[22]
    SLICE_X2Y77          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.987     0.987    eth_tx_clk
    SLICE_X2Y77          FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[22]/C
                         clock pessimism             -0.260     0.726    
    SLICE_X2Y77          FDSE (Hold_fdse_C_D)         0.120     0.846    soc_ethmac_crc32_inserter_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  vns_xilinxmultiregimpl2_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.903    vns_xilinxmultiregimpl2_regs0[2]
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[2]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.064     0.747    vns_xilinxmultiregimpl2_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  vns_xilinxmultiregimpl2_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.903    vns_xilinxmultiregimpl2_regs0[6]
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[6]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.064     0.747    vns_xilinxmultiregimpl2_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.684     0.684    eth_tx_clk
    SLICE_X10Y79         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDPE (Prop_fdpe_C_Q)         0.164     0.848 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.904    vns_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X10Y79         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.959     0.959    eth_tx_clk
    SLICE_X10Y79         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.274     0.684    
    SLICE_X10Y79         FDPE (Hold_fdpe_C_D)         0.060     0.744    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  vns_xilinxmultiregimpl2_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.903    vns_xilinxmultiregimpl2_regs0[0]
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[0]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.060     0.743    vns_xilinxmultiregimpl2_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl2_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vns_xilinxmultiregimpl2_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.683     0.683    eth_tx_clk
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     0.847 r  vns_xilinxmultiregimpl2_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.903    vns_xilinxmultiregimpl2_regs0[1]
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.957     0.957    eth_tx_clk
    SLICE_X12Y78         FDRE                                         r  vns_xilinxmultiregimpl2_regs1_reg[1]/C
                         clock pessimism             -0.273     0.683    
    SLICE_X12Y78         FDRE (Hold_fdre_C_D)         0.053     0.736    vns_xilinxmultiregimpl2_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vns_clockdomainsrenamer4_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            soc_ethmac_crc32_inserter_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.798%)  route 0.136ns (42.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.710     0.710    eth_tx_clk
    SLICE_X7Y78          FDRE                                         r  vns_clockdomainsrenamer4_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     0.851 r  vns_clockdomainsrenamer4_state_reg[1]/Q
                         net (fo=27, routed)          0.136     0.987    vns_clockdomainsrenamer4_state[1]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.032 r  soc_ethmac_crc32_inserter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.032    soc_ethmac_crc32_inserter_cnt[0]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  soc_ethmac_crc32_inserter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.986     0.986    eth_tx_clk
    SLICE_X6Y78          FDRE                                         r  soc_ethmac_crc32_inserter_cnt_reg[0]/C
                         clock pessimism             -0.262     0.723    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.121     0.844    soc_ethmac_crc32_inserter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y15  storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80  ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77  ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75  ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76  ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78  ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X10Y79  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X10Y79  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y77   vns_clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X7Y76   vns_clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y77   vns_clockdomainsrenamer0_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y76   vns_clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y76   vns_clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y76   vns_clockdomainsrenamer2_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y76   vns_clockdomainsrenamer2_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y78   vns_clockdomainsrenamer4_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X7Y78   vns_clockdomainsrenamer4_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y78   soc_ethmac_crc32_inserter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y78   soc_ethmac_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y78   soc_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y78   vns_clockdomainsrenamer6_state_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X4Y75   soc_ethmac_crc32_inserter_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y75   soc_ethmac_preamble_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y75   soc_ethmac_preamble_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X5Y75   soc_ethmac_preamble_inserter_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y78   soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X9Y78   soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  vns_xilinxmultiregimpl2_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  vns_xilinxmultiregimpl2_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X12Y78  vns_xilinxmultiregimpl2_regs0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix5x_clk
  To Clock:  hdmi_in0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           12  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -3.840ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFIO/O }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y132  ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y131  ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y142  ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y141  ISERDESE2_19/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.347       -0.320     ILOGIC_X1Y146  ISERDESE2_20/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in0_pix_clk
  To Clock:  hdmi_in0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 soc_frame_fifo_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_fifo_graycounter0_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 1.330ns (22.993%)  route 4.454ns (77.007%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.745     1.745    hdmi_in0_pix_clk
    SLICE_X153Y152       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  soc_frame_fifo_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.145     3.309    soc_frame_fifo_graycounter0_q[1]
    SLICE_X147Y152       LUT4 (Prop_lut4_I0_O)        0.299     3.608 r  storage_18_reg_0_i_18/O
                         net (fo=1, routed)           0.403     4.011    storage_18_reg_0_i_18_n_0
    SLICE_X147Y152       LUT5 (Prop_lut5_I4_O)        0.124     4.135 r  storage_18_reg_0_i_17/O
                         net (fo=1, routed)           0.501     4.636    storage_18_reg_0_i_17_n_0
    SLICE_X149Y151       LUT6 (Prop_lut6_I5_O)        0.124     4.760 r  storage_18_reg_0_i_14/O
                         net (fo=2, routed)           0.444     5.204    storage_18_reg_0_i_14_n_0
    SLICE_X151Y150       LUT5 (Prop_lut5_I4_O)        0.124     5.328 r  storage_18_reg_0_i_10/O
                         net (fo=29, routed)          0.663     5.991    soc_frame_fifo_asyncfifo_writable
    SLICE_X154Y150       LUT3 (Prop_lut3_I0_O)        0.124     6.115 r  soc_frame_fifo_graycounter0_q_binary[9]_i_2/O
                         net (fo=7, routed)           0.642     6.757    soc_frame_fifo_graycounter0_q_binary[9]_i_2_n_0
    SLICE_X154Y150       LUT5 (Prop_lut5_I0_O)        0.116     6.873 r  soc_frame_fifo_graycounter0_q_binary[9]_i_1/O
                         net (fo=2, routed)           0.656     7.529    soc_frame_fifo_graycounter0_q_next_binary[9]
    SLICE_X154Y150       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X154Y150       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[9]/C
                         clock pessimism              0.078     8.440    
                         clock uncertainty           -0.057     8.383    
    SLICE_X154Y150       FDRE (Setup_fdre_C_D)       -0.244     8.139    soc_frame_fifo_graycounter0_q_reg[9]
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 soc_s7datacapture1_gearbox_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_charsync1_control_position_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.862ns (32.714%)  route 3.830ns (67.286%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 8.368 - 6.734 ) 
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.830     1.830    hdmi_in0_pix_clk
    SLICE_X156Y143       FDRE                                         r  soc_s7datacapture1_gearbox_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y143       FDRE (Prop_fdre_C_Q)         0.456     2.286 r  soc_s7datacapture1_gearbox_o_reg[2]/Q
                         net (fo=11, routed)          1.287     3.573    soc_s7datacapture1_gearbox_o_reg_n_0_[2]
    SLICE_X153Y139       LUT3 (Prop_lut3_I2_O)        0.152     3.725 f  soc_charsync1_control_position[2]_i_6/O
                         net (fo=1, routed)           0.436     4.161    soc_charsync1_control_position[2]_i_6_n_0
    SLICE_X153Y139       LUT5 (Prop_lut5_I4_O)        0.326     4.487 r  soc_charsync1_control_position[2]_i_3/O
                         net (fo=3, routed)           0.820     5.307    soc_charsync1_control_position[2]_i_3_n_0
    SLICE_X153Y140       LUT2 (Prop_lut2_I0_O)        0.152     5.459 r  soc_charsync1_control_position[0]_i_2/O
                         net (fo=2, routed)           0.326     5.785    soc_charsync1_control_position[0]_i_2_n_0
    SLICE_X154Y140       LUT6 (Prop_lut6_I5_O)        0.332     6.117 r  soc_charsync1_control_position[3]_i_3/O
                         net (fo=4, routed)           0.487     6.604    soc_charsync1_control_position[3]_i_3_n_0
    SLICE_X154Y140       LUT2 (Prop_lut2_I1_O)        0.116     6.720 r  soc_charsync1_control_position[0]_i_4/O
                         net (fo=1, routed)           0.474     7.194    soc_charsync1_control_position[0]_i_4_n_0
    SLICE_X153Y140       LUT6 (Prop_lut6_I4_O)        0.328     7.522 r  soc_charsync1_control_position[0]_i_1/O
                         net (fo=1, routed)           0.000     7.522    soc_charsync1_control_position[0]_i_1_n_0
    SLICE_X153Y140       FDRE                                         r  soc_charsync1_control_position_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.634     8.368    hdmi_in0_pix_clk
    SLICE_X153Y140       FDRE                                         r  soc_charsync1_control_position_reg[0]/C
                         clock pessimism              0.080     8.448    
                         clock uncertainty           -0.057     8.392    
    SLICE_X153Y140       FDRE (Setup_fdre_C_D)        0.029     8.421    soc_charsync1_control_position_reg[0]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 soc_frame_fifo_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_fifo_graycounter0_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 1.338ns (23.653%)  route 4.319ns (76.347%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 8.362 - 6.734 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.745     1.745    hdmi_in0_pix_clk
    SLICE_X153Y152       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y152       FDRE (Prop_fdre_C_Q)         0.419     2.164 r  soc_frame_fifo_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           1.145     3.309    soc_frame_fifo_graycounter0_q[1]
    SLICE_X147Y152       LUT4 (Prop_lut4_I0_O)        0.299     3.608 r  storage_18_reg_0_i_18/O
                         net (fo=1, routed)           0.403     4.011    storage_18_reg_0_i_18_n_0
    SLICE_X147Y152       LUT5 (Prop_lut5_I4_O)        0.124     4.135 r  storage_18_reg_0_i_17/O
                         net (fo=1, routed)           0.501     4.636    storage_18_reg_0_i_17_n_0
    SLICE_X149Y151       LUT6 (Prop_lut6_I5_O)        0.124     4.760 r  storage_18_reg_0_i_14/O
                         net (fo=2, routed)           0.444     5.204    storage_18_reg_0_i_14_n_0
    SLICE_X151Y150       LUT5 (Prop_lut5_I4_O)        0.124     5.328 r  storage_18_reg_0_i_10/O
                         net (fo=29, routed)          0.663     5.991    soc_frame_fifo_asyncfifo_writable
    SLICE_X154Y150       LUT3 (Prop_lut3_I0_O)        0.124     6.115 r  soc_frame_fifo_graycounter0_q_binary[9]_i_2/O
                         net (fo=7, routed)           0.642     6.757    soc_frame_fifo_graycounter0_q_binary[9]_i_2_n_0
    SLICE_X154Y150       LUT5 (Prop_lut5_I4_O)        0.124     6.881 r  soc_frame_fifo_graycounter0_q[8]_i_1/O
                         net (fo=1, routed)           0.521     7.402    soc_frame_fifo_graycounter0_q_next[8]
    SLICE_X154Y150       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.628     8.362    hdmi_in0_pix_clk
    SLICE_X154Y150       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[8]/C
                         clock pessimism              0.078     8.440    
                         clock uncertainty           -0.057     8.383    
    SLICE_X154Y150       FDRE (Setup_fdre_C_D)       -0.030     8.353    soc_frame_fifo_graycounter0_q_reg[8]
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_resdetection_hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.773ns (15.525%)  route 4.206ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X158Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         3.571     5.867    hdmi_in0_pix_rst
    SLICE_X135Y144       LUT3 (Prop_lut3_I0_O)        0.295     6.162 r  soc_resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.635     6.797    soc_resdetection_hcounter[10]_i_1_n_0
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.571     8.305    hdmi_in0_pix_clk
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[1]/C
                         clock pessimism              0.080     8.385    
                         clock uncertainty           -0.057     8.329    
    SLICE_X136Y143       FDRE (Setup_fdre_C_R)       -0.524     7.805    soc_resdetection_hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_resdetection_hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.773ns (15.525%)  route 4.206ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X158Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         3.571     5.867    hdmi_in0_pix_rst
    SLICE_X135Y144       LUT3 (Prop_lut3_I0_O)        0.295     6.162 r  soc_resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.635     6.797    soc_resdetection_hcounter[10]_i_1_n_0
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.571     8.305    hdmi_in0_pix_clk
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[2]/C
                         clock pessimism              0.080     8.385    
                         clock uncertainty           -0.057     8.329    
    SLICE_X136Y143       FDRE (Setup_fdre_C_R)       -0.524     7.805    soc_resdetection_hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_resdetection_hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.773ns (15.525%)  route 4.206ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X158Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         3.571     5.867    hdmi_in0_pix_rst
    SLICE_X135Y144       LUT3 (Prop_lut3_I0_O)        0.295     6.162 r  soc_resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.635     6.797    soc_resdetection_hcounter[10]_i_1_n_0
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.571     8.305    hdmi_in0_pix_clk
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[3]/C
                         clock pessimism              0.080     8.385    
                         clock uncertainty           -0.057     8.329    
    SLICE_X136Y143       FDRE (Setup_fdre_C_R)       -0.524     7.805    soc_resdetection_hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_resdetection_hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.773ns (15.525%)  route 4.206ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X158Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         3.571     5.867    hdmi_in0_pix_rst
    SLICE_X135Y144       LUT3 (Prop_lut3_I0_O)        0.295     6.162 r  soc_resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.635     6.797    soc_resdetection_hcounter[10]_i_1_n_0
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.571     8.305    hdmi_in0_pix_clk
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[4]/C
                         clock pessimism              0.080     8.385    
                         clock uncertainty           -0.057     8.329    
    SLICE_X136Y143       FDRE (Setup_fdre_C_R)       -0.524     7.805    soc_resdetection_hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_resdetection_hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.773ns (15.525%)  route 4.206ns (84.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 8.305 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X158Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         3.571     5.867    hdmi_in0_pix_rst
    SLICE_X135Y144       LUT3 (Prop_lut3_I0_O)        0.295     6.162 r  soc_resdetection_hcounter[10]_i_1/O
                         net (fo=11, routed)          0.635     6.797    soc_resdetection_hcounter[10]_i_1_n_0
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.571     8.305    hdmi_in0_pix_clk
    SLICE_X136Y143       FDRE                                         r  soc_resdetection_hcounter_reg[5]/C
                         clock pessimism              0.080     8.385    
                         clock uncertainty           -0.057     8.329    
    SLICE_X136Y143       FDRE (Setup_fdre_C_R)       -0.524     7.805    soc_resdetection_hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_fifo_graycounter0_q_binary_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.478ns (9.826%)  route 4.387ns (90.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.361 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X158Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.387     6.683    hdmi_in0_pix_rst
    SLICE_X153Y150       FDRE                                         r  soc_frame_fifo_graycounter0_q_binary_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.627     8.361    hdmi_in0_pix_clk
    SLICE_X153Y150       FDRE                                         r  soc_frame_fifo_graycounter0_q_binary_reg[7]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty           -0.057     8.304    
    SLICE_X153Y150       FDRE (Setup_fdre_C_R)       -0.600     7.704    soc_frame_fifo_graycounter0_q_binary_reg[7]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_fifo_graycounter0_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_in0_pix_clk rise@6.734ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.478ns (9.826%)  route 4.387ns (90.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 8.361 - 6.734 ) 
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        1.818     1.818    hdmi_in0_pix_clk
    SLICE_X158Y119       FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y119       FDPE (Prop_fdpe_C_Q)         0.478     2.296 r  FDPE_11/Q
                         net (fo=840, routed)         4.387     6.683    hdmi_in0_pix_rst
    SLICE_X153Y150       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     6.734 r  BUFG_9/O
                         net (fo=1084, routed)        1.627     8.361    hdmi_in0_pix_clk
    SLICE_X153Y150       FDRE                                         r  soc_frame_fifo_graycounter0_q_reg[6]/C
                         clock pessimism              0.000     8.361    
                         clock uncertainty           -0.057     8.304    
    SLICE_X153Y150       FDRE (Setup_fdre_C_R)       -0.600     7.704    soc_frame_fifo_graycounter0_q_reg[6]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc_frame_rgb2ycbcr_yraw_r0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_yraw_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.247%)  route 0.228ns (61.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.620     0.620    hdmi_in0_pix_clk
    SLICE_X143Y148       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y148       FDRE (Prop_fdre_C_Q)         0.141     0.761 r  soc_frame_rgb2ycbcr_yraw_r0_reg[8]/Q
                         net (fo=1, routed)           0.228     0.988    soc_frame_rgb2ycbcr_yraw_r0[8]
    SLICE_X140Y150       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.888     0.888    hdmi_in0_pix_clk
    SLICE_X140Y150       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r1_reg[8]/C
                         clock pessimism              0.000     0.888    
    SLICE_X140Y150       FDRE (Hold_fdre_C_D)         0.063     0.951    soc_frame_rgb2ycbcr_yraw_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 soc_frame_rgb2ycbcr_yraw_r0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_frame_rgb2ycbcr_yraw_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.069%)  route 0.229ns (61.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.619     0.619    hdmi_in0_pix_clk
    SLICE_X141Y149       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.141     0.760 r  soc_frame_rgb2ycbcr_yraw_r0_reg[6]/Q
                         net (fo=1, routed)           0.229     0.989    soc_frame_rgb2ycbcr_yraw_r0[6]
    SLICE_X140Y150       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.888     0.888    hdmi_in0_pix_clk
    SLICE_X140Y150       FDRE                                         r  soc_frame_rgb2ycbcr_yraw_r1_reg[6]/C
                         clock pessimism              0.000     0.888    
    SLICE_X140Y150       FDRE (Hold_fdre_C_D)         0.059     0.947    soc_frame_rgb2ycbcr_yraw_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y147       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=19, routed)          0.230     0.991    storage_17_reg_0_7_0_5/ADDRD0
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.893     0.893    storage_17_reg_0_7_0_5/WCLK
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X146Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y147       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=19, routed)          0.230     0.991    storage_17_reg_0_7_0_5/ADDRD0
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.893     0.893    storage_17_reg_0_7_0_5/WCLK
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X146Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y147       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=19, routed)          0.230     0.991    storage_17_reg_0_7_0_5/ADDRD0
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.893     0.893    storage_17_reg_0_7_0_5/WCLK
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X146Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y147       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=19, routed)          0.230     0.991    storage_17_reg_0_7_0_5/ADDRD0
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.893     0.893    storage_17_reg_0_7_0_5/WCLK
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X146Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y147       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=19, routed)          0.230     0.991    storage_17_reg_0_7_0_5/ADDRD0
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.893     0.893    storage_17_reg_0_7_0_5/WCLK
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X146Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y147       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=19, routed)          0.230     0.991    storage_17_reg_0_7_0_5/ADDRD0
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.893     0.893    storage_17_reg_0_7_0_5/WCLK
    SLICE_X146Y147       RAMD32                                       r  storage_17_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X146Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.944    storage_17_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y147       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=19, routed)          0.230     0.991    storage_17_reg_0_7_0_5/ADDRD0
    SLICE_X146Y147       RAMS32                                       r  storage_17_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.893     0.893    storage_17_reg_0_7_0_5/WCLK
    SLICE_X146Y147       RAMS32                                       r  storage_17_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X146Y147       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.944    storage_17_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 soc_chansync_syncbuffer2_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_17_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by hdmi_in0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_in0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_in0_pix_clk rise@0.000ns - hdmi_in0_pix_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.021%)  route 0.230ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.621     0.621    hdmi_in0_pix_clk
    SLICE_X147Y147       FDRE                                         r  soc_chansync_syncbuffer2_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y147       FDRE (Prop_fdre_C_Q)         0.141     0.762 r  soc_chansync_syncbuffer2_produce_reg[0]/Q
                         net (fo=19, routed)          0.230     0.991    storage_17_reg_0_7_0_5/ADDRD0
    SLICE_X146Y147       RAMS32                                       r  storage_17_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_in0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  BUFG_9/O
                         net (fo=1084, routed)        0.893     0.893    storage_17_reg_0_7_0_5/WCLK
    SLICE_X146Y147       RAMS32                                       r  storage_17_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.259     0.634    
    SLICE_X146Y147       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.944    storage_17_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_9/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y57     soc_frame_rgb2ycbcr_cd_mult_byraw_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.734       3.339      DSP48_X7Y56     soc_frame_rgb2ycbcr_cc_mult_ryraw_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y30    storage_18_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y31    storage_18_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X148Y143  C[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X148Y143  C[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X148Y143  C[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X140Y149  soc_frame_rgb2ycbcr_cr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X142Y145  soc_frame_rgb2ycbcr_cr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X142Y145  soc_frame_rgb2ycbcr_cr_reg[11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_6_10/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y144  storage_15_reg_0_7_6_10/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X150Y144  storage_15_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix5x_clk
  To Clock:  hdmi_out0_pix5x_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            8  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -2.560ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix5x_clk
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { BUFG_11/O }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y148  OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y147  OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y140  OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y139  OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y136  OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y135  OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y134  OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         1.347       -0.320     OLOGIC_X1Y133  OSERDESE2_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_pix_clk
  To Clock:  hdmi_out0_pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 2.746ns (44.824%)  route 3.380ns (55.176%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 8.344 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.276     5.269    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     5.393 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.226     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X145Y170       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  soc_hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.612     6.354    soc_hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X147Y170       LUT1 (Prop_lut1_I0_O)        0.124     6.478 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.332     6.810    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X146Y170       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.405 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.522    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.639    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_0
    SLICE_X146Y173       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.858 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.858    soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]_i_1_n_7
    SLICE_X146Y173       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.610     8.344    hdmi_out0_pix_clk
    SLICE_X146Y173       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]/C
                         clock pessimism              0.093     8.437    
                         clock uncertainty           -0.062     8.375    
    SLICE_X146Y173       FDRE (Setup_fdre_C_D)        0.109     8.484    soc_hdmi_out0_core_dmareader_fifo_level0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.484    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 1.698ns (31.085%)  route 3.764ns (68.915%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 8.376 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.437     5.430    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y169       LUT5 (Prop_lut5_I2_O)        0.124     5.554 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.207     5.761    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X144Y169       LUT6 (Prop_lut6_I3_O)        0.124     5.885 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.509     6.394    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X142Y169       LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  storage_21_reg_0_i_5/O
                         net (fo=3, routed)           0.676     7.194    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[0]
    RAMB36_X7Y34         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.642     8.376    hdmi_out0_pix_clk
    RAMB36_X7Y34         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.078     8.454    
                         clock uncertainty           -0.062     8.393    
    RAMB36_X7Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.827    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 2.733ns (44.707%)  route 3.380ns (55.293%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 8.345 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.276     5.269    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     5.393 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.226     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X145Y170       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  soc_hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.612     6.354    soc_hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X147Y170       LUT1 (Prop_lut1_I0_O)        0.124     6.478 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.332     6.810    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X146Y170       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.405 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.522    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.845 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.845    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_6
    SLICE_X146Y172       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.611     8.345    hdmi_out0_pix_clk
    SLICE_X146Y172       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]/C
                         clock pessimism              0.093     8.438    
                         clock uncertainty           -0.062     8.376    
    SLICE_X146Y172       FDRE (Setup_fdre_C_D)        0.109     8.485    soc_hdmi_out0_core_dmareader_fifo_level0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.698ns (31.141%)  route 3.755ns (68.859%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 8.376 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.437     5.430    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y169       LUT5 (Prop_lut5_I2_O)        0.124     5.554 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.207     5.761    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X144Y169       LUT6 (Prop_lut6_I3_O)        0.124     5.885 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.509     6.394    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X142Y170       LUT5 (Prop_lut5_I3_O)        0.124     6.518 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.667     7.185    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X7Y34         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.642     8.376    hdmi_out0_pix_clk
    RAMB36_X7Y34         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.078     8.454    
                         clock uncertainty           -0.062     8.393    
    RAMB36_X7Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.827    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 2.725ns (44.634%)  route 3.380ns (55.366%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 8.345 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.276     5.269    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     5.393 f  storage_24_reg_0_i_16/O
                         net (fo=19, routed)          0.226     5.618    storage_24_reg_0_i_16_n_0
    SLICE_X145Y170       LUT3 (Prop_lut3_I0_O)        0.124     5.742 f  soc_hdmi_out0_core_dmareader_fifo_produce[0]_i_1/O
                         net (fo=27, routed)          0.612     6.354    soc_hdmi_out0_core_dmareader_fifo_wrport_we
    SLICE_X147Y170       LUT1 (Prop_lut1_I0_O)        0.124     6.478 r  soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3/O
                         net (fo=1, routed)           0.332     6.810    soc_hdmi_out0_core_dmareader_fifo_level0[0]_i_3_n_0
    SLICE_X146Y170       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.405 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.405    soc_hdmi_out0_core_dmareader_fifo_level0_reg[0]_i_2_n_0
    SLICE_X146Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.522 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.522    soc_hdmi_out0_core_dmareader_fifo_level0_reg[4]_i_1_n_0
    SLICE_X146Y172       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.837 r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.837    soc_hdmi_out0_core_dmareader_fifo_level0_reg[8]_i_1_n_4
    SLICE_X146Y172       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.611     8.345    hdmi_out0_pix_clk
    SLICE_X146Y172       FDRE                                         r  soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]/C
                         clock pessimism              0.093     8.438    
                         clock uncertainty           -0.062     8.376    
    SLICE_X146Y172       FDRE (Setup_fdre_C_D)        0.109     8.485    soc_hdmi_out0_core_dmareader_fifo_level0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.698ns (31.195%)  route 3.745ns (68.805%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 8.376 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.437     5.430    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y169       LUT5 (Prop_lut5_I2_O)        0.124     5.554 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.207     5.761    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X144Y169       LUT6 (Prop_lut6_I3_O)        0.124     5.885 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.498     6.383    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X142Y170       LUT3 (Prop_lut3_I1_O)        0.124     6.507 r  storage_21_reg_0_i_4/O
                         net (fo=3, routed)           0.668     7.175    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X7Y34         RAMB36E1                                     r  storage_21_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.642     8.376    hdmi_out0_pix_clk
    RAMB36_X7Y34         RAMB36E1                                     r  storage_21_reg_1/CLKARDCLK
                         clock pessimism              0.078     8.454    
                         clock uncertainty           -0.062     8.393    
    RAMB36_X7Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.827    storage_21_reg_1
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.435ns  (logic 1.698ns (31.242%)  route 3.737ns (68.758%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 8.382 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.437     5.430    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y169       LUT5 (Prop_lut5_I2_O)        0.124     5.554 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.207     5.761    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X144Y169       LUT6 (Prop_lut6_I3_O)        0.124     5.885 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.488     6.372    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X143Y169       LUT4 (Prop_lut4_I2_O)        0.124     6.496 r  storage_21_reg_0_i_3/O
                         net (fo=3, routed)           0.671     7.167    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.648     8.382    hdmi_out0_pix_clk
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.460    
                         clock uncertainty           -0.062     8.399    
    RAMB36_X7Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     7.833    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.698ns (31.330%)  route 3.722ns (68.670%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 8.382 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.437     5.430    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y169       LUT5 (Prop_lut5_I2_O)        0.124     5.554 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.207     5.761    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X144Y169       LUT6 (Prop_lut6_I3_O)        0.124     5.885 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.509     6.394    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X142Y170       LUT5 (Prop_lut5_I3_O)        0.124     6.518 r  storage_21_reg_0_i_2/O
                         net (fo=3, routed)           0.634     7.152    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.648     8.382    hdmi_out0_pix_clk
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.460    
                         clock uncertainty           -0.062     8.399    
    RAMB36_X7Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     7.833    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.152    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 1.698ns (31.361%)  route 3.716ns (68.639%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 8.382 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.437     5.430    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y169       LUT5 (Prop_lut5_I2_O)        0.124     5.554 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.207     5.761    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X144Y169       LUT6 (Prop_lut6_I3_O)        0.124     5.885 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.509     6.394    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X142Y169       LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  storage_21_reg_0_i_5/O
                         net (fo=3, routed)           0.628     7.146    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[0]
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.648     8.382    hdmi_out0_pix_clk
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.460    
                         clock uncertainty           -0.062     8.399    
    RAMB36_X7Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     7.833    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_21_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_out0_pix_clk rise@6.734ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 1.698ns (31.385%)  route 3.712ns (68.615%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.648ns = ( 8.382 - 6.734 ) 
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         1.732     1.732    hdmi_out0_pix_clk
    SLICE_X147Y168       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y168       FDRE (Prop_fdre_C_Q)         0.419     2.151 r  soc_hdmi_out0_dram_port_cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.860     3.011    storage_22_reg_0_3_0_5/ADDRC1
    SLICE_X146Y169       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.328     3.339 f  storage_22_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.639     3.977    soc_hdmi_out0_dram_port_cmd_buffer_fifo_out_payload_sel[4]
    SLICE_X147Y170       LUT4 (Prop_lut4_I2_O)        0.331     4.308 f  storage_21_reg_0_i_86/O
                         net (fo=1, routed)           0.282     4.591    storage_21_reg_0_i_86_n_0
    SLICE_X145Y170       LUT5 (Prop_lut5_I4_O)        0.124     4.715 f  storage_21_reg_0_i_85/O
                         net (fo=1, routed)           0.154     4.869    storage_21_reg_0_i_85_n_0
    SLICE_X145Y170       LUT6 (Prop_lut6_I5_O)        0.124     4.993 f  storage_21_reg_0_i_82/O
                         net (fo=2, routed)           0.437     5.430    soc_hdmi_out0_dram_port_rdata_chunk_valid
    SLICE_X144Y169       LUT5 (Prop_lut5_I2_O)        0.124     5.554 r  storage_21_reg_0_i_79/O
                         net (fo=9, routed)           0.207     5.761    soc_hdmi_out0_dram_port_rdata_converter_source_ready
    SLICE_X144Y169       LUT6 (Prop_lut6_I3_O)        0.124     5.885 r  storage_21_reg_0_i_80/O
                         net (fo=9, routed)           0.498     6.383    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_ce
    SLICE_X142Y170       LUT3 (Prop_lut3_I1_O)        0.124     6.507 r  storage_21_reg_0_i_4/O
                         net (fo=3, routed)           0.635     7.142    soc_hdmi_out0_dram_port_rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     6.734 r  BUFG_10/O
                         net (fo=857, routed)         1.648     8.382    hdmi_out0_pix_clk
    RAMB36_X7Y33         RAMB36E1                                     r  storage_21_reg_0/CLKARDCLK
                         clock pessimism              0.078     8.460    
                         clock uncertainty           -0.062     8.399    
    RAMB36_X7Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     7.833    storage_21_reg_0
  -------------------------------------------------------------------
                         required time                          7.833    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  0.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.610     0.610    hdmi_out0_pix_clk
    SLICE_X145Y169       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.258     1.008    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.880     0.880    storage_22_reg_0_3_6_7/WCLK
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y168       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.934    storage_22_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.610     0.610    hdmi_out0_pix_clk
    SLICE_X145Y169       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.258     1.008    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.880     0.880    storage_22_reg_0_3_6_7/WCLK
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y168       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.934    storage_22_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.610     0.610    hdmi_out0_pix_clk
    SLICE_X145Y169       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.258     1.008    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.880     0.880    storage_22_reg_0_3_6_7/WCLK
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y168       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.934    storage_22_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.610     0.610    hdmi_out0_pix_clk
    SLICE_X145Y169       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.258     1.008    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.880     0.880    storage_22_reg_0_3_6_7/WCLK
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y168       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.934    storage_22_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.610     0.610    hdmi_out0_pix_clk
    SLICE_X145Y169       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.258     1.008    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.880     0.880    storage_22_reg_0_3_6_7/WCLK
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y168       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.934    storage_22_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.610     0.610    hdmi_out0_pix_clk
    SLICE_X145Y169       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.258     1.008    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.880     0.880    storage_22_reg_0_3_6_7/WCLK
    SLICE_X146Y168       RAMD32                                       r  storage_22_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y168       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.934    storage_22_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.610     0.610    hdmi_out0_pix_clk
    SLICE_X145Y169       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.258     1.008    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X146Y168       RAMS32                                       r  storage_22_reg_0_3_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.880     0.880    storage_22_reg_0_3_6_7/WCLK
    SLICE_X146Y168       RAMS32                                       r  storage_22_reg_0_3_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y168       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.934    storage_22_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_22_reg_0_3_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.364%)  route 0.258ns (64.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.610     0.610    hdmi_out0_pix_clk
    SLICE_X145Y169       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDRE (Prop_fdre_C_Q)         0.141     0.751 r  soc_hdmi_out0_dram_port_cmd_buffer_produce_reg[1]/Q
                         net (fo=17, routed)          0.258     1.008    storage_22_reg_0_3_6_7/ADDRD1
    SLICE_X146Y168       RAMS32                                       r  storage_22_reg_0_3_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.880     0.880    storage_22_reg_0_3_6_7/WCLK
    SLICE_X146Y168       RAMS32                                       r  storage_22_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.625    
    SLICE_X146Y168       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.934    storage_22_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.969%)  route 0.262ns (65.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.596     0.596    hdmi_out0_pix_clk
    SLICE_X134Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       FDRE (Prop_fdre_C_Q)         0.141     0.737 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.262     0.999    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X132Y148       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.867     0.867    storage_20_reg_0_3_24_25/WCLK
    SLICE_X132Y148       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA/CLK
                         clock pessimism             -0.255     0.612    
    SLICE_X132Y148       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    storage_20_reg_0_3_24_25/RAMA
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            storage_20_reg_0_3_24_25/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by hdmi_out0_pix_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_out0_pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_pix_clk rise@0.000ns - hdmi_out0_pix_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.969%)  route 0.262ns (65.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.596     0.596    hdmi_out0_pix_clk
    SLICE_X134Y149       FDRE                                         r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       FDRE (Prop_fdre_C_Q)         0.141     0.737 r  soc_hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_reg[0]/Q
                         net (fo=45, routed)          0.262     0.999    storage_20_reg_0_3_24_25/ADDRD0
    SLICE_X132Y148       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_pix_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_10/O
                         net (fo=857, routed)         0.867     0.867    storage_20_reg_0_3_24_25/WCLK
    SLICE_X132Y148       RAMD32                                       r  storage_20_reg_0_3_24_25/RAMA_D1/CLK
                         clock pessimism             -0.255     0.612    
    SLICE_X132Y148       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.922    storage_20_reg_0_3_24_25/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_pix_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { BUFG_10/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X8Y33    storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X8Y34    storage_24_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y33    storage_21_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X7Y34    storage_21_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y33    storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X8Y34    storage_24_reg_1/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   OSERDESE2_45/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   OSERDESE2_46/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y140   OSERDESE2_47/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y139   OSERDESE2_48/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_27_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_27_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_27_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_27_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_27_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_27_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_27_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X148Y131  storage_27_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y169  storage_22_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y169  storage_22_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.367       2.117      SLICE_X146Y130  storage_26_reg_0_3_6_7/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix1p25x_clk
  To Clock:  pix1p25x_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.891ns (43.650%)  route 2.441ns (56.350%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.763ns = ( 6.150 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.449 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.363     2.812    soc_s7datacapture2_serdes_m_q[3]
    SLICE_X161Y145       LUT6 (Prop_lut6_I1_O)        0.124     2.936 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.427     3.363    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     3.487 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.651     4.138    soc_s7datacapture2_lateness[7]_i_4_n_0
    SLICE_X161Y146       LUT4 (Prop_lut4_I3_O)        0.124     4.262 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.262    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y146       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.794 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.794    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y147       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.128 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.128    soc_s7datacapture2_lateness_reg[7]_i_3_n_6
    SLICE_X161Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.763     6.150    pix1p25x_clk
    SLICE_X161Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[6]/C
                         clock pessimism              0.000     6.150    
                         clock uncertainty           -0.055     6.095    
    SLICE_X161Y147       FDRE (Setup_fdre_C_D)        0.062     6.157    soc_s7datacapture2_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.773ns (20.990%)  route 2.910ns (79.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.791     0.791    pix1p25x_clk
    SLICE_X158Y120       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDPE (Prop_fdpe_C_Q)         0.478     1.269 r  FDPE_13/Q
                         net (fo=34, routed)          2.207     3.476    pix1p25x_rst
    SLICE_X162Y141       LUT3 (Prop_lut3_I0_O)        0.295     3.771 r  soc_s7datacapture1_lateness[7]_i_1/O
                         net (fo=8, routed)           0.703     4.474    soc_s7datacapture1_lateness[7]_i_1_n_0
    SLICE_X162Y140       FDRE                                         r  soc_s7datacapture1_lateness_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X162Y140       FDRE                                         r  soc_s7datacapture1_lateness_reg[5]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X162Y140       FDRE (Setup_fdre_C_R)       -0.524     5.568    soc_s7datacapture1_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          5.568    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.773ns (20.990%)  route 2.910ns (79.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.791     0.791    pix1p25x_clk
    SLICE_X158Y120       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDPE (Prop_fdpe_C_Q)         0.478     1.269 r  FDPE_13/Q
                         net (fo=34, routed)          2.207     3.476    pix1p25x_rst
    SLICE_X162Y141       LUT3 (Prop_lut3_I0_O)        0.295     3.771 r  soc_s7datacapture1_lateness[7]_i_1/O
                         net (fo=8, routed)           0.703     4.474    soc_s7datacapture1_lateness[7]_i_1_n_0
    SLICE_X162Y140       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X162Y140       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X162Y140       FDRE (Setup_fdre_C_R)       -0.524     5.568    soc_s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          5.568    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.773ns (20.990%)  route 2.910ns (79.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.791     0.791    pix1p25x_clk
    SLICE_X158Y120       FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y120       FDPE (Prop_fdpe_C_Q)         0.478     1.269 r  FDPE_13/Q
                         net (fo=34, routed)          2.207     3.476    pix1p25x_rst
    SLICE_X162Y141       LUT3 (Prop_lut3_I0_O)        0.295     3.771 r  soc_s7datacapture1_lateness[7]_i_1/O
                         net (fo=8, routed)           0.703     4.474    soc_s7datacapture1_lateness[7]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  soc_s7datacapture1_lateness_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X162Y140       FDSE                                         r  soc_s7datacapture1_lateness_reg[7]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X162Y140       FDSE (Setup_fdse_C_S)       -0.524     5.568    soc_s7datacapture1_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          5.568    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 ISERDESE2_16/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.025ns (25.729%)  route 2.959ns (74.271%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 6.138 - 5.387 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.787     0.787    pix1p25x_clk
    ILOGIC_X1Y132        ISERDESE2                                    r  ISERDESE2_16/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y132        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.440 r  ISERDESE2_16/Q5
                         net (fo=13, routed)          1.382     2.822    p_9_in[3]
    SLICE_X163Y133       LUT6 (Prop_lut6_I0_O)        0.124     2.946 r  soc_s7datacapture0_lateness[7]_i_9/O
                         net (fo=1, routed)           0.429     3.375    soc_s7datacapture0_lateness[7]_i_9_n_0
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     3.499 r  soc_s7datacapture0_lateness[7]_i_4/O
                         net (fo=2, routed)           0.567     4.066    soc_s7datacapture0_lateness[7]_i_4_n_0
    SLICE_X163Y130       LUT3 (Prop_lut3_I0_O)        0.124     4.190 r  soc_s7datacapture0_lateness[7]_i_2/O
                         net (fo=8, routed)           0.581     4.771    soc_s7datacapture0_lateness
    SLICE_X163Y130       FDRE                                         r  soc_s7datacapture0_lateness_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.751     6.138    pix1p25x_clk
    SLICE_X163Y130       FDRE                                         r  soc_s7datacapture0_lateness_reg[0]/C
                         clock pessimism              0.000     6.138    
                         clock uncertainty           -0.055     6.083    
    SLICE_X163Y130       FDRE (Setup_fdre_C_CE)      -0.205     5.878    soc_s7datacapture0_lateness_reg[0]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -4.771    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.796ns (42.386%)  route 2.441ns (57.614%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.763ns = ( 6.150 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.449 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.363     2.812    soc_s7datacapture2_serdes_m_q[3]
    SLICE_X161Y145       LUT6 (Prop_lut6_I1_O)        0.124     2.936 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.427     3.363    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     3.487 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.651     4.138    soc_s7datacapture2_lateness[7]_i_4_n_0
    SLICE_X161Y146       LUT4 (Prop_lut4_I3_O)        0.124     4.262 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.262    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y146       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.794 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.794    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y147       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.033 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     5.033    soc_s7datacapture2_lateness_reg[7]_i_3_n_5
    SLICE_X161Y147       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.763     6.150    pix1p25x_clk
    SLICE_X161Y147       FDSE                                         r  soc_s7datacapture2_lateness_reg[7]/C
                         clock pessimism              0.000     6.150    
                         clock uncertainty           -0.055     6.095    
    SLICE_X161Y147       FDSE (Setup_fdse_C_D)        0.062     6.157    soc_s7datacapture2_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 ISERDESE2_17/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.861ns (43.442%)  route 2.423ns (56.558%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 6.139 - 5.387 ) 
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.785     0.785    pix1p25x_clk
    ILOGIC_X1Y131        ISERDESE2                                    r  ISERDESE2_17/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y131        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.438 r  ISERDESE2_17/Q8
                         net (fo=1, routed)           1.351     2.789    ISERDESE2_17_n_8
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.913 f  soc_s7datacapture0_lateness[4]_i_8/O
                         net (fo=1, routed)           0.475     3.389    soc_s7datacapture0_lateness[4]_i_8_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.513 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.596     4.109    soc_s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X162Y130       LUT3 (Prop_lut3_I1_O)        0.124     4.233 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.233    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.746 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.746    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y131       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.069 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     5.069    soc_s7datacapture0_lateness_reg[7]_i_3_n_6
    SLICE_X162Y131       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.752     6.139    pix1p25x_clk
    SLICE_X162Y131       FDRE                                         r  soc_s7datacapture0_lateness_reg[6]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty           -0.055     6.084    
    SLICE_X162Y131       FDRE (Setup_fdre_C_D)        0.109     6.193    soc_s7datacapture0_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.193    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.139ns  (required time - arrival time)
  Source:                 ISERDESE2_20/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture2_lateness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.780ns (42.168%)  route 2.441ns (57.832%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.763ns = ( 6.150 - 5.387 ) 
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.796     0.796    pix1p25x_clk
    ILOGIC_X1Y146        ISERDESE2                                    r  ISERDESE2_20/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y146        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     1.449 r  ISERDESE2_20/Q5
                         net (fo=13, routed)          1.363     2.812    soc_s7datacapture2_serdes_m_q[3]
    SLICE_X161Y145       LUT6 (Prop_lut6_I1_O)        0.124     2.936 r  soc_s7datacapture2_lateness[7]_i_9/O
                         net (fo=1, routed)           0.427     3.363    soc_s7datacapture2_lateness[7]_i_9_n_0
    SLICE_X163Y145       LUT6 (Prop_lut6_I1_O)        0.124     3.487 r  soc_s7datacapture2_lateness[7]_i_4/O
                         net (fo=2, routed)           0.651     4.138    soc_s7datacapture2_lateness[7]_i_4_n_0
    SLICE_X161Y146       LUT4 (Prop_lut4_I3_O)        0.124     4.262 r  soc_s7datacapture2_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.262    soc_s7datacapture2_lateness[4]_i_6_n_0
    SLICE_X161Y146       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.794 r  soc_s7datacapture2_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.794    soc_s7datacapture2_lateness_reg[4]_i_1_n_0
    SLICE_X161Y147       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.017 r  soc_s7datacapture2_lateness_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.000     5.017    soc_s7datacapture2_lateness_reg[7]_i_3_n_7
    SLICE_X161Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.763     6.150    pix1p25x_clk
    SLICE_X161Y147       FDRE                                         r  soc_s7datacapture2_lateness_reg[5]/C
                         clock pessimism              0.000     6.150    
                         clock uncertainty           -0.055     6.095    
    SLICE_X161Y147       FDRE (Setup_fdre_C_D)        0.062     6.157    soc_s7datacapture2_lateness_reg[5]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -5.017    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 ISERDESE2_17/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture0_lateness_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.777ns (42.311%)  route 2.423ns (57.689%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 6.139 - 5.387 ) 
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.785     0.785    pix1p25x_clk
    ILOGIC_X1Y131        ISERDESE2                                    r  ISERDESE2_17/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y131        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     1.438 r  ISERDESE2_17/Q8
                         net (fo=1, routed)           1.351     2.789    ISERDESE2_17_n_8
    SLICE_X163Y132       LUT6 (Prop_lut6_I1_O)        0.124     2.913 f  soc_s7datacapture0_lateness[4]_i_8/O
                         net (fo=1, routed)           0.475     3.389    soc_s7datacapture0_lateness[4]_i_8_n_0
    SLICE_X162Y132       LUT6 (Prop_lut6_I4_O)        0.124     3.513 r  soc_s7datacapture0_lateness[4]_i_7/O
                         net (fo=1, routed)           0.596     4.109    soc_s7datacapture0_lateness[4]_i_7_n_0
    SLICE_X162Y130       LUT3 (Prop_lut3_I1_O)        0.124     4.233 r  soc_s7datacapture0_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.233    soc_s7datacapture0_lateness[4]_i_6_n_0
    SLICE_X162Y130       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.746 r  soc_s7datacapture0_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.746    soc_s7datacapture0_lateness_reg[4]_i_1_n_0
    SLICE_X162Y131       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.985 r  soc_s7datacapture0_lateness_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.000     4.985    soc_s7datacapture0_lateness_reg[7]_i_3_n_5
    SLICE_X162Y131       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.752     6.139    pix1p25x_clk
    SLICE_X162Y131       FDSE                                         r  soc_s7datacapture0_lateness_reg[7]/C
                         clock pessimism              0.000     6.139    
                         clock uncertainty           -0.055     6.084    
    SLICE_X162Y131       FDSE (Setup_fdse_C_D)        0.109     6.193    soc_s7datacapture0_lateness_reg[7]
  -------------------------------------------------------------------
                         required time                          6.193    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 ISERDESE2_18/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            soc_s7datacapture1_lateness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.387ns  (pix1p25x_clk rise@5.387ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.861ns (44.354%)  route 2.335ns (55.646%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.760ns = ( 6.147 - 5.387 ) 
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.795     0.795    pix1p25x_clk
    ILOGIC_X1Y142        ISERDESE2                                    r  ISERDESE2_18/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y142        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     1.448 r  ISERDESE2_18/Q7
                         net (fo=13, routed)          1.237     2.685    soc_s7datacapture1_serdes_m_q[1]
    SLICE_X163Y141       LUT6 (Prop_lut6_I3_O)        0.124     2.809 f  soc_s7datacapture1_lateness[4]_i_8/O
                         net (fo=1, routed)           0.433     3.242    soc_s7datacapture1_lateness[4]_i_8_n_0
    SLICE_X163Y141       LUT6 (Prop_lut6_I4_O)        0.124     3.366 r  soc_s7datacapture1_lateness[4]_i_7/O
                         net (fo=1, routed)           0.665     4.031    soc_s7datacapture1_lateness[4]_i_7_n_0
    SLICE_X162Y139       LUT3 (Prop_lut3_I1_O)        0.124     4.155 r  soc_s7datacapture1_lateness[4]_i_6/O
                         net (fo=1, routed)           0.000     4.155    soc_s7datacapture1_lateness[4]_i_6_n_0
    SLICE_X162Y139       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.668 r  soc_s7datacapture1_lateness_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.668    soc_s7datacapture1_lateness_reg[4]_i_1_n_0
    SLICE_X162Y140       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.991 r  soc_s7datacapture1_lateness_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.000     4.991    soc_s7datacapture1_lateness_reg[7]_i_3_n_6
    SLICE_X162Y140       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      5.387     5.387 r  
    BUFR_X1Y9            BUFR                         0.000     5.387 r  BUFR/O
                         net (fo=368, routed)         0.760     6.147    pix1p25x_clk
    SLICE_X162Y140       FDRE                                         r  soc_s7datacapture1_lateness_reg[6]/C
                         clock pessimism              0.000     6.147    
                         clock uncertainty           -0.055     6.092    
    SLICE_X162Y140       FDRE (Setup_fdre_C_D)        0.109     6.201    soc_s7datacapture1_lateness_reg[6]
  -------------------------------------------------------------------
                         required time                          6.201    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  1.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl23_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl23_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl23_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  vns_xilinxmultiregimpl23_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    vns_xilinxmultiregimpl23_regs0
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl23_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl23_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X161Y140       FDRE (Hold_fdre_C_D)         0.076     0.338    vns_xilinxmultiregimpl23_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl13_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl13_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.284ns
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.251     0.251    pix1p25x_clk
    SLICE_X163Y123       FDRE                                         r  vns_xilinxmultiregimpl13_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDRE (Prop_fdre_C_Q)         0.141     0.392 r  vns_xilinxmultiregimpl13_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.448    vns_xilinxmultiregimpl13_regs0
    SLICE_X163Y123       FDRE                                         r  vns_xilinxmultiregimpl13_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.284     0.284    pix1p25x_clk
    SLICE_X163Y123       FDRE                                         r  vns_xilinxmultiregimpl13_regs1_reg/C
                         clock pessimism             -0.033     0.251    
    SLICE_X163Y123       FDRE (Hold_fdre_C_D)         0.075     0.326    vns_xilinxmultiregimpl13_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl20_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl20_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl20_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  vns_xilinxmultiregimpl20_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    vns_xilinxmultiregimpl20_regs0
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl20_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.075     0.338    vns_xilinxmultiregimpl20_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl29_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl29_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  vns_xilinxmultiregimpl29_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y144       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  vns_xilinxmultiregimpl29_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    vns_xilinxmultiregimpl29_regs0
    SLICE_X163Y144       FDRE                                         r  vns_xilinxmultiregimpl29_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  vns_xilinxmultiregimpl29_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.075     0.338    vns_xilinxmultiregimpl29_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl35_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl35_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.313ns
    Source Clock Delay      (SCD):    0.279ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.279     0.279    pix1p25x_clk
    SLICE_X149Y127       FDRE                                         r  vns_xilinxmultiregimpl35_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y127       FDRE (Prop_fdre_C_Q)         0.141     0.420 r  vns_xilinxmultiregimpl35_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.476    vns_xilinxmultiregimpl35_regs0
    SLICE_X149Y127       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.313     0.313    pix1p25x_clk
    SLICE_X149Y127       FDRE                                         r  vns_xilinxmultiregimpl35_regs1_reg/C
                         clock pessimism             -0.034     0.279    
    SLICE_X149Y127       FDRE (Hold_fdre_C_D)         0.075     0.354    vns_xilinxmultiregimpl35_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl19_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl19_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl19_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  vns_xilinxmultiregimpl19_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    vns_xilinxmultiregimpl19_regs0
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl19_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl19_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X161Y140       FDRE (Hold_fdre_C_D)         0.075     0.337    vns_xilinxmultiregimpl19_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl21_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl21_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl21_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y143       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  vns_xilinxmultiregimpl21_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    vns_xilinxmultiregimpl21_regs0
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y143       FDRE                                         r  vns_xilinxmultiregimpl21_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y143       FDRE (Hold_fdre_C_D)         0.071     0.334    vns_xilinxmultiregimpl21_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl22_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl22_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.262ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.262     0.262    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl22_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDRE (Prop_fdre_C_Q)         0.141     0.403 r  vns_xilinxmultiregimpl22_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.459    vns_xilinxmultiregimpl22_regs0
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl22_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.298     0.298    pix1p25x_clk
    SLICE_X161Y140       FDRE                                         r  vns_xilinxmultiregimpl22_regs1_reg/C
                         clock pessimism             -0.036     0.262    
    SLICE_X161Y140       FDRE (Hold_fdre_C_D)         0.071     0.333    vns_xilinxmultiregimpl22_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.333    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl33_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl33_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  vns_xilinxmultiregimpl33_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y144       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  vns_xilinxmultiregimpl33_regs0_reg/Q
                         net (fo=1, routed)           0.056     0.460    vns_xilinxmultiregimpl33_regs0
    SLICE_X163Y144       FDRE                                         r  vns_xilinxmultiregimpl33_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X163Y144       FDRE                                         r  vns_xilinxmultiregimpl33_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X163Y144       FDRE (Hold_fdre_C_D)         0.071     0.334    vns_xilinxmultiregimpl33_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl31_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Destination:            vns_xilinxmultiregimpl31_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by pix1p25x_clk  {rise@0.000ns fall@2.693ns period=5.387ns})
  Path Group:             pix1p25x_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix1p25x_clk rise@0.000ns - pix1p25x_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.299ns
    Source Clock Delay      (SCD):    0.263ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.263     0.263    pix1p25x_clk
    SLICE_X160Y145       FDRE                                         r  vns_xilinxmultiregimpl31_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y145       FDRE (Prop_fdre_C_Q)         0.141     0.404 r  vns_xilinxmultiregimpl31_regs0_reg/Q
                         net (fo=1, routed)           0.058     0.462    vns_xilinxmultiregimpl31_regs0
    SLICE_X160Y145       FDRE                                         r  vns_xilinxmultiregimpl31_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pix1p25x_clk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  BUFR/O
                         net (fo=368, routed)         0.299     0.299    pix1p25x_clk
    SLICE_X160Y145       FDRE                                         r  vns_xilinxmultiregimpl31_regs1_reg/C
                         clock pessimism             -0.036     0.263    
    SLICE_X160Y145       FDRE (Hold_fdre_C_D)         0.071     0.334    vns_xilinxmultiregimpl31_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.334    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix1p25x_clk
Waveform(ns):       { 0.000 2.694 }
Period(ns):         5.387
Sources:            { BUFR/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y132   IDELAYE2_21/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y131   IDELAYE2_22/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y142   IDELAYE2_23/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y141   IDELAYE2_24/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y146   IDELAYE2_25/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         5.387       3.027      IDELAY_X1Y145   IDELAYE2_26/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y132   ISERDESE2_16/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y131   ISERDESE2_17/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y142   ISERDESE2_18/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         5.387       3.720      ILOGIC_X1Y141   ISERDESE2_19/CLKDIV
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X161Y129  soc_s7datacapture0_do_reset_lateness_toggle_o_r_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y145  soc_s7datacapture0_gearbox_storage_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X159Y145  soc_s7datacapture0_gearbox_storage_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y147  soc_s7datacapture0_gearbox_storage_reg[10]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y147  soc_s7datacapture0_gearbox_storage_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y147  soc_s7datacapture0_gearbox_storage_reg[12]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y147  soc_s7datacapture0_gearbox_storage_reg[13]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y147  soc_s7datacapture0_gearbox_storage_reg[14]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y147  soc_s7datacapture0_gearbox_storage_reg[15]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X158Y145  soc_s7datacapture0_gearbox_storage_reg[16]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X158Y120  FDPE_12/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         2.693       2.193      SLICE_X158Y120  FDPE_13/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y122  soc_s7datacapture0_do_delay_master_dec_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y122  soc_s7datacapture0_do_delay_master_inc_toggle_o_r_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y122  vns_xilinxmultiregimpl10_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y122  vns_xilinxmultiregimpl10_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y122  vns_xilinxmultiregimpl11_regs0_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X162Y122  vns_xilinxmultiregimpl11_regs1_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y132  soc_s7datacapture0_mdata_d_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         2.693       2.193      SLICE_X163Y132  soc_s7datacapture0_mdata_d_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_info_dna_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 0.478ns (5.398%)  route 8.377ns (94.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.823     1.823    sys_clk
    SLICE_X162Y132       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDPE (Prop_fdpe_C_Q)         0.478     2.301 r  FDPE_1/Q
                         net (fo=3121, routed)        8.377    10.678    sys_rst
    SLICE_X36Y130        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.627    11.627    sys_clk
    SLICE_X36Y130        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[2]/C
                         clock pessimism              0.008    11.635    
                         clock uncertainty           -0.057    11.579    
    SLICE_X36Y130        FDRE (Setup_fdre_C_R)       -0.695    10.884    soc_videosoc_info_dna_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_info_dna_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 0.478ns (5.398%)  route 8.377ns (94.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.823     1.823    sys_clk
    SLICE_X162Y132       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDPE (Prop_fdpe_C_Q)         0.478     2.301 r  FDPE_1/Q
                         net (fo=3121, routed)        8.377    10.678    sys_rst
    SLICE_X36Y130        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.627    11.627    sys_clk
    SLICE_X36Y130        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[3]/C
                         clock pessimism              0.008    11.635    
                         clock uncertainty           -0.057    11.579    
    SLICE_X36Y130        FDRE (Setup_fdre_C_R)       -0.695    10.884    soc_videosoc_info_dna_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_info_dna_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.855ns  (logic 0.478ns (5.398%)  route 8.377ns (94.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.823     1.823    sys_clk
    SLICE_X162Y132       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDPE (Prop_fdpe_C_Q)         0.478     2.301 r  FDPE_1/Q
                         net (fo=3121, routed)        8.377    10.678    sys_rst
    SLICE_X36Y130        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.627    11.627    sys_clk
    SLICE_X36Y130        FDRE                                         r  soc_videosoc_info_dna_cnt_reg[5]/C
                         clock pessimism              0.008    11.635    
                         clock uncertainty           -0.057    11.579    
    SLICE_X36Y130        FDRE (Setup_fdre_C_R)       -0.695    10.884    soc_videosoc_info_dna_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                         -10.678    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 soc_videosoc_videosoc_interface_dat_w_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.608ns  (logic 0.518ns (5.392%)  route 9.090ns (94.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.683     1.683    sys_clk
    SLICE_X104Y144       FDRE                                         r  soc_videosoc_videosoc_interface_dat_w_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y144       FDRE (Prop_fdre_C_Q)         0.518     2.201 r  soc_videosoc_videosoc_interface_dat_w_reg[2]/Q
                         net (fo=96, routed)          9.090    11.291    p_0_in222_in
    SLICE_X153Y160       FDRE                                         r  soc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.624    11.624    sys_clk
    SLICE_X153Y160       FDRE                                         r  soc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[26]/C
                         clock pessimism              0.000    11.624    
                         clock uncertainty           -0.057    11.567    
    SLICE_X153Y160       FDRE (Setup_fdre_C_D)       -0.058    11.509    soc_videosoc_sdram_phaseinjector3_wrdata_storage_full_reg[26]
  -------------------------------------------------------------------
                         required time                         11.509    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sdram_bankmachine4_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 0.801ns (8.430%)  route 8.701ns (91.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.823     1.823    sys_clk
    SLICE_X162Y132       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDPE (Prop_fdpe_C_Q)         0.478     2.301 f  FDPE_1/Q
                         net (fo=3121, routed)        8.701    11.003    sys_rst
    SLICE_X115Y159       LUT5 (Prop_lut5_I4_O)        0.323    11.326 r  soc_videosoc_sdram_bankmachine4_count[1]_i_1/O
                         net (fo=1, routed)           0.000    11.326    soc_videosoc_sdram_bankmachine4_count[1]_i_1_n_0
    SLICE_X115Y159       FDRE                                         r  soc_videosoc_sdram_bankmachine4_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.554    11.554    sys_clk
    SLICE_X115Y159       FDRE                                         r  soc_videosoc_sdram_bankmachine4_count_reg[1]/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.057    11.497    
    SLICE_X115Y159       FDRE (Setup_fdre_C_D)        0.047    11.544    soc_videosoc_sdram_bankmachine4_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.544    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sdram_choose_req_grant_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 0.478ns (5.405%)  route 8.366ns (94.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.823     1.823    sys_clk
    SLICE_X162Y132       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDPE (Prop_fdpe_C_Q)         0.478     2.301 r  FDPE_1/Q
                         net (fo=3121, routed)        8.366    10.667    sys_rst
    SLICE_X113Y160       FDRE                                         r  soc_videosoc_sdram_choose_req_grant_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.554    11.554    sys_clk
    SLICE_X113Y160       FDRE                                         r  soc_videosoc_sdram_choose_req_grant_reg[1]/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.057    11.497    
    SLICE_X113Y160       FDRE (Setup_fdre_C_R)       -0.600    10.897    soc_videosoc_sdram_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sdram_choose_req_grant_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 0.478ns (5.405%)  route 8.365ns (94.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.823     1.823    sys_clk
    SLICE_X162Y132       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDPE (Prop_fdpe_C_Q)         0.478     2.301 r  FDPE_1/Q
                         net (fo=3121, routed)        8.365    10.667    sys_rst
    SLICE_X114Y159       FDRE                                         r  soc_videosoc_sdram_choose_req_grant_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.554    11.554    sys_clk
    SLICE_X114Y159       FDRE                                         r  soc_videosoc_sdram_choose_req_grant_reg[2]/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.057    11.497    
    SLICE_X114Y159       FDRE (Setup_fdre_C_R)       -0.600    10.897    soc_videosoc_sdram_choose_req_grant_reg[2]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sdram_bandwidth_cmd_is_write_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 0.478ns (5.404%)  route 8.368ns (94.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.823     1.823    sys_clk
    SLICE_X162Y132       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDPE (Prop_fdpe_C_Q)         0.478     2.301 r  FDPE_1/Q
                         net (fo=3121, routed)        8.368    10.669    sys_rst
    SLICE_X121Y156       FDRE                                         r  soc_videosoc_sdram_bandwidth_cmd_is_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.558    11.558    sys_clk
    SLICE_X121Y156       FDRE                                         r  soc_videosoc_sdram_bandwidth_cmd_is_write_reg/C
                         clock pessimism              0.000    11.558    
                         clock uncertainty           -0.057    11.501    
    SLICE_X121Y156       FDRE (Setup_fdre_C_R)       -0.600    10.901    soc_videosoc_sdram_bandwidth_cmd_is_write_reg
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sdram_bankmachine4_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.469ns  (logic 0.773ns (8.163%)  route 8.696ns (91.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.823     1.823    sys_clk
    SLICE_X162Y132       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDPE (Prop_fdpe_C_Q)         0.478     2.301 r  FDPE_1/Q
                         net (fo=3121, routed)        8.696    10.998    sys_rst
    SLICE_X115Y159       LUT5 (Prop_lut5_I4_O)        0.295    11.293 r  soc_videosoc_sdram_bankmachine4_count[0]_i_1/O
                         net (fo=1, routed)           0.000    11.293    soc_videosoc_sdram_bankmachine4_count[0]_i_1_n_0
    SLICE_X115Y159       FDRE                                         r  soc_videosoc_sdram_bankmachine4_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.554    11.554    sys_clk
    SLICE_X115Y159       FDRE                                         r  soc_videosoc_sdram_bankmachine4_count_reg[0]/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.057    11.497    
    SLICE_X115Y159       FDRE (Setup_fdre_C_D)        0.029    11.526    soc_videosoc_sdram_bankmachine4_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_videosoc_sdram_phaseinjector1_address_storage_full_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 0.478ns (5.379%)  route 8.408ns (94.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 11.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        1.823     1.823    sys_clk
    SLICE_X162Y132       FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDPE (Prop_fdpe_C_Q)         0.478     2.301 r  FDPE_1/Q
                         net (fo=3121, routed)        8.408    10.710    sys_rst
    SLICE_X162Y163       FDRE                                         r  soc_videosoc_sdram_phaseinjector1_address_storage_full_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=5002, routed)        1.698    11.698    sys_clk
    SLICE_X162Y163       FDRE                                         r  soc_videosoc_sdram_phaseinjector1_address_storage_full_reg[2]/C
                         clock pessimism              0.000    11.698    
                         clock uncertainty           -0.057    11.641    
    SLICE_X162Y163       FDRE (Setup_fdre_C_R)       -0.695    10.946    soc_videosoc_sdram_phaseinjector1_address_storage_full_reg[2]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  0.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 soc_hdmi_out0_core_initiator_csrstorage5_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_23_reg_0_1_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.590     0.590    sys_clk
    SLICE_X133Y133       FDRE                                         r  soc_hdmi_out0_core_initiator_csrstorage5_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y133       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  soc_hdmi_out0_core_initiator_csrstorage5_storage_full_reg[0]/Q
                         net (fo=2, routed)           0.068     0.799    storage_23_reg_0_1_60_65/DIA0
    SLICE_X132Y133       RAMD32                                       r  storage_23_reg_0_1_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.859     0.859    storage_23_reg_0_1_60_65/WCLK
    SLICE_X132Y133       RAMD32                                       r  storage_23_reg_0_1_60_65/RAMA/CLK
                         clock pessimism             -0.256     0.603    
    SLICE_X132Y133       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.750    storage_23_reg_0_1_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X123Y147       FDRE                                         r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.250     0.984    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_5_reg_0_7_0_5/WCLK
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.610    
    SLICE_X120Y148       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.920    storage_5_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X123Y147       FDRE                                         r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.250     0.984    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_5_reg_0_7_0_5/WCLK
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.610    
    SLICE_X120Y148       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.920    storage_5_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X123Y147       FDRE                                         r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.250     0.984    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_5_reg_0_7_0_5/WCLK
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.610    
    SLICE_X120Y148       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.920    storage_5_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X123Y147       FDRE                                         r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.250     0.984    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_5_reg_0_7_0_5/WCLK
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.610    
    SLICE_X120Y148       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.920    storage_5_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X123Y147       FDRE                                         r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.250     0.984    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_5_reg_0_7_0_5/WCLK
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.610    
    SLICE_X120Y148       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.920    storage_5_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X123Y147       FDRE                                         r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.250     0.984    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_5_reg_0_7_0_5/WCLK
    SLICE_X120Y148       RAMD32                                       r  storage_5_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.255     0.610    
    SLICE_X120Y148       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.920    storage_5_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X123Y147       FDRE                                         r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.250     0.984    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X120Y148       RAMS32                                       r  storage_5_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_5_reg_0_7_0_5/WCLK
    SLICE_X120Y148       RAMS32                                       r  storage_5_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.255     0.610    
    SLICE_X120Y148       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.920    storage_5_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.103%)  route 0.250ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.594     0.594    sys_clk
    SLICE_X123Y147       FDRE                                         r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  soc_videosoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.250     0.984    storage_5_reg_0_7_0_5/ADDRD0
    SLICE_X120Y148       RAMS32                                       r  storage_5_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.865     0.865    storage_5_reg_0_7_0_5/WCLK
    SLICE_X120Y148       RAMS32                                       r  storage_5_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.255     0.610    
    SLICE_X120Y148       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.920    storage_5_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 soc_videosoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.964%)  route 0.251ns (64.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.590     0.590    sys_clk
    SLICE_X126Y113       FDRE                                         r  soc_videosoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y113       FDRE (Prop_fdre_C_Q)         0.141     0.731 r  soc_videosoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.251     0.982    storage_reg_0_15_6_7/ADDRD0
    SLICE_X124Y112       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=5002, routed)        0.861     0.861    storage_reg_0_15_6_7/WCLK
    SLICE_X124Y112       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.255     0.606    
    SLICE_X124Y112       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.916    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y44      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y45      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y44     mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y45     mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y22     memdat_reg_2/CLKARDCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y105   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y105   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y105   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y105   lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y105   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y105   lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV_1/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y105   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y105   lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y105   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y105   lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y105   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X108Y105   lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
Reference          | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                |
Clock              | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                   |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+
clk100             | cpu_reset        | FDPE           | -        |     0.136 (r) | FAST    |     2.625 (r) | SLOW    | soc_videosoc_pll_clk200 |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | soc_videosoc_pll_sys4x  |
clk100             | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | soc_videosoc_pll_sys4x  |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                         |
eth_rx_clk         | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_n  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.474 (r) | SLOW    |    -0.573 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data0_p  | ISERDESE2 (IO) | VARIABLE |     1.673 (f) | SLOW    |    -0.573 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_n  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.470 (r) | SLOW    |    -0.571 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data1_p  | ISERDESE2 (IO) | VARIABLE |     1.669 (f) | SLOW    |    -0.571 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_n  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.459 (r) | SLOW    |    -0.560 (r) | FAST    |                         |
hdmi_in0_pix5x_clk | hdmi_in_data2_p  | ISERDESE2 (IO) | VARIABLE |     1.658 (f) | SLOW    |    -0.560 (f) | FAST    |                         |
sys_clk            | cpu_reset        | FDPE           | -        |     2.898 (r) | SLOW    |    -0.590 (r) | FAST    |                         |
sys_clk            | eth_mdio         | FDRE           | -        |     5.483 (r) | SLOW    |    -2.159 (r) | FAST    |                         |
sys_clk            | hdmi_in_scl      | FDRE           | -        |     1.278 (r) | SLOW    |     0.086 (r) | FAST    |                         |
sys_clk            | hdmi_in_sda      | FDRE           | -        |     1.333 (r) | SLOW    |     0.043 (r) | FAST    |                         |
sys_clk            | serial_rx        | FDRE           | -        |     5.875 (r) | SLOW    |    -2.296 (r) | FAST    |                         |
sys_clk            | spiflash_1x_miso | FDRE           | -        |     5.939 (r) | SLOW    |    -2.085 (r) | FAST    |                         |
sys_clk            | user_sw0         | FDRE           | -        |    10.737 (r) | SLOW    |    -3.038 (r) | FAST    |                         |
-------------------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------------+


Output Ports Clock-to-out

--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
Reference           | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                   |
Clock               | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                      |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+
clk100              | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_videosoc_pll_sys4x     |
clk100              | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
clk100              | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_videosoc_pll_sys4x_dqs |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_rx_clk          | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | soc_ethphy_pll_clk_tx90    |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                            |
eth_tx_clk          | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |      4.355 (r) | SLOW    |      1.459 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |      4.354 (r) | SLOW    |      1.458 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_n | OSERDESE2 (IO) | -     |      4.369 (r) | SLOW    |      1.473 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data0_p | OSERDESE2 (IO) | -     |      4.368 (r) | SLOW    |      1.472 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.482 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data1_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.481 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_n | OSERDESE2 (IO) | -     |      4.377 (r) | SLOW    |      1.484 (r) | FAST    |                            |
hdmi_out0_pix5x_clk | hdmi_out_data2_p | OSERDESE2 (IO) | -     |      4.376 (r) | SLOW    |      1.483 (r) | FAST    |                            |
sys_clk             | ddram_dq[0]      | FDRE           | -     |      7.232 (r) | SLOW    |      1.837 (r) | FAST    |                            |
sys_clk             | ddram_dq[1]      | FDRE           | -     |      6.614 (r) | SLOW    |      1.544 (r) | FAST    |                            |
sys_clk             | ddram_dq[2]      | FDRE           | -     |      7.078 (r) | SLOW    |      1.744 (r) | FAST    |                            |
sys_clk             | ddram_dq[3]      | FDRE           | -     |      7.374 (r) | SLOW    |      1.912 (r) | FAST    |                            |
sys_clk             | ddram_dq[4]      | FDRE           | -     |      7.545 (r) | SLOW    |      1.999 (r) | FAST    |                            |
sys_clk             | ddram_dq[5]      | FDRE           | -     |      6.767 (r) | SLOW    |      1.615 (r) | FAST    |                            |
sys_clk             | ddram_dq[6]      | FDRE           | -     |      7.382 (r) | SLOW    |      1.903 (r) | FAST    |                            |
sys_clk             | ddram_dq[7]      | FDRE           | -     |      6.929 (r) | SLOW    |      1.686 (r) | FAST    |                            |
sys_clk             | ddram_dq[8]      | FDRE           | -     |      7.685 (r) | SLOW    |      2.042 (r) | FAST    |                            |
sys_clk             | ddram_dq[9]      | FDRE           | -     |      8.305 (r) | SLOW    |      2.343 (r) | FAST    |                            |
sys_clk             | ddram_dq[10]     | FDRE           | -     |      7.697 (r) | SLOW    |      2.044 (r) | FAST    |                            |
sys_clk             | ddram_dq[11]     | FDRE           | -     |      7.990 (r) | SLOW    |      2.189 (r) | FAST    |                            |
sys_clk             | ddram_dq[12]     | FDRE           | -     |      8.455 (r) | SLOW    |      2.399 (r) | FAST    |                            |
sys_clk             | ddram_dq[13]     | FDRE           | -     |      8.605 (r) | SLOW    |      2.480 (r) | FAST    |                            |
sys_clk             | ddram_dq[14]     | FDRE           | -     |      8.003 (r) | SLOW    |      2.197 (r) | FAST    |                            |
sys_clk             | ddram_dq[15]     | FDRE           | -     |      8.897 (r) | SLOW    |      2.587 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[0]   | FDRE           | -     |      7.229 (r) | SLOW    |      1.812 (r) | FAST    |                            |
sys_clk             | ddram_dqs_n[1]   | FDRE           | -     |      8.154 (r) | SLOW    |      2.241 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[0]   | FDRE           | -     |      7.230 (r) | SLOW    |      1.814 (r) | FAST    |                            |
sys_clk             | ddram_dqs_p[1]   | FDRE           | -     |      8.155 (r) | SLOW    |      2.239 (r) | FAST    |                            |
sys_clk             | eth_mdc          | FDRE           | -     |      9.721 (r) | SLOW    |      3.517 (r) | FAST    |                            |
sys_clk             | eth_mdio         | FDSE           | -     |     11.617 (r) | SLOW    |      3.415 (r) | FAST    |                            |
sys_clk             | eth_rst_n        | FDRE           | -     |     12.494 (r) | SLOW    |      3.685 (r) | FAST    |                            |
sys_clk             | hdmi_in_hpd_en   | FDRE           | -     |     10.707 (r) | SLOW    |      3.813 (r) | FAST    |                            |
sys_clk             | hdmi_in_sda      | FDSE           | -     |      7.891 (r) | SLOW    |      2.224 (r) | FAST    |                            |
sys_clk             | oled_dc          | FDRE           | -     |     12.021 (r) | SLOW    |      4.497 (r) | FAST    |                            |
sys_clk             | oled_res         | FDRE           | -     |     10.292 (r) | SLOW    |      3.572 (r) | FAST    |                            |
sys_clk             | oled_sclk        | FDRE           | -     |     10.051 (r) | SLOW    |      3.371 (r) | FAST    |                            |
sys_clk             | oled_sdin        | FDRE           | -     |      9.983 (r) | SLOW    |      3.328 (r) | FAST    |                            |
sys_clk             | oled_vbat        | FDRE           | -     |     12.109 (r) | SLOW    |      4.528 (r) | FAST    |                            |
sys_clk             | oled_vdd         | FDRE           | -     |     12.182 (r) | SLOW    |      4.576 (r) | FAST    |                            |
sys_clk             | serial_tx        | FDSE           | -     |     10.556 (r) | SLOW    |      3.574 (r) | FAST    |                            |
sys_clk             | spiflash_1x_cs_n | FDRE           | -     |     11.935 (r) | SLOW    |      3.917 (r) | FAST    |                            |
sys_clk             | spiflash_1x_mosi | FDRE           | -     |     13.480 (r) | SLOW    |      4.686 (r) | FAST    |                            |
--------------------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------+


Setup between Clocks

------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source            | Destination         |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock             | Clock               | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100            | clk100              |         2.256 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | eth_rx_clk          |         6.741 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_rx_clk          |         4.268 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | eth_tx_clk          |         7.294 | SLOW    |               |         |               |         |               |         |
sys_clk           | eth_tx_clk          |         6.810 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | hdmi_in0_pix_clk    |         6.124 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | hdmi_in0_pix_clk    |         3.560 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_in0_pix_clk    |         1.949 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix5x_clk |         2.638 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | hdmi_out0_pix_clk   |         6.108 | SLOW    |               |         |               |         |               |         |
sys_clk           | hdmi_out0_pix_clk   |         3.936 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | pix1p25x_clk        |         6.071 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | pix1p25x_clk        |         4.359 | SLOW    |               |         |               |         |               |         |
sys_clk           | pix1p25x_clk        |         2.741 | SLOW    |               |         |               |         |               |         |
eth_rx_clk        | sys_clk             |         1.963 | SLOW    |               |         |               |         |               |         |
eth_tx_clk        | sys_clk             |         1.867 | SLOW    |               |         |               |         |               |         |
hdmi_in0_pix_clk  | sys_clk             |         2.558 | SLOW    |               |         |               |         |               |         |
hdmi_out0_pix_clk | sys_clk             |         5.507 | SLOW    |               |         |               |         |               |         |
pix1p25x_clk      | sys_clk             |         3.015 | SLOW    |               |         |               |         |               |         |
sys_clk           | sys_clk             |         9.795 | SLOW    |               |         |               |         |               |         |
------------------+---------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.282 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.232 (r) | SLOW    |   1.837 (r) | FAST    |    0.618 |
ddram_dq[1]        |   6.614 (r) | SLOW    |   1.544 (r) | FAST    |    0.000 |
ddram_dq[2]        |   7.078 (r) | SLOW    |   1.744 (r) | FAST    |    0.464 |
ddram_dq[3]        |   7.374 (r) | SLOW    |   1.912 (r) | FAST    |    0.760 |
ddram_dq[4]        |   7.545 (r) | SLOW    |   1.999 (r) | FAST    |    0.930 |
ddram_dq[5]        |   6.767 (r) | SLOW    |   1.615 (r) | FAST    |    0.152 |
ddram_dq[6]        |   7.382 (r) | SLOW    |   1.903 (r) | FAST    |    0.768 |
ddram_dq[7]        |   6.929 (r) | SLOW    |   1.686 (r) | FAST    |    0.315 |
ddram_dq[8]        |   7.685 (r) | SLOW    |   2.042 (r) | FAST    |    1.070 |
ddram_dq[9]        |   8.305 (r) | SLOW    |   2.343 (r) | FAST    |    1.690 |
ddram_dq[10]       |   7.697 (r) | SLOW    |   2.044 (r) | FAST    |    1.083 |
ddram_dq[11]       |   7.990 (r) | SLOW    |   2.189 (r) | FAST    |    1.376 |
ddram_dq[12]       |   8.455 (r) | SLOW    |   2.399 (r) | FAST    |    1.840 |
ddram_dq[13]       |   8.605 (r) | SLOW    |   2.480 (r) | FAST    |    1.990 |
ddram_dq[14]       |   8.003 (r) | SLOW    |   2.197 (r) | FAST    |    1.388 |
ddram_dq[15]       |   8.897 (r) | SLOW    |   2.587 (r) | FAST    |    2.282 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.897 (r) | SLOW    |   1.544 (r) | FAST    |    2.282 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.926 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.229 (r) | SLOW    |   1.812 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.154 (r) | SLOW    |   2.241 (r) | FAST    |    0.925 |
ddram_dqs_p[0]     |   7.230 (r) | SLOW    |   1.814 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.155 (r) | SLOW    |   2.239 (r) | FAST    |    0.926 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.155 (r) | SLOW    |   1.812 (r) | FAST    |    0.926 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




