well quick math part shows mhz bus bits wide performing transfer every two clock cycles provide bytes secsomeone said really takes clock cycles perform transfer reduces transfer rate mb commonly used figure isa bus speedhowever believe two clock transfer possible wait states