static void T_1 F_1 ( void )\r\n{\r\nF_2 ( V_1 , F_3 ( V_1 ) ) ;\r\nF_4 ( 12000000 ) ;\r\nF_5 ( V_2 , F_3 ( V_2 ) ) ;\r\n}\r\nstatic int T_1 F_6 ( char * V_3 )\r\n{\r\nif ( V_3 )\r\nF_7 ( V_4 , V_3 , sizeof( V_4 ) ) ;\r\nreturn 1 ;\r\n}\r\nstatic void T_1 F_8 (\r\nstruct V_5 * V_6 ,\r\nconst char * V_7 )\r\n{\r\nconst char * V_8 = V_7 ;\r\nV_6 -> V_9 = 0 ;\r\nV_6 -> V_10 = 0 ;\r\nV_6 -> V_11 = - 1 ;\r\nwhile ( * V_8 ) {\r\nchar V_12 = * V_8 ++ ;\r\nswitch ( V_12 ) {\r\ncase '0' ... '9' :\r\nif ( V_6 -> V_10 & V_13 ) {\r\nF_9 ( V_14 L_1\r\nL_2 , V_12 ) ;\r\n} else {\r\nint V_15 = V_12 - '0' ;\r\nif ( V_15 >= F_3 ( V_16 ) )\r\nF_9 ( V_14 L_3\r\nL_4 , V_12 ) ;\r\nelse {\r\nV_6 -> V_17 [ V_6 -> V_9 ++ ] =\r\n& V_18 ;\r\nV_6 -> V_11 = V_15 ;\r\n}\r\n}\r\nV_6 -> V_10 |= V_13 ;\r\nbreak;\r\ncase 'b' :\r\nif ( V_6 -> V_10 & V_19 )\r\nF_9 ( V_14 L_1\r\nL_5 , V_12 ) ;\r\nelse {\r\nV_6 -> V_17 [ V_6 -> V_9 ++ ] =\r\n& V_20 ;\r\n}\r\nV_6 -> V_10 |= V_19 ;\r\nbreak;\r\ncase 't' :\r\nF_9 ( V_14 L_1\r\nL_6 , V_12 ) ;\r\nbreak;\r\ncase 'c' :\r\nif ( V_6 -> V_10 & V_21 )\r\nF_9 ( V_14 L_1\r\nL_7 , V_12 ) ;\r\nelse\r\nV_6 -> V_17 [ V_6 -> V_9 ++ ] =\r\n& V_22 ;\r\nV_6 -> V_10 |= V_21 ;\r\nbreak;\r\n}\r\n}\r\n}\r\nstatic void T_1 F_10 ( void )\r\n{\r\nstruct V_5 V_6 = { 0 } ;\r\nint V_23 ;\r\nF_9 ( V_14 L_8 ,\r\nV_4 ) ;\r\nF_8 ( & V_6 , V_4 ) ;\r\nF_11 ( F_12 ( 0 ) , V_24 ) ;\r\nF_13 ( F_14 ( F_15 ( 4 ) , L_9 ) ) ;\r\nF_16 ( F_15 ( 4 ) , 1 ) ;\r\nF_17 ( F_18 ( 1 ) , V_25 ) ;\r\nF_19 ( F_18 ( 1 ) , 0 ) ;\r\nF_11 ( F_18 ( 1 ) , V_26 ) ;\r\nfor ( V_23 = 0 ; V_23 < F_3 ( V_27 ) ; V_23 ++ ) {\r\nF_17 ( V_27 [ V_23 ] . V_28 , V_25 ) ;\r\nF_11 ( V_27 [ V_23 ] . V_28 , V_26 ) ;\r\n}\r\nif ( V_6 . V_11 != - 1 ) {\r\nint V_15 ;\r\nV_29 . V_30 =\r\n& V_16 [ V_6 . V_11 ] ;\r\nF_9 ( V_14 L_10 ) ;\r\nfor ( V_15 = 0 ; V_15 < F_3 ( V_16 ) ; V_15 ++ )\r\nif ( V_15 == V_6 . V_11 )\r\nF_9 ( L_11 , V_15 ,\r\nV_16 [ V_15 ] . V_31 ,\r\nV_16 [ V_15 ] . V_32 ) ;\r\nelse\r\nF_9 ( L_12 , V_15 ,\r\nV_16 [ V_15 ] . V_31 ,\r\nV_16 [ V_15 ] . V_32 ) ;\r\nF_9 ( L_13 ) ;\r\nF_20 ( & V_29 ) ;\r\n}\r\nF_21 ( & V_33 ) ;\r\nF_22 ( & V_34 ) ;\r\nF_23 ( & V_35 ) ;\r\nF_24 ( NULL ) ;\r\nF_25 ( 0 , V_36 ,\r\nF_3 ( V_36 ) ) ;\r\nF_26 ( V_37 , F_3 ( V_37 ) ) ;\r\nif ( V_6 . V_9 )\r\nF_26 ( V_6 . V_17 , V_6 . V_9 ) ;\r\n}
