-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gsm_LPC_Analysis_Reflection_coefficients is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    L_ACF_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    L_ACF_ce0 : OUT STD_LOGIC;
    L_ACF_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    LARc_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    LARc_ce0 : OUT STD_LOGIC;
    LARc_we0 : OUT STD_LOGIC;
    LARc_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    bitoff_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bitoff_ce0 : OUT STD_LOGIC;
    bitoff_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    bitoff_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bitoff_ce1 : OUT STD_LOGIC;
    bitoff_q1 : IN STD_LOGIC_VECTOR (3 downto 0);
    bitoff_address2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bitoff_ce2 : OUT STD_LOGIC;
    bitoff_q2 : IN STD_LOGIC_VECTOR (3 downto 0);
    bitoff_address3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bitoff_ce3 : OUT STD_LOGIC;
    bitoff_q3 : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of Gsm_LPC_Analysis_Reflection_coefficients is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_FFFFFFFFC0000001 : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111000000000000000000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_FFFFFF : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111111111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv17_18000 : STD_LOGIC_VECTOR (16 downto 0) := "11000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv31_4000 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000100000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln172_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_reg_1391 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln107_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_reg_1395 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_reg_1420 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_4_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_4_reg_1426 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_reg_1431 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_prom_cast_cast_cast_cast_fu_739_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sh_prom_cast_cast_cast_cast_reg_1437 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln184_fu_749_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln184_reg_1445 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln191_fu_789_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln191_reg_1465 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln197_fu_825_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln197_reg_1485 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln204_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln204_reg_1539 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal add_ln204_1_fu_867_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln204_1_reg_1543 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln204_fu_873_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln204_reg_1548 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal P_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_1_reg_1553 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln67_fu_908_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal P_load_reg_1569 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal icmp_ln208_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln208_reg_1576 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln204_fu_918_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln204_reg_1587 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln55_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_1595 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln55_1_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_1_reg_1602 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln59_fu_962_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln59_reg_1607 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln229_fu_1096_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln229_reg_1625 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal K_addr_1_reg_1630 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln232_fu_1101_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln232_reg_1635 : STD_LOGIC_VECTOR (3 downto 0);
    signal K_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal K_load_reg_1645 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal P_load_1_reg_1657 : STD_LOGIC_VECTOR (15 downto 0);
    signal ACF_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal ACF_ce0 : STD_LOGIC;
    signal ACF_we0 : STD_LOGIC;
    signal ACF_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ACF_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal P_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal P_ce0 : STD_LOGIC;
    signal P_we0 : STD_LOGIC;
    signal P_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal K_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal K_ce0 : STD_LOGIC;
    signal K_we0 : STD_LOGIC;
    signal K_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_gsm_div_fu_389_ap_start : STD_LOGIC;
    signal grp_gsm_div_fu_389_ap_done : STD_LOGIC;
    signal grp_gsm_div_fu_389_ap_idle : STD_LOGIC;
    signal grp_gsm_div_fu_389_ap_ready : STD_LOGIC;
    signal grp_gsm_div_fu_389_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_2_reg_368 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_880_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_reg_378 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_gsm_div_fu_389_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln115_fu_533_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln115_1_fu_548_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_fu_563_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln113_1_fu_568_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln184_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln191_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln197_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal zext_ln165_fu_993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln210_fu_972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln229_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln232_fu_1107_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_fu_1342_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal icmp_ln174_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_148 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal grp_fu_400_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_1_fu_152 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln191_fu_794_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_2_fu_156 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln197_fu_819_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal idx_fu_160 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal i_5_fu_164 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln204_fu_1112_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_fu_168 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln204_2_fu_1117_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv3_fu_172 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln204_3_fu_1123_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal idx101_fu_176 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln210_fu_978_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_predicate_op191_call_state13 : BOOLEAN;
    signal ap_block_state13_on_subcall_done : BOOLEAN;
    signal select_ln40_5_fu_1327_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln40_1_fu_1078_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln40_3_fu_1240_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln219_fu_937_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln172_fu_409_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln105_fu_433_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln105_2_fu_473_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln105_3_fu_465_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln105_1_fu_461_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln105_2_fu_453_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln105_fu_449_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln105_1_fu_441_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln105_fu_477_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_501_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_3_fu_517_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln70_1_fu_489_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln70_2_fu_495_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln3_fu_538_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln70_fu_483_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln4_fu_553_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_579_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln115_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln107_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_1_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_1_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln112_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln112_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_3_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_fu_527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln107_2_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln112_fu_653_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln112_1_fu_663_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln112_2_fu_673_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln112_3_fu_683_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln113_fu_679_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln112_1_fu_667_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln112_fu_657_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln107_fu_693_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln107_1_fu_700_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln107_2_fu_711_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln107_1_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln107_2_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln107_fu_718_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln107_fu_689_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_fu_727_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sh_prom_cast_cast_cast_fu_735_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln186_fu_764_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln166_fu_876_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_880_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln67_fu_888_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln166_fu_876_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln67_fu_888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln67_fu_894_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln67_fu_900_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln208_fu_912_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln219_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln220_fu_931_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln210_fu_984_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln165_fu_988_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln8_fu_1007_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1352_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal and_ln55_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_1007_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_3_fu_1016_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln39_1_fu_1027_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln39_fu_1024_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_fu_1036_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_1048_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln40_fu_1042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_1_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln40_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln40_fu_1064_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln39_fu_1031_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln55_2_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln61_1_fu_1169_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1361_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal and_ln55_1_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln61_1_fu_1169_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_4_fu_1178_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln39_3_fu_1189_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln39_2_fu_1186_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_1_fu_1198_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_1210_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln40_2_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_3_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln40_1_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln40_2_fu_1226_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln39_2_fu_1193_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln55_3_fu_1249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln61_2_fu_1259_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_1369_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal and_ln55_2_fu_1254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln61_2_fu_1259_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_5_fu_1268_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln39_4_fu_1276_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln59_2_fu_1166_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sum_2_fu_1285_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_1297_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln40_4_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln40_5_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln40_2_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln40_4_fu_1313_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln39_4_fu_1280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1352_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_fu_1361_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1361_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_fu_1369_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1369_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln221_fu_946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1352_ce : STD_LOGIC;
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gsm_LPC_Analysis_gsm_div IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num : IN STD_LOGIC_VECTOR (15 downto 0);
        denum : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    ACF_U : component Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ACF_address0,
        ce0 => ACF_ce0,
        we0 => ACF_we0,
        d0 => ACF_d0,
        q0 => ACF_q0);

    P_U : component Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => P_address0,
        ce0 => P_ce0,
        we0 => P_we0,
        d0 => P_d0,
        q0 => P_q0);

    K_U : component Gsm_LPC_Analysis_Reflection_coefficients_ACF_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => K_address0,
        ce0 => K_ce0,
        we0 => K_we0,
        d0 => K_d0,
        q0 => K_q0);

    grp_gsm_div_fu_389 : component Gsm_LPC_Analysis_gsm_div
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gsm_div_fu_389_ap_start,
        ap_done => grp_gsm_div_fu_389_ap_done,
        ap_idle => grp_gsm_div_fu_389_ap_idle,
        ap_ready => grp_gsm_div_fu_389_ap_ready,
        num => temp_2_reg_368,
        denum => P_load_reg_1569,
        ap_return => grp_gsm_div_fu_389_ap_return);

    mac_muladd_16s_16s_15ns_31_4_1_U52 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln219_fu_937_p3,
        din1 => temp_1_reg_1553,
        din2 => grp_fu_1352_p2,
        ce => grp_fu_1352_ce,
        dout => grp_fu_1352_p3);

    mac_muladd_16s_16s_15ns_31_4_1_U53 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => K_q0,
        din1 => grp_fu_1361_p1,
        din2 => grp_fu_1361_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1361_p3);

    mac_muladd_16s_16s_15ns_31_4_1_U54 : component Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => P_q0,
        din1 => grp_fu_1369_p1,
        din2 => grp_fu_1369_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1369_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_gsm_div_fu_389_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gsm_div_fu_389_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln208_fu_912_p2 = ap_const_lv1_0))) then 
                    grp_gsm_div_fu_389_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gsm_div_fu_389_ap_ready = ap_const_logic_1)) then 
                    grp_gsm_div_fu_389_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln184_fu_743_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i_1_fu_152 <= ap_const_lv4_1;
            elsif (((icmp_ln191_fu_783_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_1_fu_152 <= add_ln191_fu_794_p2;
            end if; 
        end if;
    end process;

    i_2_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln191_fu_783_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_2_fu_156 <= ap_const_lv4_0;
            elsif (((icmp_ln197_fu_813_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_2_fu_156 <= add_ln197_fu_819_p2;
            end if; 
        end if;
    end process;

    i_5_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln197_fu_813_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_5_fu_164 <= ap_const_lv4_1;
            elsif (((icmp_ln229_fu_1090_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                i_5_fu_164 <= add_ln204_fu_1112_p2;
            end if; 
        end if;
    end process;

    i_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln172_fu_413_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((icmp_ln172_fu_413_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                i_fu_148 <= ap_const_lv4_0;
            elsif ((((icmp_ln174_fu_1336_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((icmp_ln184_fu_743_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                i_fu_148 <= grp_fu_400_p2;
            end if; 
        end if;
    end process;

    idx101_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln208_fu_912_p2 = ap_const_lv1_1))) then 
                idx101_fu_176 <= ap_const_lv4_0;
            elsif (((icmp_ln172_reg_1391 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (icmp_ln210_fu_972_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_1) and (icmp_ln204_reg_1539 = ap_const_lv1_1))) then 
                idx101_fu_176 <= add_ln210_fu_978_p2;
            end if; 
        end if;
    end process;

    idx_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln197_fu_813_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                idx_fu_160 <= ap_const_lv4_0;
            elsif (((icmp_ln229_fu_1090_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                idx_fu_160 <= add_ln204_1_reg_1543;
            end if; 
        end if;
    end process;

    indvars_iv3_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln197_fu_813_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvars_iv3_fu_172 <= ap_const_lv4_8;
            elsif (((icmp_ln229_fu_1090_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                indvars_iv3_fu_172 <= add_ln204_3_fu_1123_p2;
            end if; 
        end if;
    end process;

    indvars_iv_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln197_fu_813_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvars_iv_fu_168 <= ap_const_lv4_8;
            elsif (((icmp_ln229_fu_1090_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                indvars_iv_fu_168 <= add_ln204_2_fu_1117_p2;
            end if; 
        end if;
    end process;

    m_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                m_reg_378 <= ap_const_lv4_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                m_reg_378 <= add_ln232_reg_1635;
            end if; 
        end if;
    end process;

    temp_2_reg_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                if ((tmp_5_fu_880_p3 = ap_const_lv1_0)) then 
                    temp_2_reg_368 <= P_q0;
                elsif ((tmp_5_fu_880_p3 = ap_const_lv1_1)) then 
                    temp_2_reg_368 <= zext_ln67_fu_908_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                K_addr_1_reg_1630 <= zext_ln229_fu_1096_p1(4 - 1 downto 0);
                add_ln232_reg_1635 <= add_ln232_fu_1101_p2;
                    zext_ln229_reg_1625(3 downto 0) <= zext_ln229_fu_1096_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                K_load_reg_1645 <= K_q0;
                P_load_1_reg_1657 <= P_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                P_load_reg_1569 <= P_q0;
                icmp_ln208_reg_1576 <= icmp_ln208_fu_912_p2;
                trunc_ln204_reg_1587 <= trunc_ln204_fu_918_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln204_1_reg_1543 <= add_ln204_1_fu_867_p2;
                icmp_ln204_reg_1539 <= icmp_ln204_fu_861_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                and_ln107_4_reg_1426 <= and_ln107_4_fu_631_p2;
                and_ln107_reg_1420 <= and_ln107_fu_595_p2;
                icmp_ln107_reg_1395 <= icmp_ln107_fu_419_p2;
                icmp_ln172_reg_1391 <= icmp_ln172_fu_413_p2;
                or_ln107_reg_1431 <= or_ln107_fu_637_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                icmp_ln55_1_reg_1602 <= icmp_ln55_1_fu_957_p2;
                icmp_ln55_reg_1595 <= icmp_ln55_fu_951_p2;
                sext_ln59_reg_1607 <= sext_ln59_fu_962_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    sh_prom_cast_cast_cast_cast_reg_1437(31 downto 0) <= sh_prom_cast_cast_cast_cast_fu_739_p1(31 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                temp_1_reg_1553 <= P_q0;
                    zext_ln204_reg_1548(3 downto 0) <= zext_ln204_fu_873_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                    zext_ln184_reg_1445(3 downto 0) <= zext_ln184_fu_749_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    zext_ln191_reg_1465(3 downto 0) <= zext_ln191_fu_789_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    zext_ln197_reg_1485(3 downto 0) <= zext_ln197_fu_825_p1(3 downto 0);
            end if;
        end if;
    end process;
    sh_prom_cast_cast_cast_cast_reg_1437(63 downto 32) <= "00000000000000000000000000000000";
    zext_ln184_reg_1445(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln191_reg_1465(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln197_reg_1485(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln204_reg_1548(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln229_reg_1625(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln172_fu_413_p2, icmp_ln172_reg_1391, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, icmp_ln204_fu_861_p2, icmp_ln204_reg_1539, ap_CS_fsm_state10, icmp_ln208_reg_1576, ap_CS_fsm_state13, ap_CS_fsm_state17, icmp_ln184_fu_743_p2, icmp_ln191_fu_783_p2, icmp_ln197_fu_813_p2, icmp_ln210_fu_972_p2, icmp_ln229_fu_1090_p2, ap_CS_fsm_state22, icmp_ln174_fu_1336_p2, ap_block_state13_on_subcall_done, icmp_ln221_fu_946_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln172_fu_413_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln184_fu_743_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln191_fu_783_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln197_fu_813_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln204_fu_861_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state13) and ((icmp_ln172_reg_1391 = ap_const_lv1_1) or ((icmp_ln204_reg_1539 = ap_const_lv1_0) or (((icmp_ln210_fu_972_p2 = ap_const_lv1_1) and (icmp_ln208_reg_1576 = ap_const_lv1_1)) or ((icmp_ln221_fu_946_p2 = ap_const_lv1_1) and (icmp_ln208_reg_1576 = ap_const_lv1_0))))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((icmp_ln172_reg_1391 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (icmp_ln210_fu_972_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_1) and (icmp_ln204_reg_1539 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((icmp_ln221_fu_946_p2 = ap_const_lv1_0) and (icmp_ln172_reg_1391 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_0) and (icmp_ln204_reg_1539 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((icmp_ln229_fu_1090_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state22 => 
                if (((icmp_ln174_fu_1336_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    ACF_address0_assign_proc : process(zext_ln184_reg_1445, zext_ln191_fu_789_p1, ap_CS_fsm_state6, zext_ln197_fu_825_p1, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ACF_address0 <= zext_ln197_fu_825_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ACF_address0 <= zext_ln191_fu_789_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ACF_address0 <= zext_ln184_reg_1445(4 - 1 downto 0);
        else 
            ACF_address0 <= "XXXX";
        end if; 
    end process;


    ACF_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ACF_ce0 <= ap_const_logic_1;
        else 
            ACF_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ACF_d0 <= shl_ln186_fu_764_p2(31 downto 16);

    ACF_we0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ACF_we0 <= ap_const_logic_1;
        else 
            ACF_we0 <= ap_const_logic_0;
        end if; 
    end process;


    K_address0_assign_proc : process(zext_ln191_reg_1465, zext_ln229_fu_1096_p1, ap_CS_fsm_state17, K_addr_1_reg_1630, ap_CS_fsm_state21, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            K_address0 <= K_addr_1_reg_1630;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            K_address0 <= zext_ln229_fu_1096_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            K_address0 <= zext_ln191_reg_1465(4 - 1 downto 0);
        else 
            K_address0 <= "XXXX";
        end if; 
    end process;


    K_ce0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            K_ce0 <= ap_const_logic_1;
        else 
            K_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    K_d0_assign_proc : process(ACF_q0, ap_CS_fsm_state21, ap_CS_fsm_state7, select_ln40_5_fu_1327_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            K_d0 <= select_ln40_5_fu_1327_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            K_d0 <= ACF_q0;
        else 
            K_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    K_we0_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            K_we0 <= ap_const_logic_1;
        else 
            K_we0 <= ap_const_logic_0;
        end if; 
    end process;


    LARc_address0_assign_proc : process(icmp_ln172_reg_1391, icmp_ln204_reg_1539, zext_ln204_reg_1548, icmp_ln208_reg_1576, ap_CS_fsm_state13, zext_ln165_fu_993_p1, icmp_ln210_fu_972_p2, zext_ln174_fu_1342_p1, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            LARc_address0 <= zext_ln174_fu_1342_p1(3 - 1 downto 0);
        elsif (((icmp_ln172_reg_1391 = ap_const_lv1_0) and (icmp_ln210_fu_972_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_1) and (icmp_ln204_reg_1539 = ap_const_lv1_1))) then 
            LARc_address0 <= zext_ln165_fu_993_p1(3 - 1 downto 0);
        elsif (((icmp_ln172_reg_1391 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_0) and (icmp_ln204_reg_1539 = ap_const_lv1_1))) then 
            LARc_address0 <= zext_ln204_reg_1548(3 - 1 downto 0);
        else 
            LARc_address0 <= "XXX";
        end if; 
    end process;


    LARc_ce0_assign_proc : process(icmp_ln172_reg_1391, icmp_ln204_reg_1539, icmp_ln208_reg_1576, ap_CS_fsm_state13, icmp_ln210_fu_972_p2, ap_CS_fsm_state22, ap_block_state13_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((icmp_ln172_reg_1391 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (icmp_ln210_fu_972_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_1) and (icmp_ln204_reg_1539 = ap_const_lv1_1)) or ((icmp_ln172_reg_1391 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_0) and (icmp_ln204_reg_1539 = ap_const_lv1_1)))) then 
            LARc_ce0 <= ap_const_logic_1;
        else 
            LARc_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    LARc_d0_assign_proc : process(icmp_ln172_reg_1391, icmp_ln204_reg_1539, icmp_ln208_reg_1576, ap_CS_fsm_state13, icmp_ln210_fu_972_p2, ap_CS_fsm_state22, select_ln219_fu_937_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((icmp_ln172_reg_1391 = ap_const_lv1_0) and (icmp_ln210_fu_972_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_1) and (icmp_ln204_reg_1539 = ap_const_lv1_1)))) then 
            LARc_d0 <= ap_const_lv16_0;
        elsif (((icmp_ln172_reg_1391 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_0) and (icmp_ln204_reg_1539 = ap_const_lv1_1))) then 
            LARc_d0 <= select_ln219_fu_937_p3;
        else 
            LARc_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    LARc_we0_assign_proc : process(icmp_ln172_reg_1391, icmp_ln204_reg_1539, icmp_ln208_reg_1576, ap_CS_fsm_state13, icmp_ln210_fu_972_p2, ap_CS_fsm_state22, icmp_ln174_fu_1336_p2, ap_block_state13_on_subcall_done)
    begin
        if ((((icmp_ln174_fu_1336_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((icmp_ln172_reg_1391 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (icmp_ln210_fu_972_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_1) and (icmp_ln204_reg_1539 = ap_const_lv1_1)) or ((icmp_ln172_reg_1391 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln208_reg_1576 = ap_const_lv1_0) and (icmp_ln204_reg_1539 = ap_const_lv1_1)))) then 
            LARc_we0 <= ap_const_logic_1;
        else 
            LARc_we0 <= ap_const_logic_0;
        end if; 
    end process;


    L_ACF_address0_assign_proc : process(ap_CS_fsm_state1, zext_ln184_fu_749_p1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            L_ACF_address0 <= zext_ln184_fu_749_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            L_ACF_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            L_ACF_address0 <= "XXXX";
        end if; 
    end process;


    L_ACF_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            L_ACF_ce0 <= ap_const_logic_1;
        else 
            L_ACF_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P_address0_assign_proc : process(zext_ln197_reg_1485, ap_CS_fsm_state10, ap_CS_fsm_state11, zext_ln229_reg_1625, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state16, ap_CS_fsm_state9, zext_ln232_fu_1107_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            P_address0 <= zext_ln229_reg_1625(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            P_address0 <= zext_ln232_fu_1107_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            P_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            P_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            P_address0 <= zext_ln197_reg_1485(4 - 1 downto 0);
        else 
            P_address0 <= "XXXX";
        end if; 
    end process;


    P_ce0_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state17, ap_CS_fsm_state21, ap_CS_fsm_state16, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            P_ce0 <= ap_const_logic_1;
        else 
            P_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    P_d0_assign_proc : process(ACF_q0, ap_CS_fsm_state21, ap_CS_fsm_state16, ap_CS_fsm_state9, select_ln40_1_fu_1078_p3, select_ln40_3_fu_1240_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            P_d0 <= select_ln40_3_fu_1240_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            P_d0 <= select_ln40_1_fu_1078_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            P_d0 <= ACF_q0;
        else 
            P_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    P_we0_assign_proc : process(ap_CS_fsm_state21, ap_CS_fsm_state16, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            P_we0 <= ap_const_logic_1;
        else 
            P_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln112_1_fu_667_p2 <= std_logic_vector(unsigned(zext_ln112_1_fu_663_p1) + unsigned(ap_const_lv5_F));
    add_ln112_2_fu_673_p2 <= std_logic_vector(unsigned(bitoff_q1) + unsigned(ap_const_lv4_7));
    add_ln112_3_fu_683_p2 <= std_logic_vector(unsigned(bitoff_q0) + unsigned(ap_const_lv4_F));
    add_ln112_fu_657_p2 <= std_logic_vector(unsigned(zext_ln112_fu_653_p1) + unsigned(ap_const_lv5_17));
    add_ln165_fu_988_p2 <= std_logic_vector(unsigned(trunc_ln210_fu_984_p1) + unsigned(trunc_ln204_reg_1587));
    add_ln191_fu_794_p2 <= std_logic_vector(unsigned(i_1_fu_152) + unsigned(ap_const_lv4_1));
    add_ln197_fu_819_p2 <= std_logic_vector(unsigned(i_2_fu_156) + unsigned(ap_const_lv4_1));
    add_ln204_1_fu_867_p2 <= std_logic_vector(unsigned(idx_fu_160) + unsigned(ap_const_lv4_1));
    add_ln204_2_fu_1117_p2 <= std_logic_vector(unsigned(indvars_iv_fu_168) + unsigned(ap_const_lv4_F));
    add_ln204_3_fu_1123_p2 <= std_logic_vector(unsigned(indvars_iv3_fu_172) + unsigned(ap_const_lv4_F));
    add_ln204_fu_1112_p2 <= std_logic_vector(unsigned(i_5_fu_164) + unsigned(ap_const_lv4_1));
    add_ln210_fu_978_p2 <= std_logic_vector(unsigned(idx101_fu_176) + unsigned(ap_const_lv4_1));
    add_ln232_fu_1101_p2 <= std_logic_vector(unsigned(m_reg_378) + unsigned(ap_const_lv4_1));
    add_ln39_2_fu_1193_p2 <= std_logic_vector(signed(temp_4_fu_1178_p3) + signed(P_load_1_reg_1657));
    add_ln39_4_fu_1280_p2 <= std_logic_vector(signed(temp_5_fu_1268_p3) + signed(K_load_reg_1645));
    add_ln39_fu_1031_p2 <= std_logic_vector(signed(temp_3_fu_1016_p3) + signed(P_load_reg_1569));
    and_ln107_1_fu_607_p2 <= (xor_ln107_fu_573_p2 and icmp_ln115_1_fu_601_p2);
    and_ln107_2_fu_613_p2 <= (icmp_ln112_fu_511_p2 and and_ln107_1_fu_607_p2);
    and_ln107_3_fu_625_p2 <= (xor_ln112_fu_619_p2 and xor_ln107_fu_573_p2);
    and_ln107_4_fu_631_p2 <= (icmp_ln113_fu_527_p2 and and_ln107_3_fu_625_p2);
    and_ln107_fu_595_p2 <= (xor_ln107_fu_573_p2 and icmp_ln115_fu_589_p2);
    and_ln55_1_fu_1161_p2 <= (icmp_ln55_reg_1595 and icmp_ln55_2_fu_1156_p2);
    and_ln55_2_fu_1254_p2 <= (icmp_ln55_reg_1595 and icmp_ln55_3_fu_1249_p2);
    and_ln55_fu_1003_p2 <= (icmp_ln55_reg_1595 and icmp_ln55_1_reg_1602);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state13_on_subcall_done)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state13_on_subcall_done_assign_proc : process(grp_gsm_div_fu_389_ap_done, ap_predicate_op191_call_state13)
    begin
                ap_block_state13_on_subcall_done <= ((ap_predicate_op191_call_state13 = ap_const_boolean_1) and (grp_gsm_div_fu_389_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln172_reg_1391, icmp_ln204_reg_1539, icmp_ln208_reg_1576, ap_CS_fsm_state13, icmp_ln210_fu_972_p2, ap_block_state13_on_subcall_done, icmp_ln221_fu_946_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state13) and ((icmp_ln172_reg_1391 = ap_const_lv1_1) or ((icmp_ln204_reg_1539 = ap_const_lv1_0) or (((icmp_ln210_fu_972_p2 = ap_const_lv1_1) and (icmp_ln208_reg_1576 = ap_const_lv1_1)) or ((icmp_ln221_fu_946_p2 = ap_const_lv1_1) and (icmp_ln208_reg_1576 = ap_const_lv1_0)))))) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op191_call_state13_assign_proc : process(icmp_ln172_reg_1391, icmp_ln204_reg_1539, icmp_ln208_reg_1576)
    begin
                ap_predicate_op191_call_state13 <= ((icmp_ln172_reg_1391 = ap_const_lv1_0) and (icmp_ln208_reg_1576 = ap_const_lv1_0) and (icmp_ln204_reg_1539 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(icmp_ln172_reg_1391, icmp_ln204_reg_1539, icmp_ln208_reg_1576, ap_CS_fsm_state13, icmp_ln210_fu_972_p2, ap_block_state13_on_subcall_done, icmp_ln221_fu_946_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state13) and ((icmp_ln172_reg_1391 = ap_const_lv1_1) or ((icmp_ln204_reg_1539 = ap_const_lv1_0) or (((icmp_ln210_fu_972_p2 = ap_const_lv1_1) and (icmp_ln208_reg_1576 = ap_const_lv1_1)) or ((icmp_ln221_fu_946_p2 = ap_const_lv1_1) and (icmp_ln208_reg_1576 = ap_const_lv1_0))))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitoff_address0 <= zext_ln113_1_fu_568_p1(8 - 1 downto 0);
    bitoff_address1 <= zext_ln114_fu_563_p1(8 - 1 downto 0);
    bitoff_address2 <= zext_ln115_1_fu_548_p1(8 - 1 downto 0);
    bitoff_address3 <= zext_ln115_fu_533_p1(8 - 1 downto 0);

    bitoff_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bitoff_ce0 <= ap_const_logic_1;
        else 
            bitoff_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bitoff_ce1_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bitoff_ce1 <= ap_const_logic_1;
        else 
            bitoff_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bitoff_ce2_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bitoff_ce2 <= ap_const_logic_1;
        else 
            bitoff_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    bitoff_ce3_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            bitoff_ce3 <= ap_const_logic_1;
        else 
            bitoff_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1352_ce_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state16, ap_block_state13_on_subcall_done, ap_CS_fsm_state15, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_const_boolean_0 = ap_block_state13_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            grp_fu_1352_ce <= ap_const_logic_1;
        else 
            grp_fu_1352_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1352_p2 <= ap_const_lv31_4000(15 - 1 downto 0);
    grp_fu_1361_p1 <= sext_ln59_reg_1607(16 - 1 downto 0);
    grp_fu_1361_p2 <= ap_const_lv31_4000(15 - 1 downto 0);
    grp_fu_1369_p1 <= sext_ln59_reg_1607(16 - 1 downto 0);
    grp_fu_1369_p2 <= ap_const_lv31_4000(15 - 1 downto 0);
    grp_fu_400_p2 <= std_logic_vector(unsigned(i_fu_148) + unsigned(ap_const_lv4_1));
    grp_gsm_div_fu_389_ap_start <= grp_gsm_div_fu_389_ap_start_reg;
    icmp_ln107_fu_419_p2 <= "1" when (signed(L_ACF_q0) < signed(ap_const_lv64_FFFFFFFFC0000001)) else "0";
    icmp_ln112_fu_511_p2 <= "1" when (tmp_2_fu_501_p4 = ap_const_lv16_0) else "0";
    icmp_ln113_fu_527_p2 <= "1" when (tmp_3_fu_517_p4 = ap_const_lv8_0) else "0";
    icmp_ln115_1_fu_601_p2 <= "0" when (trunc_ln3_fu_538_p4 = ap_const_lv8_0) else "1";
    icmp_ln115_fu_589_p2 <= "1" when (tmp_4_fu_579_p4 = ap_const_lv24_0) else "0";
    icmp_ln172_fu_413_p2 <= "1" when (L_ACF_q0 = ap_const_lv64_0) else "0";
    icmp_ln174_fu_1336_p2 <= "1" when (i_fu_148 = ap_const_lv4_8) else "0";
    icmp_ln184_fu_743_p2 <= "1" when (i_fu_148 = ap_const_lv4_9) else "0";
    icmp_ln191_fu_783_p2 <= "1" when (i_1_fu_152 = ap_const_lv4_8) else "0";
    icmp_ln197_fu_813_p2 <= "1" when (i_2_fu_156 = ap_const_lv4_9) else "0";
    icmp_ln204_fu_861_p2 <= "1" when (unsigned(i_5_fu_164) < unsigned(ap_const_lv4_9)) else "0";
    icmp_ln208_fu_912_p0 <= P_q0;
    icmp_ln208_fu_912_p2 <= "1" when (signed(icmp_ln208_fu_912_p0) < signed(temp_2_reg_368)) else "0";
    icmp_ln210_fu_972_p2 <= "1" when (idx101_fu_176 = indvars_iv3_fu_172) else "0";
    icmp_ln219_fu_926_p2 <= "1" when (signed(temp_1_reg_1553) > signed(ap_const_lv16_0)) else "0";
    icmp_ln221_fu_946_p2 <= "1" when (i_5_fu_164 = ap_const_lv4_8) else "0";
    icmp_ln229_fu_1090_p2 <= "1" when (m_reg_378 = indvars_iv_fu_168) else "0";
    icmp_ln40_1_fu_1058_p2 <= "1" when (tmp_6_fu_1048_p4 = ap_const_lv2_1) else "0";
    icmp_ln40_2_fu_1204_p2 <= "1" when (signed(sum_1_fu_1198_p2) < signed(ap_const_lv17_18000)) else "0";
    icmp_ln40_3_fu_1220_p2 <= "1" when (tmp_7_fu_1210_p4 = ap_const_lv2_1) else "0";
    icmp_ln40_4_fu_1291_p2 <= "1" when (signed(sum_2_fu_1285_p2) < signed(ap_const_lv17_18000)) else "0";
    icmp_ln40_5_fu_1307_p2 <= "1" when (tmp_8_fu_1297_p4 = ap_const_lv2_1) else "0";
    icmp_ln40_fu_1042_p2 <= "1" when (signed(sum_fu_1036_p2) < signed(ap_const_lv17_18000)) else "0";
    icmp_ln55_1_fu_957_p2 <= "1" when (temp_1_reg_1553 = ap_const_lv16_8000) else "0";
    icmp_ln55_2_fu_1156_p2 <= "1" when (K_load_reg_1645 = ap_const_lv16_8000) else "0";
    icmp_ln55_3_fu_1249_p2 <= "1" when (P_load_1_reg_1657 = ap_const_lv16_8000) else "0";
    icmp_ln55_fu_951_p2 <= "1" when (select_ln219_fu_937_p3 = ap_const_lv16_8000) else "0";
    icmp_ln67_fu_888_p0 <= P_q0;
    icmp_ln67_fu_888_p2 <= "1" when (icmp_ln67_fu_888_p0 = ap_const_lv16_8000) else "0";
    or_ln107_1_fu_707_p2 <= (icmp_ln107_reg_1395 or and_ln107_reg_1420);
    or_ln107_2_fu_722_p2 <= (or_ln107_reg_1431 or or_ln107_1_fu_707_p2);
    or_ln107_fu_637_p2 <= (and_ln107_4_fu_631_p2 or and_ln107_2_fu_613_p2);
    or_ln40_1_fu_1234_p2 <= (icmp_ln40_3_fu_1220_p2 or icmp_ln40_2_fu_1204_p2);
    or_ln40_2_fu_1321_p2 <= (icmp_ln40_5_fu_1307_p2 or icmp_ln40_4_fu_1291_p2);
    or_ln40_fu_1072_p2 <= (icmp_ln40_fu_1042_p2 or icmp_ln40_1_fu_1058_p2);
    select_ln105_1_fu_441_p3 <= 
        ap_const_lv16_FFFF when (tmp_1_fu_425_p3(0) = '1') else 
        ap_const_lv16_0;
    select_ln105_2_fu_453_p3 <= 
        ap_const_lv8_FF when (tmp_1_fu_425_p3(0) = '1') else 
        ap_const_lv8_0;
    select_ln105_3_fu_465_p3 <= 
        ap_const_lv24_FFFFFF when (tmp_1_fu_425_p3(0) = '1') else 
        ap_const_lv24_0;
    select_ln105_fu_433_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_1_fu_425_p3(0) = '1') else 
        ap_const_lv32_0;
    select_ln107_1_fu_700_p3 <= 
        add_ln112_fu_657_p2 when (and_ln107_reg_1420(0) = '1') else 
        ap_const_lv5_0;
    select_ln107_2_fu_711_p3 <= 
        select_ln107_fu_693_p3 when (or_ln107_reg_1431(0) = '1') else 
        select_ln107_1_fu_700_p3;
    select_ln107_fu_693_p3 <= 
        zext_ln113_fu_679_p1 when (and_ln107_4_reg_1426(0) = '1') else 
        add_ln112_1_fu_667_p2;
    select_ln219_fu_937_p3 <= 
        sub_ln220_fu_931_p2 when (icmp_ln219_fu_926_p2(0) = '1') else 
        grp_gsm_div_fu_389_ap_return;
    select_ln40_1_fu_1078_p3 <= 
        select_ln40_fu_1064_p3 when (or_ln40_fu_1072_p2(0) = '1') else 
        add_ln39_fu_1031_p2;
    select_ln40_2_fu_1226_p3 <= 
        ap_const_lv16_8000 when (icmp_ln40_2_fu_1204_p2(0) = '1') else 
        ap_const_lv16_7FFF;
    select_ln40_3_fu_1240_p3 <= 
        select_ln40_2_fu_1226_p3 when (or_ln40_1_fu_1234_p2(0) = '1') else 
        add_ln39_2_fu_1193_p2;
    select_ln40_4_fu_1313_p3 <= 
        ap_const_lv16_8000 when (icmp_ln40_4_fu_1291_p2(0) = '1') else 
        ap_const_lv16_7FFF;
    select_ln40_5_fu_1327_p3 <= 
        select_ln40_4_fu_1313_p3 when (or_ln40_2_fu_1321_p2(0) = '1') else 
        add_ln39_4_fu_1280_p2;
    select_ln40_fu_1064_p3 <= 
        ap_const_lv16_8000 when (icmp_ln40_fu_1042_p2(0) = '1') else 
        ap_const_lv16_7FFF;
    select_ln67_fu_900_p3 <= 
        ap_const_lv15_7FFF when (icmp_ln67_fu_888_p2(0) = '1') else 
        sub_ln67_fu_894_p2;
        sext_ln107_fu_689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln112_3_fu_683_p2),6));

        sext_ln39_1_fu_1027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_3_fu_1016_p3),17));

        sext_ln39_2_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(P_load_1_reg_1657),17));

        sext_ln39_3_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_4_fu_1178_p3),17));

        sext_ln39_4_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_5_fu_1268_p3),17));

        sext_ln39_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(P_load_reg_1569),17));

        sext_ln59_2_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(K_load_reg_1645),17));

        sext_ln59_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln219_fu_937_p3),31));

    sh_prom_cast_cast_cast_cast_fu_739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_prom_cast_cast_cast_fu_735_p1),64));
        sh_prom_cast_cast_cast_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(temp_fu_727_p3),32));

    shl_ln186_fu_764_p2 <= std_logic_vector(shift_left(unsigned(L_ACF_q0),to_integer(unsigned('0' & sh_prom_cast_cast_cast_cast_reg_1437(31-1 downto 0)))));
    sub_ln220_fu_931_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(grp_gsm_div_fu_389_ap_return));
    sub_ln67_fu_894_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(trunc_ln166_fu_876_p1));
    sum_1_fu_1198_p2 <= std_logic_vector(signed(sext_ln39_3_fu_1189_p1) + signed(sext_ln39_2_fu_1186_p1));
    sum_2_fu_1285_p2 <= std_logic_vector(signed(sext_ln39_4_fu_1276_p1) + signed(sext_ln59_2_fu_1166_p1));
    sum_fu_1036_p2 <= std_logic_vector(signed(sext_ln39_1_fu_1027_p1) + signed(sext_ln39_fu_1024_p1));
    temp_3_fu_1016_p3 <= 
        ap_const_lv16_7FFF when (and_ln55_fu_1003_p2(0) = '1') else 
        trunc_ln8_fu_1007_p4;
    temp_4_fu_1178_p3 <= 
        ap_const_lv16_7FFF when (and_ln55_1_fu_1161_p2(0) = '1') else 
        trunc_ln61_1_fu_1169_p4;
    temp_5_fu_1268_p3 <= 
        ap_const_lv16_7FFF when (and_ln55_2_fu_1254_p2(0) = '1') else 
        trunc_ln61_2_fu_1259_p4;
    temp_fu_727_p3 <= 
        zext_ln107_fu_718_p1 when (or_ln107_2_fu_722_p2(0) = '1') else 
        sext_ln107_fu_689_p1;
    tmp_1_fu_425_p3 <= L_ACF_q0(63 downto 63);
    tmp_2_fu_501_p4 <= xor_ln105_fu_477_p2(31 downto 16);
    tmp_3_fu_517_p4 <= xor_ln105_fu_477_p2(31 downto 24);
    tmp_4_fu_579_p4 <= xor_ln105_fu_477_p2(31 downto 8);
    tmp_5_fu_880_p1 <= P_q0;
    tmp_5_fu_880_p3 <= tmp_5_fu_880_p1(15 downto 15);
    tmp_6_fu_1048_p4 <= sum_fu_1036_p2(16 downto 15);
    tmp_7_fu_1210_p4 <= sum_1_fu_1198_p2(16 downto 15);
    tmp_8_fu_1297_p4 <= sum_2_fu_1285_p2(16 downto 15);
    trunc_ln105_1_fu_461_p1 <= L_ACF_q0(8 - 1 downto 0);
    trunc_ln105_2_fu_473_p1 <= L_ACF_q0(24 - 1 downto 0);
    trunc_ln105_fu_449_p1 <= L_ACF_q0(16 - 1 downto 0);
    trunc_ln166_fu_876_p0 <= P_q0;
    trunc_ln166_fu_876_p1 <= trunc_ln166_fu_876_p0(15 - 1 downto 0);
    trunc_ln172_fu_409_p1 <= L_ACF_q0(32 - 1 downto 0);
    trunc_ln204_fu_918_p1 <= idx_fu_160(3 - 1 downto 0);
    trunc_ln210_fu_984_p1 <= idx101_fu_176(3 - 1 downto 0);
    trunc_ln3_fu_538_p4 <= xor_ln70_2_fu_495_p2(15 downto 8);
    trunc_ln4_fu_553_p4 <= xor_ln70_fu_483_p2(23 downto 16);
    trunc_ln61_1_fu_1169_p1 <= grp_fu_1361_p3;
    trunc_ln61_1_fu_1169_p4 <= trunc_ln61_1_fu_1169_p1(30 downto 15);
    trunc_ln61_2_fu_1259_p1 <= grp_fu_1369_p3;
    trunc_ln61_2_fu_1259_p4 <= trunc_ln61_2_fu_1259_p1(30 downto 15);
    trunc_ln8_fu_1007_p1 <= grp_fu_1352_p3;
    trunc_ln8_fu_1007_p4 <= trunc_ln8_fu_1007_p1(30 downto 15);
    xor_ln105_fu_477_p2 <= (trunc_ln172_fu_409_p1 xor select_ln105_fu_433_p3);
    xor_ln107_fu_573_p2 <= (icmp_ln107_fu_419_p2 xor ap_const_lv1_1);
    xor_ln112_fu_619_p2 <= (icmp_ln112_fu_511_p2 xor ap_const_lv1_1);
    xor_ln70_1_fu_489_p2 <= (trunc_ln105_1_fu_461_p1 xor select_ln105_2_fu_453_p3);
    xor_ln70_2_fu_495_p2 <= (trunc_ln105_fu_449_p1 xor select_ln105_1_fu_441_p3);
    xor_ln70_fu_483_p2 <= (trunc_ln105_2_fu_473_p1 xor select_ln105_3_fu_465_p3);
    zext_ln107_fu_718_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln107_2_fu_711_p3),6));
    zext_ln112_1_fu_663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bitoff_q2),5));
    zext_ln112_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bitoff_q3),5));
    zext_ln113_1_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_517_p4),64));
    zext_ln113_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln112_2_fu_673_p2),5));
    zext_ln114_fu_563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln4_fu_553_p4),64));
    zext_ln115_1_fu_548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln3_fu_538_p4),64));
    zext_ln115_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln70_1_fu_489_p2),64));
    zext_ln165_fu_993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln165_fu_988_p2),64));
    zext_ln174_fu_1342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_148),64));
    zext_ln184_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_148),64));
    zext_ln191_fu_789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_fu_152),64));
    zext_ln197_fu_825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_fu_156),64));
    zext_ln204_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_fu_160),64));
    zext_ln229_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_reg_378),64));
    zext_ln232_fu_1107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln232_fu_1101_p2),64));
    zext_ln67_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln67_fu_900_p3),16));
end behav;
