<p align="center">
  <img src="https://komarev.com/ghpvc/?username=nirajumaretiya&label=Profile%20views&color=0e75b6&style=flat" alt="nirajumaretiya" />
</p>

<h1 align="center">hey there, I'm Niraj Umaretiya üëã</h1>
<h3 align="center">VLSI | FPGA | CPU | GPU</h3>

---

## About Me :

- Final-year Engineering student working in **VLSI, FPGA & Computer Architecture**
- Worked on **MBIST, BIRA/BISR, Tessent DFT Flow**
- Currently Interfacing **DDR3 Controller**
- Strong interest in **Digital Design, Physical Design, Design for Test**

---

## Languages and Tools :

<p align="left">
  <img src="https://skillicons.dev/icons?i=c,cpp,python,matlab,linux,git,github,vscode" />
</p>

**HDL & EDA:**
- Verilog
- SystemVerilog
- Siemens Tessent
- Cadence (Virtuoso, Genus, Innovus)
- Synopsys (DC, Conformal)
- ModelSim / QuestaSim
- OpenRAM

---

## Major Domains :

- VLSI Design & Verification
- FPGA & RTL Design  
- MBIST, BIRA/BISR, Memory Fault Modeling  
- AI Hardware  

---

## Featured Projects :

- **TinyGPU ‚Äî Minimal GPU Core in SystemVerilog**
- **MBIST & BIRA Implementation using Siemens Tessent**
- **1√ó3 Router Design and Verification in Verilog**
- **SPI Protocol Verification in SystemVerilog**
- **DDR3 Memory Controller Interface with FPGA (RTL Design)**


## GitHub Stats :

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=nirajumaretiya&show_icons=true&theme=tokyonight" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=nirajumaretiya&theme=tokyonight" />
</p>

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=nirajumaretiya&layout=compact)

---

## üì´ Contact :

- üìß Email: nirajumretiya7@gmail.com
- üíº LinkedIn: https://www.linkedin.com/in/niraj-umaretiya-32b8b726b/

---

‚≠ê *If you like my work, consider starring some repositories!*
