<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="ct">/* This file contains stub implementations of the AUTOSAR RTE functions.</span></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="ct">   The stub implementations can be used for testing the generated code in</span></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="ct">   Simulink, for example, in SIL/PIL simulations of the component under</span></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="ct">   test. Note that this file should be replaced with an appropriate RTE</span></td></tr>
<tr name="5" id="5">
<td>5</td><td><span class="ct">   file when deploying the generated code outside of Simulink.</span></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="ct"></span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="ct">   This file is generated for:</span></td></tr>
<tr name="8" id="8">
<td>8</td><td><span class="ct">   Atomic software component:  "ASWC"</span></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="ct">   ARXML schema: "4.2"</span></td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="ct">   File generated on: "11-Apr-2019 13:43:52"  */</span></td></tr>
<tr name="11" id="11">
<td>11</td><td></td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="pp">#ifndef</span> <a id="12c9" class="tk">Rte_ASWC_h</a></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="pp">#define</span> <a id="13c9" class="tk">Rte_ASWC_h</a></td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="pp">#include "Rte_Type.h"</span></td></tr>
<tr name="15" id="15">
<td>15</td><td><span class="pp">#include "Compiler.h"</span></td></tr>
<tr name="16" id="16">
<td>16</td><td></td></tr>
<tr name="17" id="17">
<td>17</td><td><span class="ct">/* Data access functions */</span></td></tr>
<tr name="18" id="18">
<td>18</td><td><span class="pp">#define</span> <a id="18c9" class="tk">Rte_IRead_Runnable1_RPort_DE1</a>  <a id="18c40" class="tk">Rte_IRead_ASWC_Runnable1_RPort_DE1</a></td></tr>
<tr name="19" id="19">
<td>19</td><td></td></tr>
<tr name="20" id="20">
<td>20</td><td><a id="20c1" class="tk">Double</a> <a id="20c8" class="tk">Rte_IRead_Runnable1_RPort_DE1</a>(<span class="kw">void</span>);</td></tr>
<tr name="21" id="21">
<td>21</td><td></td></tr>
<tr name="22" id="22">
<td>22</td><td><span class="pp">#define</span> <a id="22c9" class="tk">Rte_IStatus_Runnable1_RPort_DE1</a> <a id="22c41" class="tk">Rte_IStatus_ASWC_Runnable1_RPort_DE1</a></td></tr>
<tr name="23" id="23">
<td>23</td><td></td></tr>
<tr name="24" id="24">
<td>24</td><td><a id="24c1" class="tk">Std_ReturnType</a> <a id="24c16" class="tk">Rte_IStatus_Runnable1_RPort_DE1</a>(<span class="kw">void</span>);</td></tr>
<tr name="25" id="25">
<td>25</td><td></td></tr>
<tr name="26" id="26">
<td>26</td><td><span class="pp">#define</span> <a id="26c9" class="tk">Rte_IWrite_Runnable1_PPort_DE1</a> <a id="26c40" class="tk">Rte_IWrite_ASWC_Runnable1_PPort_DE1</a></td></tr>
<tr name="27" id="27">
<td>27</td><td></td></tr>
<tr name="28" id="28">
<td>28</td><td><span class="kw">void</span> <a id="28c6" class="tk">Rte_IWrite_Runnable1_PPort_DE1</a>(<a id="28c37" class="tk">SInt8</a> <a id="28c43" class="tk">u</a>);</td></tr>
<tr name="29" id="29">
<td>29</td><td></td></tr>
<tr name="30" id="30">
<td>30</td><td><span class="pp">#define</span> <a id="30c9" class="tk">Rte_IWriteRef_Runnable1_PPort_DE1</a> <a id="30c43" class="tk">Rte_IWriteRef_ASWC_Runnable1_PPort_DE1</a></td></tr>
<tr name="31" id="31">
<td>31</td><td></td></tr>
<tr name="32" id="32">
<td>32</td><td><a id="32c1" class="tk">SInt8</a><a id="32c6" class="tk">*</a> <a id="32c8" class="tk">Rte_IWriteRef_Runnable1_PPort_DE1</a>(<span class="kw">void</span>);</td></tr>
<tr name="33" id="33">
<td>33</td><td></td></tr>
<tr name="34" id="34">
<td>34</td><td><span class="pp">#define</span> <a id="34c9" class="tk">Rte_IWrite_Runnable2_PPort_DE3</a> <a id="34c40" class="tk">Rte_IWrite_ASWC_Runnable2_PPort_DE3</a></td></tr>
<tr name="35" id="35">
<td>35</td><td></td></tr>
<tr name="36" id="36">
<td>36</td><td><span class="kw">void</span> <a id="36c6" class="tk">Rte_IWrite_Runnable2_PPort_DE3</a>(<span class="kw">const</span> <a id="36c43" class="tk">SInt8</a><a id="36c48" class="tk">*</a> <a id="36c50" class="tk">u</a>);</td></tr>
<tr name="37" id="37">
<td>37</td><td></td></tr>
<tr name="38" id="38">
<td>38</td><td><span class="pp">#define</span> <a id="38c9" class="tk">Rte_IWriteRef_Runnable2_PPort_DE3</a> <a id="38c43" class="tk">Rte_IWriteRef_ASWC_Runnable2_PPort_DE3</a></td></tr>
<tr name="39" id="39">
<td>39</td><td></td></tr>
<tr name="40" id="40">
<td>40</td><td><a id="40c1" class="tk">SInt8</a><a id="40c6" class="tk">*</a> <a id="40c8" class="tk">Rte_IWriteRef_Runnable2_PPort_DE3</a>(<span class="kw">void</span>);</td></tr>
<tr name="41" id="41">
<td>41</td><td></td></tr>
<tr name="42" id="42">
<td>42</td><td><span class="pp">#define</span> <a id="42c9" class="tk">Rte_IWrite_Runnable2_PPort_DE4</a> <a id="42c40" class="tk">Rte_IWrite_ASWC_Runnable2_PPort_DE4</a></td></tr>
<tr name="43" id="43">
<td>43</td><td></td></tr>
<tr name="44" id="44">
<td>44</td><td><span class="kw">void</span> <a id="44c6" class="tk">Rte_IWrite_Runnable2_PPort_DE4</a>(<a id="44c37" class="tk">Double</a> <a id="44c44" class="tk">u</a>);</td></tr>
<tr name="45" id="45">
<td>45</td><td></td></tr>
<tr name="46" id="46">
<td>46</td><td><span class="pp">#define</span> <a id="46c9" class="tk">Rte_IWriteRef_Runnable2_PPort_DE4</a> <a id="46c43" class="tk">Rte_IWriteRef_ASWC_Runnable2_PPort_DE4</a></td></tr>
<tr name="47" id="47">
<td>47</td><td></td></tr>
<tr name="48" id="48">
<td>48</td><td><a id="48c1" class="tk">Double</a><a id="48c7" class="tk">*</a> <a id="48c9" class="tk">Rte_IWriteRef_Runnable2_PPort_DE4</a>(<span class="kw">void</span>);</td></tr>
<tr name="49" id="49">
<td>49</td><td></td></tr>
<tr name="50" id="50">
<td>50</td><td><span class="pp">#define</span> <a id="50c9" class="tk">Rte_IRead_Runnable3_RPort_DE2</a>  <a id="50c40" class="tk">Rte_IRead_ASWC_Runnable3_RPort_DE2</a></td></tr>
<tr name="51" id="51">
<td>51</td><td></td></tr>
<tr name="52" id="52">
<td>52</td><td><span class="kw">const</span> <a id="52c7" class="tk">Double</a><a id="52c13" class="tk">*</a> <a id="52c15" class="tk">Rte_IRead_Runnable3_RPort_DE2</a>(<span class="kw">void</span>);</td></tr>
<tr name="53" id="53">
<td>53</td><td></td></tr>
<tr name="54" id="54">
<td>54</td><td><span class="pp">#define</span> <a id="54c9" class="tk">Rte_IStatus_Runnable3_RPort_DE2</a> <a id="54c41" class="tk">Rte_IStatus_ASWC_Runnable3_RPort_DE2</a></td></tr>
<tr name="55" id="55">
<td>55</td><td></td></tr>
<tr name="56" id="56">
<td>56</td><td><a id="56c1" class="tk">Std_ReturnType</a> <a id="56c16" class="tk">Rte_IStatus_Runnable3_RPort_DE2</a>(<span class="kw">void</span>);</td></tr>
<tr name="57" id="57">
<td>57</td><td></td></tr>
<tr name="58" id="58">
<td>58</td><td><span class="pp">#define</span> <a id="58c9" class="tk">Rte_IWrite_Runnable3_PPort_DE2</a> <a id="58c40" class="tk">Rte_IWrite_ASWC_Runnable3_PPort_DE2</a></td></tr>
<tr name="59" id="59">
<td>59</td><td></td></tr>
<tr name="60" id="60">
<td>60</td><td><span class="kw">void</span> <a id="60c6" class="tk">Rte_IWrite_Runnable3_PPort_DE2</a>(<a id="60c37" class="tk">SInt8</a> <a id="60c43" class="tk">u</a>);</td></tr>
<tr name="61" id="61">
<td>61</td><td></td></tr>
<tr name="62" id="62">
<td>62</td><td><span class="pp">#define</span> <a id="62c9" class="tk">Rte_IWriteRef_Runnable3_PPort_DE2</a> <a id="62c43" class="tk">Rte_IWriteRef_ASWC_Runnable3_PPort_DE2</a></td></tr>
<tr name="63" id="63">
<td>63</td><td></td></tr>
<tr name="64" id="64">
<td>64</td><td><a id="64c1" class="tk">SInt8</a><a id="64c6" class="tk">*</a> <a id="64c8" class="tk">Rte_IWriteRef_Runnable3_PPort_DE2</a>(<span class="kw">void</span>);</td></tr>
<tr name="65" id="65">
<td>65</td><td></td></tr>
<tr name="66" id="66">
<td>66</td><td><span class="ct">/* IRV functions */</span></td></tr>
<tr name="67" id="67">
<td>67</td><td><span class="pp">#define</span> <a id="67c9" class="tk">Rte_IrvIRead_Runnable1_IRV3</a>    <a id="67c40" class="tk">Rte_IrvIRead_ASWC_Runnable1_IRV3</a></td></tr>
<tr name="68" id="68">
<td>68</td><td></td></tr>
<tr name="69" id="69">
<td>69</td><td><a id="69c1" class="tk">SInt8</a> <a id="69c7" class="tk">Rte_IrvIRead_Runnable1_IRV3</a>(<span class="kw">void</span>);</td></tr>
<tr name="70" id="70">
<td>70</td><td></td></tr>
<tr name="71" id="71">
<td>71</td><td><span class="pp">#define</span> <a id="71c9" class="tk">Rte_IrvIWrite_Runnable1_IRV1</a>   <a id="71c40" class="tk">Rte_IrvIWrite_ASWC_Runnable1_IRV1</a></td></tr>
<tr name="72" id="72">
<td>72</td><td></td></tr>
<tr name="73" id="73">
<td>73</td><td><span class="kw">void</span> <a id="73c6" class="tk">Rte_IrvIWrite_Runnable1_IRV1</a>(<a id="73c35" class="tk">Double</a> <a id="73c42" class="tk">u</a>);</td></tr>
<tr name="74" id="74">
<td>74</td><td></td></tr>
<tr name="75" id="75">
<td>75</td><td><span class="pp">#define</span> <a id="75c9" class="tk">Rte_IrvIRead_Runnable2_IRV1</a>    <a id="75c40" class="tk">Rte_IrvIRead_ASWC_Runnable2_IRV1</a></td></tr>
<tr name="76" id="76">
<td>76</td><td></td></tr>
<tr name="77" id="77">
<td>77</td><td><a id="77c1" class="tk">Double</a> <a id="77c8" class="tk">Rte_IrvIRead_Runnable2_IRV1</a>(<span class="kw">void</span>);</td></tr>
<tr name="78" id="78">
<td>78</td><td></td></tr>
<tr name="79" id="79">
<td>79</td><td><span class="pp">#define</span> <a id="79c9" class="tk">Rte_IrvIRead_Runnable2_IRV2</a>    <a id="79c40" class="tk">Rte_IrvIRead_ASWC_Runnable2_IRV2</a></td></tr>
<tr name="80" id="80">
<td>80</td><td></td></tr>
<tr name="81" id="81">
<td>81</td><td><a id="81c1" class="tk">Double</a> <a id="81c8" class="tk">Rte_IrvIRead_Runnable2_IRV2</a>(<span class="kw">void</span>);</td></tr>
<tr name="82" id="82">
<td>82</td><td></td></tr>
<tr name="83" id="83">
<td>83</td><td><span class="pp">#define</span> <a id="83c9" class="tk">Rte_IrvIWrite_Runnable2_IRV4</a>   <a id="83c40" class="tk">Rte_IrvIWrite_ASWC_Runnable2_IRV4</a></td></tr>
<tr name="84" id="84">
<td>84</td><td></td></tr>
<tr name="85" id="85">
<td>85</td><td><span class="kw">void</span> <a id="85c6" class="tk">Rte_IrvIWrite_Runnable2_IRV4</a>(<a id="85c35" class="tk">Double</a> <a id="85c42" class="tk">u</a>);</td></tr>
<tr name="86" id="86">
<td>86</td><td></td></tr>
<tr name="87" id="87">
<td>87</td><td><span class="pp">#define</span> <a id="87c9" class="tk">Rte_IrvIRead_Runnable3_IRV4</a>    <a id="87c40" class="tk">Rte_IrvIRead_ASWC_Runnable3_IRV4</a></td></tr>
<tr name="88" id="88">
<td>88</td><td></td></tr>
<tr name="89" id="89">
<td>89</td><td><a id="89c1" class="tk">Double</a> <a id="89c8" class="tk">Rte_IrvIRead_Runnable3_IRV4</a>(<span class="kw">void</span>);</td></tr>
<tr name="90" id="90">
<td>90</td><td></td></tr>
<tr name="91" id="91">
<td>91</td><td><span class="pp">#define</span> <a id="91c9" class="tk">Rte_IrvIWrite_Runnable3_IRV2</a>   <a id="91c40" class="tk">Rte_IrvIWrite_ASWC_Runnable3_IRV2</a></td></tr>
<tr name="92" id="92">
<td>92</td><td></td></tr>
<tr name="93" id="93">
<td>93</td><td><span class="kw">void</span> <a id="93c6" class="tk">Rte_IrvIWrite_Runnable3_IRV2</a>(<a id="93c35" class="tk">Double</a> <a id="93c42" class="tk">u</a>);</td></tr>
<tr name="94" id="94">
<td>94</td><td></td></tr>
<tr name="95" id="95">
<td>95</td><td><span class="pp">#define</span> <a id="95c9" class="tk">Rte_IrvIWrite_Runnable3_IRV3</a>   <a id="95c40" class="tk">Rte_IrvIWrite_ASWC_Runnable3_IRV3</a></td></tr>
<tr name="96" id="96">
<td>96</td><td></td></tr>
<tr name="97" id="97">
<td>97</td><td><span class="kw">void</span> <a id="97c6" class="tk">Rte_IrvIWrite_Runnable3_IRV3</a>(<a id="97c35" class="tk">SInt8</a> <a id="97c41" class="tk">u</a>);</td></tr>
<tr name="98" id="98">
<td>98</td><td></td></tr>
<tr name="99" id="99">
<td>99</td><td><span class="ct">/* Entry point functions */</span></td></tr>
<tr name="100" id="100">
<td>100</td><td><span class="kw">extern</span> <a id="100c8" class="tk">FUNC</a>(<span class="kw">void</span>, <a id="100c19" class="tk">ASWC_CODE</a>) <a id="100c30" class="tk">Runnable_Init</a>(<span class="kw">void</span>);</td></tr>
<tr name="101" id="101">
<td>101</td><td><span class="kw">extern</span> <a id="101c8" class="tk">FUNC</a>(<span class="kw">void</span>, <a id="101c19" class="tk">ASWC_CODE</a>) <a id="101c30" class="tk">Runnable1</a>(<span class="kw">void</span>);</td></tr>
<tr name="102" id="102">
<td>102</td><td><span class="kw">extern</span> <a id="102c8" class="tk">FUNC</a>(<span class="kw">void</span>, <a id="102c19" class="tk">ASWC_CODE</a>) <a id="102c30" class="tk">Runnable2</a>(<span class="kw">void</span>);</td></tr>
<tr name="103" id="103">
<td>103</td><td><span class="kw">extern</span> <a id="103c8" class="tk">FUNC</a>(<span class="kw">void</span>, <a id="103c19" class="tk">ASWC_CODE</a>) <a id="103c30" class="tk">Runnable3</a>(<span class="kw">void</span>);</td></tr>
<tr name="104" id="104">
<td>104</td><td></td></tr>
<tr name="105" id="105">
<td>105</td><td><span class="pp">#endif</span></td></tr>
<tr name="106" id="106">
<td>106</td><td></td></tr>
</table>
</pre>
</body>
</html>
