# Day 5 Lab Exercises

### Functional Simulation bad_case  
![alt text](img/bad_case_sim.png)

### Synthesis bad_case  
![alt text](img/bad_case_synth.png)

### Gate Level Simulation bad_case  
![alt text](img/bad_case_gls.png)



### Functional Simulation demux_case  
![alt text](img/demux_case_sim.png)

### Synthesis demux_case  
![alt text](img/demux_case_synth.png)

### Gate Level Simulation demux_case  
![alt text](img/demux_case_gls.png)



### Functional Simulation demux_generate  
![alt text](img/demux_generate_sim.png)

### Synthesis demux_generate  
![alt text](img/demux_generate_synth.png)

### Gate Level Simulation demux_generate  
![alt text](img/demux_generate_gls.png)



### Functional Simulation incomp_case  
![alt text](img/incomp_case_sim.png)

### Synthesis incomp_case  
![alt text](img/incomp_case_synth.png)

### Gate Level Simulation incomp_case  
![alt text](img/incomp_case_gls.png)



### Functional Simulation incomp_if  
![alt text](img/incomp_if_sim.png)

### Synthesis incomp_if  
![alt text](img/incomp_if_synth.png)

### Gate Level Simulation incomp_if  
![alt text](img/incomp_if_gls.png)



### Functional Simulation incomp_if2  
![alt text](img/incomp_if2_sim.png)

### Synthesis incomp_if2  
![alt text](img/incomp_if2_synth.png)

### Gate Level Simulation incomp_if2  
![alt text](img/incomp_if2_gls.png)



### Functional Simulation mux_generate  
![alt text](img/mux_generate_sim.png)

### Synthesis mux_generate  
![alt text](img/mux_generate_synth.png)

### Gate Level Simulation mux_generate  
![alt text](img/mux_generate_gls.png)



### Functional Simulation rca  
![alt text](img/rca_sim.png)

### Synthesis rca  
![alt text](img/rca_synth.png)

### Gate Level Simulation rca  
![alt text](img/rca_gls.png)
