$date
	Thu Sep 23 09:48:45 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_nor_nand_gates_tb $end
$var wire 1 ! g $end
$var wire 1 " e $end
$var wire 1 # d $end
$var wire 1 $ c $end
$var reg 1 % a $end
$var reg 1 & b $end
$scope module Instance0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ c $end
$var wire 1 # d $end
$var wire 1 " e $end
$var wire 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
0"
1!
$end
#1
0#
1&
#2
0&
1%
#3
1$
1"
0!
1&
