m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/VHDL-Modelsim
Eadder_uint16
Z0 w1656632097
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 431
Z4 dC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/VHDL-Modelsim
Z5 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd
Z6 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd
l0
L5 1
VS@bc2D]dHLh2c=KXUW@]K2
!s100 zdPlBJ@G2hASnT_HRYL782
Z7 OV;C;2020.1;71
32
Z8 !s110 1659391606
!i10b 1
Z9 !s108 1659391606.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd|
Z11 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 12 adder_uint16 0 22 S@bc2D]dHLh2c=KXUW@]K2
!i122 431
l36
L17 96
VMZN>DM43b9W1biX^m;dUg3
!s100 97>jJi:C3d8fX:Q:8_8V62
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu
Z14 w1656630391
R1
R2
R3
!i122 432
R4
Z15 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd
Z16 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd
l0
L5 1
VH:_lCjee2CQ@MCd2oz]c<2
!s100 <VEXOGIzW37:JhHa8DE_m2
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd|
Z18 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 3 alu 0 22 H:_lCjee2CQ@MCd2oz]c<2
!i122 432
l81
L17 423
V:An`lf21^djj>AfL;h11@1
!s100 Aa^ji^D:0ZP?gB^miRh8z3
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Ebitwise_16bit
Z19 w1656617348
R2
R3
!i122 433
R4
Z20 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd
Z21 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd
l0
L4 1
VGiVf_b5gT`49lXfM2j9<32
!s100 lBR2KJ8M;`6?T6YO@D]Ik2
R7
32
Z22 !s110 1659391607
!i10b 1
R9
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd|
Z24 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 13 bitwise_16bit 0 22 GiVf_b5gT`49lXfM2j9<32
!i122 433
l14
L13 12
VcI1:?WI^6T;X:ee4^_Q^z1
!s100 hNoz^4kHKbcAD`=E;dF_l1
R7
32
R22
!i10b 1
R9
R23
R24
!i113 1
R12
R13
Ebitwise_tb
Z25 w1656617786
R1
R2
R3
!i122 434
R4
Z26 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd
Z27 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd
l0
L5 1
V4VVf2UiPd<bQm1>5Le?C11
!s100 z1mEg^]acdl_oc7o71Kn]3
R7
32
R22
!i10b 1
Z28 !s108 1659391607.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd|
Z30 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_Tb.vhd|
!i113 1
R12
R13
Atb
R1
R2
R3
DEx4 work 10 bitwise_tb 0 22 4VVf2UiPd<bQm1>5Le?C11
!i122 434
l25
L9 94
Vc>5HSo7`_GiCe7V9EP<9=0
!s100 U85TYN2DE[khj5aFR`1LD2
R7
32
R22
!i10b 1
R28
R29
R30
!i113 1
R12
R13
Pcommon
R1
R2
R3
!i122 437
Z31 w1656783267
R4
Z32 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd
Z33 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd
l0
L5 1
VlT<<;?NP@VK]QCoZGVV8h3
!s100 J38jB^M9`9G^<BBfN=[=D3
R7
32
R22
!i10b 1
R28
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd|
Z35 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/common.vhd|
!i113 1
R12
R13
Bbody
Z36 DPx4 work 6 common 0 22 lT<<;?NP@VK]QCoZGVV8h3
R1
R2
R3
!i122 437
l0
Z37 L11 1
VI6NgMZIa0=9;KRGf9[BdX1
!s100 0MBGU?X6L3d^CEEoF:fUD3
R7
32
R22
!i10b 1
R28
R34
R35
!i113 1
R12
R13
Ecpu
Z38 w1659391374
R1
R2
R3
!i122 429
R4
Z39 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd
Z40 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd
l0
L10 1
V4:LQl0AHFIe6EEP^j^PV50
!s100 2Oe32M2[0UmdMKD[LKOmz3
R7
32
R8
!i10b 1
R9
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd|
Z42 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/cpu.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 3 cpu 0 22 4:LQl0AHFIe6EEP^j^PV50
!i122 429
l95
L23 235
VTzef9FhZ3<V:?WzK<M<k13
!s100 XQU1C4PnJRIG=AINJ?IF@2
R7
32
R8
!i10b 1
R9
R41
R42
!i113 1
R12
R13
Efulladder
Z43 w1656524337
R2
R3
!i122 435
R4
Z44 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd
Z45 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd
l0
L4 1
VTET^^_R>72j<3iBWOP60L0
!s100 R2`kkzXzd=U^D3<TTj`991
R7
32
R22
!i10b 1
R28
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd|
Z47 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 fulladder 0 22 TET^^_R>72j<3iBWOP60L0
!i122 435
l15
L14 7
V_32de^A4`XU`^N?@?OTjf0
!s100 mUA=ha3O9dOnWhEi?;zDQ1
R7
32
R22
!i10b 1
R28
R46
R47
!i113 1
R12
R13
Emicrocode_rom
Z48 w1659391391
R1
R2
R3
!i122 441
R4
Z49 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/uasmExample/my_microcode.vhd
Z50 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/uasmExample/my_microcode.vhd
l0
L16 1
V=SP>44EnH0XgV4Hd_ob6m2
!s100 KeTN1kjLD2:fMnfbj5mTo1
R7
32
Z51 !s110 1659391608
!i10b 1
Z52 !s108 1659391608.000000
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/uasmExample/my_microcode.vhd|
Z54 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/uasmExample/my_microcode.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 13 microcode_rom 0 22 =SP>44EnH0XgV4Hd_ob6m2
!i122 441
l24
L21 51
V]168T`D5Hn[C8ABM2ISTf0
!s100 7>5OCkZV`GELVSlk_@agS2
R7
32
R51
!i10b 1
R52
R53
R54
!i113 1
R12
R13
Emux
Z55 w1656783356
R36
R1
R2
R3
!i122 438
R4
Z56 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd
Z57 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd
l0
R37
V8@JQzliP_7><fi?7E;Q[=3
!s100 HWOdo9<>;[[hj9nd>Qm`[1
R7
32
R22
!i10b 1
R28
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd|
Z59 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/mux.vhd|
!i113 1
R12
R13
Artl
R36
R1
R2
R3
DEx4 work 3 mux 0 22 8@JQzliP_7><fi?7E;Q[=3
!i122 438
l21
L20 9
VhThP3f_2D=@5Y;P@KCUmN3
!s100 cRK>^59gQ@FLV7?A3EO9g2
R7
32
R22
!i10b 1
R28
R58
R59
!i113 1
R12
R13
Eram
Z60 w1659304720
R1
R2
R3
!i122 430
R4
Z61 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/ram.vhd
Z62 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/ram.vhd
l0
L9 1
V]RVkCc;=YmnMTmRGaiJXL0
!s100 2RKl^DIELIEL=9iDXg^4H0
R7
32
R8
!i10b 1
R9
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/ram.vhd|
Z64 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/ram.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 3 ram 0 22 ]RVkCc;=YmnMTmRGaiJXL0
!i122 430
l38
L18 40
V`O;c8cG8j];OEN2Kn1_VJ0
!s100 @G9Fo5;RJ8`:4]6[Bj<542
R7
32
R8
!i10b 1
R9
R63
R64
!i113 1
R12
R13
Eregfile
Z65 w1656783300
R36
R1
R2
R3
!i122 439
R4
Z66 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd
Z67 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd
l0
R37
V`E=>:Gg88j<[R=:jWfPzb2
!s100 39;48K03=L5^j9zBA4cCN2
R7
32
R51
!i10b 1
R52
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd|
Z69 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/regfile.vhd|
!i113 1
R12
R13
Artl
R36
R1
R2
R3
DEx4 work 7 regfile 0 22 `E=>:Gg88j<[R=:jWfPzb2
!i122 439
l48
L21 60
VBP[6X^El>9JNSzmC>R7SD0
!s100 dIleN_ac9`Ql:PJHmN62^0
R7
32
R51
!i10b 1
R52
R68
R69
!i113 1
R12
R13
Eregister_array
Z70 w1656783893
R36
R1
R2
R3
!i122 440
R4
Z71 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd
Z72 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd
l0
R37
VHMDU_;^EaW?EQZRmA8>VG3
!s100 ]zCzVC1WN=N`;e]m9?NMl0
R7
32
R51
!i10b 1
R52
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd|
Z74 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation4-Regfile/VHDL/registerArray.vhd|
!i113 1
R12
R13
Artl
R36
R1
R2
R3
DEx4 work 14 register_array 0 22 HMDU_;^EaW?EQZRmA8>VG3
!i122 440
l26
L21 28
VF1ZCK55REW71iGBJSNPFN1
!s100 VUkdf4a_DU<FL3Ceec`V[1
R7
32
R51
!i10b 1
R52
R73
R74
!i113 1
R12
R13
Eshifts
Z75 w1656630816
R2
R3
!i122 436
R4
Z76 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd
Z77 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd
l0
L4 1
VNCW9Z2BW=[IiRBXQ4LR3L0
!s100 FC4Q2D5[Mk_9KBHBmYY^Q1
R7
32
R22
!i10b 1
R28
Z78 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd|
Z79 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 6 shifts 0 22 NCW9Z2BW=[IiRBXQ4LR3L0
!i122 436
l16
L15 52
VUW[Bf9@VnY63FR6oojiIV1
!s100 ze6DOF5DL[TW1S8=B4d9G2
R7
32
R22
!i10b 1
R28
R78
R79
!i113 1
R12
R13
Etest_cpu
Z80 w1659380849
R1
R2
R3
!i122 95
R4
Z81 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu.vhd
Z82 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu.vhd
l0
L9 1
VGSo^oD@c?7>80HnaL66I;2
!s100 MVIT]T4`El<Xeg4D0J8gd0
R7
32
Z83 !s110 1659381917
!i10b 1
Z84 !s108 1659381917.000000
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu.vhd|
Z86 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 8 test_cpu 0 22 GSo^oD@c?7>80HnaL66I;2
!i122 95
l42
L12 90
VN`>N0zkk^J?PZf5=l`]QB3
!s100 ]3LIn?KVIZcT>3Wdk5]W:0
R7
32
R83
!i10b 1
R84
R85
R86
!i113 1
R12
R13
Etest_cpu_full
Z87 w1659391527
R1
R2
R3
!i122 442
R4
Z88 8C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu_full.vhd
Z89 FC:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu_full.vhd
l0
L9 1
V9Da00aZ4=58I?;BX:BQ9;1
!s100 UMg7L8iLN3SmDkYV6::C01
R7
32
R51
!i10b 1
R52
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu_full.vhd|
Z91 !s107 C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation5-ControlUnit/VHDL/test_cpu_full.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z92 DEx4 work 13 test_cpu_full 0 22 9Da00aZ4=58I?;BX:BQ9;1
!i122 442
l47
Z93 L12 174
Z94 Vec:C=N>BT>RH[S6]IDTcN0
Z95 !s100 dzC`K6n7J`9>dU2kEQcNn2
R7
32
R51
!i10b 1
R52
R90
R91
!i113 1
R12
R13
