set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {soma4bit.vo soma4bit_v.sdo}}
	{{"Fast Model"} {soma4bit_fast.vo soma4bit_v_fast.sdo}}
}
