INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jamie Aronson/Documents/Vivado Projects/CAM_YODA/CAM_YODA.srcs/sources_1/new/BCD_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jamie Aronson/Documents/Vivado Projects/CAM_YODA/CAM_YODA.srcs/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jamie Aronson/Documents/Vivado Projects/CAM_YODA/CAM_YODA.srcs/sources_1/new/RAM_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jamie Aronson/Documents/Vivado Projects/CAM_YODA/CAM_YODA.srcs/sources_1/new/SS_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jamie Aronson/Documents/Vivado Projects/CAM_YODA/CAM_YODA.srcs/sources_1/new/search.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module search
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jamie Aronson/Documents/Vivado Projects/CAM_YODA/CAM_YODA.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jamie Aronson/Documents/Vivado Projects/CAM_YODA/CAM_YODA.srcs/ramcu_tb/new/ramcu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdp_ram_tb
