// Seed: 3034103584
module module_0 ();
  assign id_1 = 1;
  assign {1, 1'h0} = 1;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2
    , id_16,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    input uwire id_8,
    input tri id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    input wire id_13,
    input tri id_14
);
  reg id_17;
  supply1 id_18;
  assign id_18 = id_17 - id_8 * 1;
  always id_17 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wor id_19;
  id_20 :
  assert property (@(1) id_9) id_0 = ~id_17;
  logic [7:0] id_21;
  assign id_19.id_16 = 1;
  wire id_22;
  wire id_23;
  assign id_17 = 1;
  assign id_21[1] = 1;
  id_24(
      1'b0, id_9
  );
  wire id_25;
endmodule
